
CAN_Diagnostic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000698c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000990  08006b1c  08006b1c  00016b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074ac  080074ac  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  080074ac  080074ac  000174ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074b4  080074b4  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074b4  080074b4  000174b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080074b8  080074b8  000174b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  080074bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ac  2**0
                  CONTENTS
 10 .bss          0000028c  200000ac  200000ac  000200ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000338  20000338  000200ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014598  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a80  00000000  00000000  00034674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a0  00000000  00000000  000370f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f50  00000000  00000000  00038198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022863  00000000  00000000  000390e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012172  00000000  00000000  0005b94b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1ac3  00000000  00000000  0006dabd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013f580  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005124  00000000  00000000  0013f5d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  001446f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  0014471c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b04 	.word	0x08006b04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	08006b04 	.word	0x08006b04

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <spi1_communication>:
function :	SPI1 send data
parameter:
send_char:	sned data
******************************************************************************/
uint8_t spi1_communication(uint8_t send_char)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	uint8_t chRetry = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	73fb      	strb	r3, [r7, #15]
	uint8_t chTemp = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	73bb      	strb	r3, [r7, #14]

	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_TX) {
 800057a:	e007      	b.n	800058c <spi1_communication+0x24>
		if (++ chRetry > 200) {
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	3301      	adds	r3, #1
 8000580:	73fb      	strb	r3, [r7, #15]
 8000582:	7bfb      	ldrb	r3, [r7, #15]
 8000584:	2bc8      	cmp	r3, #200	; 0xc8
 8000586:	d901      	bls.n	800058c <spi1_communication+0x24>
			return 0;
 8000588:	2300      	movs	r3, #0
 800058a:	e02d      	b.n	80005e8 <spi1_communication+0x80>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_TX) {
 800058c:	4818      	ldr	r0, [pc, #96]	; (80005f0 <spi1_communication+0x88>)
 800058e:	f004 fad1 	bl	8004b34 <HAL_SPI_GetState>
 8000592:	4603      	mov	r3, r0
 8000594:	2b03      	cmp	r3, #3
 8000596:	d0f1      	beq.n	800057c <spi1_communication+0x14>
		}
	}

	HAL_SPI_Transmit(&hspi1, &send_char, 1, 1000);
 8000598:	1df9      	adds	r1, r7, #7
 800059a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059e:	2201      	movs	r2, #1
 80005a0:	4813      	ldr	r0, [pc, #76]	; (80005f0 <spi1_communication+0x88>)
 80005a2:	f003 fed8 	bl	8004356 <HAL_SPI_Transmit>

	chRetry=0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	73fb      	strb	r3, [r7, #15]
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_RX) {
 80005aa:	e007      	b.n	80005bc <spi1_communication+0x54>
		if (++ chRetry > 200) {
 80005ac:	7bfb      	ldrb	r3, [r7, #15]
 80005ae:	3301      	adds	r3, #1
 80005b0:	73fb      	strb	r3, [r7, #15]
 80005b2:	7bfb      	ldrb	r3, [r7, #15]
 80005b4:	2bc8      	cmp	r3, #200	; 0xc8
 80005b6:	d901      	bls.n	80005bc <spi1_communication+0x54>
			return 0;
 80005b8:	2300      	movs	r3, #0
 80005ba:	e015      	b.n	80005e8 <spi1_communication+0x80>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_RX) {
 80005bc:	480c      	ldr	r0, [pc, #48]	; (80005f0 <spi1_communication+0x88>)
 80005be:	f004 fab9 	bl	8004b34 <HAL_SPI_GetState>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b04      	cmp	r3, #4
 80005c6:	d0f1      	beq.n	80005ac <spi1_communication+0x44>
		}
	}

	HAL_SPI_Receive(&hspi1, &chTemp, 1, 1000);
 80005c8:	f107 010e 	add.w	r1, r7, #14
 80005cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d0:	2201      	movs	r2, #1
 80005d2:	4807      	ldr	r0, [pc, #28]	; (80005f0 <spi1_communication+0x88>)
 80005d4:	f003 fffb 	bl	80045ce <HAL_SPI_Receive>

	/* Wait until the BSY flag is set */
	while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY) {
 80005d8:	bf00      	nop
 80005da:	4805      	ldr	r0, [pc, #20]	; (80005f0 <spi1_communication+0x88>)
 80005dc:	f004 faaa 	bl	8004b34 <HAL_SPI_GetState>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b02      	cmp	r3, #2
 80005e4:	d0f9      	beq.n	80005da <spi1_communication+0x72>

	}

	return chTemp;
 80005e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	3710      	adds	r7, #16
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000220 	.word	0x20000220

080005f4 <lcd_write_byte>:
parameter:
  chByte : send data
  chCmd  : command or data
******************************************************************************/
void lcd_write_byte(uint8_t chByte, uint8_t chCmd)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	460a      	mov	r2, r1
 80005fe:	71fb      	strb	r3, [r7, #7]
 8000600:	4613      	mov	r3, r2
 8000602:	71bb      	strb	r3, [r7, #6]
    if (chCmd) {
 8000604:	79bb      	ldrb	r3, [r7, #6]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d006      	beq.n	8000618 <lcd_write_byte+0x24>
        LCD_DC_H();
 800060a:	2201      	movs	r2, #1
 800060c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000610:	480d      	ldr	r0, [pc, #52]	; (8000648 <lcd_write_byte+0x54>)
 8000612:	f003 f9e9 	bl	80039e8 <HAL_GPIO_WritePin>
 8000616:	e005      	b.n	8000624 <lcd_write_byte+0x30>
    } else {
        LCD_DC_L();
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800061e:	480a      	ldr	r0, [pc, #40]	; (8000648 <lcd_write_byte+0x54>)
 8000620:	f003 f9e2 	bl	80039e8 <HAL_GPIO_WritePin>
    }

    LCD_CS_L();
 8000624:	2200      	movs	r2, #0
 8000626:	2180      	movs	r1, #128	; 0x80
 8000628:	4807      	ldr	r0, [pc, #28]	; (8000648 <lcd_write_byte+0x54>)
 800062a:	f003 f9dd 	bl	80039e8 <HAL_GPIO_WritePin>
    spi1_communication(chByte);
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff ff99 	bl	8000568 <spi1_communication>
    LCD_CS_H();
 8000636:	2201      	movs	r2, #1
 8000638:	2180      	movs	r1, #128	; 0x80
 800063a:	4803      	ldr	r0, [pc, #12]	; (8000648 <lcd_write_byte+0x54>)
 800063c:	f003 f9d4 	bl	80039e8 <HAL_GPIO_WritePin>
}
 8000640:	bf00      	nop
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40020400 	.word	0x40020400

0800064c <lcd_write_command>:
parameter:
     chByte : send data
		 chCmd  : command or data
******************************************************************************/
void lcd_write_command(uint8_t chRegister, uint8_t chValue)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	460a      	mov	r2, r1
 8000656:	71fb      	strb	r3, [r7, #7]
 8000658:	4613      	mov	r3, r2
 800065a:	71bb      	strb	r3, [r7, #6]
	lcd_write_byte(chRegister, LCD_CMD);
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff ffc7 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(chValue, LCD_DATA);
 8000666:	79bb      	ldrb	r3, [r7, #6]
 8000668:	2101      	movs	r1, #1
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ffc2 	bl	80005f4 <lcd_write_byte>
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <delay_ms>:
/******************************************************************************
Function Name  : delay
			parameter: ms
******************************************************************************/
void delay_ms(uint32_t ms)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	uint32_t j=5000;
 8000680:	f241 3388 	movw	r3, #5000	; 0x1388
 8000684:	60fb      	str	r3, [r7, #12]
	for(;ms>2;ms--)
 8000686:	e008      	b.n	800069a <delay_ms+0x22>
		for(;j>2;j--){
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	3b01      	subs	r3, #1
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	2b02      	cmp	r3, #2
 8000692:	d8f9      	bhi.n	8000688 <delay_ms+0x10>
	for(;ms>2;ms--)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3b01      	subs	r3, #1
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b02      	cmp	r3, #2
 800069e:	d8f6      	bhi.n	800068e <delay_ms+0x16>

		}
}
 80006a0:	bf00      	nop
 80006a2:	bf00      	nop
 80006a4:	3714      	adds	r7, #20
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
	...

080006b0 <lcd_init>:
/******************************************************************************
Function Name  : initials lcd control pin
			parameter:
******************************************************************************/
void lcd_init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	LCD_RST_H();
 80006b4:	2201      	movs	r2, #1
 80006b6:	2104      	movs	r1, #4
 80006b8:	4881      	ldr	r0, [pc, #516]	; (80008c0 <lcd_init+0x210>)
 80006ba:	f003 f995 	bl	80039e8 <HAL_GPIO_WritePin>
	LCD_CS_H();
 80006be:	2201      	movs	r2, #1
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	487f      	ldr	r0, [pc, #508]	; (80008c0 <lcd_init+0x210>)
 80006c4:	f003 f990 	bl	80039e8 <HAL_GPIO_WritePin>
	LCD_BKL_H();
 80006c8:	2201      	movs	r2, #1
 80006ca:	2140      	movs	r1, #64	; 0x40
 80006cc:	487c      	ldr	r0, [pc, #496]	; (80008c0 <lcd_init+0x210>)
 80006ce:	f003 f98b 	bl	80039e8 <HAL_GPIO_WritePin>
#ifdef 	ST7789_DEVICE
	LCD_RST_H();
 80006d2:	2201      	movs	r2, #1
 80006d4:	2104      	movs	r1, #4
 80006d6:	487a      	ldr	r0, [pc, #488]	; (80008c0 <lcd_init+0x210>)
 80006d8:	f003 f986 	bl	80039e8 <HAL_GPIO_WritePin>
	delay_ms(5);
 80006dc:	2005      	movs	r0, #5
 80006de:	f7ff ffcb 	bl	8000678 <delay_ms>
	LCD_RST_L();
 80006e2:	2200      	movs	r2, #0
 80006e4:	2104      	movs	r1, #4
 80006e6:	4876      	ldr	r0, [pc, #472]	; (80008c0 <lcd_init+0x210>)
 80006e8:	f003 f97e 	bl	80039e8 <HAL_GPIO_WritePin>
	delay_ms(5);
 80006ec:	2005      	movs	r0, #5
 80006ee:	f7ff ffc3 	bl	8000678 <delay_ms>
	LCD_RST_H();
 80006f2:	2201      	movs	r2, #1
 80006f4:	2104      	movs	r1, #4
 80006f6:	4872      	ldr	r0, [pc, #456]	; (80008c0 <lcd_init+0x210>)
 80006f8:	f003 f976 	bl	80039e8 <HAL_GPIO_WritePin>
	delay_ms(5);
 80006fc:	2005      	movs	r0, #5
 80006fe:	f7ff ffbb 	bl	8000678 <delay_ms>
	LCD_CS_H();
 8000702:	2201      	movs	r2, #1
 8000704:	2180      	movs	r1, #128	; 0x80
 8000706:	486e      	ldr	r0, [pc, #440]	; (80008c0 <lcd_init+0x210>)
 8000708:	f003 f96e 	bl	80039e8 <HAL_GPIO_WritePin>
	lcd_write_command(0x07,0x00);
	lcd_write_command(0x08,0x01);
	lcd_write_command(0x09,0x3F);

#elif defined ST7789_DEVICE
	lcd_write_byte(0x11,LCD_CMD);
 800070c:	2100      	movs	r1, #0
 800070e:	2011      	movs	r0, #17
 8000710:	f7ff ff70 	bl	80005f4 <lcd_write_byte>
	delay_ms(10);
 8000714:	200a      	movs	r0, #10
 8000716:	f7ff ffaf 	bl	8000678 <delay_ms>
	lcd_write_command(0x36,0x00);
 800071a:	2100      	movs	r1, #0
 800071c:	2036      	movs	r0, #54	; 0x36
 800071e:	f7ff ff95 	bl	800064c <lcd_write_command>
	lcd_write_command(0x3a,0x05);
 8000722:	2105      	movs	r1, #5
 8000724:	203a      	movs	r0, #58	; 0x3a
 8000726:	f7ff ff91 	bl	800064c <lcd_write_command>
	lcd_write_byte(0xb2,LCD_CMD);
 800072a:	2100      	movs	r1, #0
 800072c:	20b2      	movs	r0, #178	; 0xb2
 800072e:	f7ff ff61 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0c,LCD_DATA);
 8000732:	2101      	movs	r1, #1
 8000734:	200c      	movs	r0, #12
 8000736:	f7ff ff5d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0c,LCD_DATA);
 800073a:	2101      	movs	r1, #1
 800073c:	200c      	movs	r0, #12
 800073e:	f7ff ff59 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 8000742:	2101      	movs	r1, #1
 8000744:	2000      	movs	r0, #0
 8000746:	f7ff ff55 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x33,LCD_DATA);
 800074a:	2101      	movs	r1, #1
 800074c:	2033      	movs	r0, #51	; 0x33
 800074e:	f7ff ff51 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x33,LCD_DATA);
 8000752:	2101      	movs	r1, #1
 8000754:	2033      	movs	r0, #51	; 0x33
 8000756:	f7ff ff4d 	bl	80005f4 <lcd_write_byte>
	lcd_write_command(0xb7,0x35);
 800075a:	2135      	movs	r1, #53	; 0x35
 800075c:	20b7      	movs	r0, #183	; 0xb7
 800075e:	f7ff ff75 	bl	800064c <lcd_write_command>
	lcd_write_command(0xbb,0x28);
 8000762:	2128      	movs	r1, #40	; 0x28
 8000764:	20bb      	movs	r0, #187	; 0xbb
 8000766:	f7ff ff71 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc0,0x3c);
 800076a:	213c      	movs	r1, #60	; 0x3c
 800076c:	20c0      	movs	r0, #192	; 0xc0
 800076e:	f7ff ff6d 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc2,0x01);
 8000772:	2101      	movs	r1, #1
 8000774:	20c2      	movs	r0, #194	; 0xc2
 8000776:	f7ff ff69 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc3,0x0b);
 800077a:	210b      	movs	r1, #11
 800077c:	20c3      	movs	r0, #195	; 0xc3
 800077e:	f7ff ff65 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc4,0x20);
 8000782:	2120      	movs	r1, #32
 8000784:	20c4      	movs	r0, #196	; 0xc4
 8000786:	f7ff ff61 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc6,0x0f);
 800078a:	210f      	movs	r1, #15
 800078c:	20c6      	movs	r0, #198	; 0xc6
 800078e:	f7ff ff5d 	bl	800064c <lcd_write_command>
	lcd_write_byte(0xD0,LCD_CMD);
 8000792:	2100      	movs	r1, #0
 8000794:	20d0      	movs	r0, #208	; 0xd0
 8000796:	f7ff ff2d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xa4,LCD_DATA);
 800079a:	2101      	movs	r1, #1
 800079c:	20a4      	movs	r0, #164	; 0xa4
 800079e:	f7ff ff29 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xa1,LCD_DATA);
 80007a2:	2101      	movs	r1, #1
 80007a4:	20a1      	movs	r0, #161	; 0xa1
 80007a6:	f7ff ff25 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xe0,LCD_CMD);
 80007aa:	2100      	movs	r1, #0
 80007ac:	20e0      	movs	r0, #224	; 0xe0
 80007ae:	f7ff ff21 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xd0,LCD_DATA);
 80007b2:	2101      	movs	r1, #1
 80007b4:	20d0      	movs	r0, #208	; 0xd0
 80007b6:	f7ff ff1d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x01,LCD_DATA);
 80007ba:	2101      	movs	r1, #1
 80007bc:	2001      	movs	r0, #1
 80007be:	f7ff ff19 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x08,LCD_DATA);
 80007c2:	2101      	movs	r1, #1
 80007c4:	2008      	movs	r0, #8
 80007c6:	f7ff ff15 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0f,LCD_DATA);
 80007ca:	2101      	movs	r1, #1
 80007cc:	200f      	movs	r0, #15
 80007ce:	f7ff ff11 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x11,LCD_DATA);
 80007d2:	2101      	movs	r1, #1
 80007d4:	2011      	movs	r0, #17
 80007d6:	f7ff ff0d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2a,LCD_DATA);
 80007da:	2101      	movs	r1, #1
 80007dc:	202a      	movs	r0, #42	; 0x2a
 80007de:	f7ff ff09 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x36,LCD_DATA);
 80007e2:	2101      	movs	r1, #1
 80007e4:	2036      	movs	r0, #54	; 0x36
 80007e6:	f7ff ff05 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x55,LCD_DATA);
 80007ea:	2101      	movs	r1, #1
 80007ec:	2055      	movs	r0, #85	; 0x55
 80007ee:	f7ff ff01 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x44,LCD_DATA);
 80007f2:	2101      	movs	r1, #1
 80007f4:	2044      	movs	r0, #68	; 0x44
 80007f6:	f7ff fefd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x3a,LCD_DATA);
 80007fa:	2101      	movs	r1, #1
 80007fc:	203a      	movs	r0, #58	; 0x3a
 80007fe:	f7ff fef9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0b,LCD_DATA);
 8000802:	2101      	movs	r1, #1
 8000804:	200b      	movs	r0, #11
 8000806:	f7ff fef5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x06,LCD_DATA);
 800080a:	2101      	movs	r1, #1
 800080c:	2006      	movs	r0, #6
 800080e:	f7ff fef1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x11,LCD_DATA);
 8000812:	2101      	movs	r1, #1
 8000814:	2011      	movs	r0, #17
 8000816:	f7ff feed 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x20,LCD_DATA);
 800081a:	2101      	movs	r1, #1
 800081c:	2020      	movs	r0, #32
 800081e:	f7ff fee9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xe1,LCD_CMD);
 8000822:	2100      	movs	r1, #0
 8000824:	20e1      	movs	r0, #225	; 0xe1
 8000826:	f7ff fee5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xd0,LCD_DATA);
 800082a:	2101      	movs	r1, #1
 800082c:	20d0      	movs	r0, #208	; 0xd0
 800082e:	f7ff fee1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x02,LCD_DATA);
 8000832:	2101      	movs	r1, #1
 8000834:	2002      	movs	r0, #2
 8000836:	f7ff fedd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x07,LCD_DATA);
 800083a:	2101      	movs	r1, #1
 800083c:	2007      	movs	r0, #7
 800083e:	f7ff fed9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0a,LCD_DATA);
 8000842:	2101      	movs	r1, #1
 8000844:	200a      	movs	r0, #10
 8000846:	f7ff fed5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0b,LCD_DATA);
 800084a:	2101      	movs	r1, #1
 800084c:	200b      	movs	r0, #11
 800084e:	f7ff fed1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x18,LCD_DATA);
 8000852:	2101      	movs	r1, #1
 8000854:	2018      	movs	r0, #24
 8000856:	f7ff fecd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x34,LCD_DATA);
 800085a:	2101      	movs	r1, #1
 800085c:	2034      	movs	r0, #52	; 0x34
 800085e:	f7ff fec9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x43,LCD_DATA);
 8000862:	2101      	movs	r1, #1
 8000864:	2043      	movs	r0, #67	; 0x43
 8000866:	f7ff fec5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x4a,LCD_DATA);
 800086a:	2101      	movs	r1, #1
 800086c:	204a      	movs	r0, #74	; 0x4a
 800086e:	f7ff fec1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2b,LCD_DATA);
 8000872:	2101      	movs	r1, #1
 8000874:	202b      	movs	r0, #43	; 0x2b
 8000876:	f7ff febd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x1b,LCD_DATA);
 800087a:	2101      	movs	r1, #1
 800087c:	201b      	movs	r0, #27
 800087e:	f7ff feb9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x1c,LCD_DATA);
 8000882:	2101      	movs	r1, #1
 8000884:	201c      	movs	r0, #28
 8000886:	f7ff feb5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x22,LCD_DATA);
 800088a:	2101      	movs	r1, #1
 800088c:	2022      	movs	r0, #34	; 0x22
 800088e:	f7ff feb1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x1f,LCD_DATA);
 8000892:	2101      	movs	r1, #1
 8000894:	201f      	movs	r0, #31
 8000896:	f7ff fead 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x29,LCD_CMD);
 800089a:	2100      	movs	r1, #0
 800089c:	2029      	movs	r0, #41	; 0x29
 800089e:	f7ff fea9 	bl	80005f4 <lcd_write_byte>
	lcd_write_command(0x51,0xff);
 80008a2:	21ff      	movs	r1, #255	; 0xff
 80008a4:	2051      	movs	r0, #81	; 0x51
 80008a6:	f7ff fed1 	bl	800064c <lcd_write_command>
	lcd_write_command(0x55,0xB0);
 80008aa:	21b0      	movs	r1, #176	; 0xb0
 80008ac:	2055      	movs	r0, #85	; 0x55
 80008ae:	f7ff fecd 	bl	800064c <lcd_write_command>
#endif

	lcd_clear_screen(WHITE);
 80008b2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80008b6:	f000 f805 	bl	80008c4 <lcd_clear_screen>
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40020400 	.word	0x40020400

080008c4 <lcd_clear_screen>:
Function Name  : clear lcd screen
			parameter:
				hwColor: background color
******************************************************************************/
void lcd_clear_screen(uint16_t hwColor)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	80fb      	strh	r3, [r7, #6]
	uint32_t i, wCount = LCD_WIDTH;
 80008ce:	23f0      	movs	r3, #240	; 0xf0
 80008d0:	60bb      	str	r3, [r7, #8]
	wCount *= LCD_HEIGHT;
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	4613      	mov	r3, r2
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	4413      	add	r3, r2
 80008da:	019b      	lsls	r3, r3, #6
 80008dc:	60bb      	str	r3, [r7, #8]

#ifdef HX8347D_DEVICE
	lcd_set_cursor(0, 0);
	lcd_write_byte(0x22, LCD_CMD);
#elif defined ST7789_DEVICE
	lcd_write_byte(0x2A,LCD_CMD);
 80008de:	2100      	movs	r1, #0
 80008e0:	202a      	movs	r0, #42	; 0x2a
 80008e2:	f7ff fe87 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 80008e6:	2101      	movs	r1, #1
 80008e8:	2000      	movs	r0, #0
 80008ea:	f7ff fe83 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 80008ee:	2101      	movs	r1, #1
 80008f0:	2000      	movs	r0, #0
 80008f2:	f7ff fe7f 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 80008f6:	2101      	movs	r1, #1
 80008f8:	2000      	movs	r0, #0
 80008fa:	f7ff fe7b 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte((LCD_WIDTH-1)&0xff,LCD_DATA);
 80008fe:	2101      	movs	r1, #1
 8000900:	20ef      	movs	r0, #239	; 0xef
 8000902:	f7ff fe77 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2B,LCD_CMD);
 8000906:	2100      	movs	r1, #0
 8000908:	202b      	movs	r0, #43	; 0x2b
 800090a:	f7ff fe73 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 800090e:	2101      	movs	r1, #1
 8000910:	2000      	movs	r0, #0
 8000912:	f7ff fe6f 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 8000916:	2101      	movs	r1, #1
 8000918:	2000      	movs	r0, #0
 800091a:	f7ff fe6b 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(((LCD_HEIGHT-1)>>8)&0xff,LCD_DATA);
 800091e:	2101      	movs	r1, #1
 8000920:	2001      	movs	r0, #1
 8000922:	f7ff fe67 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte((LCD_HEIGHT-1)&0xff,LCD_DATA);
 8000926:	2101      	movs	r1, #1
 8000928:	203f      	movs	r0, #63	; 0x3f
 800092a:	f7ff fe63 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2C,LCD_CMD);
 800092e:	2100      	movs	r1, #0
 8000930:	202c      	movs	r0, #44	; 0x2c
 8000932:	f7ff fe5f 	bl	80005f4 <lcd_write_byte>
#endif
	LCD_CS_L();
 8000936:	2200      	movs	r2, #0
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	4814      	ldr	r0, [pc, #80]	; (800098c <lcd_clear_screen+0xc8>)
 800093c:	f003 f854 	bl	80039e8 <HAL_GPIO_WritePin>
	LCD_DC_H();
 8000940:	2201      	movs	r2, #1
 8000942:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000946:	4811      	ldr	r0, [pc, #68]	; (800098c <lcd_clear_screen+0xc8>)
 8000948:	f003 f84e 	bl	80039e8 <HAL_GPIO_WritePin>
	for(i=0;i<wCount;i++){
 800094c:	2300      	movs	r3, #0
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	e00e      	b.n	8000970 <lcd_clear_screen+0xac>
//		spi1_communication(hwColor>>8);

		spi1_communication(hwColor>>8);
		spi1_communication((uint8_t)(hwColor&0xff));
#elif defined ST7789_DEVICE
		spi1_communication(hwColor>>8);
 8000952:	88fb      	ldrh	r3, [r7, #6]
 8000954:	0a1b      	lsrs	r3, r3, #8
 8000956:	b29b      	uxth	r3, r3
 8000958:	b2db      	uxtb	r3, r3
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff fe04 	bl	8000568 <spi1_communication>
		spi1_communication((uint8_t)(hwColor&0xff));
 8000960:	88fb      	ldrh	r3, [r7, #6]
 8000962:	b2db      	uxtb	r3, r3
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff fdff 	bl	8000568 <spi1_communication>
	for(i=0;i<wCount;i++){
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	3301      	adds	r3, #1
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fa      	ldr	r2, [r7, #12]
 8000972:	68bb      	ldr	r3, [r7, #8]
 8000974:	429a      	cmp	r2, r3
 8000976:	d3ec      	bcc.n	8000952 <lcd_clear_screen+0x8e>
#endif
	}
	LCD_CS_H();
 8000978:	2201      	movs	r2, #1
 800097a:	2180      	movs	r1, #128	; 0x80
 800097c:	4803      	ldr	r0, [pc, #12]	; (800098c <lcd_clear_screen+0xc8>)
 800097e:	f003 f833 	bl	80039e8 <HAL_GPIO_WritePin>
}
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40020400 	.word	0x40020400

08000990 <is_joy_pressed>:
int timeOutForKeyPress = TIME_OUT;

// state of joys
int joy_state[NUMBER_OF_JOY] = {NORMAL_STATE};

int is_joy_pressed(int joystick){
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	if(joy_flag[joystick] == 1){
 8000998:	4a09      	ldr	r2, [pc, #36]	; (80009c0 <is_joy_pressed+0x30>)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d106      	bne.n	80009b2 <is_joy_pressed+0x22>
		joy_flag[joystick] = 0;
 80009a4:	4a06      	ldr	r2, [pc, #24]	; (80009c0 <is_joy_pressed+0x30>)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2100      	movs	r1, #0
 80009aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80009ae:	2301      	movs	r3, #1
 80009b0:	e000      	b.n	80009b4 <is_joy_pressed+0x24>
	}
	return 0;
 80009b2:	2300      	movs	r3, #0
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	200000c8 	.word	0x200000c8

080009c4 <get_joystick>:

void get_joystick(){
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	//left joy
	temp3[JOY_LEFT] = temp2[JOY_LEFT];
 80009c8:	4b65      	ldr	r3, [pc, #404]	; (8000b60 <get_joystick+0x19c>)
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	4a65      	ldr	r2, [pc, #404]	; (8000b64 <get_joystick+0x1a0>)
 80009ce:	6053      	str	r3, [r2, #4]
	temp2[JOY_LEFT] = temp1[JOY_LEFT];
 80009d0:	4b65      	ldr	r3, [pc, #404]	; (8000b68 <get_joystick+0x1a4>)
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	4a62      	ldr	r2, [pc, #392]	; (8000b60 <get_joystick+0x19c>)
 80009d6:	6053      	str	r3, [r2, #4]
	temp1[JOY_LEFT] = HAL_GPIO_ReadPin(GPIOC, JOY_LEFT_PIN);
 80009d8:	2110      	movs	r1, #16
 80009da:	4864      	ldr	r0, [pc, #400]	; (8000b6c <get_joystick+0x1a8>)
 80009dc:	f002 ffec 	bl	80039b8 <HAL_GPIO_ReadPin>
 80009e0:	4603      	mov	r3, r0
 80009e2:	461a      	mov	r2, r3
 80009e4:	4b60      	ldr	r3, [pc, #384]	; (8000b68 <get_joystick+0x1a4>)
 80009e6:	605a      	str	r2, [r3, #4]

	if((temp3[JOY_LEFT] == temp2[JOY_LEFT]) && (temp2[JOY_LEFT] == temp1[JOY_LEFT])){
 80009e8:	4b5e      	ldr	r3, [pc, #376]	; (8000b64 <get_joystick+0x1a0>)
 80009ea:	685a      	ldr	r2, [r3, #4]
 80009ec:	4b5c      	ldr	r3, [pc, #368]	; (8000b60 <get_joystick+0x19c>)
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d12c      	bne.n	8000a4e <get_joystick+0x8a>
 80009f4:	4b5a      	ldr	r3, [pc, #360]	; (8000b60 <get_joystick+0x19c>)
 80009f6:	685a      	ldr	r2, [r3, #4]
 80009f8:	4b5b      	ldr	r3, [pc, #364]	; (8000b68 <get_joystick+0x1a4>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d126      	bne.n	8000a4e <get_joystick+0x8a>
		if(joy_state[JOY_LEFT] != temp3[JOY_LEFT]){
 8000a00:	4b5b      	ldr	r3, [pc, #364]	; (8000b70 <get_joystick+0x1ac>)
 8000a02:	685a      	ldr	r2, [r3, #4]
 8000a04:	4b57      	ldr	r3, [pc, #348]	; (8000b64 <get_joystick+0x1a0>)
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d014      	beq.n	8000a36 <get_joystick+0x72>
			joy_state[JOY_LEFT] = temp3[JOY_LEFT];
 8000a0c:	4b55      	ldr	r3, [pc, #340]	; (8000b64 <get_joystick+0x1a0>)
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	4a57      	ldr	r2, [pc, #348]	; (8000b70 <get_joystick+0x1ac>)
 8000a12:	6053      	str	r3, [r2, #4]

			if(joy_state[JOY_LEFT] == PRESSED_STATE){
 8000a14:	4b56      	ldr	r3, [pc, #344]	; (8000b70 <get_joystick+0x1ac>)
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d118      	bne.n	8000a4e <get_joystick+0x8a>
				timeOutForKeyPress = TIME_OUT;
 8000a1c:	4b55      	ldr	r3, [pc, #340]	; (8000b74 <get_joystick+0x1b0>)
 8000a1e:	2264      	movs	r2, #100	; 0x64
 8000a20:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_LEFT] = 1;
 8000a22:	4b55      	ldr	r3, [pc, #340]	; (8000b78 <get_joystick+0x1b4>)
 8000a24:	2201      	movs	r2, #1
 8000a26:	605a      	str	r2, [r3, #4]
				joy_flag[JOY_CTR] = 0;
 8000a28:	4b53      	ldr	r3, [pc, #332]	; (8000b78 <get_joystick+0x1b4>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_RIGHT] = 0;
 8000a2e:	4b52      	ldr	r3, [pc, #328]	; (8000b78 <get_joystick+0x1b4>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	e00b      	b.n	8000a4e <get_joystick+0x8a>
			}
		}else{
			timeOutForKeyPress--;
 8000a36:	4b4f      	ldr	r3, [pc, #316]	; (8000b74 <get_joystick+0x1b0>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	4a4d      	ldr	r2, [pc, #308]	; (8000b74 <get_joystick+0x1b0>)
 8000a3e:	6013      	str	r3, [r2, #0]
			if(timeOutForKeyPress == 0){
 8000a40:	4b4c      	ldr	r3, [pc, #304]	; (8000b74 <get_joystick+0x1b0>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d102      	bne.n	8000a4e <get_joystick+0x8a>
				joy_state[JOY_LEFT] = NORMAL_STATE;
 8000a48:	4b49      	ldr	r3, [pc, #292]	; (8000b70 <get_joystick+0x1ac>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	605a      	str	r2, [r3, #4]
			}
		}
	}

	//right joy
	temp3[JOY_RIGHT] = temp2[JOY_RIGHT];
 8000a4e:	4b44      	ldr	r3, [pc, #272]	; (8000b60 <get_joystick+0x19c>)
 8000a50:	689b      	ldr	r3, [r3, #8]
 8000a52:	4a44      	ldr	r2, [pc, #272]	; (8000b64 <get_joystick+0x1a0>)
 8000a54:	6093      	str	r3, [r2, #8]
	temp2[JOY_RIGHT] = temp1[JOY_RIGHT];
 8000a56:	4b44      	ldr	r3, [pc, #272]	; (8000b68 <get_joystick+0x1a4>)
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	4a41      	ldr	r2, [pc, #260]	; (8000b60 <get_joystick+0x19c>)
 8000a5c:	6093      	str	r3, [r2, #8]
	temp1[JOY_RIGHT] = HAL_GPIO_ReadPin(GPIOC, JOY_RIGHT_PIN);
 8000a5e:	2180      	movs	r1, #128	; 0x80
 8000a60:	4842      	ldr	r0, [pc, #264]	; (8000b6c <get_joystick+0x1a8>)
 8000a62:	f002 ffa9 	bl	80039b8 <HAL_GPIO_ReadPin>
 8000a66:	4603      	mov	r3, r0
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4b3f      	ldr	r3, [pc, #252]	; (8000b68 <get_joystick+0x1a4>)
 8000a6c:	609a      	str	r2, [r3, #8]

	if((temp3[JOY_RIGHT] == temp2[JOY_RIGHT]) && (temp2[JOY_RIGHT] == temp1[JOY_RIGHT])){
 8000a6e:	4b3d      	ldr	r3, [pc, #244]	; (8000b64 <get_joystick+0x1a0>)
 8000a70:	689a      	ldr	r2, [r3, #8]
 8000a72:	4b3b      	ldr	r3, [pc, #236]	; (8000b60 <get_joystick+0x19c>)
 8000a74:	689b      	ldr	r3, [r3, #8]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d12c      	bne.n	8000ad4 <get_joystick+0x110>
 8000a7a:	4b39      	ldr	r3, [pc, #228]	; (8000b60 <get_joystick+0x19c>)
 8000a7c:	689a      	ldr	r2, [r3, #8]
 8000a7e:	4b3a      	ldr	r3, [pc, #232]	; (8000b68 <get_joystick+0x1a4>)
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d126      	bne.n	8000ad4 <get_joystick+0x110>
		if(joy_state[JOY_RIGHT] != temp3[JOY_RIGHT]){
 8000a86:	4b3a      	ldr	r3, [pc, #232]	; (8000b70 <get_joystick+0x1ac>)
 8000a88:	689a      	ldr	r2, [r3, #8]
 8000a8a:	4b36      	ldr	r3, [pc, #216]	; (8000b64 <get_joystick+0x1a0>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d014      	beq.n	8000abc <get_joystick+0xf8>
			joy_state[JOY_RIGHT] = temp3[JOY_RIGHT];
 8000a92:	4b34      	ldr	r3, [pc, #208]	; (8000b64 <get_joystick+0x1a0>)
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	4a36      	ldr	r2, [pc, #216]	; (8000b70 <get_joystick+0x1ac>)
 8000a98:	6093      	str	r3, [r2, #8]

			if(joy_state[JOY_RIGHT] == PRESSED_STATE){
 8000a9a:	4b35      	ldr	r3, [pc, #212]	; (8000b70 <get_joystick+0x1ac>)
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d118      	bne.n	8000ad4 <get_joystick+0x110>
				timeOutForKeyPress = TIME_OUT;
 8000aa2:	4b34      	ldr	r3, [pc, #208]	; (8000b74 <get_joystick+0x1b0>)
 8000aa4:	2264      	movs	r2, #100	; 0x64
 8000aa6:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_RIGHT] = 1;
 8000aa8:	4b33      	ldr	r3, [pc, #204]	; (8000b78 <get_joystick+0x1b4>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	609a      	str	r2, [r3, #8]
				joy_flag[JOY_LEFT] = 0;
 8000aae:	4b32      	ldr	r3, [pc, #200]	; (8000b78 <get_joystick+0x1b4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	605a      	str	r2, [r3, #4]
				joy_flag[JOY_CTR] = 0;
 8000ab4:	4b30      	ldr	r3, [pc, #192]	; (8000b78 <get_joystick+0x1b4>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	e00b      	b.n	8000ad4 <get_joystick+0x110>
			}
		}else{
			timeOutForKeyPress--;
 8000abc:	4b2d      	ldr	r3, [pc, #180]	; (8000b74 <get_joystick+0x1b0>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	3b01      	subs	r3, #1
 8000ac2:	4a2c      	ldr	r2, [pc, #176]	; (8000b74 <get_joystick+0x1b0>)
 8000ac4:	6013      	str	r3, [r2, #0]
			if(timeOutForKeyPress == 0){
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <get_joystick+0x1b0>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d102      	bne.n	8000ad4 <get_joystick+0x110>
				joy_state[JOY_RIGHT] = NORMAL_STATE;
 8000ace:	4b28      	ldr	r3, [pc, #160]	; (8000b70 <get_joystick+0x1ac>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	609a      	str	r2, [r3, #8]
			}
		}
	}

	// center joy
	temp3[JOY_CTR] = temp2[JOY_CTR];
 8000ad4:	4b22      	ldr	r3, [pc, #136]	; (8000b60 <get_joystick+0x19c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a22      	ldr	r2, [pc, #136]	; (8000b64 <get_joystick+0x1a0>)
 8000ada:	6013      	str	r3, [r2, #0]
	temp2[JOY_CTR] = temp1[JOY_CTR];
 8000adc:	4b22      	ldr	r3, [pc, #136]	; (8000b68 <get_joystick+0x1a4>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a1f      	ldr	r2, [pc, #124]	; (8000b60 <get_joystick+0x19c>)
 8000ae2:	6013      	str	r3, [r2, #0]
	temp1[JOY_CTR] = HAL_GPIO_ReadPin(GPIOC, JOY_CTR_PIN);
 8000ae4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ae8:	4820      	ldr	r0, [pc, #128]	; (8000b6c <get_joystick+0x1a8>)
 8000aea:	f002 ff65 	bl	80039b8 <HAL_GPIO_ReadPin>
 8000aee:	4603      	mov	r3, r0
 8000af0:	461a      	mov	r2, r3
 8000af2:	4b1d      	ldr	r3, [pc, #116]	; (8000b68 <get_joystick+0x1a4>)
 8000af4:	601a      	str	r2, [r3, #0]

	if((temp3[JOY_CTR] == temp2[JOY_CTR]) && (temp2[JOY_CTR] == temp1[JOY_CTR])){
 8000af6:	4b1b      	ldr	r3, [pc, #108]	; (8000b64 <get_joystick+0x1a0>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	4b19      	ldr	r3, [pc, #100]	; (8000b60 <get_joystick+0x19c>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d12c      	bne.n	8000b5c <get_joystick+0x198>
 8000b02:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <get_joystick+0x19c>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <get_joystick+0x1a4>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d126      	bne.n	8000b5c <get_joystick+0x198>
		if(joy_state[JOY_CTR] != temp3[JOY_CTR]){
 8000b0e:	4b18      	ldr	r3, [pc, #96]	; (8000b70 <get_joystick+0x1ac>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <get_joystick+0x1a0>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d014      	beq.n	8000b44 <get_joystick+0x180>
			joy_state[JOY_CTR] = temp3[JOY_CTR];
 8000b1a:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <get_joystick+0x1a0>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a14      	ldr	r2, [pc, #80]	; (8000b70 <get_joystick+0x1ac>)
 8000b20:	6013      	str	r3, [r2, #0]

			if(joy_state[JOY_CTR] == PRESSED_STATE){
 8000b22:	4b13      	ldr	r3, [pc, #76]	; (8000b70 <get_joystick+0x1ac>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d118      	bne.n	8000b5c <get_joystick+0x198>
				timeOutForKeyPress = TIME_OUT;
 8000b2a:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <get_joystick+0x1b0>)
 8000b2c:	2264      	movs	r2, #100	; 0x64
 8000b2e:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_CTR] = 1;
 8000b30:	4b11      	ldr	r3, [pc, #68]	; (8000b78 <get_joystick+0x1b4>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_RIGHT] = 0;
 8000b36:	4b10      	ldr	r3, [pc, #64]	; (8000b78 <get_joystick+0x1b4>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
				joy_flag[JOY_LEFT] = 0;
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <get_joystick+0x1b4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	605a      	str	r2, [r3, #4]
			if(timeOutForKeyPress == 0){
				joy_state[JOY_CTR] = NORMAL_STATE;
			}
		}
	}
}
 8000b42:	e00b      	b.n	8000b5c <get_joystick+0x198>
			timeOutForKeyPress--;
 8000b44:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <get_joystick+0x1b0>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	3b01      	subs	r3, #1
 8000b4a:	4a0a      	ldr	r2, [pc, #40]	; (8000b74 <get_joystick+0x1b0>)
 8000b4c:	6013      	str	r3, [r2, #0]
			if(timeOutForKeyPress == 0){
 8000b4e:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <get_joystick+0x1b0>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d102      	bne.n	8000b5c <get_joystick+0x198>
				joy_state[JOY_CTR] = NORMAL_STATE;
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <get_joystick+0x1ac>)
 8000b58:	2201      	movs	r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]
}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000014 	.word	0x20000014
 8000b64:	20000020 	.word	0x20000020
 8000b68:	20000008 	.word	0x20000008
 8000b6c:	40020800 	.word	0x40020800
 8000b70:	20000030 	.word	0x20000030
 8000b74:	2000002c 	.word	0x2000002c
 8000b78:	200000c8 	.word	0x200000c8

08000b7c <do_sv2E>:
	TxData[7] = ADCValue;

	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
}

void do_sv2E(){
 8000b7c:	b5b0      	push	{r4, r5, r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af04      	add	r7, sp, #16
	sprintf(buffer,"%#04x %#04x %#04x %#04x %#04x %#04x",
			dataStorage[5], dataStorage[6], dataStorage[7], dataStorage[8], dataStorage[9], dataStorage[10]);
 8000b82:	4b1d      	ldr	r3, [pc, #116]	; (8000bf8 <do_sv2E+0x7c>)
 8000b84:	795b      	ldrb	r3, [r3, #5]
	sprintf(buffer,"%#04x %#04x %#04x %#04x %#04x %#04x",
 8000b86:	461c      	mov	r4, r3
			dataStorage[5], dataStorage[6], dataStorage[7], dataStorage[8], dataStorage[9], dataStorage[10]);
 8000b88:	4b1b      	ldr	r3, [pc, #108]	; (8000bf8 <do_sv2E+0x7c>)
 8000b8a:	799b      	ldrb	r3, [r3, #6]
	sprintf(buffer,"%#04x %#04x %#04x %#04x %#04x %#04x",
 8000b8c:	461d      	mov	r5, r3
			dataStorage[5], dataStorage[6], dataStorage[7], dataStorage[8], dataStorage[9], dataStorage[10]);
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	; (8000bf8 <do_sv2E+0x7c>)
 8000b90:	79db      	ldrb	r3, [r3, #7]
	sprintf(buffer,"%#04x %#04x %#04x %#04x %#04x %#04x",
 8000b92:	461a      	mov	r2, r3
			dataStorage[5], dataStorage[6], dataStorage[7], dataStorage[8], dataStorage[9], dataStorage[10]);
 8000b94:	4b18      	ldr	r3, [pc, #96]	; (8000bf8 <do_sv2E+0x7c>)
 8000b96:	7a1b      	ldrb	r3, [r3, #8]
	sprintf(buffer,"%#04x %#04x %#04x %#04x %#04x %#04x",
 8000b98:	4619      	mov	r1, r3
			dataStorage[5], dataStorage[6], dataStorage[7], dataStorage[8], dataStorage[9], dataStorage[10]);
 8000b9a:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <do_sv2E+0x7c>)
 8000b9c:	7a5b      	ldrb	r3, [r3, #9]
	sprintf(buffer,"%#04x %#04x %#04x %#04x %#04x %#04x",
 8000b9e:	4618      	mov	r0, r3
			dataStorage[5], dataStorage[6], dataStorage[7], dataStorage[8], dataStorage[9], dataStorage[10]);
 8000ba0:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <do_sv2E+0x7c>)
 8000ba2:	7a9b      	ldrb	r3, [r3, #10]
	sprintf(buffer,"%#04x %#04x %#04x %#04x %#04x %#04x",
 8000ba4:	9303      	str	r3, [sp, #12]
 8000ba6:	9002      	str	r0, [sp, #8]
 8000ba8:	9101      	str	r1, [sp, #4]
 8000baa:	9200      	str	r2, [sp, #0]
 8000bac:	462b      	mov	r3, r5
 8000bae:	4622      	mov	r2, r4
 8000bb0:	4912      	ldr	r1, [pc, #72]	; (8000bfc <do_sv2E+0x80>)
 8000bb2:	4813      	ldr	r0, [pc, #76]	; (8000c00 <do_sv2E+0x84>)
 8000bb4:	f004 fdde 	bl	8005774 <siprintf>
	ST7789_WriteString(10, 20, buffer, Font_7x10, WHITE, BLACK);
 8000bb8:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <do_sv2E+0x88>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	9202      	str	r2, [sp, #8]
 8000bbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bc2:	9201      	str	r2, [sp, #4]
 8000bc4:	685a      	ldr	r2, [r3, #4]
 8000bc6:	9200      	str	r2, [sp, #0]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a0d      	ldr	r2, [pc, #52]	; (8000c00 <do_sv2E+0x84>)
 8000bcc:	2114      	movs	r1, #20
 8000bce:	200a      	movs	r0, #10
 8000bd0:	f000 fed0 	bl	8001974 <ST7789_WriteString>
	TxData[0] = 0x02;
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	; (8000c08 <do_sv2E+0x8c>)
 8000bd6:	2202      	movs	r2, #2
 8000bd8:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x6E;
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <do_sv2E+0x8c>)
 8000bdc:	226e      	movs	r2, #110	; 0x6e
 8000bde:	705a      	strb	r2, [r3, #1]
	TxData[2] = 0x01;
 8000be0:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <do_sv2E+0x8c>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	709a      	strb	r2, [r3, #2]

	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8000be6:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <do_sv2E+0x90>)
 8000be8:	4a07      	ldr	r2, [pc, #28]	; (8000c08 <do_sv2E+0x8c>)
 8000bea:	4909      	ldr	r1, [pc, #36]	; (8000c10 <do_sv2E+0x94>)
 8000bec:	4809      	ldr	r0, [pc, #36]	; (8000c14 <do_sv2E+0x98>)
 8000bee:	f001 fff3 	bl	8002bd8 <HAL_CAN_AddTxMessage>
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bdb0      	pop	{r4, r5, r7, pc}
 8000bf8:	200000f0 	.word	0x200000f0
 8000bfc:	08006b1c 	.word	0x08006b1c
 8000c00:	200001e8 	.word	0x200001e8
 8000c04:	20000000 	.word	0x20000000
 8000c08:	200000d4 	.word	0x200000d4
 8000c0c:	2000021c 	.word	0x2000021c
 8000c10:	200002f0 	.word	0x200002f0
 8000c14:	200002c8 	.word	0x200002c8

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1e:	f001 f9f1 	bl	8002004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c22:	f000 f8d7 	bl	8000dd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c26:	f000 faab 	bl	8001180 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000c2a:	f000 f983 	bl	8000f34 <MX_CAN1_Init>
  MX_TIM2_Init();
 8000c2e:	f000 fa5b 	bl	80010e8 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000c32:	f000 fa23 	bl	800107c <MX_SPI1_Init>
  MX_CAN2_Init();
 8000c36:	f000 f9cf 	bl	8000fd8 <MX_CAN2_Init>
  MX_ADC1_Init();
 8000c3a:	f000 f929 	bl	8000e90 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_ADC_Start_IT(&hadc1);
  HAL_CAN_Start(&hcan1);
 8000c3e:	4856      	ldr	r0, [pc, #344]	; (8000d98 <main+0x180>)
 8000c40:	f001 ff86 	bl	8002b50 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8000c44:	4855      	ldr	r0, [pc, #340]	; (8000d9c <main+0x184>)
 8000c46:	f001 ff83 	bl	8002b50 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	4852      	ldr	r0, [pc, #328]	; (8000d98 <main+0x180>)
 8000c4e:	f002 f9b0 	bl	8002fb2 <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000c52:	2102      	movs	r1, #2
 8000c54:	4851      	ldr	r0, [pc, #324]	; (8000d9c <main+0x184>)
 8000c56:	f002 f9ac 	bl	8002fb2 <HAL_CAN_ActivateNotification>

  HAL_TIM_Base_Start_IT(&htim2);
 8000c5a:	4851      	ldr	r0, [pc, #324]	; (8000da0 <main+0x188>)
 8000c5c:	f004 f8f8 	bl	8004e50 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start(&hadc1);
 8000c60:	4850      	ldr	r0, [pc, #320]	; (8000da4 <main+0x18c>)
 8000c62:	f001 faa9 	bl	80021b8 <HAL_ADC_Start>

  TxHeader.DLC = 8;
 8000c66:	4b50      	ldr	r3, [pc, #320]	; (8000da8 <main+0x190>)
 8000c68:	2208      	movs	r2, #8
 8000c6a:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8000c6c:	4b4e      	ldr	r3, [pc, #312]	; (8000da8 <main+0x190>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8000c72:	4b4d      	ldr	r3, [pc, #308]	; (8000da8 <main+0x190>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x7A2;		//response ID
 8000c78:	4b4b      	ldr	r3, [pc, #300]	; (8000da8 <main+0x190>)
 8000c7a:	f240 72a2 	movw	r2, #1954	; 0x7a2
 8000c7e:	601a      	str	r2, [r3, #0]

  TxHeader2.DLC = 8;
 8000c80:	4b4a      	ldr	r3, [pc, #296]	; (8000dac <main+0x194>)
 8000c82:	2208      	movs	r2, #8
 8000c84:	611a      	str	r2, [r3, #16]
  TxHeader2.IDE = CAN_ID_STD;
 8000c86:	4b49      	ldr	r3, [pc, #292]	; (8000dac <main+0x194>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
  TxHeader2.RTR = CAN_RTR_DATA;
 8000c8c:	4b47      	ldr	r3, [pc, #284]	; (8000dac <main+0x194>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]
  TxHeader2.StdId = 0x712;		//request ID
 8000c92:	4b46      	ldr	r3, [pc, #280]	; (8000dac <main+0x194>)
 8000c94:	f240 7212 	movw	r2, #1810	; 0x712
 8000c98:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  srand(time(NULL)); // Call for initialize random function
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f004 fd8a 	bl	80057b4 <time>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f004 fd36 	bl	8005718 <srand>
  set_timer0(1000);
 8000cac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cb0:	f000 fba8 	bl	8001404 <set_timer0>



  // service 27 key variable

  lcd_init();
 8000cb4:	f7ff fcfc 	bl	80006b0 <lcd_init>
  ST7789_Init();
 8000cb8:	f000 fd00 	bl	80016bc <ST7789_Init>

  sprintf(buffer, "HELLO WORLD");
 8000cbc:	493c      	ldr	r1, [pc, #240]	; (8000db0 <main+0x198>)
 8000cbe:	483d      	ldr	r0, [pc, #244]	; (8000db4 <main+0x19c>)
 8000cc0:	f004 fd58 	bl	8005774 <siprintf>
  ST7789_WriteString(10, 20, buffer, Font_7x10, WHITE, BLACK);
 8000cc4:	4b3c      	ldr	r3, [pc, #240]	; (8000db8 <main+0x1a0>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	9202      	str	r2, [sp, #8]
 8000cca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cce:	9201      	str	r2, [sp, #4]
 8000cd0:	685a      	ldr	r2, [r3, #4]
 8000cd2:	9200      	str	r2, [sp, #0]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a37      	ldr	r2, [pc, #220]	; (8000db4 <main+0x19c>)
 8000cd8:	2114      	movs	r1, #20
 8000cda:	200a      	movs	r0, #10
 8000cdc:	f000 fe4a 	bl	8001974 <ST7789_WriteString>
			  dataflag = 0;
			  do_sv22();
		  }
		  break;
	  case SERVICE_2E:
		  if(dataflag){
 8000ce0:	4b36      	ldr	r3, [pc, #216]	; (8000dbc <main+0x1a4>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <main+0xd4>
			  do_sv2E();
 8000ce8:	f7ff ff48 	bl	8000b7c <do_sv2E>
		  }
		  break;
 8000cec:	bf00      	nop
			  sprintf(buffer, "ADC Value: %ld", received);
			  ST7789_WriteString(10, 40, buffer, Font_7x10, WHITE, BLACK);
		  }
		  break;
	  case SERVICE_2E:
		  if(is_joy_pressed(JOY_LEFT)){
 8000cee:	2001      	movs	r0, #1
 8000cf0:	f7ff fe4e 	bl	8000990 <is_joy_pressed>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d005      	beq.n	8000d06 <main+0xee>
			  CFdata = 0xAA;
 8000cfa:	4b31      	ldr	r3, [pc, #196]	; (8000dc0 <main+0x1a8>)
 8000cfc:	22aa      	movs	r2, #170	; 0xaa
 8000cfe:	701a      	strb	r2, [r3, #0]
			  joyPressed = 1;
 8000d00:	4b30      	ldr	r3, [pc, #192]	; (8000dc4 <main+0x1ac>)
 8000d02:	2201      	movs	r2, #1
 8000d04:	601a      	str	r2, [r3, #0]
		  }
		  if(is_joy_pressed(JOY_RIGHT)){
 8000d06:	2002      	movs	r0, #2
 8000d08:	f7ff fe42 	bl	8000990 <is_joy_pressed>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d005      	beq.n	8000d1e <main+0x106>
			  CFdata = 0xFF;
 8000d12:	4b2b      	ldr	r3, [pc, #172]	; (8000dc0 <main+0x1a8>)
 8000d14:	22ff      	movs	r2, #255	; 0xff
 8000d16:	701a      	strb	r2, [r3, #0]
			  joyPressed = 1;
 8000d18:	4b2a      	ldr	r3, [pc, #168]	; (8000dc4 <main+0x1ac>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]
		  }
		  if(is_joy_pressed(JOY_CTR)){
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f7ff fe36 	bl	8000990 <is_joy_pressed>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d005      	beq.n	8000d36 <main+0x11e>
			  CFdata = 0x00;
 8000d2a:	4b25      	ldr	r3, [pc, #148]	; (8000dc0 <main+0x1a8>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]
			  joyPressed = 1;
 8000d30:	4b24      	ldr	r3, [pc, #144]	; (8000dc4 <main+0x1ac>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	601a      	str	r2, [r3, #0]
		  }
		  if(joyPressed){
 8000d36:	4b23      	ldr	r3, [pc, #140]	; (8000dc4 <main+0x1ac>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d023      	beq.n	8000d86 <main+0x16e>
			  joyPressed = 0;
 8000d3e:	4b21      	ldr	r3, [pc, #132]	; (8000dc4 <main+0x1ac>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
			  TxData2[0] = 0x10;
 8000d44:	4b20      	ldr	r3, [pc, #128]	; (8000dc8 <main+0x1b0>)
 8000d46:	2210      	movs	r2, #16
 8000d48:	701a      	strb	r2, [r3, #0]
			  TxData2[1] = 0x09;
 8000d4a:	4b1f      	ldr	r3, [pc, #124]	; (8000dc8 <main+0x1b0>)
 8000d4c:	2209      	movs	r2, #9
 8000d4e:	705a      	strb	r2, [r3, #1]
			  TxData2[2] = 0x2E;
 8000d50:	4b1d      	ldr	r3, [pc, #116]	; (8000dc8 <main+0x1b0>)
 8000d52:	222e      	movs	r2, #46	; 0x2e
 8000d54:	709a      	strb	r2, [r3, #2]
			  TxData2[3] = 0xF0;
 8000d56:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <main+0x1b0>)
 8000d58:	22f0      	movs	r2, #240	; 0xf0
 8000d5a:	70da      	strb	r2, [r3, #3]
			  TxData2[4] = 0x02;
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <main+0x1b0>)
 8000d5e:	2202      	movs	r2, #2
 8000d60:	711a      	strb	r2, [r3, #4]
			  TxData2[5] = CFdata;
 8000d62:	4b17      	ldr	r3, [pc, #92]	; (8000dc0 <main+0x1a8>)
 8000d64:	781a      	ldrb	r2, [r3, #0]
 8000d66:	4b18      	ldr	r3, [pc, #96]	; (8000dc8 <main+0x1b0>)
 8000d68:	715a      	strb	r2, [r3, #5]
			  TxData2[6] = CFdata;
 8000d6a:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <main+0x1a8>)
 8000d6c:	781a      	ldrb	r2, [r3, #0]
 8000d6e:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <main+0x1b0>)
 8000d70:	719a      	strb	r2, [r3, #6]
			  TxData2[7] = CFdata;
 8000d72:	4b13      	ldr	r3, [pc, #76]	; (8000dc0 <main+0x1a8>)
 8000d74:	781a      	ldrb	r2, [r3, #0]
 8000d76:	4b14      	ldr	r3, [pc, #80]	; (8000dc8 <main+0x1b0>)
 8000d78:	71da      	strb	r2, [r3, #7]
			  HAL_CAN_AddTxMessage(&hcan2, &TxHeader2, TxData2, &TxMailbox2);
 8000d7a:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <main+0x1b4>)
 8000d7c:	4a12      	ldr	r2, [pc, #72]	; (8000dc8 <main+0x1b0>)
 8000d7e:	490b      	ldr	r1, [pc, #44]	; (8000dac <main+0x194>)
 8000d80:	4806      	ldr	r0, [pc, #24]	; (8000d9c <main+0x184>)
 8000d82:	f001 ff29 	bl	8002bd8 <HAL_CAN_AddTxMessage>
		  }
		  if(dataflag2){
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <main+0x1b8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d002      	beq.n	8000d94 <main+0x17c>
			  dataflag2 = 0;
 8000d8e:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <main+0x1b8>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
		  }
		  break;
 8000d94:	bf00      	nop
	  switch(CURRENT_SERVICE){
 8000d96:	e7a3      	b.n	8000ce0 <main+0xc8>
 8000d98:	200002c8 	.word	0x200002c8
 8000d9c:	200001bc 	.word	0x200001bc
 8000da0:	20000280 	.word	0x20000280
 8000da4:	20000174 	.word	0x20000174
 8000da8:	200002f0 	.word	0x200002f0
 8000dac:	20000130 	.word	0x20000130
 8000db0:	08006b40 	.word	0x08006b40
 8000db4:	200001e8 	.word	0x200001e8
 8000db8:	20000000 	.word	0x20000000
 8000dbc:	200000e4 	.word	0x200000e4
 8000dc0:	20000100 	.word	0x20000100
 8000dc4:	20000104 	.word	0x20000104
 8000dc8:	200000dc 	.word	0x200000dc
 8000dcc:	200001e4 	.word	0x200001e4
 8000dd0:	200000e8 	.word	0x200000e8

08000dd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b094      	sub	sp, #80	; 0x50
 8000dd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dda:	f107 0320 	add.w	r3, r7, #32
 8000dde:	2230      	movs	r2, #48	; 0x30
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f004 fc90 	bl	8005708 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000de8:	f107 030c 	add.w	r3, r7, #12
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	60da      	str	r2, [r3, #12]
 8000df6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	4b22      	ldr	r3, [pc, #136]	; (8000e88 <SystemClock_Config+0xb4>)
 8000dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e00:	4a21      	ldr	r2, [pc, #132]	; (8000e88 <SystemClock_Config+0xb4>)
 8000e02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e06:	6413      	str	r3, [r2, #64]	; 0x40
 8000e08:	4b1f      	ldr	r3, [pc, #124]	; (8000e88 <SystemClock_Config+0xb4>)
 8000e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e14:	2300      	movs	r3, #0
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	4b1c      	ldr	r3, [pc, #112]	; (8000e8c <SystemClock_Config+0xb8>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a1b      	ldr	r2, [pc, #108]	; (8000e8c <SystemClock_Config+0xb8>)
 8000e1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e22:	6013      	str	r3, [r2, #0]
 8000e24:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <SystemClock_Config+0xb8>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e30:	2302      	movs	r3, #2
 8000e32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e34:	2301      	movs	r3, #1
 8000e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e38:	2310      	movs	r3, #16
 8000e3a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e40:	f107 0320 	add.w	r3, r7, #32
 8000e44:	4618      	mov	r0, r3
 8000e46:	f002 fde9 	bl	8003a1c <HAL_RCC_OscConfig>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000e50:	f000 fad2 	bl	80013f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e54:	230f      	movs	r3, #15
 8000e56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e60:	2300      	movs	r3, #0
 8000e62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f003 f84c 	bl	8003f0c <HAL_RCC_ClockConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000e7a:	f000 fabd 	bl	80013f8 <Error_Handler>
  }
}
 8000e7e:	bf00      	nop
 8000e80:	3750      	adds	r7, #80	; 0x50
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40007000 	.word	0x40007000

08000e90 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e96:	463b      	mov	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ea2:	4b21      	ldr	r3, [pc, #132]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000ea4:	4a21      	ldr	r2, [pc, #132]	; (8000f2c <MX_ADC1_Init+0x9c>)
 8000ea6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ea8:	4b1f      	ldr	r3, [pc, #124]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eae:	4b1e      	ldr	r3, [pc, #120]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000eb4:	4b1c      	ldr	r3, [pc, #112]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eba:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ec0:	4b19      	ldr	r3, [pc, #100]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ec8:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ece:	4b16      	ldr	r3, [pc, #88]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000ed0:	4a17      	ldr	r2, [pc, #92]	; (8000f30 <MX_ADC1_Init+0xa0>)
 8000ed2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000eda:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eee:	480e      	ldr	r0, [pc, #56]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000ef0:	f001 f91e 	bl	8002130 <HAL_ADC_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000efa:	f000 fa7d 	bl	80013f8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000efe:	2302      	movs	r3, #2
 8000f00:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f02:	2301      	movs	r3, #1
 8000f04:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4806      	ldr	r0, [pc, #24]	; (8000f28 <MX_ADC1_Init+0x98>)
 8000f10:	f001 fa24 	bl	800235c <HAL_ADC_ConfigChannel>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f1a:	f000 fa6d 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f1e:	bf00      	nop
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000174 	.word	0x20000174
 8000f2c:	40012000 	.word	0x40012000
 8000f30:	0f000001 	.word	0x0f000001

08000f34 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08a      	sub	sp, #40	; 0x28
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000f3a:	4b25      	ldr	r3, [pc, #148]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f3c:	4a25      	ldr	r2, [pc, #148]	; (8000fd4 <MX_CAN1_Init+0xa0>)
 8000f3e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8000f40:	4b23      	ldr	r3, [pc, #140]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f42:	2208      	movs	r2, #8
 8000f44:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f46:	4b22      	ldr	r3, [pc, #136]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f4c:	4b20      	ldr	r3, [pc, #128]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000f52:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f54:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f58:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000f5a:	4b1d      	ldr	r3, [pc, #116]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f60:	4b1b      	ldr	r3, [pc, #108]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000f66:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000f6c:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000f72:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f78:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f84:	4812      	ldr	r0, [pc, #72]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000f86:	f001 fc07 	bl	8002798 <HAL_CAN_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000f90:	f000 fa32 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8000f94:	2301      	movs	r3, #1
 8000f96:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8000fb8:	230e      	movs	r3, #14
 8000fba:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4803      	ldr	r0, [pc, #12]	; (8000fd0 <MX_CAN1_Init+0x9c>)
 8000fc2:	f001 fce5 	bl	8002990 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8000fc6:	bf00      	nop
 8000fc8:	3728      	adds	r7, #40	; 0x28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200002c8 	.word	0x200002c8
 8000fd4:	40006400 	.word	0x40006400

08000fd8 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08a      	sub	sp, #40	; 0x28
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000fde:	4b25      	ldr	r3, [pc, #148]	; (8001074 <MX_CAN2_Init+0x9c>)
 8000fe0:	4a25      	ldr	r2, [pc, #148]	; (8001078 <MX_CAN2_Init+0xa0>)
 8000fe2:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 8;
 8000fe4:	4b23      	ldr	r3, [pc, #140]	; (8001074 <MX_CAN2_Init+0x9c>)
 8000fe6:	2208      	movs	r2, #8
 8000fe8:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000fea:	4b22      	ldr	r3, [pc, #136]	; (8001074 <MX_CAN2_Init+0x9c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ff0:	4b20      	ldr	r3, [pc, #128]	; (8001074 <MX_CAN2_Init+0x9c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000ff6:	4b1f      	ldr	r3, [pc, #124]	; (8001074 <MX_CAN2_Init+0x9c>)
 8000ff8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ffc:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000ffe:	4b1d      	ldr	r3, [pc, #116]	; (8001074 <MX_CAN2_Init+0x9c>)
 8001000:	2200      	movs	r2, #0
 8001002:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001004:	4b1b      	ldr	r3, [pc, #108]	; (8001074 <MX_CAN2_Init+0x9c>)
 8001006:	2200      	movs	r2, #0
 8001008:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800100a:	4b1a      	ldr	r3, [pc, #104]	; (8001074 <MX_CAN2_Init+0x9c>)
 800100c:	2200      	movs	r2, #0
 800100e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001010:	4b18      	ldr	r3, [pc, #96]	; (8001074 <MX_CAN2_Init+0x9c>)
 8001012:	2200      	movs	r2, #0
 8001014:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001016:	4b17      	ldr	r3, [pc, #92]	; (8001074 <MX_CAN2_Init+0x9c>)
 8001018:	2200      	movs	r2, #0
 800101a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800101c:	4b15      	ldr	r3, [pc, #84]	; (8001074 <MX_CAN2_Init+0x9c>)
 800101e:	2200      	movs	r2, #0
 8001020:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001022:	4b14      	ldr	r3, [pc, #80]	; (8001074 <MX_CAN2_Init+0x9c>)
 8001024:	2200      	movs	r2, #0
 8001026:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001028:	4812      	ldr	r0, [pc, #72]	; (8001074 <MX_CAN2_Init+0x9c>)
 800102a:	f001 fbb5 	bl	8002798 <HAL_CAN_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001034:	f000 f9e0 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig2;

    canfilterconfig2.FilterActivation = CAN_FILTER_ENABLE;
 8001038:	2301      	movs	r3, #1
 800103a:	623b      	str	r3, [r7, #32]
    canfilterconfig2.FilterBank = 14;  // which filter bank to use from the assigned ones
 800103c:	230e      	movs	r3, #14
 800103e:	617b      	str	r3, [r7, #20]
    canfilterconfig2.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001040:	2300      	movs	r3, #0
 8001042:	613b      	str	r3, [r7, #16]
    canfilterconfig2.FilterIdHigh = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	603b      	str	r3, [r7, #0]
    canfilterconfig2.FilterIdLow = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	607b      	str	r3, [r7, #4]
    canfilterconfig2.FilterMaskIdHigh = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
    canfilterconfig2.FilterMaskIdLow = 0x0000;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
    canfilterconfig2.FilterMode = CAN_FILTERMODE_IDMASK;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
    canfilterconfig2.FilterScale = CAN_FILTERSCALE_32BIT;
 8001058:	2301      	movs	r3, #1
 800105a:	61fb      	str	r3, [r7, #28]
    canfilterconfig2.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 800105c:	230e      	movs	r3, #14
 800105e:	627b      	str	r3, [r7, #36]	; 0x24

    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig2);
 8001060:	463b      	mov	r3, r7
 8001062:	4619      	mov	r1, r3
 8001064:	4803      	ldr	r0, [pc, #12]	; (8001074 <MX_CAN2_Init+0x9c>)
 8001066:	f001 fc93 	bl	8002990 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN2_Init 2 */

}
 800106a:	bf00      	nop
 800106c:	3728      	adds	r7, #40	; 0x28
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	200001bc 	.word	0x200001bc
 8001078:	40006800 	.word	0x40006800

0800107c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001080:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <MX_SPI1_Init+0x64>)
 8001082:	4a18      	ldr	r2, [pc, #96]	; (80010e4 <MX_SPI1_Init+0x68>)
 8001084:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <MX_SPI1_Init+0x64>)
 8001088:	f44f 7282 	mov.w	r2, #260	; 0x104
 800108c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800108e:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <MX_SPI1_Init+0x64>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <MX_SPI1_Init+0x64>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800109a:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <MX_SPI1_Init+0x64>)
 800109c:	2202      	movs	r2, #2
 800109e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80010ae:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010b0:	2208      	movs	r2, #8
 80010b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010bc:	2200      	movs	r2, #0
 80010be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010c0:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010c8:	220a      	movs	r2, #10
 80010ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010cc:	4804      	ldr	r0, [pc, #16]	; (80010e0 <MX_SPI1_Init+0x64>)
 80010ce:	f003 f8b9 	bl	8004244 <HAL_SPI_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010d8:	f000 f98e 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000220 	.word	0x20000220
 80010e4:	40013000 	.word	0x40013000

080010e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ee:	f107 0308 	add.w	r3, r7, #8
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	463b      	mov	r3, r7
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001104:	4b1d      	ldr	r3, [pc, #116]	; (800117c <MX_TIM2_Init+0x94>)
 8001106:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800110a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800110c:	4b1b      	ldr	r3, [pc, #108]	; (800117c <MX_TIM2_Init+0x94>)
 800110e:	220f      	movs	r2, #15
 8001110:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001112:	4b1a      	ldr	r3, [pc, #104]	; (800117c <MX_TIM2_Init+0x94>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001118:	4b18      	ldr	r3, [pc, #96]	; (800117c <MX_TIM2_Init+0x94>)
 800111a:	f242 720f 	movw	r2, #9999	; 0x270f
 800111e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001120:	4b16      	ldr	r3, [pc, #88]	; (800117c <MX_TIM2_Init+0x94>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001126:	4b15      	ldr	r3, [pc, #84]	; (800117c <MX_TIM2_Init+0x94>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800112c:	4813      	ldr	r0, [pc, #76]	; (800117c <MX_TIM2_Init+0x94>)
 800112e:	f003 fe3f 	bl	8004db0 <HAL_TIM_Base_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001138:	f000 f95e 	bl	80013f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800113c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001140:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	4619      	mov	r1, r3
 8001148:	480c      	ldr	r0, [pc, #48]	; (800117c <MX_TIM2_Init+0x94>)
 800114a:	f003 fff9 	bl	8005140 <HAL_TIM_ConfigClockSource>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001154:	f000 f950 	bl	80013f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001158:	2300      	movs	r3, #0
 800115a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115c:	2300      	movs	r3, #0
 800115e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001160:	463b      	mov	r3, r7
 8001162:	4619      	mov	r1, r3
 8001164:	4805      	ldr	r0, [pc, #20]	; (800117c <MX_TIM2_Init+0x94>)
 8001166:	f004 fa15 	bl	8005594 <HAL_TIMEx_MasterConfigSynchronization>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001170:	f000 f942 	bl	80013f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000280 	.word	0x20000280

08001180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	4b2f      	ldr	r3, [pc, #188]	; (8001258 <MX_GPIO_Init+0xd8>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	4a2e      	ldr	r2, [pc, #184]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	6313      	str	r3, [r2, #48]	; 0x30
 80011a6:	4b2c      	ldr	r3, [pc, #176]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4b28      	ldr	r3, [pc, #160]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	4a27      	ldr	r2, [pc, #156]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6313      	str	r3, [r2, #48]	; 0x30
 80011c2:	4b25      	ldr	r3, [pc, #148]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	4b21      	ldr	r3, [pc, #132]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a20      	ldr	r2, [pc, #128]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011d8:	f043 0302 	orr.w	r3, r3, #2
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b1e      	ldr	r3, [pc, #120]	; (8001258 <MX_GPIO_Init+0xd8>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8
 80011ea:	2200      	movs	r2, #0
 80011ec:	f240 3185 	movw	r1, #901	; 0x385
 80011f0:	481a      	ldr	r0, [pc, #104]	; (800125c <MX_GPIO_Init+0xdc>)
 80011f2:	f002 fbf9 	bl	80039e8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : JOY_CTR_Pin JOY_A_Pin JOY_B_Pin JOY_C_Pin
                           JOY_D_Pin */
  GPIO_InitStruct.Pin = JOY_CTR_Pin|JOY_A_Pin|JOY_B_Pin|JOY_C_Pin
 80011f6:	f242 03f0 	movw	r3, #8432	; 0x20f0
 80011fa:	60fb      	str	r3, [r7, #12]
                          |JOY_D_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011fc:	2300      	movs	r3, #0
 80011fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001200:	2301      	movs	r3, #1
 8001202:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001204:	f107 030c 	add.w	r3, r7, #12
 8001208:	4619      	mov	r1, r3
 800120a:	4815      	ldr	r0, [pc, #84]	; (8001260 <MX_GPIO_Init+0xe0>)
 800120c:	f002 fa38 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8
 8001210:	f240 3385 	movw	r3, #901	; 0x385
 8001214:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001222:	f107 030c 	add.w	r3, r7, #12
 8001226:	4619      	mov	r1, r3
 8001228:	480c      	ldr	r0, [pc, #48]	; (800125c <MX_GPIO_Init+0xdc>)
 800122a:	f002 fa29 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800122e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001232:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001234:	2302      	movs	r3, #2
 8001236:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123c:	2303      	movs	r3, #3
 800123e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001240:	2307      	movs	r3, #7
 8001242:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001244:	f107 030c 	add.w	r3, r7, #12
 8001248:	4619      	mov	r1, r3
 800124a:	4805      	ldr	r0, [pc, #20]	; (8001260 <MX_GPIO_Init+0xe0>)
 800124c:	f002 fa18 	bl	8003680 <HAL_GPIO_Init>

}
 8001250:	bf00      	nop
 8001252:	3720      	adds	r7, #32
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40023800 	.word	0x40023800
 800125c:	40020400 	.word	0x40020400
 8001260:	40020800 	.word	0x40020800

08001264 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	get_joystick();
 800126c:	f7ff fbaa 	bl	80009c4 <get_joystick>
	timer_run();
 8001270:	f000 f8e4 	bl	800143c <timer_run>
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1){
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a48      	ldr	r2, [pc, #288]	; (80013ac <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d154      	bne.n	8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData)==HAL_OK){
 800128e:	4b48      	ldr	r3, [pc, #288]	; (80013b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8001290:	4a48      	ldr	r2, [pc, #288]	; (80013b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8001292:	2100      	movs	r1, #0
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f001 fd7a 	bl	8002d8e <HAL_CAN_GetRxMessage>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d149      	bne.n	8001334 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>
			dataflag = 1;
 80012a0:	4b45      	ldr	r3, [pc, #276]	; (80013b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	601a      	str	r2, [r3, #0]
			if(isFf){
 80012a6:	4b45      	ldr	r3, [pc, #276]	; (80013bc <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d014      	beq.n	80012d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
				isFf = 0;
 80012ae:	4b43      	ldr	r3, [pc, #268]	; (80013bc <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
				for(int i = 1; i<4; i++){
 80012b4:	2301      	movs	r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	e00a      	b.n	80012d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
					dataStorage[i+7] = RxData[i];
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	3307      	adds	r3, #7
 80012be:	493c      	ldr	r1, [pc, #240]	; (80013b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80012c0:	68fa      	ldr	r2, [r7, #12]
 80012c2:	440a      	add	r2, r1
 80012c4:	7811      	ldrb	r1, [r2, #0]
 80012c6:	4a3e      	ldr	r2, [pc, #248]	; (80013c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 80012c8:	54d1      	strb	r1, [r2, r3]
				for(int i = 1; i<4; i++){
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3301      	adds	r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	ddf1      	ble.n	80012ba <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
 80012d6:	e011      	b.n	80012fc <HAL_CAN_RxFifo0MsgPendingCallback+0x80>
				}
			}else{
				for(int i = 0; i<8; i++){
 80012d8:	2300      	movs	r3, #0
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e00b      	b.n	80012f6 <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
					dataStorage[i] = RxData[i];
 80012de:	4a34      	ldr	r2, [pc, #208]	; (80013b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	4413      	add	r3, r2
 80012e4:	7819      	ldrb	r1, [r3, #0]
 80012e6:	4a36      	ldr	r2, [pc, #216]	; (80013c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	4413      	add	r3, r2
 80012ec:	460a      	mov	r2, r1
 80012ee:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i<8; i++){
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	3301      	adds	r3, #1
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	2b07      	cmp	r3, #7
 80012fa:	ddf0      	ble.n	80012de <HAL_CAN_RxFifo0MsgPendingCallback+0x62>
				}
			}
			if(((RxData[0])&0xF0 )== 0x10){
 80012fc:	4b2c      	ldr	r3, [pc, #176]	; (80013b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001304:	2b10      	cmp	r3, #16
 8001306:	d117      	bne.n	8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>
				dataflag = 0;
 8001308:	4b2b      	ldr	r3, [pc, #172]	; (80013b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>)
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
				isFf = 1;
 800130e:	4b2b      	ldr	r3, [pc, #172]	; (80013bc <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001310:	2201      	movs	r2, #1
 8001312:	601a      	str	r2, [r3, #0]
				TxData[0] = 0x30; 	//FT: flow control, Frame State: continue to send
 8001314:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001316:	2230      	movs	r2, #48	; 0x30
 8001318:	701a      	strb	r2, [r3, #0]
				TxData[1] = 0x08;	//BS: max 8 CFs till next FC
 800131a:	4b2a      	ldr	r3, [pc, #168]	; (80013c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 800131c:	2208      	movs	r2, #8
 800131e:	705a      	strb	r2, [r3, #1]
				TxData[2] = 0x19; 	//STmin: 25ms
 8001320:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001322:	2219      	movs	r2, #25
 8001324:	709a      	strb	r2, [r3, #2]
				HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8001326:	4b28      	ldr	r3, [pc, #160]	; (80013c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>)
 8001328:	4a26      	ldr	r2, [pc, #152]	; (80013c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 800132a:	4928      	ldr	r1, [pc, #160]	; (80013cc <HAL_CAN_RxFifo0MsgPendingCallback+0x150>)
 800132c:	4828      	ldr	r0, [pc, #160]	; (80013d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>)
 800132e:	f001 fc53 	bl	8002bd8 <HAL_CAN_AddTxMessage>
 8001332:	e001      	b.n	8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>
			}
		}else{
			Error_Handler();
 8001334:	f000 f860 	bl	80013f8 <Error_Handler>
		}
	}
	if(hcan->Instance == CAN2){
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a25      	ldr	r2, [pc, #148]	; (80013d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x158>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d12f      	bne.n	80013a2 <HAL_CAN_RxFifo0MsgPendingCallback+0x126>
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader2, RxData2)==HAL_OK){
 8001342:	4b25      	ldr	r3, [pc, #148]	; (80013d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>)
 8001344:	4a25      	ldr	r2, [pc, #148]	; (80013dc <HAL_CAN_RxFifo0MsgPendingCallback+0x160>)
 8001346:	2100      	movs	r1, #0
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f001 fd20 	bl	8002d8e <HAL_CAN_GetRxMessage>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d124      	bne.n	800139e <HAL_CAN_RxFifo0MsgPendingCallback+0x122>
			dataflag2 = 1;
 8001354:	4b22      	ldr	r3, [pc, #136]	; (80013e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x164>)
 8001356:	2201      	movs	r2, #1
 8001358:	601a      	str	r2, [r3, #0]
			if(((RxData2[0])&0xF0 )== 0x30){
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001362:	2b30      	cmp	r3, #48	; 0x30
 8001364:	d11d      	bne.n	80013a2 <HAL_CAN_RxFifo0MsgPendingCallback+0x126>
				dataflag2 = 0;
 8001366:	4b1e      	ldr	r3, [pc, #120]	; (80013e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x164>)
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
				isFf = 1;
 800136c:	4b13      	ldr	r3, [pc, #76]	; (80013bc <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 800136e:	2201      	movs	r2, #1
 8001370:	601a      	str	r2, [r3, #0]
				TxData2[0] = 0x21; 	//FT: flow control, Frame State: continue to send
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>)
 8001374:	2221      	movs	r2, #33	; 0x21
 8001376:	701a      	strb	r2, [r3, #0]
				TxData2[1] = CFdata;
 8001378:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>)
 800137a:	781a      	ldrb	r2, [r3, #0]
 800137c:	4b19      	ldr	r3, [pc, #100]	; (80013e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>)
 800137e:	705a      	strb	r2, [r3, #1]
				TxData2[2] = CFdata;
 8001380:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>)
 8001382:	781a      	ldrb	r2, [r3, #0]
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>)
 8001386:	709a      	strb	r2, [r3, #2]
				TxData2[3] = CFdata;
 8001388:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>)
 800138a:	781a      	ldrb	r2, [r3, #0]
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>)
 800138e:	70da      	strb	r2, [r3, #3]
				HAL_CAN_AddTxMessage(&hcan2, &TxHeader2, TxData2, &TxMailbox2);
 8001390:	4b16      	ldr	r3, [pc, #88]	; (80013ec <HAL_CAN_RxFifo0MsgPendingCallback+0x170>)
 8001392:	4a14      	ldr	r2, [pc, #80]	; (80013e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>)
 8001394:	4916      	ldr	r1, [pc, #88]	; (80013f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>)
 8001396:	4817      	ldr	r0, [pc, #92]	; (80013f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>)
 8001398:	f001 fc1e 	bl	8002bd8 <HAL_CAN_AddTxMessage>
			}
		}else{
			Error_Handler();
		}
	}
}
 800139c:	e001      	b.n	80013a2 <HAL_CAN_RxFifo0MsgPendingCallback+0x126>
			Error_Handler();
 800139e:	f000 f82b 	bl	80013f8 <Error_Handler>
}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40006400 	.word	0x40006400
 80013b0:	20000278 	.word	0x20000278
 80013b4:	20000308 	.word	0x20000308
 80013b8:	200000e4 	.word	0x200000e4
 80013bc:	200000ec 	.word	0x200000ec
 80013c0:	200000f0 	.word	0x200000f0
 80013c4:	200000d4 	.word	0x200000d4
 80013c8:	2000021c 	.word	0x2000021c
 80013cc:	200002f0 	.word	0x200002f0
 80013d0:	200002c8 	.word	0x200002c8
 80013d4:	40006800 	.word	0x40006800
 80013d8:	20000148 	.word	0x20000148
 80013dc:	20000158 	.word	0x20000158
 80013e0:	200000e8 	.word	0x200000e8
 80013e4:	200000dc 	.word	0x200000dc
 80013e8:	20000100 	.word	0x20000100
 80013ec:	200001e4 	.word	0x200001e4
 80013f0:	20000130 	.word	0x20000130
 80013f4:	200001bc 	.word	0x200001bc

080013f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013fc:	b672      	cpsid	i
}
 80013fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001400:	e7fe      	b.n	8001400 <Error_Handler+0x8>
	...

08001404 <set_timer0>:
void set_s27delay_timer(){
	s27delayFlag = 1;
	s27delayCount = 1000; //10 second
}

void set_timer0(int milisecond){
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	timer0Flag = 0;
 800140c:	4b08      	ldr	r3, [pc, #32]	; (8001430 <set_timer0+0x2c>)
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
	timer0Count = milisecond/TIMER_CYCLE;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a07      	ldr	r2, [pc, #28]	; (8001434 <set_timer0+0x30>)
 8001416:	fb82 1203 	smull	r1, r2, r2, r3
 800141a:	1092      	asrs	r2, r2, #2
 800141c:	17db      	asrs	r3, r3, #31
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	4a05      	ldr	r2, [pc, #20]	; (8001438 <set_timer0+0x34>)
 8001422:	6013      	str	r3, [r2, #0]
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	20000110 	.word	0x20000110
 8001434:	66666667 	.word	0x66666667
 8001438:	20000114 	.word	0x20000114

0800143c <timer_run>:
void set_timer1(int milisecond){
	timer1Flag = 0;
	timer1Count = milisecond/TIMER_CYCLE;
}

void timer_run(){
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
	s27delayCount--;
 8001440:	4b14      	ldr	r3, [pc, #80]	; (8001494 <timer_run+0x58>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	3b01      	subs	r3, #1
 8001446:	4a13      	ldr	r2, [pc, #76]	; (8001494 <timer_run+0x58>)
 8001448:	6013      	str	r3, [r2, #0]
	if(s27delayCount <= 0){
 800144a:	4b12      	ldr	r3, [pc, #72]	; (8001494 <timer_run+0x58>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	dc02      	bgt.n	8001458 <timer_run+0x1c>
		s27delayFlag = 0;
 8001452:	4b11      	ldr	r3, [pc, #68]	; (8001498 <timer_run+0x5c>)
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
	}

	timer0Count--;
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <timer_run+0x60>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	3b01      	subs	r3, #1
 800145e:	4a0f      	ldr	r2, [pc, #60]	; (800149c <timer_run+0x60>)
 8001460:	6013      	str	r3, [r2, #0]
	if(timer0Count <= 0){
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <timer_run+0x60>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	dc02      	bgt.n	8001470 <timer_run+0x34>
		timer0Flag = 1;
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <timer_run+0x64>)
 800146c:	2201      	movs	r2, #1
 800146e:	601a      	str	r2, [r3, #0]
	}

	timer1Count--;
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <timer_run+0x68>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	3b01      	subs	r3, #1
 8001476:	4a0b      	ldr	r2, [pc, #44]	; (80014a4 <timer_run+0x68>)
 8001478:	6013      	str	r3, [r2, #0]
	if(timer1Count <= 0){
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <timer_run+0x68>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	dc02      	bgt.n	8001488 <timer_run+0x4c>
		timer1Flag = 1;
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <timer_run+0x6c>)
 8001484:	2201      	movs	r2, #1
 8001486:	601a      	str	r2, [r3, #0]
	}
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	2000010c 	.word	0x2000010c
 8001498:	20000108 	.word	0x20000108
 800149c:	20000114 	.word	0x20000114
 80014a0:	20000110 	.word	0x20000110
 80014a4:	2000011c 	.word	0x2000011c
 80014a8:	20000118 	.word	0x20000118

080014ac <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80014b6:	2200      	movs	r2, #0
 80014b8:	2180      	movs	r1, #128	; 0x80
 80014ba:	480c      	ldr	r0, [pc, #48]	; (80014ec <ST7789_WriteCommand+0x40>)
 80014bc:	f002 fa94 	bl	80039e8 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 80014c0:	2200      	movs	r2, #0
 80014c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014c6:	4809      	ldr	r0, [pc, #36]	; (80014ec <ST7789_WriteCommand+0x40>)
 80014c8:	f002 fa8e 	bl	80039e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80014cc:	1df9      	adds	r1, r7, #7
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	2201      	movs	r2, #1
 80014d4:	4806      	ldr	r0, [pc, #24]	; (80014f0 <ST7789_WriteCommand+0x44>)
 80014d6:	f002 ff3e 	bl	8004356 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 80014da:	2201      	movs	r2, #1
 80014dc:	2180      	movs	r1, #128	; 0x80
 80014de:	4803      	ldr	r0, [pc, #12]	; (80014ec <ST7789_WriteCommand+0x40>)
 80014e0:	f002 fa82 	bl	80039e8 <HAL_GPIO_WritePin>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40020400 	.word	0x40020400
 80014f0:	20000220 	.word	0x20000220

080014f4 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 80014fe:	2200      	movs	r2, #0
 8001500:	2180      	movs	r1, #128	; 0x80
 8001502:	4816      	ldr	r0, [pc, #88]	; (800155c <ST7789_WriteData+0x68>)
 8001504:	f002 fa70 	bl	80039e8 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8001508:	2201      	movs	r2, #1
 800150a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800150e:	4813      	ldr	r0, [pc, #76]	; (800155c <ST7789_WriteData+0x68>)
 8001510:	f002 fa6a 	bl	80039e8 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 8001514:	e015      	b.n	8001542 <ST7789_WriteData+0x4e>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800151c:	4293      	cmp	r3, r2
 800151e:	bf28      	it	cs
 8001520:	4613      	movcs	r3, r2
 8001522:	81fb      	strh	r3, [r7, #14]
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8001524:	89fa      	ldrh	r2, [r7, #14]
 8001526:	f04f 33ff 	mov.w	r3, #4294967295
 800152a:	6879      	ldr	r1, [r7, #4]
 800152c:	480c      	ldr	r0, [pc, #48]	; (8001560 <ST7789_WriteData+0x6c>)
 800152e:	f002 ff12 	bl	8004356 <HAL_SPI_Transmit>
		#endif
		buff += chunk_size;
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	4413      	add	r3, r2
 8001538:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 800153a:	89fb      	ldrh	r3, [r7, #14]
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1e6      	bne.n	8001516 <ST7789_WriteData+0x22>
	}

	ST7789_UnSelect();
 8001548:	2201      	movs	r2, #1
 800154a:	2180      	movs	r1, #128	; 0x80
 800154c:	4803      	ldr	r0, [pc, #12]	; (800155c <ST7789_WriteData+0x68>)
 800154e:	f002 fa4b 	bl	80039e8 <HAL_GPIO_WritePin>
}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40020400 	.word	0x40020400
 8001560:	20000220 	.word	0x20000220

08001564 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 800156e:	2200      	movs	r2, #0
 8001570:	2180      	movs	r1, #128	; 0x80
 8001572:	480c      	ldr	r0, [pc, #48]	; (80015a4 <ST7789_WriteSmallData+0x40>)
 8001574:	f002 fa38 	bl	80039e8 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8001578:	2201      	movs	r2, #1
 800157a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800157e:	4809      	ldr	r0, [pc, #36]	; (80015a4 <ST7789_WriteSmallData+0x40>)
 8001580:	f002 fa32 	bl	80039e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8001584:	1df9      	adds	r1, r7, #7
 8001586:	f04f 33ff 	mov.w	r3, #4294967295
 800158a:	2201      	movs	r2, #1
 800158c:	4806      	ldr	r0, [pc, #24]	; (80015a8 <ST7789_WriteSmallData+0x44>)
 800158e:	f002 fee2 	bl	8004356 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8001592:	2201      	movs	r2, #1
 8001594:	2180      	movs	r1, #128	; 0x80
 8001596:	4803      	ldr	r0, [pc, #12]	; (80015a4 <ST7789_WriteSmallData+0x40>)
 8001598:	f002 fa26 	bl	80039e8 <HAL_GPIO_WritePin>
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40020400 	.word	0x40020400
 80015a8:	20000220 	.word	0x20000220

080015ac <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 80015b6:	2036      	movs	r0, #54	; 0x36
 80015b8:	f7ff ff78 	bl	80014ac <ST7789_WriteCommand>
	switch (m) {
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	2b03      	cmp	r3, #3
 80015c0:	d81a      	bhi.n	80015f8 <ST7789_SetRotation+0x4c>
 80015c2:	a201      	add	r2, pc, #4	; (adr r2, 80015c8 <ST7789_SetRotation+0x1c>)
 80015c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c8:	080015d9 	.word	0x080015d9
 80015cc:	080015e1 	.word	0x080015e1
 80015d0:	080015e9 	.word	0x080015e9
 80015d4:	080015f1 	.word	0x080015f1
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 80015d8:	20c0      	movs	r0, #192	; 0xc0
 80015da:	f7ff ffc3 	bl	8001564 <ST7789_WriteSmallData>
		break;
 80015de:	e00c      	b.n	80015fa <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80015e0:	20a0      	movs	r0, #160	; 0xa0
 80015e2:	f7ff ffbf 	bl	8001564 <ST7789_WriteSmallData>
		break;
 80015e6:	e008      	b.n	80015fa <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 80015e8:	2000      	movs	r0, #0
 80015ea:	f7ff ffbb 	bl	8001564 <ST7789_WriteSmallData>
		break;
 80015ee:	e004      	b.n	80015fa <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80015f0:	2060      	movs	r0, #96	; 0x60
 80015f2:	f7ff ffb7 	bl	8001564 <ST7789_WriteSmallData>
		break;
 80015f6:	e000      	b.n	80015fa <ST7789_SetRotation+0x4e>
	default:
		break;
 80015f8:	bf00      	nop
	}
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop

08001604 <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b087      	sub	sp, #28
 8001608:	af00      	add	r7, sp, #0
 800160a:	4604      	mov	r4, r0
 800160c:	4608      	mov	r0, r1
 800160e:	4611      	mov	r1, r2
 8001610:	461a      	mov	r2, r3
 8001612:	4623      	mov	r3, r4
 8001614:	80fb      	strh	r3, [r7, #6]
 8001616:	4603      	mov	r3, r0
 8001618:	80bb      	strh	r3, [r7, #4]
 800161a:	460b      	mov	r3, r1
 800161c:	807b      	strh	r3, [r7, #2]
 800161e:	4613      	mov	r3, r2
 8001620:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8001622:	2200      	movs	r2, #0
 8001624:	2180      	movs	r1, #128	; 0x80
 8001626:	4824      	ldr	r0, [pc, #144]	; (80016b8 <ST7789_SetAddressWindow+0xb4>)
 8001628:	f002 f9de 	bl	80039e8 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	82fb      	strh	r3, [r7, #22]
 8001630:	887b      	ldrh	r3, [r7, #2]
 8001632:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8001634:	88bb      	ldrh	r3, [r7, #4]
 8001636:	827b      	strh	r3, [r7, #18]
 8001638:	883b      	ldrh	r3, [r7, #0]
 800163a:	823b      	strh	r3, [r7, #16]

	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET);
 800163c:	202a      	movs	r0, #42	; 0x2a
 800163e:	f7ff ff35 	bl	80014ac <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8001642:	8afb      	ldrh	r3, [r7, #22]
 8001644:	0a1b      	lsrs	r3, r3, #8
 8001646:	b29b      	uxth	r3, r3
 8001648:	b2db      	uxtb	r3, r3
 800164a:	733b      	strb	r3, [r7, #12]
 800164c:	8afb      	ldrh	r3, [r7, #22]
 800164e:	b2db      	uxtb	r3, r3
 8001650:	737b      	strb	r3, [r7, #13]
 8001652:	8abb      	ldrh	r3, [r7, #20]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	b29b      	uxth	r3, r3
 8001658:	b2db      	uxtb	r3, r3
 800165a:	73bb      	strb	r3, [r7, #14]
 800165c:	8abb      	ldrh	r3, [r7, #20]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 8001662:	f107 030c 	add.w	r3, r7, #12
 8001666:	2104      	movs	r1, #4
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff ff43 	bl	80014f4 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 800166e:	202b      	movs	r0, #43	; 0x2b
 8001670:	f7ff ff1c 	bl	80014ac <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8001674:	8a7b      	ldrh	r3, [r7, #18]
 8001676:	0a1b      	lsrs	r3, r3, #8
 8001678:	b29b      	uxth	r3, r3
 800167a:	b2db      	uxtb	r3, r3
 800167c:	723b      	strb	r3, [r7, #8]
 800167e:	8a7b      	ldrh	r3, [r7, #18]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	727b      	strb	r3, [r7, #9]
 8001684:	8a3b      	ldrh	r3, [r7, #16]
 8001686:	0a1b      	lsrs	r3, r3, #8
 8001688:	b29b      	uxth	r3, r3
 800168a:	b2db      	uxtb	r3, r3
 800168c:	72bb      	strb	r3, [r7, #10]
 800168e:	8a3b      	ldrh	r3, [r7, #16]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 8001694:	f107 0308 	add.w	r3, r7, #8
 8001698:	2104      	movs	r1, #4
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff ff2a 	bl	80014f4 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80016a0:	202c      	movs	r0, #44	; 0x2c
 80016a2:	f7ff ff03 	bl	80014ac <ST7789_WriteCommand>
	ST7789_UnSelect();
 80016a6:	2201      	movs	r2, #1
 80016a8:	2180      	movs	r1, #128	; 0x80
 80016aa:	4803      	ldr	r0, [pc, #12]	; (80016b8 <ST7789_SetAddressWindow+0xb4>)
 80016ac:	f002 f99c 	bl	80039e8 <HAL_GPIO_WritePin>
}
 80016b0:	bf00      	nop
 80016b2:	371c      	adds	r7, #28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd90      	pop	{r4, r7, pc}
 80016b8:	40020400 	.word	0x40020400

080016bc <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 80016bc:	b590      	push	{r4, r7, lr}
 80016be:	b08b      	sub	sp, #44	; 0x2c
 80016c0:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
	#endif
	HAL_Delay(25);
 80016c2:	2019      	movs	r0, #25
 80016c4:	f000 fd10 	bl	80020e8 <HAL_Delay>
    ST7789_RST_Clr();
 80016c8:	2200      	movs	r2, #0
 80016ca:	2104      	movs	r1, #4
 80016cc:	4846      	ldr	r0, [pc, #280]	; (80017e8 <ST7789_Init+0x12c>)
 80016ce:	f002 f98b 	bl	80039e8 <HAL_GPIO_WritePin>
    HAL_Delay(25);
 80016d2:	2019      	movs	r0, #25
 80016d4:	f000 fd08 	bl	80020e8 <HAL_Delay>
    ST7789_RST_Set();
 80016d8:	2201      	movs	r2, #1
 80016da:	2104      	movs	r1, #4
 80016dc:	4842      	ldr	r0, [pc, #264]	; (80017e8 <ST7789_Init+0x12c>)
 80016de:	f002 f983 	bl	80039e8 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80016e2:	2032      	movs	r0, #50	; 0x32
 80016e4:	f000 fd00 	bl	80020e8 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 80016e8:	203a      	movs	r0, #58	; 0x3a
 80016ea:	f7ff fedf 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 80016ee:	2055      	movs	r0, #85	; 0x55
 80016f0:	f7ff ff38 	bl	8001564 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 80016f4:	20b2      	movs	r0, #178	; 0xb2
 80016f6:	f7ff fed9 	bl	80014ac <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 80016fa:	4a3c      	ldr	r2, [pc, #240]	; (80017ec <ST7789_Init+0x130>)
 80016fc:	f107 0320 	add.w	r3, r7, #32
 8001700:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001704:	6018      	str	r0, [r3, #0]
 8001706:	3304      	adds	r3, #4
 8001708:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 800170a:	f107 0320 	add.w	r3, r7, #32
 800170e:	2105      	movs	r1, #5
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff feef 	bl	80014f4 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8001716:	2001      	movs	r0, #1
 8001718:	f7ff ff48 	bl	80015ac <ST7789_SetRotation>

	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 800171c:	20b7      	movs	r0, #183	; 0xb7
 800171e:	f7ff fec5 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8001722:	2035      	movs	r0, #53	; 0x35
 8001724:	f7ff ff1e 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8001728:	20bb      	movs	r0, #187	; 0xbb
 800172a:	f7ff febf 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 800172e:	2019      	movs	r0, #25
 8001730:	f7ff ff18 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL
 8001734:	20c0      	movs	r0, #192	; 0xc0
 8001736:	f7ff feb9 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 800173a:	202c      	movs	r0, #44	; 0x2c
 800173c:	f7ff ff12 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8001740:	20c2      	movs	r0, #194	; 0xc2
 8001742:	f7ff feb3 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 8001746:	2001      	movs	r0, #1
 8001748:	f7ff ff0c 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 800174c:	20c3      	movs	r0, #195	; 0xc3
 800174e:	f7ff fead 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8001752:	2012      	movs	r0, #18
 8001754:	f7ff ff06 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8001758:	20c4      	movs	r0, #196	; 0xc4
 800175a:	f7ff fea7 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 800175e:	2020      	movs	r0, #32
 8001760:	f7ff ff00 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8001764:	20c6      	movs	r0, #198	; 0xc6
 8001766:	f7ff fea1 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 800176a:	200f      	movs	r0, #15
 800176c:	f7ff fefa 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8001770:	20d0      	movs	r0, #208	; 0xd0
 8001772:	f7ff fe9b 	bl	80014ac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 8001776:	20a4      	movs	r0, #164	; 0xa4
 8001778:	f7ff fef4 	bl	8001564 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 800177c:	20a1      	movs	r0, #161	; 0xa1
 800177e:	f7ff fef1 	bl	8001564 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 8001782:	20e0      	movs	r0, #224	; 0xe0
 8001784:	f7ff fe92 	bl	80014ac <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <ST7789_Init+0x134>)
 800178a:	f107 0410 	add.w	r4, r7, #16
 800178e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001790:	c407      	stmia	r4!, {r0, r1, r2}
 8001792:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	210e      	movs	r1, #14
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff feaa 	bl	80014f4 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 80017a0:	20e1      	movs	r0, #225	; 0xe1
 80017a2:	f7ff fe83 	bl	80014ac <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <ST7789_Init+0x138>)
 80017a8:	463c      	mov	r4, r7
 80017aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017ac:	c407      	stmia	r4!, {r0, r1, r2}
 80017ae:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80017b0:	463b      	mov	r3, r7
 80017b2:	210e      	movs	r1, #14
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fe9d 	bl	80014f4 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 80017ba:	2021      	movs	r0, #33	; 0x21
 80017bc:	f7ff fe76 	bl	80014ac <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 80017c0:	2011      	movs	r0, #17
 80017c2:	f7ff fe73 	bl	80014ac <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 80017c6:	2013      	movs	r0, #19
 80017c8:	f7ff fe70 	bl	80014ac <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on
 80017cc:	2029      	movs	r0, #41	; 0x29
 80017ce:	f7ff fe6d 	bl	80014ac <ST7789_WriteCommand>

	HAL_Delay(50);
 80017d2:	2032      	movs	r0, #50	; 0x32
 80017d4:	f000 fc88 	bl	80020e8 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 80017d8:	2000      	movs	r0, #0
 80017da:	f000 f80d 	bl	80017f8 <ST7789_Fill_Color>
}
 80017de:	bf00      	nop
 80017e0:	372c      	adds	r7, #44	; 0x2c
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd90      	pop	{r4, r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40020400 	.word	0x40020400
 80017ec:	08006b4c 	.word	0x08006b4c
 80017f0:	08006b54 	.word	0x08006b54
 80017f4:	08006b64 	.word	0x08006b64

080017f8 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8001802:	23ef      	movs	r3, #239	; 0xef
 8001804:	f240 123f 	movw	r2, #319	; 0x13f
 8001808:	2100      	movs	r1, #0
 800180a:	2000      	movs	r0, #0
 800180c:	f7ff fefa 	bl	8001604 <ST7789_SetAddressWindow>
	ST7789_Select();
 8001810:	2200      	movs	r2, #0
 8001812:	2180      	movs	r1, #128	; 0x80
 8001814:	4816      	ldr	r0, [pc, #88]	; (8001870 <ST7789_Fill_Color+0x78>)
 8001816:	f002 f8e7 	bl	80039e8 <HAL_GPIO_WritePin>
			memset(disp_buf, color, sizeof(disp_buf));
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
		}
	#else
		uint16_t j;
		for (i = 0; i < ST7789_WIDTH; i++)
 800181a:	2300      	movs	r3, #0
 800181c:	81fb      	strh	r3, [r7, #14]
 800181e:	e019      	b.n	8001854 <ST7789_Fill_Color+0x5c>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 8001820:	2300      	movs	r3, #0
 8001822:	81bb      	strh	r3, [r7, #12]
 8001824:	e010      	b.n	8001848 <ST7789_Fill_Color+0x50>
					uint8_t data[] = {color >> 8, color & 0xFF};
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	b29b      	uxth	r3, r3
 800182c:	b2db      	uxtb	r3, r3
 800182e:	723b      	strb	r3, [r7, #8]
 8001830:	88fb      	ldrh	r3, [r7, #6]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	727b      	strb	r3, [r7, #9]
					ST7789_WriteData(data, sizeof(data));
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	2102      	movs	r1, #2
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fe59 	bl	80014f4 <ST7789_WriteData>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 8001842:	89bb      	ldrh	r3, [r7, #12]
 8001844:	3301      	adds	r3, #1
 8001846:	81bb      	strh	r3, [r7, #12]
 8001848:	89bb      	ldrh	r3, [r7, #12]
 800184a:	2bef      	cmp	r3, #239	; 0xef
 800184c:	d9eb      	bls.n	8001826 <ST7789_Fill_Color+0x2e>
		for (i = 0; i < ST7789_WIDTH; i++)
 800184e:	89fb      	ldrh	r3, [r7, #14]
 8001850:	3301      	adds	r3, #1
 8001852:	81fb      	strh	r3, [r7, #14]
 8001854:	89fb      	ldrh	r3, [r7, #14]
 8001856:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800185a:	d3e1      	bcc.n	8001820 <ST7789_Fill_Color+0x28>
				}
	#endif
	ST7789_UnSelect();
 800185c:	2201      	movs	r2, #1
 800185e:	2180      	movs	r1, #128	; 0x80
 8001860:	4803      	ldr	r0, [pc, #12]	; (8001870 <ST7789_Fill_Color+0x78>)
 8001862:	f002 f8c1 	bl	80039e8 <HAL_GPIO_WritePin>
}
 8001866:	bf00      	nop
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40020400 	.word	0x40020400

08001874 <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001874:	b082      	sub	sp, #8
 8001876:	b590      	push	{r4, r7, lr}
 8001878:	b089      	sub	sp, #36	; 0x24
 800187a:	af00      	add	r7, sp, #0
 800187c:	637b      	str	r3, [r7, #52]	; 0x34
 800187e:	4603      	mov	r3, r0
 8001880:	80fb      	strh	r3, [r7, #6]
 8001882:	460b      	mov	r3, r1
 8001884:	80bb      	strh	r3, [r7, #4]
 8001886:	4613      	mov	r3, r2
 8001888:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 800188a:	2200      	movs	r2, #0
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	4838      	ldr	r0, [pc, #224]	; (8001970 <ST7789_WriteChar+0xfc>)
 8001890:	f002 f8aa 	bl	80039e8 <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8001894:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001898:	b29a      	uxth	r2, r3
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	4413      	add	r3, r2
 800189e:	b29b      	uxth	r3, r3
 80018a0:	3b01      	subs	r3, #1
 80018a2:	b29c      	uxth	r4, r3
 80018a4:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	88bb      	ldrh	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	3b01      	subs	r3, #1
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	88b9      	ldrh	r1, [r7, #4]
 80018b6:	88f8      	ldrh	r0, [r7, #6]
 80018b8:	4622      	mov	r2, r4
 80018ba:	f7ff fea3 	bl	8001604 <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
 80018c2:	e043      	b.n	800194c <ST7789_WriteChar+0xd8>
		b = font.data[(ch - 32) * font.height + i];
 80018c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80018c6:	78fb      	ldrb	r3, [r7, #3]
 80018c8:	3b20      	subs	r3, #32
 80018ca:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80018ce:	fb01 f303 	mul.w	r3, r1, r3
 80018d2:	4619      	mov	r1, r3
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	440b      	add	r3, r1
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	4413      	add	r3, r2
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 80018e0:	2300      	movs	r3, #0
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	e029      	b.n	800193a <ST7789_WriteChar+0xc6>
			if ((b << j) & 0x8000) {
 80018e6:	697a      	ldr	r2, [r7, #20]
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00e      	beq.n	8001914 <ST7789_WriteChar+0xa0>
				uint8_t data[] = {color >> 8, color & 0xFF};
 80018f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	743b      	strb	r3, [r7, #16]
 8001900:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001902:	b2db      	uxtb	r3, r3
 8001904:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8001906:	f107 0310 	add.w	r3, r7, #16
 800190a:	2102      	movs	r1, #2
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fdf1 	bl	80014f4 <ST7789_WriteData>
 8001912:	e00f      	b.n	8001934 <ST7789_WriteChar+0xc0>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8001914:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001918:	0a1b      	lsrs	r3, r3, #8
 800191a:	b29b      	uxth	r3, r3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	733b      	strb	r3, [r7, #12]
 8001920:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001924:	b2db      	uxtb	r3, r3
 8001926:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8001928:	f107 030c 	add.w	r3, r7, #12
 800192c:	2102      	movs	r1, #2
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fde0 	bl	80014f4 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	3301      	adds	r3, #1
 8001938:	61bb      	str	r3, [r7, #24]
 800193a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800193e:	461a      	mov	r2, r3
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	4293      	cmp	r3, r2
 8001944:	d3cf      	bcc.n	80018e6 <ST7789_WriteChar+0x72>
	for (i = 0; i < font.height; i++) {
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	3301      	adds	r3, #1
 800194a:	61fb      	str	r3, [r7, #28]
 800194c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001950:	461a      	mov	r2, r3
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	4293      	cmp	r3, r2
 8001956:	d3b5      	bcc.n	80018c4 <ST7789_WriteChar+0x50>
			}
		}
	}
	ST7789_UnSelect();
 8001958:	2201      	movs	r2, #1
 800195a:	2180      	movs	r1, #128	; 0x80
 800195c:	4804      	ldr	r0, [pc, #16]	; (8001970 <ST7789_WriteChar+0xfc>)
 800195e:	f002 f843 	bl	80039e8 <HAL_GPIO_WritePin>
}
 8001962:	bf00      	nop
 8001964:	3724      	adds	r7, #36	; 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800196c:	b002      	add	sp, #8
 800196e:	4770      	bx	lr
 8001970:	40020400 	.word	0x40020400

08001974 <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001974:	b082      	sub	sp, #8
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af04      	add	r7, sp, #16
 800197c:	603a      	str	r2, [r7, #0]
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	4603      	mov	r3, r0
 8001982:	80fb      	strh	r3, [r7, #6]
 8001984:	460b      	mov	r3, r1
 8001986:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 8001988:	2200      	movs	r2, #0
 800198a:	2180      	movs	r1, #128	; 0x80
 800198c:	4822      	ldr	r0, [pc, #136]	; (8001a18 <ST7789_WriteString+0xa4>)
 800198e:	f002 f82b 	bl	80039e8 <HAL_GPIO_WritePin>
	while (*str) {
 8001992:	e02e      	b.n	80019f2 <ST7789_WriteString+0x7e>
		if (x + font.width >= ST7789_WIDTH) {
 8001994:	88fb      	ldrh	r3, [r7, #6]
 8001996:	7d3a      	ldrb	r2, [r7, #20]
 8001998:	4413      	add	r3, r2
 800199a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800199e:	db13      	blt.n	80019c8 <ST7789_WriteString+0x54>
			x = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 80019a4:	7d7b      	ldrb	r3, [r7, #21]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	88bb      	ldrh	r3, [r7, #4]
 80019aa:	4413      	add	r3, r2
 80019ac:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 80019ae:	88bb      	ldrh	r3, [r7, #4]
 80019b0:	7d7a      	ldrb	r2, [r7, #21]
 80019b2:	4413      	add	r3, r2
 80019b4:	2bef      	cmp	r3, #239	; 0xef
 80019b6:	dc21      	bgt.n	80019fc <ST7789_WriteString+0x88>
				break;
			}

			if (*str == ' ') {
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b20      	cmp	r3, #32
 80019be:	d103      	bne.n	80019c8 <ST7789_WriteString+0x54>
				// skip spaces in the beginning of the new line
				str++;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	3301      	adds	r3, #1
 80019c4:	603b      	str	r3, [r7, #0]
				continue;
 80019c6:	e014      	b.n	80019f2 <ST7789_WriteString+0x7e>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	781a      	ldrb	r2, [r3, #0]
 80019cc:	88b9      	ldrh	r1, [r7, #4]
 80019ce:	88f8      	ldrh	r0, [r7, #6]
 80019d0:	8c3b      	ldrh	r3, [r7, #32]
 80019d2:	9302      	str	r3, [sp, #8]
 80019d4:	8bbb      	ldrh	r3, [r7, #28]
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f7ff ff49 	bl	8001874 <ST7789_WriteChar>
		x += font.width;
 80019e2:	7d3b      	ldrb	r3, [r7, #20]
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	88fb      	ldrh	r3, [r7, #6]
 80019e8:	4413      	add	r3, r2
 80019ea:	80fb      	strh	r3, [r7, #6]
		str++;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	3301      	adds	r3, #1
 80019f0:	603b      	str	r3, [r7, #0]
	while (*str) {
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1cc      	bne.n	8001994 <ST7789_WriteString+0x20>
 80019fa:	e000      	b.n	80019fe <ST7789_WriteString+0x8a>
				break;
 80019fc:	bf00      	nop
	}
	ST7789_UnSelect();
 80019fe:	2201      	movs	r2, #1
 8001a00:	2180      	movs	r1, #128	; 0x80
 8001a02:	4805      	ldr	r0, [pc, #20]	; (8001a18 <ST7789_WriteString+0xa4>)
 8001a04:	f001 fff0 	bl	80039e8 <HAL_GPIO_WritePin>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a12:	b002      	add	sp, #8
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	40020400 	.word	0x40020400

08001a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a30:	6453      	str	r3, [r2, #68]	; 0x44
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	603b      	str	r3, [r7, #0]
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	4a08      	ldr	r2, [pc, #32]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4e:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_MspInit+0x4c>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a56:	603b      	str	r3, [r7, #0]
 8001a58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800

08001a6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	; 0x28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a17      	ldr	r2, [pc, #92]	; (8001ae8 <HAL_ADC_MspInit+0x7c>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d127      	bne.n	8001ade <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	4b16      	ldr	r3, [pc, #88]	; (8001aec <HAL_ADC_MspInit+0x80>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a96:	4a15      	ldr	r2, [pc, #84]	; (8001aec <HAL_ADC_MspInit+0x80>)
 8001a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a9e:	4b13      	ldr	r3, [pc, #76]	; (8001aec <HAL_ADC_MspInit+0x80>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <HAL_ADC_MspInit+0x80>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	4a0e      	ldr	r2, [pc, #56]	; (8001aec <HAL_ADC_MspInit+0x80>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aba:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <HAL_ADC_MspInit+0x80>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aca:	2303      	movs	r3, #3
 8001acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad2:	f107 0314 	add.w	r3, r7, #20
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_ADC_MspInit+0x84>)
 8001ada:	f001 fdd1 	bl	8003680 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ade:	bf00      	nop
 8001ae0:	3728      	adds	r7, #40	; 0x28
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40012000 	.word	0x40012000
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000

08001af4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08c      	sub	sp, #48	; 0x30
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a4a      	ldr	r2, [pc, #296]	; (8001c3c <HAL_CAN_MspInit+0x148>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d13e      	bne.n	8001b94 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001b16:	4b4a      	ldr	r3, [pc, #296]	; (8001c40 <HAL_CAN_MspInit+0x14c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	4a48      	ldr	r2, [pc, #288]	; (8001c40 <HAL_CAN_MspInit+0x14c>)
 8001b1e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001b20:	4b47      	ldr	r3, [pc, #284]	; (8001c40 <HAL_CAN_MspInit+0x14c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d10d      	bne.n	8001b44 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61bb      	str	r3, [r7, #24]
 8001b2c:	4b45      	ldr	r3, [pc, #276]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b30:	4a44      	ldr	r2, [pc, #272]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001b32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b36:	6413      	str	r3, [r2, #64]	; 0x40
 8001b38:	4b42      	ldr	r3, [pc, #264]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b40:	61bb      	str	r3, [r7, #24]
 8001b42:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	4b3e      	ldr	r3, [pc, #248]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4c:	4a3d      	ldr	r2, [pc, #244]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	6313      	str	r3, [r2, #48]	; 0x30
 8001b54:	4b3b      	ldr	r3, [pc, #236]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b60:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b72:	2309      	movs	r3, #9
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b76:	f107 031c 	add.w	r3, r7, #28
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4832      	ldr	r0, [pc, #200]	; (8001c48 <HAL_CAN_MspInit+0x154>)
 8001b7e:	f001 fd7f 	bl	8003680 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	2014      	movs	r0, #20
 8001b88:	f001 fd43 	bl	8003612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001b8c:	2014      	movs	r0, #20
 8001b8e:	f001 fd5c 	bl	800364a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001b92:	e04f      	b.n	8001c34 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a2c      	ldr	r2, [pc, #176]	; (8001c4c <HAL_CAN_MspInit+0x158>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d14a      	bne.n	8001c34 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	4b28      	ldr	r3, [pc, #160]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	4a27      	ldr	r2, [pc, #156]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001ba8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bac:	6413      	str	r3, [r2, #64]	; 0x40
 8001bae:	4b25      	ldr	r3, [pc, #148]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001bba:	4b21      	ldr	r3, [pc, #132]	; (8001c40 <HAL_CAN_MspInit+0x14c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	4a1f      	ldr	r2, [pc, #124]	; (8001c40 <HAL_CAN_MspInit+0x14c>)
 8001bc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001bc4:	4b1e      	ldr	r3, [pc, #120]	; (8001c40 <HAL_CAN_MspInit+0x14c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d10d      	bne.n	8001be8 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	4b1c      	ldr	r3, [pc, #112]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd4:	4a1b      	ldr	r2, [pc, #108]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001bd6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bda:	6413      	str	r3, [r2, #64]	; 0x40
 8001bdc:	4b19      	ldr	r3, [pc, #100]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be8:	2300      	movs	r3, #0
 8001bea:	60bb      	str	r3, [r7, #8]
 8001bec:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf0:	4a14      	ldr	r2, [pc, #80]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001bf2:	f043 0302 	orr.w	r3, r3, #2
 8001bf6:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf8:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <HAL_CAN_MspInit+0x150>)
 8001bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001c04:	2360      	movs	r3, #96	; 0x60
 8001c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001c14:	2309      	movs	r3, #9
 8001c16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	480c      	ldr	r0, [pc, #48]	; (8001c50 <HAL_CAN_MspInit+0x15c>)
 8001c20:	f001 fd2e 	bl	8003680 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001c24:	2200      	movs	r2, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	2040      	movs	r0, #64	; 0x40
 8001c2a:	f001 fcf2 	bl	8003612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001c2e:	2040      	movs	r0, #64	; 0x40
 8001c30:	f001 fd0b 	bl	800364a <HAL_NVIC_EnableIRQ>
}
 8001c34:	bf00      	nop
 8001c36:	3730      	adds	r7, #48	; 0x30
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40006400 	.word	0x40006400
 8001c40:	20000120 	.word	0x20000120
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	40006800 	.word	0x40006800
 8001c50:	40020400 	.word	0x40020400

08001c54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	; 0x28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a28      	ldr	r2, [pc, #160]	; (8001d14 <HAL_SPI_MspInit+0xc0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d149      	bne.n	8001d0a <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
 8001c7a:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	4a26      	ldr	r2, [pc, #152]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001c80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c84:	6453      	str	r3, [r2, #68]	; 0x44
 8001c86:	4b24      	ldr	r3, [pc, #144]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b20      	ldr	r3, [pc, #128]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	4a1f      	ldr	r2, [pc, #124]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca2:	4b1d      	ldr	r3, [pc, #116]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a18      	ldr	r2, [pc, #96]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b16      	ldr	r3, [pc, #88]	; (8001d18 <HAL_SPI_MspInit+0xc4>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cca:	23c0      	movs	r3, #192	; 0xc0
 8001ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cda:	2305      	movs	r3, #5
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cde:	f107 0314 	add.w	r3, r7, #20
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	480d      	ldr	r0, [pc, #52]	; (8001d1c <HAL_SPI_MspInit+0xc8>)
 8001ce6:	f001 fccb 	bl	8003680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cea:	2308      	movs	r3, #8
 8001cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cfa:	2305      	movs	r3, #5
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	4619      	mov	r1, r3
 8001d04:	4806      	ldr	r0, [pc, #24]	; (8001d20 <HAL_SPI_MspInit+0xcc>)
 8001d06:	f001 fcbb 	bl	8003680 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d0a:	bf00      	nop
 8001d0c:	3728      	adds	r7, #40	; 0x28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40013000 	.word	0x40013000
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40020000 	.word	0x40020000
 8001d20:	40020400 	.word	0x40020400

08001d24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d34:	d115      	bne.n	8001d62 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <HAL_TIM_Base_MspInit+0x48>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	4a0b      	ldr	r2, [pc, #44]	; (8001d6c <HAL_TIM_Base_MspInit+0x48>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6413      	str	r3, [r2, #64]	; 0x40
 8001d46:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <HAL_TIM_Base_MspInit+0x48>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	201c      	movs	r0, #28
 8001d58:	f001 fc5b 	bl	8003612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d5c:	201c      	movs	r0, #28
 8001d5e:	f001 fc74 	bl	800364a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800

08001d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d74:	e7fe      	b.n	8001d74 <NMI_Handler+0x4>

08001d76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d76:	b480      	push	{r7}
 8001d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7a:	e7fe      	b.n	8001d7a <HardFault_Handler+0x4>

08001d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d80:	e7fe      	b.n	8001d80 <MemManage_Handler+0x4>

08001d82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d82:	b480      	push	{r7}
 8001d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d86:	e7fe      	b.n	8001d86 <BusFault_Handler+0x4>

08001d88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d8c:	e7fe      	b.n	8001d8c <UsageFault_Handler+0x4>

08001d8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dbc:	f000 f974 	bl	80020a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dc8:	4802      	ldr	r0, [pc, #8]	; (8001dd4 <CAN1_RX0_IRQHandler+0x10>)
 8001dca:	f001 f918 	bl	8002ffe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	200002c8 	.word	0x200002c8

08001dd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ddc:	4802      	ldr	r0, [pc, #8]	; (8001de8 <TIM2_IRQHandler+0x10>)
 8001dde:	f003 f8a7 	bl	8004f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000280 	.word	0x20000280

08001dec <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001df0:	4802      	ldr	r0, [pc, #8]	; (8001dfc <CAN2_RX0_IRQHandler+0x10>)
 8001df2:	f001 f904 	bl	8002ffe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200001bc 	.word	0x200001bc

08001e00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
	return 1;
 8001e04:	2301      	movs	r3, #1
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <_kill>:

int _kill(int pid, int sig)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e1a:	f003 fc4b 	bl	80056b4 <__errno>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2216      	movs	r2, #22
 8001e22:	601a      	str	r2, [r3, #0]
	return -1;
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <_exit>:

void _exit (int status)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ffe7 	bl	8001e10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e42:	e7fe      	b.n	8001e42 <_exit+0x12>

08001e44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
 8001e54:	e00a      	b.n	8001e6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e56:	f3af 8000 	nop.w
 8001e5a:	4601      	mov	r1, r0
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	60ba      	str	r2, [r7, #8]
 8001e62:	b2ca      	uxtb	r2, r1
 8001e64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	dbf0      	blt.n	8001e56 <_read+0x12>
	}

return len;
 8001e74:	687b      	ldr	r3, [r7, #4]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	e009      	b.n	8001ea4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60ba      	str	r2, [r7, #8]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbf1      	blt.n	8001e90 <_write+0x12>
	}
	return len;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_close>:

int _close(int file)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
	return -1;
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ede:	605a      	str	r2, [r3, #4]
	return 0;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_isatty>:

int _isatty(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
	return 1;
 8001ef6:	2301      	movs	r3, #1
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
	return 0;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f28:	4a14      	ldr	r2, [pc, #80]	; (8001f7c <_sbrk+0x5c>)
 8001f2a:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <_sbrk+0x60>)
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f34:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <_sbrk+0x64>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d102      	bne.n	8001f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <_sbrk+0x64>)
 8001f3e:	4a12      	ldr	r2, [pc, #72]	; (8001f88 <_sbrk+0x68>)
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <_sbrk+0x64>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4413      	add	r3, r2
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d207      	bcs.n	8001f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f50:	f003 fbb0 	bl	80056b4 <__errno>
 8001f54:	4603      	mov	r3, r0
 8001f56:	220c      	movs	r2, #12
 8001f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5e:	e009      	b.n	8001f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f60:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <_sbrk+0x64>)
 8001f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f72:	68fb      	ldr	r3, [r7, #12]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20020000 	.word	0x20020000
 8001f80:	00000400 	.word	0x00000400
 8001f84:	20000124 	.word	0x20000124
 8001f88:	20000338 	.word	0x20000338

08001f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <SystemInit+0x20>)
 8001f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f96:	4a05      	ldr	r2, [pc, #20]	; (8001fac <SystemInit+0x20>)
 8001f98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fe8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fb4:	480d      	ldr	r0, [pc, #52]	; (8001fec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fb6:	490e      	ldr	r1, [pc, #56]	; (8001ff0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fbc:	e002      	b.n	8001fc4 <LoopCopyDataInit>

08001fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fc2:	3304      	adds	r3, #4

08001fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fc8:	d3f9      	bcc.n	8001fbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fca:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fcc:	4c0b      	ldr	r4, [pc, #44]	; (8001ffc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd0:	e001      	b.n	8001fd6 <LoopFillZerobss>

08001fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd4:	3204      	adds	r2, #4

08001fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fd8:	d3fb      	bcc.n	8001fd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fda:	f7ff ffd7 	bl	8001f8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fde:	f003 fb6f 	bl	80056c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fe2:	f7fe fe19 	bl	8000c18 <main>
  bx  lr    
 8001fe6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fe8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff0:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001ff4:	080074bc 	.word	0x080074bc
  ldr r2, =_sbss
 8001ff8:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001ffc:	20000338 	.word	0x20000338

08002000 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002000:	e7fe      	b.n	8002000 <ADC_IRQHandler>
	...

08002004 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002008:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0d      	ldr	r2, [pc, #52]	; (8002044 <HAL_Init+0x40>)
 800200e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002012:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002014:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_Init+0x40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a0a      	ldr	r2, [pc, #40]	; (8002044 <HAL_Init+0x40>)
 800201a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800201e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002020:	4b08      	ldr	r3, [pc, #32]	; (8002044 <HAL_Init+0x40>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a07      	ldr	r2, [pc, #28]	; (8002044 <HAL_Init+0x40>)
 8002026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800202a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202c:	2003      	movs	r0, #3
 800202e:	f001 fae5 	bl	80035fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002032:	200f      	movs	r0, #15
 8002034:	f000 f808 	bl	8002048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002038:	f7ff fcf0 	bl	8001a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40023c00 	.word	0x40023c00

08002048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_InitTick+0x54>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_InitTick+0x58>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	4619      	mov	r1, r3
 800205a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800205e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002062:	fbb2 f3f3 	udiv	r3, r2, r3
 8002066:	4618      	mov	r0, r3
 8002068:	f001 fafd 	bl	8003666 <HAL_SYSTICK_Config>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e00e      	b.n	8002094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b0f      	cmp	r3, #15
 800207a:	d80a      	bhi.n	8002092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800207c:	2200      	movs	r2, #0
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	f04f 30ff 	mov.w	r0, #4294967295
 8002084:	f001 fac5 	bl	8003612 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002088:	4a06      	ldr	r2, [pc, #24]	; (80020a4 <HAL_InitTick+0x5c>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	e000      	b.n	8002094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
}
 8002094:	4618      	mov	r0, r3
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	2000003c 	.word	0x2000003c
 80020a0:	20000044 	.word	0x20000044
 80020a4:	20000040 	.word	0x20000040

080020a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_IncTick+0x20>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_IncTick+0x24>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a04      	ldr	r2, [pc, #16]	; (80020cc <HAL_IncTick+0x24>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000044 	.word	0x20000044
 80020cc:	20000324 	.word	0x20000324

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000324 	.word	0x20000324

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffee 	bl	80020d0 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002102:	4b0a      	ldr	r3, [pc, #40]	; (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffde 	bl	80020d0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000044 	.word	0x20000044

08002130 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e033      	b.n	80021ae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d109      	bne.n	8002162 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7ff fc8c 	bl	8001a6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	2b00      	cmp	r3, #0
 800216c:	d118      	bne.n	80021a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002176:	f023 0302 	bic.w	r3, r3, #2
 800217a:	f043 0202 	orr.w	r2, r3, #2
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 fa0c 	bl	80025a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f023 0303 	bic.w	r3, r3, #3
 8002196:	f043 0201 	orr.w	r2, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	641a      	str	r2, [r3, #64]	; 0x40
 800219e:	e001      	b.n	80021a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_ADC_Start+0x1a>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e0b2      	b.n	8002338 <HAL_ADC_Start+0x180>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d018      	beq.n	800221a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f042 0201 	orr.w	r2, r2, #1
 80021f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021f8:	4b52      	ldr	r3, [pc, #328]	; (8002344 <HAL_ADC_Start+0x18c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a52      	ldr	r2, [pc, #328]	; (8002348 <HAL_ADC_Start+0x190>)
 80021fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002202:	0c9a      	lsrs	r2, r3, #18
 8002204:	4613      	mov	r3, r2
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	4413      	add	r3, r2
 800220a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800220c:	e002      	b.n	8002214 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	3b01      	subs	r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f9      	bne.n	800220e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d17a      	bne.n	800231e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002230:	f023 0301 	bic.w	r3, r3, #1
 8002234:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002246:	2b00      	cmp	r3, #0
 8002248:	d007      	beq.n	800225a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002252:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002266:	d106      	bne.n	8002276 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226c:	f023 0206 	bic.w	r2, r3, #6
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	645a      	str	r2, [r3, #68]	; 0x44
 8002274:	e002      	b.n	800227c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002284:	4b31      	ldr	r3, [pc, #196]	; (800234c <HAL_ADC_Start+0x194>)
 8002286:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002290:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 031f 	and.w	r3, r3, #31
 800229a:	2b00      	cmp	r3, #0
 800229c:	d12a      	bne.n	80022f4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a2b      	ldr	r2, [pc, #172]	; (8002350 <HAL_ADC_Start+0x198>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d015      	beq.n	80022d4 <HAL_ADC_Start+0x11c>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a29      	ldr	r2, [pc, #164]	; (8002354 <HAL_ADC_Start+0x19c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d105      	bne.n	80022be <HAL_ADC_Start+0x106>
 80022b2:	4b26      	ldr	r3, [pc, #152]	; (800234c <HAL_ADC_Start+0x194>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 031f 	and.w	r3, r3, #31
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00a      	beq.n	80022d4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a25      	ldr	r2, [pc, #148]	; (8002358 <HAL_ADC_Start+0x1a0>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d136      	bne.n	8002336 <HAL_ADC_Start+0x17e>
 80022c8:	4b20      	ldr	r3, [pc, #128]	; (800234c <HAL_ADC_Start+0x194>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d130      	bne.n	8002336 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d129      	bne.n	8002336 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022f0:	609a      	str	r2, [r3, #8]
 80022f2:	e020      	b.n	8002336 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a15      	ldr	r2, [pc, #84]	; (8002350 <HAL_ADC_Start+0x198>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d11b      	bne.n	8002336 <HAL_ADC_Start+0x17e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d114      	bne.n	8002336 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	e00b      	b.n	8002336 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f043 0210 	orr.w	r2, r3, #16
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232e:	f043 0201 	orr.w	r2, r3, #1
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	2000003c 	.word	0x2000003c
 8002348:	431bde83 	.word	0x431bde83
 800234c:	40012300 	.word	0x40012300
 8002350:	40012000 	.word	0x40012000
 8002354:	40012100 	.word	0x40012100
 8002358:	40012200 	.word	0x40012200

0800235c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002366:	2300      	movs	r3, #0
 8002368:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002370:	2b01      	cmp	r3, #1
 8002372:	d101      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x1c>
 8002374:	2302      	movs	r3, #2
 8002376:	e105      	b.n	8002584 <HAL_ADC_ConfigChannel+0x228>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b09      	cmp	r3, #9
 8002386:	d925      	bls.n	80023d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68d9      	ldr	r1, [r3, #12]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	b29b      	uxth	r3, r3
 8002394:	461a      	mov	r2, r3
 8002396:	4613      	mov	r3, r2
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	4413      	add	r3, r2
 800239c:	3b1e      	subs	r3, #30
 800239e:	2207      	movs	r2, #7
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43da      	mvns	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	400a      	ands	r2, r1
 80023ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68d9      	ldr	r1, [r3, #12]
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	b29b      	uxth	r3, r3
 80023be:	4618      	mov	r0, r3
 80023c0:	4603      	mov	r3, r0
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	4403      	add	r3, r0
 80023c6:	3b1e      	subs	r3, #30
 80023c8:	409a      	lsls	r2, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	60da      	str	r2, [r3, #12]
 80023d2:	e022      	b.n	800241a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6919      	ldr	r1, [r3, #16]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	461a      	mov	r2, r3
 80023e2:	4613      	mov	r3, r2
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	4413      	add	r3, r2
 80023e8:	2207      	movs	r2, #7
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43da      	mvns	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	400a      	ands	r2, r1
 80023f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6919      	ldr	r1, [r3, #16]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	b29b      	uxth	r3, r3
 8002408:	4618      	mov	r0, r3
 800240a:	4603      	mov	r3, r0
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	4403      	add	r3, r0
 8002410:	409a      	lsls	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	2b06      	cmp	r3, #6
 8002420:	d824      	bhi.n	800246c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	3b05      	subs	r3, #5
 8002434:	221f      	movs	r2, #31
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43da      	mvns	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	400a      	ands	r2, r1
 8002442:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	b29b      	uxth	r3, r3
 8002450:	4618      	mov	r0, r3
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4413      	add	r3, r2
 800245c:	3b05      	subs	r3, #5
 800245e:	fa00 f203 	lsl.w	r2, r0, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	635a      	str	r2, [r3, #52]	; 0x34
 800246a:	e04c      	b.n	8002506 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b0c      	cmp	r3, #12
 8002472:	d824      	bhi.n	80024be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	3b23      	subs	r3, #35	; 0x23
 8002486:	221f      	movs	r2, #31
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43da      	mvns	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	400a      	ands	r2, r1
 8002494:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	4618      	mov	r0, r3
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b23      	subs	r3, #35	; 0x23
 80024b0:	fa00 f203 	lsl.w	r2, r0, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	631a      	str	r2, [r3, #48]	; 0x30
 80024bc:	e023      	b.n	8002506 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	4613      	mov	r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4413      	add	r3, r2
 80024ce:	3b41      	subs	r3, #65	; 0x41
 80024d0:	221f      	movs	r2, #31
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43da      	mvns	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	400a      	ands	r2, r1
 80024de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	4618      	mov	r0, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	4613      	mov	r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	4413      	add	r3, r2
 80024f8:	3b41      	subs	r3, #65	; 0x41
 80024fa:	fa00 f203 	lsl.w	r2, r0, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002506:	4b22      	ldr	r3, [pc, #136]	; (8002590 <HAL_ADC_ConfigChannel+0x234>)
 8002508:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a21      	ldr	r2, [pc, #132]	; (8002594 <HAL_ADC_ConfigChannel+0x238>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d109      	bne.n	8002528 <HAL_ADC_ConfigChannel+0x1cc>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b12      	cmp	r3, #18
 800251a:	d105      	bne.n	8002528 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a19      	ldr	r2, [pc, #100]	; (8002594 <HAL_ADC_ConfigChannel+0x238>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d123      	bne.n	800257a <HAL_ADC_ConfigChannel+0x21e>
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2b10      	cmp	r3, #16
 8002538:	d003      	beq.n	8002542 <HAL_ADC_ConfigChannel+0x1e6>
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b11      	cmp	r3, #17
 8002540:	d11b      	bne.n	800257a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b10      	cmp	r3, #16
 8002554:	d111      	bne.n	800257a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002556:	4b10      	ldr	r3, [pc, #64]	; (8002598 <HAL_ADC_ConfigChannel+0x23c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a10      	ldr	r2, [pc, #64]	; (800259c <HAL_ADC_ConfigChannel+0x240>)
 800255c:	fba2 2303 	umull	r2, r3, r2, r3
 8002560:	0c9a      	lsrs	r2, r3, #18
 8002562:	4613      	mov	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800256c:	e002      	b.n	8002574 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	3b01      	subs	r3, #1
 8002572:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1f9      	bne.n	800256e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	40012300 	.word	0x40012300
 8002594:	40012000 	.word	0x40012000
 8002598:	2000003c 	.word	0x2000003c
 800259c:	431bde83 	.word	0x431bde83

080025a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025a8:	4b79      	ldr	r3, [pc, #484]	; (8002790 <ADC_Init+0x1f0>)
 80025aa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	431a      	orrs	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6859      	ldr	r1, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	021a      	lsls	r2, r3, #8
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6859      	ldr	r1, [r3, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800261a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6899      	ldr	r1, [r3, #8]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002632:	4a58      	ldr	r2, [pc, #352]	; (8002794 <ADC_Init+0x1f4>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d022      	beq.n	800267e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002646:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6899      	ldr	r1, [r3, #8]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002668:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	6899      	ldr	r1, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	430a      	orrs	r2, r1
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	e00f      	b.n	800269e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800268c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800269c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0202 	bic.w	r2, r2, #2
 80026ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6899      	ldr	r1, [r3, #8]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	7e1b      	ldrb	r3, [r3, #24]
 80026b8:	005a      	lsls	r2, r3, #1
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	430a      	orrs	r2, r1
 80026c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d01b      	beq.n	8002704 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80026ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6859      	ldr	r1, [r3, #4]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	3b01      	subs	r3, #1
 80026f8:	035a      	lsls	r2, r3, #13
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	e007      	b.n	8002714 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002712:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002722:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	3b01      	subs	r3, #1
 8002730:	051a      	lsls	r2, r3, #20
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002748:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6899      	ldr	r1, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002756:	025a      	lsls	r2, r3, #9
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	689a      	ldr	r2, [r3, #8]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800276e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6899      	ldr	r1, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	029a      	lsls	r2, r3, #10
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	609a      	str	r2, [r3, #8]
}
 8002784:	bf00      	nop
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	40012300 	.word	0x40012300
 8002794:	0f000001 	.word	0x0f000001

08002798 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e0ed      	b.n	8002986 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d102      	bne.n	80027bc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff f99c 	bl	8001af4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f042 0201 	orr.w	r2, r2, #1
 80027ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027cc:	f7ff fc80 	bl	80020d0 <HAL_GetTick>
 80027d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027d2:	e012      	b.n	80027fa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027d4:	f7ff fc7c 	bl	80020d0 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b0a      	cmp	r3, #10
 80027e0:	d90b      	bls.n	80027fa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2205      	movs	r2, #5
 80027f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e0c5      	b.n	8002986 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0e5      	beq.n	80027d4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0202 	bic.w	r2, r2, #2
 8002816:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002818:	f7ff fc5a 	bl	80020d0 <HAL_GetTick>
 800281c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800281e:	e012      	b.n	8002846 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002820:	f7ff fc56 	bl	80020d0 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b0a      	cmp	r3, #10
 800282c:	d90b      	bls.n	8002846 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2205      	movs	r2, #5
 800283e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e09f      	b.n	8002986 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1e5      	bne.n	8002820 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	7e1b      	ldrb	r3, [r3, #24]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d108      	bne.n	800286e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	e007      	b.n	800287e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800287c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	7e5b      	ldrb	r3, [r3, #25]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d108      	bne.n	8002898 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	e007      	b.n	80028a8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	7e9b      	ldrb	r3, [r3, #26]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d108      	bne.n	80028c2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0220 	orr.w	r2, r2, #32
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	e007      	b.n	80028d2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0220 	bic.w	r2, r2, #32
 80028d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	7edb      	ldrb	r3, [r3, #27]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d108      	bne.n	80028ec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0210 	bic.w	r2, r2, #16
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	e007      	b.n	80028fc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0210 	orr.w	r2, r2, #16
 80028fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	7f1b      	ldrb	r3, [r3, #28]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d108      	bne.n	8002916 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0208 	orr.w	r2, r2, #8
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	e007      	b.n	8002926 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0208 	bic.w	r2, r2, #8
 8002924:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	7f5b      	ldrb	r3, [r3, #29]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d108      	bne.n	8002940 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f042 0204 	orr.w	r2, r2, #4
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	e007      	b.n	8002950 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0204 	bic.w	r2, r2, #4
 800294e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	431a      	orrs	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	431a      	orrs	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	ea42 0103 	orr.w	r1, r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	1e5a      	subs	r2, r3, #1
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	430a      	orrs	r2, r1
 8002974:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80029a8:	7cfb      	ldrb	r3, [r7, #19]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d003      	beq.n	80029b6 <HAL_CAN_ConfigFilter+0x26>
 80029ae:	7cfb      	ldrb	r3, [r7, #19]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	f040 80be 	bne.w	8002b32 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80029b6:	4b65      	ldr	r3, [pc, #404]	; (8002b4c <HAL_CAN_ConfigFilter+0x1bc>)
 80029b8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80029c0:	f043 0201 	orr.w	r2, r3, #1
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80029d0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	431a      	orrs	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	f003 031f 	and.w	r3, r3, #31
 80029f6:	2201      	movs	r2, #1
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	401a      	ands	r2, r3
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	69db      	ldr	r3, [r3, #28]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d123      	bne.n	8002a60 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	43db      	mvns	r3, r3
 8002a22:	401a      	ands	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a3a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	3248      	adds	r2, #72	; 0x48
 8002a40:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a54:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a56:	6979      	ldr	r1, [r7, #20]
 8002a58:	3348      	adds	r3, #72	; 0x48
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	440b      	add	r3, r1
 8002a5e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d122      	bne.n	8002aae <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	431a      	orrs	r2, r3
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a88:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	3248      	adds	r2, #72	; 0x48
 8002a8e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002aa2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002aa4:	6979      	ldr	r1, [r7, #20]
 8002aa6:	3348      	adds	r3, #72	; 0x48
 8002aa8:	00db      	lsls	r3, r3, #3
 8002aaa:	440b      	add	r3, r1
 8002aac:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d109      	bne.n	8002aca <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	401a      	ands	r2, r3
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002ac8:	e007      	b.n	8002ada <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d109      	bne.n	8002af6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	43db      	mvns	r3, r3
 8002aec:	401a      	ands	r2, r3
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002af4:	e007      	b.n	8002b06 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	431a      	orrs	r2, r3
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d107      	bne.n	8002b1e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	431a      	orrs	r2, r3
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b24:	f023 0201 	bic.w	r2, r3, #1
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	e006      	b.n	8002b40 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b36:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
  }
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	371c      	adds	r7, #28
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	40006400 	.word	0x40006400

08002b50 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d12e      	bne.n	8002bc2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2202      	movs	r2, #2
 8002b68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 0201 	bic.w	r2, r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b7c:	f7ff faa8 	bl	80020d0 <HAL_GetTick>
 8002b80:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b82:	e012      	b.n	8002baa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b84:	f7ff faa4 	bl	80020d0 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b0a      	cmp	r3, #10
 8002b90:	d90b      	bls.n	8002baa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2205      	movs	r2, #5
 8002ba2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e012      	b.n	8002bd0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e5      	bne.n	8002b84 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e006      	b.n	8002bd0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
  }
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b089      	sub	sp, #36	; 0x24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bec:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bf6:	7ffb      	ldrb	r3, [r7, #31]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d003      	beq.n	8002c04 <HAL_CAN_AddTxMessage+0x2c>
 8002bfc:	7ffb      	ldrb	r3, [r7, #31]
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	f040 80b8 	bne.w	8002d74 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10a      	bne.n	8002c24 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d105      	bne.n	8002c24 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 80a0 	beq.w	8002d64 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	0e1b      	lsrs	r3, r3, #24
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d907      	bls.n	8002c44 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e09e      	b.n	8002d82 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002c44:	2201      	movs	r2, #1
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	409a      	lsls	r2, r3
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10d      	bne.n	8002c72 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c60:	68f9      	ldr	r1, [r7, #12]
 8002c62:	6809      	ldr	r1, [r1, #0]
 8002c64:	431a      	orrs	r2, r3
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	3318      	adds	r3, #24
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	440b      	add	r3, r1
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	e00f      	b.n	8002c92 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c7c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c82:	68f9      	ldr	r1, [r7, #12]
 8002c84:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002c86:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	3318      	adds	r3, #24
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	440b      	add	r3, r1
 8002c90:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6819      	ldr	r1, [r3, #0]
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	691a      	ldr	r2, [r3, #16]
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	3318      	adds	r3, #24
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	440b      	add	r3, r1
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	7d1b      	ldrb	r3, [r3, #20]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d111      	bne.n	8002cd2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	3318      	adds	r3, #24
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	4413      	add	r3, r2
 8002cba:	3304      	adds	r3, #4
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	6811      	ldr	r1, [r2, #0]
 8002cc2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	3318      	adds	r3, #24
 8002cca:	011b      	lsls	r3, r3, #4
 8002ccc:	440b      	add	r3, r1
 8002cce:	3304      	adds	r3, #4
 8002cd0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	3307      	adds	r3, #7
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	061a      	lsls	r2, r3, #24
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3306      	adds	r3, #6
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	041b      	lsls	r3, r3, #16
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3305      	adds	r3, #5
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	021b      	lsls	r3, r3, #8
 8002cec:	4313      	orrs	r3, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	3204      	adds	r2, #4
 8002cf2:	7812      	ldrb	r2, [r2, #0]
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	6811      	ldr	r1, [r2, #0]
 8002cfa:	ea43 0200 	orr.w	r2, r3, r0
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	011b      	lsls	r3, r3, #4
 8002d02:	440b      	add	r3, r1
 8002d04:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002d08:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3303      	adds	r3, #3
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	061a      	lsls	r2, r3, #24
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	3302      	adds	r3, #2
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	041b      	lsls	r3, r3, #16
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	021b      	lsls	r3, r3, #8
 8002d24:	4313      	orrs	r3, r2
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	7812      	ldrb	r2, [r2, #0]
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	6811      	ldr	r1, [r2, #0]
 8002d30:	ea43 0200 	orr.w	r2, r3, r0
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	440b      	add	r3, r1
 8002d3a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002d3e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	3318      	adds	r3, #24
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	4413      	add	r3, r2
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	6811      	ldr	r1, [r2, #0]
 8002d52:	f043 0201 	orr.w	r2, r3, #1
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	3318      	adds	r3, #24
 8002d5a:	011b      	lsls	r3, r3, #4
 8002d5c:	440b      	add	r3, r1
 8002d5e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	e00e      	b.n	8002d82 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e006      	b.n	8002d82 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
  }
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3724      	adds	r7, #36	; 0x24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b087      	sub	sp, #28
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	60f8      	str	r0, [r7, #12]
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
 8002d9a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002da4:	7dfb      	ldrb	r3, [r7, #23]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d003      	beq.n	8002db2 <HAL_CAN_GetRxMessage+0x24>
 8002daa:	7dfb      	ldrb	r3, [r7, #23]
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	f040 80f3 	bne.w	8002f98 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d10e      	bne.n	8002dd6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d116      	bne.n	8002df4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e0e7      	b.n	8002fa6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d107      	bne.n	8002df4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e0d8      	b.n	8002fa6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	331b      	adds	r3, #27
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	4413      	add	r3, r2
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0204 	and.w	r2, r3, #4
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	331b      	adds	r3, #27
 8002e1a:	011b      	lsls	r3, r3, #4
 8002e1c:	4413      	add	r3, r2
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	0d5b      	lsrs	r3, r3, #21
 8002e22:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	e00b      	b.n	8002e44 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	331b      	adds	r3, #27
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	4413      	add	r3, r2
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	08db      	lsrs	r3, r3, #3
 8002e3c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	331b      	adds	r3, #27
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	4413      	add	r3, r2
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0202 	and.w	r2, r3, #2
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	331b      	adds	r3, #27
 8002e62:	011b      	lsls	r3, r3, #4
 8002e64:	4413      	add	r3, r2
 8002e66:	3304      	adds	r3, #4
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 020f 	and.w	r2, r3, #15
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	331b      	adds	r3, #27
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	4413      	add	r3, r2
 8002e7e:	3304      	adds	r3, #4
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	0a1b      	lsrs	r3, r3, #8
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	331b      	adds	r3, #27
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	4413      	add	r3, r2
 8002e96:	3304      	adds	r3, #4
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	0c1b      	lsrs	r3, r3, #16
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	4413      	add	r3, r2
 8002eac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	b2da      	uxtb	r2, r3
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	011b      	lsls	r3, r3, #4
 8002ec0:	4413      	add	r3, r2
 8002ec2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	0a1a      	lsrs	r2, r3, #8
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	011b      	lsls	r3, r3, #4
 8002eda:	4413      	add	r3, r2
 8002edc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	0c1a      	lsrs	r2, r3, #16
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	3302      	adds	r3, #2
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	4413      	add	r3, r2
 8002ef6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	0e1a      	lsrs	r2, r3, #24
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	3303      	adds	r3, #3
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	011b      	lsls	r3, r3, #4
 8002f0e:	4413      	add	r3, r2
 8002f10:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	b2d2      	uxtb	r2, r2
 8002f1c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	4413      	add	r3, r2
 8002f28:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	0a1a      	lsrs	r2, r3, #8
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	3305      	adds	r3, #5
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	011b      	lsls	r3, r3, #4
 8002f40:	4413      	add	r3, r2
 8002f42:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	0c1a      	lsrs	r2, r3, #16
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	3306      	adds	r3, #6
 8002f4e:	b2d2      	uxtb	r2, r2
 8002f50:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	011b      	lsls	r3, r3, #4
 8002f5a:	4413      	add	r3, r2
 8002f5c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	0e1a      	lsrs	r2, r3, #24
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	3307      	adds	r3, #7
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d108      	bne.n	8002f84 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68da      	ldr	r2, [r3, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f042 0220 	orr.w	r2, r2, #32
 8002f80:	60da      	str	r2, [r3, #12]
 8002f82:	e007      	b.n	8002f94 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	691a      	ldr	r2, [r3, #16]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0220 	orr.w	r2, r2, #32
 8002f92:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	e006      	b.n	8002fa6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
  }
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	371c      	adds	r7, #28
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr

08002fb2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b085      	sub	sp, #20
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
 8002fba:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fc2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d002      	beq.n	8002fd0 <HAL_CAN_ActivateNotification+0x1e>
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d109      	bne.n	8002fe4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6959      	ldr	r1, [r3, #20]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	e006      	b.n	8002ff2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
  }
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b08a      	sub	sp, #40	; 0x28
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003006:	2300      	movs	r3, #0
 8003008:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800303a:	6a3b      	ldr	r3, [r7, #32]
 800303c:	f003 0301 	and.w	r3, r3, #1
 8003040:	2b00      	cmp	r3, #0
 8003042:	d07c      	beq.n	800313e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d023      	beq.n	8003096 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2201      	movs	r2, #1
 8003054:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d003      	beq.n	8003068 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f000 f983 	bl	800336c <HAL_CAN_TxMailbox0CompleteCallback>
 8003066:	e016      	b.n	8003096 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	f003 0304 	and.w	r3, r3, #4
 800306e:	2b00      	cmp	r3, #0
 8003070:	d004      	beq.n	800307c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003078:	627b      	str	r3, [r7, #36]	; 0x24
 800307a:	e00c      	b.n	8003096 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d004      	beq.n	8003090 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003088:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800308c:	627b      	str	r3, [r7, #36]	; 0x24
 800308e:	e002      	b.n	8003096 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 f989 	bl	80033a8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309c:	2b00      	cmp	r3, #0
 800309e:	d024      	beq.n	80030ea <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d003      	beq.n	80030bc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f963 	bl	8003380 <HAL_CAN_TxMailbox1CompleteCallback>
 80030ba:	e016      	b.n	80030ea <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d004      	beq.n	80030d0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80030cc:	627b      	str	r3, [r7, #36]	; 0x24
 80030ce:	e00c      	b.n	80030ea <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d004      	beq.n	80030e4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030e0:	627b      	str	r3, [r7, #36]	; 0x24
 80030e2:	e002      	b.n	80030ea <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 f969 	bl	80033bc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d024      	beq.n	800313e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80030fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f943 	bl	8003394 <HAL_CAN_TxMailbox2CompleteCallback>
 800310e:	e016      	b.n	800313e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d004      	beq.n	8003124 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003120:	627b      	str	r3, [r7, #36]	; 0x24
 8003122:	e00c      	b.n	800313e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d004      	beq.n	8003138 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800312e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003134:	627b      	str	r3, [r7, #36]	; 0x24
 8003136:	e002      	b.n	800313e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 f949 	bl	80033d0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800313e:	6a3b      	ldr	r3, [r7, #32]
 8003140:	f003 0308 	and.w	r3, r3, #8
 8003144:	2b00      	cmp	r3, #0
 8003146:	d00c      	beq.n	8003162 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	f003 0310 	and.w	r3, r3, #16
 800314e:	2b00      	cmp	r3, #0
 8003150:	d007      	beq.n	8003162 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003158:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2210      	movs	r2, #16
 8003160:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00b      	beq.n	8003184 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d006      	beq.n	8003184 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2208      	movs	r2, #8
 800317c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f000 f930 	bl	80033e4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d009      	beq.n	80031a2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d002      	beq.n	80031a2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7fe f86d 	bl	800127c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80031a2:	6a3b      	ldr	r3, [r7, #32]
 80031a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00c      	beq.n	80031c6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d007      	beq.n	80031c6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80031b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031bc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2210      	movs	r2, #16
 80031c4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	f003 0320 	and.w	r3, r3, #32
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00b      	beq.n	80031e8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d006      	beq.n	80031e8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2208      	movs	r2, #8
 80031e0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f912 	bl	800340c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80031e8:	6a3b      	ldr	r3, [r7, #32]
 80031ea:	f003 0310 	and.w	r3, r3, #16
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d009      	beq.n	8003206 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f8f9 	bl	80033f8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00b      	beq.n	8003228 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f003 0310 	and.w	r3, r3, #16
 8003216:	2b00      	cmp	r3, #0
 8003218:	d006      	beq.n	8003228 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2210      	movs	r2, #16
 8003220:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f8fc 	bl	8003420 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00b      	beq.n	800324a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	f003 0308 	and.w	r3, r3, #8
 8003238:	2b00      	cmp	r3, #0
 800323a:	d006      	beq.n	800324a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2208      	movs	r2, #8
 8003242:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f8f5 	bl	8003434 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d07b      	beq.n	800334c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	2b00      	cmp	r3, #0
 800325c:	d072      	beq.n	8003344 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003264:	2b00      	cmp	r3, #0
 8003266:	d008      	beq.n	800327a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003274:	f043 0301 	orr.w	r3, r3, #1
 8003278:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003280:	2b00      	cmp	r3, #0
 8003282:	d008      	beq.n	8003296 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003290:	f043 0302 	orr.w	r3, r3, #2
 8003294:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003296:	6a3b      	ldr	r3, [r7, #32]
 8003298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	f043 0304 	orr.w	r3, r3, #4
 80032b0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80032b2:	6a3b      	ldr	r3, [r7, #32]
 80032b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d043      	beq.n	8003344 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d03e      	beq.n	8003344 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032cc:	2b60      	cmp	r3, #96	; 0x60
 80032ce:	d02b      	beq.n	8003328 <HAL_CAN_IRQHandler+0x32a>
 80032d0:	2b60      	cmp	r3, #96	; 0x60
 80032d2:	d82e      	bhi.n	8003332 <HAL_CAN_IRQHandler+0x334>
 80032d4:	2b50      	cmp	r3, #80	; 0x50
 80032d6:	d022      	beq.n	800331e <HAL_CAN_IRQHandler+0x320>
 80032d8:	2b50      	cmp	r3, #80	; 0x50
 80032da:	d82a      	bhi.n	8003332 <HAL_CAN_IRQHandler+0x334>
 80032dc:	2b40      	cmp	r3, #64	; 0x40
 80032de:	d019      	beq.n	8003314 <HAL_CAN_IRQHandler+0x316>
 80032e0:	2b40      	cmp	r3, #64	; 0x40
 80032e2:	d826      	bhi.n	8003332 <HAL_CAN_IRQHandler+0x334>
 80032e4:	2b30      	cmp	r3, #48	; 0x30
 80032e6:	d010      	beq.n	800330a <HAL_CAN_IRQHandler+0x30c>
 80032e8:	2b30      	cmp	r3, #48	; 0x30
 80032ea:	d822      	bhi.n	8003332 <HAL_CAN_IRQHandler+0x334>
 80032ec:	2b10      	cmp	r3, #16
 80032ee:	d002      	beq.n	80032f6 <HAL_CAN_IRQHandler+0x2f8>
 80032f0:	2b20      	cmp	r3, #32
 80032f2:	d005      	beq.n	8003300 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80032f4:	e01d      	b.n	8003332 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80032f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f8:	f043 0308 	orr.w	r3, r3, #8
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032fe:	e019      	b.n	8003334 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	f043 0310 	orr.w	r3, r3, #16
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003308:	e014      	b.n	8003334 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800330a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330c:	f043 0320 	orr.w	r3, r3, #32
 8003310:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003312:	e00f      	b.n	8003334 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800331a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800331c:	e00a      	b.n	8003334 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003324:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003326:	e005      	b.n	8003334 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800332e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003330:	e000      	b.n	8003334 <HAL_CAN_IRQHandler+0x336>
            break;
 8003332:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	699a      	ldr	r2, [r3, #24]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003342:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2204      	movs	r2, #4
 800334a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800334c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334e:	2b00      	cmp	r3, #0
 8003350:	d008      	beq.n	8003364 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f872 	bl	8003448 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003364:	bf00      	nop
 8003366:	3728      	adds	r7, #40	; 0x28
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800346c:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <__NVIC_SetPriorityGrouping+0x44>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003478:	4013      	ands	r3, r2
 800347a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003484:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800348c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800348e:	4a04      	ldr	r2, [pc, #16]	; (80034a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	60d3      	str	r3, [r2, #12]
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	e000ed00 	.word	0xe000ed00

080034a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034a8:	4b04      	ldr	r3, [pc, #16]	; (80034bc <__NVIC_GetPriorityGrouping+0x18>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	0a1b      	lsrs	r3, r3, #8
 80034ae:	f003 0307 	and.w	r3, r3, #7
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	db0b      	blt.n	80034ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034d2:	79fb      	ldrb	r3, [r7, #7]
 80034d4:	f003 021f 	and.w	r2, r3, #31
 80034d8:	4907      	ldr	r1, [pc, #28]	; (80034f8 <__NVIC_EnableIRQ+0x38>)
 80034da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034de:	095b      	lsrs	r3, r3, #5
 80034e0:	2001      	movs	r0, #1
 80034e2:	fa00 f202 	lsl.w	r2, r0, r2
 80034e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034ea:	bf00      	nop
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	e000e100 	.word	0xe000e100

080034fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	4603      	mov	r3, r0
 8003504:	6039      	str	r1, [r7, #0]
 8003506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350c:	2b00      	cmp	r3, #0
 800350e:	db0a      	blt.n	8003526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	b2da      	uxtb	r2, r3
 8003514:	490c      	ldr	r1, [pc, #48]	; (8003548 <__NVIC_SetPriority+0x4c>)
 8003516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800351a:	0112      	lsls	r2, r2, #4
 800351c:	b2d2      	uxtb	r2, r2
 800351e:	440b      	add	r3, r1
 8003520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003524:	e00a      	b.n	800353c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	b2da      	uxtb	r2, r3
 800352a:	4908      	ldr	r1, [pc, #32]	; (800354c <__NVIC_SetPriority+0x50>)
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	f003 030f 	and.w	r3, r3, #15
 8003532:	3b04      	subs	r3, #4
 8003534:	0112      	lsls	r2, r2, #4
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	440b      	add	r3, r1
 800353a:	761a      	strb	r2, [r3, #24]
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	e000e100 	.word	0xe000e100
 800354c:	e000ed00 	.word	0xe000ed00

08003550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003550:	b480      	push	{r7}
 8003552:	b089      	sub	sp, #36	; 0x24
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	f1c3 0307 	rsb	r3, r3, #7
 800356a:	2b04      	cmp	r3, #4
 800356c:	bf28      	it	cs
 800356e:	2304      	movcs	r3, #4
 8003570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	3304      	adds	r3, #4
 8003576:	2b06      	cmp	r3, #6
 8003578:	d902      	bls.n	8003580 <NVIC_EncodePriority+0x30>
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	3b03      	subs	r3, #3
 800357e:	e000      	b.n	8003582 <NVIC_EncodePriority+0x32>
 8003580:	2300      	movs	r3, #0
 8003582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003584:	f04f 32ff 	mov.w	r2, #4294967295
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	43da      	mvns	r2, r3
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	401a      	ands	r2, r3
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003598:	f04f 31ff 	mov.w	r1, #4294967295
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	fa01 f303 	lsl.w	r3, r1, r3
 80035a2:	43d9      	mvns	r1, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a8:	4313      	orrs	r3, r2
         );
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3724      	adds	r7, #36	; 0x24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
	...

080035b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3b01      	subs	r3, #1
 80035c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035c8:	d301      	bcc.n	80035ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035ca:	2301      	movs	r3, #1
 80035cc:	e00f      	b.n	80035ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ce:	4a0a      	ldr	r2, [pc, #40]	; (80035f8 <SysTick_Config+0x40>)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3b01      	subs	r3, #1
 80035d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035d6:	210f      	movs	r1, #15
 80035d8:	f04f 30ff 	mov.w	r0, #4294967295
 80035dc:	f7ff ff8e 	bl	80034fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035e0:	4b05      	ldr	r3, [pc, #20]	; (80035f8 <SysTick_Config+0x40>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035e6:	4b04      	ldr	r3, [pc, #16]	; (80035f8 <SysTick_Config+0x40>)
 80035e8:	2207      	movs	r2, #7
 80035ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	e000e010 	.word	0xe000e010

080035fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f7ff ff29 	bl	800345c <__NVIC_SetPriorityGrouping>
}
 800360a:	bf00      	nop
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003612:	b580      	push	{r7, lr}
 8003614:	b086      	sub	sp, #24
 8003616:	af00      	add	r7, sp, #0
 8003618:	4603      	mov	r3, r0
 800361a:	60b9      	str	r1, [r7, #8]
 800361c:	607a      	str	r2, [r7, #4]
 800361e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003620:	2300      	movs	r3, #0
 8003622:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003624:	f7ff ff3e 	bl	80034a4 <__NVIC_GetPriorityGrouping>
 8003628:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	6978      	ldr	r0, [r7, #20]
 8003630:	f7ff ff8e 	bl	8003550 <NVIC_EncodePriority>
 8003634:	4602      	mov	r2, r0
 8003636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800363a:	4611      	mov	r1, r2
 800363c:	4618      	mov	r0, r3
 800363e:	f7ff ff5d 	bl	80034fc <__NVIC_SetPriority>
}
 8003642:	bf00      	nop
 8003644:	3718      	adds	r7, #24
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b082      	sub	sp, #8
 800364e:	af00      	add	r7, sp, #0
 8003650:	4603      	mov	r3, r0
 8003652:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff ff31 	bl	80034c0 <__NVIC_EnableIRQ>
}
 800365e:	bf00      	nop
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7ff ffa2 	bl	80035b8 <SysTick_Config>
 8003674:	4603      	mov	r3, r0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
	...

08003680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003680:	b480      	push	{r7}
 8003682:	b089      	sub	sp, #36	; 0x24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003692:	2300      	movs	r3, #0
 8003694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
 800369a:	e16b      	b.n	8003974 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800369c:	2201      	movs	r2, #1
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	f040 815a 	bne.w	800396e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d005      	beq.n	80036d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d130      	bne.n	8003734 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	2203      	movs	r2, #3
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	4013      	ands	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003708:	2201      	movs	r2, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4013      	ands	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	091b      	lsrs	r3, r3, #4
 800371e:	f003 0201 	and.w	r2, r3, #1
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 0303 	and.w	r3, r3, #3
 800373c:	2b03      	cmp	r3, #3
 800373e:	d017      	beq.n	8003770 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	2203      	movs	r2, #3
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	43db      	mvns	r3, r3
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4013      	ands	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4313      	orrs	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d123      	bne.n	80037c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	08da      	lsrs	r2, r3, #3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3208      	adds	r2, #8
 8003784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003788:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	220f      	movs	r2, #15
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	43db      	mvns	r3, r3
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4013      	ands	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	691a      	ldr	r2, [r3, #16]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	08da      	lsrs	r2, r3, #3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3208      	adds	r2, #8
 80037be:	69b9      	ldr	r1, [r7, #24]
 80037c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	2203      	movs	r2, #3
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	43db      	mvns	r3, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4013      	ands	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f003 0203 	and.w	r2, r3, #3
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80b4 	beq.w	800396e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
 800380a:	4b60      	ldr	r3, [pc, #384]	; (800398c <HAL_GPIO_Init+0x30c>)
 800380c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380e:	4a5f      	ldr	r2, [pc, #380]	; (800398c <HAL_GPIO_Init+0x30c>)
 8003810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003814:	6453      	str	r3, [r2, #68]	; 0x44
 8003816:	4b5d      	ldr	r3, [pc, #372]	; (800398c <HAL_GPIO_Init+0x30c>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800381e:	60fb      	str	r3, [r7, #12]
 8003820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003822:	4a5b      	ldr	r2, [pc, #364]	; (8003990 <HAL_GPIO_Init+0x310>)
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	089b      	lsrs	r3, r3, #2
 8003828:	3302      	adds	r3, #2
 800382a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800382e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f003 0303 	and.w	r3, r3, #3
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	220f      	movs	r2, #15
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4013      	ands	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a52      	ldr	r2, [pc, #328]	; (8003994 <HAL_GPIO_Init+0x314>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d02b      	beq.n	80038a6 <HAL_GPIO_Init+0x226>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a51      	ldr	r2, [pc, #324]	; (8003998 <HAL_GPIO_Init+0x318>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d025      	beq.n	80038a2 <HAL_GPIO_Init+0x222>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a50      	ldr	r2, [pc, #320]	; (800399c <HAL_GPIO_Init+0x31c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d01f      	beq.n	800389e <HAL_GPIO_Init+0x21e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a4f      	ldr	r2, [pc, #316]	; (80039a0 <HAL_GPIO_Init+0x320>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d019      	beq.n	800389a <HAL_GPIO_Init+0x21a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a4e      	ldr	r2, [pc, #312]	; (80039a4 <HAL_GPIO_Init+0x324>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d013      	beq.n	8003896 <HAL_GPIO_Init+0x216>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a4d      	ldr	r2, [pc, #308]	; (80039a8 <HAL_GPIO_Init+0x328>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d00d      	beq.n	8003892 <HAL_GPIO_Init+0x212>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a4c      	ldr	r2, [pc, #304]	; (80039ac <HAL_GPIO_Init+0x32c>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d007      	beq.n	800388e <HAL_GPIO_Init+0x20e>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a4b      	ldr	r2, [pc, #300]	; (80039b0 <HAL_GPIO_Init+0x330>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d101      	bne.n	800388a <HAL_GPIO_Init+0x20a>
 8003886:	2307      	movs	r3, #7
 8003888:	e00e      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800388a:	2308      	movs	r3, #8
 800388c:	e00c      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800388e:	2306      	movs	r3, #6
 8003890:	e00a      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 8003892:	2305      	movs	r3, #5
 8003894:	e008      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 8003896:	2304      	movs	r3, #4
 8003898:	e006      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800389a:	2303      	movs	r3, #3
 800389c:	e004      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800389e:	2302      	movs	r3, #2
 80038a0:	e002      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 80038a6:	2300      	movs	r3, #0
 80038a8:	69fa      	ldr	r2, [r7, #28]
 80038aa:	f002 0203 	and.w	r2, r2, #3
 80038ae:	0092      	lsls	r2, r2, #2
 80038b0:	4093      	lsls	r3, r2
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038b8:	4935      	ldr	r1, [pc, #212]	; (8003990 <HAL_GPIO_Init+0x310>)
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	3302      	adds	r3, #2
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038c6:	4b3b      	ldr	r3, [pc, #236]	; (80039b4 <HAL_GPIO_Init+0x334>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038ea:	4a32      	ldr	r2, [pc, #200]	; (80039b4 <HAL_GPIO_Init+0x334>)
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80038f0:	4b30      	ldr	r3, [pc, #192]	; (80039b4 <HAL_GPIO_Init+0x334>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	4013      	ands	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4313      	orrs	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003914:	4a27      	ldr	r2, [pc, #156]	; (80039b4 <HAL_GPIO_Init+0x334>)
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800391a:	4b26      	ldr	r3, [pc, #152]	; (80039b4 <HAL_GPIO_Init+0x334>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	43db      	mvns	r3, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800393e:	4a1d      	ldr	r2, [pc, #116]	; (80039b4 <HAL_GPIO_Init+0x334>)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003944:	4b1b      	ldr	r3, [pc, #108]	; (80039b4 <HAL_GPIO_Init+0x334>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003968:	4a12      	ldr	r2, [pc, #72]	; (80039b4 <HAL_GPIO_Init+0x334>)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3301      	adds	r3, #1
 8003972:	61fb      	str	r3, [r7, #28]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	2b0f      	cmp	r3, #15
 8003978:	f67f ae90 	bls.w	800369c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	3724      	adds	r7, #36	; 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40023800 	.word	0x40023800
 8003990:	40013800 	.word	0x40013800
 8003994:	40020000 	.word	0x40020000
 8003998:	40020400 	.word	0x40020400
 800399c:	40020800 	.word	0x40020800
 80039a0:	40020c00 	.word	0x40020c00
 80039a4:	40021000 	.word	0x40021000
 80039a8:	40021400 	.word	0x40021400
 80039ac:	40021800 	.word	0x40021800
 80039b0:	40021c00 	.word	0x40021c00
 80039b4:	40013c00 	.word	0x40013c00

080039b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	460b      	mov	r3, r1
 80039c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	691a      	ldr	r2, [r3, #16]
 80039c8:	887b      	ldrh	r3, [r7, #2]
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039d0:	2301      	movs	r3, #1
 80039d2:	73fb      	strb	r3, [r7, #15]
 80039d4:	e001      	b.n	80039da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039d6:	2300      	movs	r3, #0
 80039d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039da:	7bfb      	ldrb	r3, [r7, #15]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3714      	adds	r7, #20
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	460b      	mov	r3, r1
 80039f2:	807b      	strh	r3, [r7, #2]
 80039f4:	4613      	mov	r3, r2
 80039f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039f8:	787b      	ldrb	r3, [r7, #1]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d003      	beq.n	8003a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039fe:	887a      	ldrh	r2, [r7, #2]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a04:	e003      	b.n	8003a0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a06:	887b      	ldrh	r3, [r7, #2]
 8003a08:	041a      	lsls	r2, r3, #16
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	619a      	str	r2, [r3, #24]
}
 8003a0e:	bf00      	nop
 8003a10:	370c      	adds	r7, #12
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
	...

08003a1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e264      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d075      	beq.n	8003b26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a3a:	4ba3      	ldr	r3, [pc, #652]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 030c 	and.w	r3, r3, #12
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d00c      	beq.n	8003a60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a46:	4ba0      	ldr	r3, [pc, #640]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d112      	bne.n	8003a78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a52:	4b9d      	ldr	r3, [pc, #628]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a5e:	d10b      	bne.n	8003a78 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a60:	4b99      	ldr	r3, [pc, #612]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d05b      	beq.n	8003b24 <HAL_RCC_OscConfig+0x108>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d157      	bne.n	8003b24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e23f      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a80:	d106      	bne.n	8003a90 <HAL_RCC_OscConfig+0x74>
 8003a82:	4b91      	ldr	r3, [pc, #580]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a90      	ldr	r2, [pc, #576]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a8c:	6013      	str	r3, [r2, #0]
 8003a8e:	e01d      	b.n	8003acc <HAL_RCC_OscConfig+0xb0>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a98:	d10c      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x98>
 8003a9a:	4b8b      	ldr	r3, [pc, #556]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a8a      	ldr	r2, [pc, #552]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003aa4:	6013      	str	r3, [r2, #0]
 8003aa6:	4b88      	ldr	r3, [pc, #544]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a87      	ldr	r2, [pc, #540]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab0:	6013      	str	r3, [r2, #0]
 8003ab2:	e00b      	b.n	8003acc <HAL_RCC_OscConfig+0xb0>
 8003ab4:	4b84      	ldr	r3, [pc, #528]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a83      	ldr	r2, [pc, #524]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003aba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003abe:	6013      	str	r3, [r2, #0]
 8003ac0:	4b81      	ldr	r3, [pc, #516]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a80      	ldr	r2, [pc, #512]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003ac6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d013      	beq.n	8003afc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad4:	f7fe fafc 	bl	80020d0 <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003adc:	f7fe faf8 	bl	80020d0 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b64      	cmp	r3, #100	; 0x64
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e204      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aee:	4b76      	ldr	r3, [pc, #472]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d0f0      	beq.n	8003adc <HAL_RCC_OscConfig+0xc0>
 8003afa:	e014      	b.n	8003b26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afc:	f7fe fae8 	bl	80020d0 <HAL_GetTick>
 8003b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b02:	e008      	b.n	8003b16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b04:	f7fe fae4 	bl	80020d0 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b64      	cmp	r3, #100	; 0x64
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e1f0      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b16:	4b6c      	ldr	r3, [pc, #432]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1f0      	bne.n	8003b04 <HAL_RCC_OscConfig+0xe8>
 8003b22:	e000      	b.n	8003b26 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d063      	beq.n	8003bfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b32:	4b65      	ldr	r3, [pc, #404]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 030c 	and.w	r3, r3, #12
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00b      	beq.n	8003b56 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b3e:	4b62      	ldr	r3, [pc, #392]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b46:	2b08      	cmp	r3, #8
 8003b48:	d11c      	bne.n	8003b84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b4a:	4b5f      	ldr	r3, [pc, #380]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d116      	bne.n	8003b84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b56:	4b5c      	ldr	r3, [pc, #368]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <HAL_RCC_OscConfig+0x152>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d001      	beq.n	8003b6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e1c4      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b6e:	4b56      	ldr	r3, [pc, #344]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	00db      	lsls	r3, r3, #3
 8003b7c:	4952      	ldr	r1, [pc, #328]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b82:	e03a      	b.n	8003bfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d020      	beq.n	8003bce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b8c:	4b4f      	ldr	r3, [pc, #316]	; (8003ccc <HAL_RCC_OscConfig+0x2b0>)
 8003b8e:	2201      	movs	r2, #1
 8003b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b92:	f7fe fa9d 	bl	80020d0 <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b98:	e008      	b.n	8003bac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b9a:	f7fe fa99 	bl	80020d0 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e1a5      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bac:	4b46      	ldr	r3, [pc, #280]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0f0      	beq.n	8003b9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb8:	4b43      	ldr	r3, [pc, #268]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	691b      	ldr	r3, [r3, #16]
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4940      	ldr	r1, [pc, #256]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	600b      	str	r3, [r1, #0]
 8003bcc:	e015      	b.n	8003bfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bce:	4b3f      	ldr	r3, [pc, #252]	; (8003ccc <HAL_RCC_OscConfig+0x2b0>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7fe fa7c 	bl	80020d0 <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bdc:	f7fe fa78 	bl	80020d0 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e184      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bee:	4b36      	ldr	r3, [pc, #216]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1f0      	bne.n	8003bdc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0308 	and.w	r3, r3, #8
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d030      	beq.n	8003c68 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d016      	beq.n	8003c3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c0e:	4b30      	ldr	r3, [pc, #192]	; (8003cd0 <HAL_RCC_OscConfig+0x2b4>)
 8003c10:	2201      	movs	r2, #1
 8003c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c14:	f7fe fa5c 	bl	80020d0 <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c1c:	f7fe fa58 	bl	80020d0 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e164      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c2e:	4b26      	ldr	r3, [pc, #152]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d0f0      	beq.n	8003c1c <HAL_RCC_OscConfig+0x200>
 8003c3a:	e015      	b.n	8003c68 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c3c:	4b24      	ldr	r3, [pc, #144]	; (8003cd0 <HAL_RCC_OscConfig+0x2b4>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c42:	f7fe fa45 	bl	80020d0 <HAL_GetTick>
 8003c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c48:	e008      	b.n	8003c5c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c4a:	f7fe fa41 	bl	80020d0 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d901      	bls.n	8003c5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e14d      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c5c:	4b1a      	ldr	r3, [pc, #104]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003c5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1f0      	bne.n	8003c4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 80a0 	beq.w	8003db6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c76:	2300      	movs	r3, #0
 8003c78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c7a:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10f      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c86:	2300      	movs	r3, #0
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	4b0f      	ldr	r3, [pc, #60]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	4a0e      	ldr	r2, [pc, #56]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003c90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c94:	6413      	str	r3, [r2, #64]	; 0x40
 8003c96:	4b0c      	ldr	r3, [pc, #48]	; (8003cc8 <HAL_RCC_OscConfig+0x2ac>)
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c9e:	60bb      	str	r3, [r7, #8]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca6:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <HAL_RCC_OscConfig+0x2b8>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d121      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <HAL_RCC_OscConfig+0x2b8>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a07      	ldr	r2, [pc, #28]	; (8003cd4 <HAL_RCC_OscConfig+0x2b8>)
 8003cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cbe:	f7fe fa07 	bl	80020d0 <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc4:	e011      	b.n	8003cea <HAL_RCC_OscConfig+0x2ce>
 8003cc6:	bf00      	nop
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	42470000 	.word	0x42470000
 8003cd0:	42470e80 	.word	0x42470e80
 8003cd4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd8:	f7fe f9fa 	bl	80020d0 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e106      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cea:	4b85      	ldr	r3, [pc, #532]	; (8003f00 <HAL_RCC_OscConfig+0x4e4>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d0f0      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d106      	bne.n	8003d0c <HAL_RCC_OscConfig+0x2f0>
 8003cfe:	4b81      	ldr	r3, [pc, #516]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d02:	4a80      	ldr	r2, [pc, #512]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d04:	f043 0301 	orr.w	r3, r3, #1
 8003d08:	6713      	str	r3, [r2, #112]	; 0x70
 8003d0a:	e01c      	b.n	8003d46 <HAL_RCC_OscConfig+0x32a>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	2b05      	cmp	r3, #5
 8003d12:	d10c      	bne.n	8003d2e <HAL_RCC_OscConfig+0x312>
 8003d14:	4b7b      	ldr	r3, [pc, #492]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d18:	4a7a      	ldr	r2, [pc, #488]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d1a:	f043 0304 	orr.w	r3, r3, #4
 8003d1e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d20:	4b78      	ldr	r3, [pc, #480]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d24:	4a77      	ldr	r2, [pc, #476]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d2c:	e00b      	b.n	8003d46 <HAL_RCC_OscConfig+0x32a>
 8003d2e:	4b75      	ldr	r3, [pc, #468]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d32:	4a74      	ldr	r2, [pc, #464]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d34:	f023 0301 	bic.w	r3, r3, #1
 8003d38:	6713      	str	r3, [r2, #112]	; 0x70
 8003d3a:	4b72      	ldr	r3, [pc, #456]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3e:	4a71      	ldr	r2, [pc, #452]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d40:	f023 0304 	bic.w	r3, r3, #4
 8003d44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d015      	beq.n	8003d7a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4e:	f7fe f9bf 	bl	80020d0 <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d54:	e00a      	b.n	8003d6c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d56:	f7fe f9bb 	bl	80020d0 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e0c5      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6c:	4b65      	ldr	r3, [pc, #404]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0ee      	beq.n	8003d56 <HAL_RCC_OscConfig+0x33a>
 8003d78:	e014      	b.n	8003da4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d7a:	f7fe f9a9 	bl	80020d0 <HAL_GetTick>
 8003d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d80:	e00a      	b.n	8003d98 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d82:	f7fe f9a5 	bl	80020d0 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e0af      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d98:	4b5a      	ldr	r3, [pc, #360]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1ee      	bne.n	8003d82 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003da4:	7dfb      	ldrb	r3, [r7, #23]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d105      	bne.n	8003db6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003daa:	4b56      	ldr	r3, [pc, #344]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dae:	4a55      	ldr	r2, [pc, #340]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003db0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003db4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 809b 	beq.w	8003ef6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dc0:	4b50      	ldr	r3, [pc, #320]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f003 030c 	and.w	r3, r3, #12
 8003dc8:	2b08      	cmp	r3, #8
 8003dca:	d05c      	beq.n	8003e86 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d141      	bne.n	8003e58 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd4:	4b4c      	ldr	r3, [pc, #304]	; (8003f08 <HAL_RCC_OscConfig+0x4ec>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dda:	f7fe f979 	bl	80020d0 <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de2:	f7fe f975 	bl	80020d0 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e081      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df4:	4b43      	ldr	r3, [pc, #268]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1f0      	bne.n	8003de2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	69da      	ldr	r2, [r3, #28]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0e:	019b      	lsls	r3, r3, #6
 8003e10:	431a      	orrs	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e16:	085b      	lsrs	r3, r3, #1
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	041b      	lsls	r3, r3, #16
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e22:	061b      	lsls	r3, r3, #24
 8003e24:	4937      	ldr	r1, [pc, #220]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e2a:	4b37      	ldr	r3, [pc, #220]	; (8003f08 <HAL_RCC_OscConfig+0x4ec>)
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e30:	f7fe f94e 	bl	80020d0 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e38:	f7fe f94a 	bl	80020d0 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e056      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4a:	4b2e      	ldr	r3, [pc, #184]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d0f0      	beq.n	8003e38 <HAL_RCC_OscConfig+0x41c>
 8003e56:	e04e      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e58:	4b2b      	ldr	r3, [pc, #172]	; (8003f08 <HAL_RCC_OscConfig+0x4ec>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5e:	f7fe f937 	bl	80020d0 <HAL_GetTick>
 8003e62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e64:	e008      	b.n	8003e78 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e66:	f7fe f933 	bl	80020d0 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d901      	bls.n	8003e78 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e03f      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e78:	4b22      	ldr	r3, [pc, #136]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1f0      	bne.n	8003e66 <HAL_RCC_OscConfig+0x44a>
 8003e84:	e037      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d101      	bne.n	8003e92 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e032      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e92:	4b1c      	ldr	r3, [pc, #112]	; (8003f04 <HAL_RCC_OscConfig+0x4e8>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d028      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d121      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d11a      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ec8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d111      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed8:	085b      	lsrs	r3, r3, #1
 8003eda:	3b01      	subs	r3, #1
 8003edc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d107      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d001      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e000      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40007000 	.word	0x40007000
 8003f04:	40023800 	.word	0x40023800
 8003f08:	42470060 	.word	0x42470060

08003f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0cc      	b.n	80040ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f20:	4b68      	ldr	r3, [pc, #416]	; (80040c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d90c      	bls.n	8003f48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f2e:	4b65      	ldr	r3, [pc, #404]	; (80040c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	b2d2      	uxtb	r2, r2
 8003f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f36:	4b63      	ldr	r3, [pc, #396]	; (80040c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d001      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0b8      	b.n	80040ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d020      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d005      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f60:	4b59      	ldr	r3, [pc, #356]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	4a58      	ldr	r2, [pc, #352]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f78:	4b53      	ldr	r3, [pc, #332]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	4a52      	ldr	r2, [pc, #328]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f84:	4b50      	ldr	r3, [pc, #320]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	494d      	ldr	r1, [pc, #308]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d044      	beq.n	800402c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d107      	bne.n	8003fba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003faa:	4b47      	ldr	r3, [pc, #284]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d119      	bne.n	8003fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e07f      	b.n	80040ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d003      	beq.n	8003fca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fc6:	2b03      	cmp	r3, #3
 8003fc8:	d107      	bne.n	8003fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fca:	4b3f      	ldr	r3, [pc, #252]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d109      	bne.n	8003fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e06f      	b.n	80040ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fda:	4b3b      	ldr	r3, [pc, #236]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d101      	bne.n	8003fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e067      	b.n	80040ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fea:	4b37      	ldr	r3, [pc, #220]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f023 0203 	bic.w	r2, r3, #3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	4934      	ldr	r1, [pc, #208]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ffc:	f7fe f868 	bl	80020d0 <HAL_GetTick>
 8004000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004002:	e00a      	b.n	800401a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004004:	f7fe f864 	bl	80020d0 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004012:	4293      	cmp	r3, r2
 8004014:	d901      	bls.n	800401a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e04f      	b.n	80040ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401a:	4b2b      	ldr	r3, [pc, #172]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f003 020c 	and.w	r2, r3, #12
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	429a      	cmp	r2, r3
 800402a:	d1eb      	bne.n	8004004 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800402c:	4b25      	ldr	r3, [pc, #148]	; (80040c4 <HAL_RCC_ClockConfig+0x1b8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d20c      	bcs.n	8004054 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403a:	4b22      	ldr	r3, [pc, #136]	; (80040c4 <HAL_RCC_ClockConfig+0x1b8>)
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	b2d2      	uxtb	r2, r2
 8004040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004042:	4b20      	ldr	r3, [pc, #128]	; (80040c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d001      	beq.n	8004054 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e032      	b.n	80040ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004060:	4b19      	ldr	r3, [pc, #100]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4916      	ldr	r1, [pc, #88]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 800406e:	4313      	orrs	r3, r2
 8004070:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0308 	and.w	r3, r3, #8
 800407a:	2b00      	cmp	r3, #0
 800407c:	d009      	beq.n	8004092 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800407e:	4b12      	ldr	r3, [pc, #72]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	490e      	ldr	r1, [pc, #56]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 800408e:	4313      	orrs	r3, r2
 8004090:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004092:	f000 f821 	bl	80040d8 <HAL_RCC_GetSysClockFreq>
 8004096:	4602      	mov	r2, r0
 8004098:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <HAL_RCC_ClockConfig+0x1bc>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	091b      	lsrs	r3, r3, #4
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	490a      	ldr	r1, [pc, #40]	; (80040cc <HAL_RCC_ClockConfig+0x1c0>)
 80040a4:	5ccb      	ldrb	r3, [r1, r3]
 80040a6:	fa22 f303 	lsr.w	r3, r2, r3
 80040aa:	4a09      	ldr	r2, [pc, #36]	; (80040d0 <HAL_RCC_ClockConfig+0x1c4>)
 80040ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040ae:	4b09      	ldr	r3, [pc, #36]	; (80040d4 <HAL_RCC_ClockConfig+0x1c8>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fd ffc8 	bl	8002048 <HAL_InitTick>

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40023c00 	.word	0x40023c00
 80040c8:	40023800 	.word	0x40023800
 80040cc:	08007350 	.word	0x08007350
 80040d0:	2000003c 	.word	0x2000003c
 80040d4:	20000040 	.word	0x20000040

080040d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040d8:	b5b0      	push	{r4, r5, r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040de:	2100      	movs	r1, #0
 80040e0:	6079      	str	r1, [r7, #4]
 80040e2:	2100      	movs	r1, #0
 80040e4:	60f9      	str	r1, [r7, #12]
 80040e6:	2100      	movs	r1, #0
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80040ea:	2100      	movs	r1, #0
 80040ec:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040ee:	4952      	ldr	r1, [pc, #328]	; (8004238 <HAL_RCC_GetSysClockFreq+0x160>)
 80040f0:	6889      	ldr	r1, [r1, #8]
 80040f2:	f001 010c 	and.w	r1, r1, #12
 80040f6:	2908      	cmp	r1, #8
 80040f8:	d00d      	beq.n	8004116 <HAL_RCC_GetSysClockFreq+0x3e>
 80040fa:	2908      	cmp	r1, #8
 80040fc:	f200 8094 	bhi.w	8004228 <HAL_RCC_GetSysClockFreq+0x150>
 8004100:	2900      	cmp	r1, #0
 8004102:	d002      	beq.n	800410a <HAL_RCC_GetSysClockFreq+0x32>
 8004104:	2904      	cmp	r1, #4
 8004106:	d003      	beq.n	8004110 <HAL_RCC_GetSysClockFreq+0x38>
 8004108:	e08e      	b.n	8004228 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800410a:	4b4c      	ldr	r3, [pc, #304]	; (800423c <HAL_RCC_GetSysClockFreq+0x164>)
 800410c:	60bb      	str	r3, [r7, #8]
       break;
 800410e:	e08e      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004110:	4b4b      	ldr	r3, [pc, #300]	; (8004240 <HAL_RCC_GetSysClockFreq+0x168>)
 8004112:	60bb      	str	r3, [r7, #8]
      break;
 8004114:	e08b      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004116:	4948      	ldr	r1, [pc, #288]	; (8004238 <HAL_RCC_GetSysClockFreq+0x160>)
 8004118:	6849      	ldr	r1, [r1, #4]
 800411a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800411e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004120:	4945      	ldr	r1, [pc, #276]	; (8004238 <HAL_RCC_GetSysClockFreq+0x160>)
 8004122:	6849      	ldr	r1, [r1, #4]
 8004124:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004128:	2900      	cmp	r1, #0
 800412a:	d024      	beq.n	8004176 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800412c:	4942      	ldr	r1, [pc, #264]	; (8004238 <HAL_RCC_GetSysClockFreq+0x160>)
 800412e:	6849      	ldr	r1, [r1, #4]
 8004130:	0989      	lsrs	r1, r1, #6
 8004132:	4608      	mov	r0, r1
 8004134:	f04f 0100 	mov.w	r1, #0
 8004138:	f240 14ff 	movw	r4, #511	; 0x1ff
 800413c:	f04f 0500 	mov.w	r5, #0
 8004140:	ea00 0204 	and.w	r2, r0, r4
 8004144:	ea01 0305 	and.w	r3, r1, r5
 8004148:	493d      	ldr	r1, [pc, #244]	; (8004240 <HAL_RCC_GetSysClockFreq+0x168>)
 800414a:	fb01 f003 	mul.w	r0, r1, r3
 800414e:	2100      	movs	r1, #0
 8004150:	fb01 f102 	mul.w	r1, r1, r2
 8004154:	1844      	adds	r4, r0, r1
 8004156:	493a      	ldr	r1, [pc, #232]	; (8004240 <HAL_RCC_GetSysClockFreq+0x168>)
 8004158:	fba2 0101 	umull	r0, r1, r2, r1
 800415c:	1863      	adds	r3, r4, r1
 800415e:	4619      	mov	r1, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	461a      	mov	r2, r3
 8004164:	f04f 0300 	mov.w	r3, #0
 8004168:	f7fc f882 	bl	8000270 <__aeabi_uldivmod>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4613      	mov	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	e04a      	b.n	800420c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004176:	4b30      	ldr	r3, [pc, #192]	; (8004238 <HAL_RCC_GetSysClockFreq+0x160>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	099b      	lsrs	r3, r3, #6
 800417c:	461a      	mov	r2, r3
 800417e:	f04f 0300 	mov.w	r3, #0
 8004182:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004186:	f04f 0100 	mov.w	r1, #0
 800418a:	ea02 0400 	and.w	r4, r2, r0
 800418e:	ea03 0501 	and.w	r5, r3, r1
 8004192:	4620      	mov	r0, r4
 8004194:	4629      	mov	r1, r5
 8004196:	f04f 0200 	mov.w	r2, #0
 800419a:	f04f 0300 	mov.w	r3, #0
 800419e:	014b      	lsls	r3, r1, #5
 80041a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80041a4:	0142      	lsls	r2, r0, #5
 80041a6:	4610      	mov	r0, r2
 80041a8:	4619      	mov	r1, r3
 80041aa:	1b00      	subs	r0, r0, r4
 80041ac:	eb61 0105 	sbc.w	r1, r1, r5
 80041b0:	f04f 0200 	mov.w	r2, #0
 80041b4:	f04f 0300 	mov.w	r3, #0
 80041b8:	018b      	lsls	r3, r1, #6
 80041ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80041be:	0182      	lsls	r2, r0, #6
 80041c0:	1a12      	subs	r2, r2, r0
 80041c2:	eb63 0301 	sbc.w	r3, r3, r1
 80041c6:	f04f 0000 	mov.w	r0, #0
 80041ca:	f04f 0100 	mov.w	r1, #0
 80041ce:	00d9      	lsls	r1, r3, #3
 80041d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041d4:	00d0      	lsls	r0, r2, #3
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	1912      	adds	r2, r2, r4
 80041dc:	eb45 0303 	adc.w	r3, r5, r3
 80041e0:	f04f 0000 	mov.w	r0, #0
 80041e4:	f04f 0100 	mov.w	r1, #0
 80041e8:	0299      	lsls	r1, r3, #10
 80041ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80041ee:	0290      	lsls	r0, r2, #10
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4610      	mov	r0, r2
 80041f6:	4619      	mov	r1, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	461a      	mov	r2, r3
 80041fc:	f04f 0300 	mov.w	r3, #0
 8004200:	f7fc f836 	bl	8000270 <__aeabi_uldivmod>
 8004204:	4602      	mov	r2, r0
 8004206:	460b      	mov	r3, r1
 8004208:	4613      	mov	r3, r2
 800420a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800420c:	4b0a      	ldr	r3, [pc, #40]	; (8004238 <HAL_RCC_GetSysClockFreq+0x160>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	0c1b      	lsrs	r3, r3, #16
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	3301      	adds	r3, #1
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	60bb      	str	r3, [r7, #8]
      break;
 8004226:	e002      	b.n	800422e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004228:	4b04      	ldr	r3, [pc, #16]	; (800423c <HAL_RCC_GetSysClockFreq+0x164>)
 800422a:	60bb      	str	r3, [r7, #8]
      break;
 800422c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800422e:	68bb      	ldr	r3, [r7, #8]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bdb0      	pop	{r4, r5, r7, pc}
 8004238:	40023800 	.word	0x40023800
 800423c:	00f42400 	.word	0x00f42400
 8004240:	017d7840 	.word	0x017d7840

08004244 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e07b      	b.n	800434e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	2b00      	cmp	r3, #0
 800425c:	d108      	bne.n	8004270 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004266:	d009      	beq.n	800427c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	61da      	str	r2, [r3, #28]
 800426e:	e005      	b.n	800427c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d106      	bne.n	800429c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7fd fcdc 	bl	8001c54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80042c4:	431a      	orrs	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	431a      	orrs	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042ec:	431a      	orrs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80042f6:	431a      	orrs	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004300:	ea42 0103 	orr.w	r1, r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004308:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	0c1b      	lsrs	r3, r3, #16
 800431a:	f003 0104 	and.w	r1, r3, #4
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004322:	f003 0210 	and.w	r2, r3, #16
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	430a      	orrs	r2, r1
 800432c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	69da      	ldr	r2, [r3, #28]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800433c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b088      	sub	sp, #32
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	603b      	str	r3, [r7, #0]
 8004362:	4613      	mov	r3, r2
 8004364:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004366:	2300      	movs	r3, #0
 8004368:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004370:	2b01      	cmp	r3, #1
 8004372:	d101      	bne.n	8004378 <HAL_SPI_Transmit+0x22>
 8004374:	2302      	movs	r3, #2
 8004376:	e126      	b.n	80045c6 <HAL_SPI_Transmit+0x270>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004380:	f7fd fea6 	bl	80020d0 <HAL_GetTick>
 8004384:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004386:	88fb      	ldrh	r3, [r7, #6]
 8004388:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b01      	cmp	r3, #1
 8004394:	d002      	beq.n	800439c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004396:	2302      	movs	r3, #2
 8004398:	77fb      	strb	r3, [r7, #31]
    goto error;
 800439a:	e10b      	b.n	80045b4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <HAL_SPI_Transmit+0x52>
 80043a2:	88fb      	ldrh	r3, [r7, #6]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d102      	bne.n	80043ae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043ac:	e102      	b.n	80045b4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2203      	movs	r2, #3
 80043b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	88fa      	ldrh	r2, [r7, #6]
 80043c6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	88fa      	ldrh	r2, [r7, #6]
 80043cc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2200      	movs	r2, #0
 80043ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043f4:	d10f      	bne.n	8004416 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004404:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004414:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004420:	2b40      	cmp	r3, #64	; 0x40
 8004422:	d007      	beq.n	8004434 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004432:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800443c:	d14b      	bne.n	80044d6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <HAL_SPI_Transmit+0xf6>
 8004446:	8afb      	ldrh	r3, [r7, #22]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d13e      	bne.n	80044ca <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004450:	881a      	ldrh	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445c:	1c9a      	adds	r2, r3, #2
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004466:	b29b      	uxth	r3, r3
 8004468:	3b01      	subs	r3, #1
 800446a:	b29a      	uxth	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004470:	e02b      	b.n	80044ca <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b02      	cmp	r3, #2
 800447e:	d112      	bne.n	80044a6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004484:	881a      	ldrh	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004490:	1c9a      	adds	r2, r3, #2
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800449a:	b29b      	uxth	r3, r3
 800449c:	3b01      	subs	r3, #1
 800449e:	b29a      	uxth	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80044a4:	e011      	b.n	80044ca <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044a6:	f7fd fe13 	bl	80020d0 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d803      	bhi.n	80044be <HAL_SPI_Transmit+0x168>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044bc:	d102      	bne.n	80044c4 <HAL_SPI_Transmit+0x16e>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d102      	bne.n	80044ca <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044c8:	e074      	b.n	80045b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ce      	bne.n	8004472 <HAL_SPI_Transmit+0x11c>
 80044d4:	e04c      	b.n	8004570 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d002      	beq.n	80044e4 <HAL_SPI_Transmit+0x18e>
 80044de:	8afb      	ldrh	r3, [r7, #22]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d140      	bne.n	8004566 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	330c      	adds	r3, #12
 80044ee:	7812      	ldrb	r2, [r2, #0]
 80044f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f6:	1c5a      	adds	r2, r3, #1
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800450a:	e02c      	b.n	8004566 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b02      	cmp	r3, #2
 8004518:	d113      	bne.n	8004542 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	330c      	adds	r3, #12
 8004524:	7812      	ldrb	r2, [r2, #0]
 8004526:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004540:	e011      	b.n	8004566 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004542:	f7fd fdc5 	bl	80020d0 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	683a      	ldr	r2, [r7, #0]
 800454e:	429a      	cmp	r2, r3
 8004550:	d803      	bhi.n	800455a <HAL_SPI_Transmit+0x204>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004558:	d102      	bne.n	8004560 <HAL_SPI_Transmit+0x20a>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d102      	bne.n	8004566 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004564:	e026      	b.n	80045b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1cd      	bne.n	800450c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	6839      	ldr	r1, [r7, #0]
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fbd9 	bl	8004d2c <SPI_EndRxTxTransaction>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d002      	beq.n	8004586 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2220      	movs	r2, #32
 8004584:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10a      	bne.n	80045a4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800458e:	2300      	movs	r3, #0
 8004590:	613b      	str	r3, [r7, #16]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	613b      	str	r3, [r7, #16]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	613b      	str	r3, [r7, #16]
 80045a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	77fb      	strb	r3, [r7, #31]
 80045b0:	e000      	b.n	80045b4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80045b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3720      	adds	r7, #32
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b088      	sub	sp, #32
 80045d2:	af02      	add	r7, sp, #8
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	60b9      	str	r1, [r7, #8]
 80045d8:	603b      	str	r3, [r7, #0]
 80045da:	4613      	mov	r3, r2
 80045dc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045de:	2300      	movs	r3, #0
 80045e0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045ea:	d112      	bne.n	8004612 <HAL_SPI_Receive+0x44>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10e      	bne.n	8004612 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2204      	movs	r2, #4
 80045f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80045fc:	88fa      	ldrh	r2, [r7, #6]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	4613      	mov	r3, r2
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	68b9      	ldr	r1, [r7, #8]
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 f8f1 	bl	80047f0 <HAL_SPI_TransmitReceive>
 800460e:	4603      	mov	r3, r0
 8004610:	e0ea      	b.n	80047e8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004618:	2b01      	cmp	r3, #1
 800461a:	d101      	bne.n	8004620 <HAL_SPI_Receive+0x52>
 800461c:	2302      	movs	r3, #2
 800461e:	e0e3      	b.n	80047e8 <HAL_SPI_Receive+0x21a>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004628:	f7fd fd52 	bl	80020d0 <HAL_GetTick>
 800462c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b01      	cmp	r3, #1
 8004638:	d002      	beq.n	8004640 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800463a:	2302      	movs	r3, #2
 800463c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800463e:	e0ca      	b.n	80047d6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d002      	beq.n	800464c <HAL_SPI_Receive+0x7e>
 8004646:	88fb      	ldrh	r3, [r7, #6]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d102      	bne.n	8004652 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004650:	e0c1      	b.n	80047d6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2204      	movs	r2, #4
 8004656:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	88fa      	ldrh	r2, [r7, #6]
 800466a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	88fa      	ldrh	r2, [r7, #6]
 8004670:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004698:	d10f      	bne.n	80046ba <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80046b8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c4:	2b40      	cmp	r3, #64	; 0x40
 80046c6:	d007      	beq.n	80046d8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046d6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d162      	bne.n	80047a6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80046e0:	e02e      	b.n	8004740 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d115      	bne.n	800471c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f103 020c 	add.w	r2, r3, #12
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046fc:	7812      	ldrb	r2, [r2, #0]
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	87da      	strh	r2, [r3, #62]	; 0x3e
 800471a:	e011      	b.n	8004740 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800471c:	f7fd fcd8 	bl	80020d0 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d803      	bhi.n	8004734 <HAL_SPI_Receive+0x166>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004732:	d102      	bne.n	800473a <HAL_SPI_Receive+0x16c>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d102      	bne.n	8004740 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800473e:	e04a      	b.n	80047d6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004744:	b29b      	uxth	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1cb      	bne.n	80046e2 <HAL_SPI_Receive+0x114>
 800474a:	e031      	b.n	80047b0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b01      	cmp	r3, #1
 8004758:	d113      	bne.n	8004782 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004764:	b292      	uxth	r2, r2
 8004766:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	1c9a      	adds	r2, r3, #2
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004780:	e011      	b.n	80047a6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004782:	f7fd fca5 	bl	80020d0 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d803      	bhi.n	800479a <HAL_SPI_Receive+0x1cc>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d102      	bne.n	80047a0 <HAL_SPI_Receive+0x1d2>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d102      	bne.n	80047a6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80047a4:	e017      	b.n	80047d6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d1cd      	bne.n	800474c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	6839      	ldr	r1, [r7, #0]
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f000 fa53 	bl	8004c60 <SPI_EndRxTransaction>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d002      	beq.n	80047c6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2220      	movs	r2, #32
 80047c4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	75fb      	strb	r3, [r7, #23]
 80047d2:	e000      	b.n	80047d6 <HAL_SPI_Receive+0x208>
  }

error :
 80047d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80047e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b08c      	sub	sp, #48	; 0x30
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
 80047fc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047fe:	2301      	movs	r3, #1
 8004800:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004802:	2300      	movs	r3, #0
 8004804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800480e:	2b01      	cmp	r3, #1
 8004810:	d101      	bne.n	8004816 <HAL_SPI_TransmitReceive+0x26>
 8004812:	2302      	movs	r3, #2
 8004814:	e18a      	b.n	8004b2c <HAL_SPI_TransmitReceive+0x33c>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800481e:	f7fd fc57 	bl	80020d0 <HAL_GetTick>
 8004822:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004834:	887b      	ldrh	r3, [r7, #2]
 8004836:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004838:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800483c:	2b01      	cmp	r3, #1
 800483e:	d00f      	beq.n	8004860 <HAL_SPI_TransmitReceive+0x70>
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004846:	d107      	bne.n	8004858 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d103      	bne.n	8004858 <HAL_SPI_TransmitReceive+0x68>
 8004850:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004854:	2b04      	cmp	r3, #4
 8004856:	d003      	beq.n	8004860 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004858:	2302      	movs	r3, #2
 800485a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800485e:	e15b      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d005      	beq.n	8004872 <HAL_SPI_TransmitReceive+0x82>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <HAL_SPI_TransmitReceive+0x82>
 800486c:	887b      	ldrh	r3, [r7, #2]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d103      	bne.n	800487a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004878:	e14e      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b04      	cmp	r3, #4
 8004884:	d003      	beq.n	800488e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2205      	movs	r2, #5
 800488a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	887a      	ldrh	r2, [r7, #2]
 800489e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	887a      	ldrh	r2, [r7, #2]
 80048a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	887a      	ldrh	r2, [r7, #2]
 80048b0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	887a      	ldrh	r2, [r7, #2]
 80048b6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ce:	2b40      	cmp	r3, #64	; 0x40
 80048d0:	d007      	beq.n	80048e2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ea:	d178      	bne.n	80049de <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <HAL_SPI_TransmitReceive+0x10a>
 80048f4:	8b7b      	ldrh	r3, [r7, #26]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d166      	bne.n	80049c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fe:	881a      	ldrh	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	1c9a      	adds	r2, r3, #2
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004914:	b29b      	uxth	r3, r3
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800491e:	e053      	b.n	80049c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b02      	cmp	r3, #2
 800492c:	d11b      	bne.n	8004966 <HAL_SPI_TransmitReceive+0x176>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	d016      	beq.n	8004966 <HAL_SPI_TransmitReceive+0x176>
 8004938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800493a:	2b01      	cmp	r3, #1
 800493c:	d113      	bne.n	8004966 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004942:	881a      	ldrh	r2, [r3, #0]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494e:	1c9a      	adds	r2, r3, #2
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004962:	2300      	movs	r3, #0
 8004964:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b01      	cmp	r3, #1
 8004972:	d119      	bne.n	80049a8 <HAL_SPI_TransmitReceive+0x1b8>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004978:	b29b      	uxth	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d014      	beq.n	80049a8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004988:	b292      	uxth	r2, r2
 800498a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004990:	1c9a      	adds	r2, r3, #2
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800499a:	b29b      	uxth	r3, r3
 800499c:	3b01      	subs	r3, #1
 800499e:	b29a      	uxth	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049a4:	2301      	movs	r3, #1
 80049a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049a8:	f7fd fb92 	bl	80020d0 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d807      	bhi.n	80049c8 <HAL_SPI_TransmitReceive+0x1d8>
 80049b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049be:	d003      	beq.n	80049c8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80049c6:	e0a7      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1a6      	bne.n	8004920 <HAL_SPI_TransmitReceive+0x130>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1a1      	bne.n	8004920 <HAL_SPI_TransmitReceive+0x130>
 80049dc:	e07c      	b.n	8004ad8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d002      	beq.n	80049ec <HAL_SPI_TransmitReceive+0x1fc>
 80049e6:	8b7b      	ldrh	r3, [r7, #26]
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d16b      	bne.n	8004ac4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	330c      	adds	r3, #12
 80049f6:	7812      	ldrb	r2, [r2, #0]
 80049f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fe:	1c5a      	adds	r2, r3, #1
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a12:	e057      	b.n	8004ac4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d11c      	bne.n	8004a5c <HAL_SPI_TransmitReceive+0x26c>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d017      	beq.n	8004a5c <HAL_SPI_TransmitReceive+0x26c>
 8004a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d114      	bne.n	8004a5c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	330c      	adds	r3, #12
 8004a3c:	7812      	ldrb	r2, [r2, #0]
 8004a3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	1c5a      	adds	r2, r3, #1
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 0301 	and.w	r3, r3, #1
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d119      	bne.n	8004a9e <HAL_SPI_TransmitReceive+0x2ae>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d014      	beq.n	8004a9e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68da      	ldr	r2, [r3, #12]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a7e:	b2d2      	uxtb	r2, r2
 8004a80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a86:	1c5a      	adds	r2, r3, #1
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	3b01      	subs	r3, #1
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a9e:	f7fd fb17 	bl	80020d0 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d803      	bhi.n	8004ab6 <HAL_SPI_TransmitReceive+0x2c6>
 8004aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab4:	d102      	bne.n	8004abc <HAL_SPI_TransmitReceive+0x2cc>
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d103      	bne.n	8004ac4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004ac2:	e029      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1a2      	bne.n	8004a14 <HAL_SPI_TransmitReceive+0x224>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d19d      	bne.n	8004a14 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ada:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f000 f925 	bl	8004d2c <SPI_EndRxTxTransaction>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d006      	beq.n	8004af6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2220      	movs	r2, #32
 8004af2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004af4:	e010      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10b      	bne.n	8004b16 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004afe:	2300      	movs	r3, #0
 8004b00:	617b      	str	r3, [r7, #20]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	617b      	str	r3, [r7, #20]
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	e000      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004b16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3730      	adds	r7, #48	; 0x30
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b42:	b2db      	uxtb	r3, r3
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b088      	sub	sp, #32
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	603b      	str	r3, [r7, #0]
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b60:	f7fd fab6 	bl	80020d0 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b68:	1a9b      	subs	r3, r3, r2
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	4413      	add	r3, r2
 8004b6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b70:	f7fd faae 	bl	80020d0 <HAL_GetTick>
 8004b74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b76:	4b39      	ldr	r3, [pc, #228]	; (8004c5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	015b      	lsls	r3, r3, #5
 8004b7c:	0d1b      	lsrs	r3, r3, #20
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	fb02 f303 	mul.w	r3, r2, r3
 8004b84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b86:	e054      	b.n	8004c32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8e:	d050      	beq.n	8004c32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b90:	f7fd fa9e 	bl	80020d0 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	69fa      	ldr	r2, [r7, #28]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d902      	bls.n	8004ba6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d13d      	bne.n	8004c22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685a      	ldr	r2, [r3, #4]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bbe:	d111      	bne.n	8004be4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bc8:	d004      	beq.n	8004bd4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bd2:	d107      	bne.n	8004be4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004be2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bec:	d10f      	bne.n	8004c0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e017      	b.n	8004c52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	bf0c      	ite	eq
 8004c42:	2301      	moveq	r3, #1
 8004c44:	2300      	movne	r3, #0
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	461a      	mov	r2, r3
 8004c4a:	79fb      	ldrb	r3, [r7, #7]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d19b      	bne.n	8004b88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3720      	adds	r7, #32
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	2000003c 	.word	0x2000003c

08004c60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af02      	add	r7, sp, #8
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c74:	d111      	bne.n	8004c9a <SPI_EndRxTransaction+0x3a>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c7e:	d004      	beq.n	8004c8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c88:	d107      	bne.n	8004c9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c98:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ca2:	d12a      	bne.n	8004cfa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cac:	d012      	beq.n	8004cd4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2180      	movs	r1, #128	; 0x80
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f7ff ff49 	bl	8004b50 <SPI_WaitFlagStateUntilTimeout>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d02d      	beq.n	8004d20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc8:	f043 0220 	orr.w	r2, r3, #32
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e026      	b.n	8004d22 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	2101      	movs	r1, #1
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f7ff ff36 	bl	8004b50 <SPI_WaitFlagStateUntilTimeout>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d01a      	beq.n	8004d20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cee:	f043 0220 	orr.w	r2, r3, #32
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e013      	b.n	8004d22 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2200      	movs	r2, #0
 8004d02:	2101      	movs	r1, #1
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f7ff ff23 	bl	8004b50 <SPI_WaitFlagStateUntilTimeout>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d007      	beq.n	8004d20 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d14:	f043 0220 	orr.w	r2, r3, #32
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e000      	b.n	8004d22 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d38:	4b1b      	ldr	r3, [pc, #108]	; (8004da8 <SPI_EndRxTxTransaction+0x7c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a1b      	ldr	r2, [pc, #108]	; (8004dac <SPI_EndRxTxTransaction+0x80>)
 8004d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d42:	0d5b      	lsrs	r3, r3, #21
 8004d44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d48:	fb02 f303 	mul.w	r3, r2, r3
 8004d4c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d56:	d112      	bne.n	8004d7e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	9300      	str	r3, [sp, #0]
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	2180      	movs	r1, #128	; 0x80
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f7ff fef4 	bl	8004b50 <SPI_WaitFlagStateUntilTimeout>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d016      	beq.n	8004d9c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d72:	f043 0220 	orr.w	r2, r3, #32
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e00f      	b.n	8004d9e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00a      	beq.n	8004d9a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d94:	2b80      	cmp	r3, #128	; 0x80
 8004d96:	d0f2      	beq.n	8004d7e <SPI_EndRxTxTransaction+0x52>
 8004d98:	e000      	b.n	8004d9c <SPI_EndRxTxTransaction+0x70>
        break;
 8004d9a:	bf00      	nop
  }

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	2000003c 	.word	0x2000003c
 8004dac:	165e9f81 	.word	0x165e9f81

08004db0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e041      	b.n	8004e46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d106      	bne.n	8004ddc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7fc ffa4 	bl	8001d24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2202      	movs	r2, #2
 8004de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	3304      	adds	r3, #4
 8004dec:	4619      	mov	r1, r3
 8004dee:	4610      	mov	r0, r2
 8004df0:	f000 fa96 	bl	8005320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
	...

08004e50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d001      	beq.n	8004e68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e04e      	b.n	8004f06 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68da      	ldr	r2, [r3, #12]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a23      	ldr	r2, [pc, #140]	; (8004f14 <HAL_TIM_Base_Start_IT+0xc4>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d022      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e92:	d01d      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a1f      	ldr	r2, [pc, #124]	; (8004f18 <HAL_TIM_Base_Start_IT+0xc8>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d018      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a1e      	ldr	r2, [pc, #120]	; (8004f1c <HAL_TIM_Base_Start_IT+0xcc>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d013      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a1c      	ldr	r2, [pc, #112]	; (8004f20 <HAL_TIM_Base_Start_IT+0xd0>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d00e      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a1b      	ldr	r2, [pc, #108]	; (8004f24 <HAL_TIM_Base_Start_IT+0xd4>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d009      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a19      	ldr	r2, [pc, #100]	; (8004f28 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d004      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x80>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a18      	ldr	r2, [pc, #96]	; (8004f2c <HAL_TIM_Base_Start_IT+0xdc>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d111      	bne.n	8004ef4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b06      	cmp	r3, #6
 8004ee0:	d010      	beq.n	8004f04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f042 0201 	orr.w	r2, r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef2:	e007      	b.n	8004f04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0201 	orr.w	r2, r2, #1
 8004f02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40010000 	.word	0x40010000
 8004f18:	40000400 	.word	0x40000400
 8004f1c:	40000800 	.word	0x40000800
 8004f20:	40000c00 	.word	0x40000c00
 8004f24:	40010400 	.word	0x40010400
 8004f28:	40014000 	.word	0x40014000
 8004f2c:	40001800 	.word	0x40001800

08004f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d122      	bne.n	8004f8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d11b      	bne.n	8004f8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f06f 0202 	mvn.w	r2, #2
 8004f5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2201      	movs	r2, #1
 8004f62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	f003 0303 	and.w	r3, r3, #3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f9b5 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 8004f78:	e005      	b.n	8004f86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f9a7 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 f9b8 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	f003 0304 	and.w	r3, r3, #4
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d122      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d11b      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f06f 0204 	mvn.w	r2, #4
 8004fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f98b 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 8004fcc:	e005      	b.n	8004fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f97d 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f98e 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	2b08      	cmp	r3, #8
 8004fec:	d122      	bne.n	8005034 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	f003 0308 	and.w	r3, r3, #8
 8004ff8:	2b08      	cmp	r3, #8
 8004ffa:	d11b      	bne.n	8005034 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f06f 0208 	mvn.w	r2, #8
 8005004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2204      	movs	r2, #4
 800500a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f961 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 8005020:	e005      	b.n	800502e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f953 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 f964 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	f003 0310 	and.w	r3, r3, #16
 800503e:	2b10      	cmp	r3, #16
 8005040:	d122      	bne.n	8005088 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	f003 0310 	and.w	r3, r3, #16
 800504c:	2b10      	cmp	r3, #16
 800504e:	d11b      	bne.n	8005088 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f06f 0210 	mvn.w	r2, #16
 8005058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2208      	movs	r2, #8
 800505e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f937 	bl	80052e2 <HAL_TIM_IC_CaptureCallback>
 8005074:	e005      	b.n	8005082 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f929 	bl	80052ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 f93a 	bl	80052f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b01      	cmp	r3, #1
 8005094:	d10e      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f003 0301 	and.w	r3, r3, #1
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d107      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0201 	mvn.w	r2, #1
 80050ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7fc f8d8 	bl	8001264 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050be:	2b80      	cmp	r3, #128	; 0x80
 80050c0:	d10e      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050cc:	2b80      	cmp	r3, #128	; 0x80
 80050ce:	d107      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80050d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fae0 	bl	80056a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ea:	2b40      	cmp	r3, #64	; 0x40
 80050ec:	d10e      	bne.n	800510c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050f8:	2b40      	cmp	r3, #64	; 0x40
 80050fa:	d107      	bne.n	800510c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f8ff 	bl	800530a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f003 0320 	and.w	r3, r3, #32
 8005116:	2b20      	cmp	r3, #32
 8005118:	d10e      	bne.n	8005138 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f003 0320 	and.w	r3, r3, #32
 8005124:	2b20      	cmp	r3, #32
 8005126:	d107      	bne.n	8005138 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0220 	mvn.w	r2, #32
 8005130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 faaa 	bl	800568c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005138:	bf00      	nop
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005154:	2b01      	cmp	r3, #1
 8005156:	d101      	bne.n	800515c <HAL_TIM_ConfigClockSource+0x1c>
 8005158:	2302      	movs	r3, #2
 800515a:	e0b4      	b.n	80052c6 <HAL_TIM_ConfigClockSource+0x186>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800517a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005182:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005194:	d03e      	beq.n	8005214 <HAL_TIM_ConfigClockSource+0xd4>
 8005196:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800519a:	f200 8087 	bhi.w	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 800519e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a2:	f000 8086 	beq.w	80052b2 <HAL_TIM_ConfigClockSource+0x172>
 80051a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051aa:	d87f      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 80051ac:	2b70      	cmp	r3, #112	; 0x70
 80051ae:	d01a      	beq.n	80051e6 <HAL_TIM_ConfigClockSource+0xa6>
 80051b0:	2b70      	cmp	r3, #112	; 0x70
 80051b2:	d87b      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 80051b4:	2b60      	cmp	r3, #96	; 0x60
 80051b6:	d050      	beq.n	800525a <HAL_TIM_ConfigClockSource+0x11a>
 80051b8:	2b60      	cmp	r3, #96	; 0x60
 80051ba:	d877      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 80051bc:	2b50      	cmp	r3, #80	; 0x50
 80051be:	d03c      	beq.n	800523a <HAL_TIM_ConfigClockSource+0xfa>
 80051c0:	2b50      	cmp	r3, #80	; 0x50
 80051c2:	d873      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 80051c4:	2b40      	cmp	r3, #64	; 0x40
 80051c6:	d058      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x13a>
 80051c8:	2b40      	cmp	r3, #64	; 0x40
 80051ca:	d86f      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 80051cc:	2b30      	cmp	r3, #48	; 0x30
 80051ce:	d064      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x15a>
 80051d0:	2b30      	cmp	r3, #48	; 0x30
 80051d2:	d86b      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	d060      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x15a>
 80051d8:	2b20      	cmp	r3, #32
 80051da:	d867      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d05c      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x15a>
 80051e0:	2b10      	cmp	r3, #16
 80051e2:	d05a      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x15a>
 80051e4:	e062      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6818      	ldr	r0, [r3, #0]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	6899      	ldr	r1, [r3, #8]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f000 f9ad 	bl	8005554 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005208:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	609a      	str	r2, [r3, #8]
      break;
 8005212:	e04f      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6818      	ldr	r0, [r3, #0]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	6899      	ldr	r1, [r3, #8]
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	f000 f996 	bl	8005554 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689a      	ldr	r2, [r3, #8]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005236:	609a      	str	r2, [r3, #8]
      break;
 8005238:	e03c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6818      	ldr	r0, [r3, #0]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	6859      	ldr	r1, [r3, #4]
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	461a      	mov	r2, r3
 8005248:	f000 f90a 	bl	8005460 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2150      	movs	r1, #80	; 0x50
 8005252:	4618      	mov	r0, r3
 8005254:	f000 f963 	bl	800551e <TIM_ITRx_SetConfig>
      break;
 8005258:	e02c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	6859      	ldr	r1, [r3, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	461a      	mov	r2, r3
 8005268:	f000 f929 	bl	80054be <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2160      	movs	r1, #96	; 0x60
 8005272:	4618      	mov	r0, r3
 8005274:	f000 f953 	bl	800551e <TIM_ITRx_SetConfig>
      break;
 8005278:	e01c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6818      	ldr	r0, [r3, #0]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	6859      	ldr	r1, [r3, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	461a      	mov	r2, r3
 8005288:	f000 f8ea 	bl	8005460 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2140      	movs	r1, #64	; 0x40
 8005292:	4618      	mov	r0, r3
 8005294:	f000 f943 	bl	800551e <TIM_ITRx_SetConfig>
      break;
 8005298:	e00c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4619      	mov	r1, r3
 80052a4:	4610      	mov	r0, r2
 80052a6:	f000 f93a 	bl	800551e <TIM_ITRx_SetConfig>
      break;
 80052aa:	e003      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	73fb      	strb	r3, [r7, #15]
      break;
 80052b0:	e000      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052ce:	b480      	push	{r7}
 80052d0:	b083      	sub	sp, #12
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052d6:	bf00      	nop
 80052d8:	370c      	adds	r7, #12
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr

080052e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052e2:	b480      	push	{r7}
 80052e4:	b083      	sub	sp, #12
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052ea:	bf00      	nop
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052fe:	bf00      	nop
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
	...

08005320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a40      	ldr	r2, [pc, #256]	; (8005434 <TIM_Base_SetConfig+0x114>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d013      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800533e:	d00f      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a3d      	ldr	r2, [pc, #244]	; (8005438 <TIM_Base_SetConfig+0x118>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00b      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a3c      	ldr	r2, [pc, #240]	; (800543c <TIM_Base_SetConfig+0x11c>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d007      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a3b      	ldr	r2, [pc, #236]	; (8005440 <TIM_Base_SetConfig+0x120>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a3a      	ldr	r2, [pc, #232]	; (8005444 <TIM_Base_SetConfig+0x124>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d108      	bne.n	8005372 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	4313      	orrs	r3, r2
 8005370:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a2f      	ldr	r2, [pc, #188]	; (8005434 <TIM_Base_SetConfig+0x114>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d02b      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005380:	d027      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a2c      	ldr	r2, [pc, #176]	; (8005438 <TIM_Base_SetConfig+0x118>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d023      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a2b      	ldr	r2, [pc, #172]	; (800543c <TIM_Base_SetConfig+0x11c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d01f      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a2a      	ldr	r2, [pc, #168]	; (8005440 <TIM_Base_SetConfig+0x120>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d01b      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a29      	ldr	r2, [pc, #164]	; (8005444 <TIM_Base_SetConfig+0x124>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d017      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a28      	ldr	r2, [pc, #160]	; (8005448 <TIM_Base_SetConfig+0x128>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d013      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a27      	ldr	r2, [pc, #156]	; (800544c <TIM_Base_SetConfig+0x12c>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d00f      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a26      	ldr	r2, [pc, #152]	; (8005450 <TIM_Base_SetConfig+0x130>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d00b      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a25      	ldr	r2, [pc, #148]	; (8005454 <TIM_Base_SetConfig+0x134>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d007      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a24      	ldr	r2, [pc, #144]	; (8005458 <TIM_Base_SetConfig+0x138>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d003      	beq.n	80053d2 <TIM_Base_SetConfig+0xb2>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a23      	ldr	r2, [pc, #140]	; (800545c <TIM_Base_SetConfig+0x13c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d108      	bne.n	80053e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	689a      	ldr	r2, [r3, #8]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a0a      	ldr	r2, [pc, #40]	; (8005434 <TIM_Base_SetConfig+0x114>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d003      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a0c      	ldr	r2, [pc, #48]	; (8005444 <TIM_Base_SetConfig+0x124>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d103      	bne.n	8005420 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	691a      	ldr	r2, [r3, #16]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	615a      	str	r2, [r3, #20]
}
 8005426:	bf00      	nop
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	40010000 	.word	0x40010000
 8005438:	40000400 	.word	0x40000400
 800543c:	40000800 	.word	0x40000800
 8005440:	40000c00 	.word	0x40000c00
 8005444:	40010400 	.word	0x40010400
 8005448:	40014000 	.word	0x40014000
 800544c:	40014400 	.word	0x40014400
 8005450:	40014800 	.word	0x40014800
 8005454:	40001800 	.word	0x40001800
 8005458:	40001c00 	.word	0x40001c00
 800545c:	40002000 	.word	0x40002000

08005460 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	f023 0201 	bic.w	r2, r3, #1
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800548a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	011b      	lsls	r3, r3, #4
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	4313      	orrs	r3, r2
 8005494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f023 030a 	bic.w	r3, r3, #10
 800549c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	621a      	str	r2, [r3, #32]
}
 80054b2:	bf00      	nop
 80054b4:	371c      	adds	r7, #28
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054be:	b480      	push	{r7}
 80054c0:	b087      	sub	sp, #28
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	60f8      	str	r0, [r7, #12]
 80054c6:	60b9      	str	r1, [r7, #8]
 80054c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	f023 0210 	bic.w	r2, r3, #16
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80054e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	031b      	lsls	r3, r3, #12
 80054ee:	697a      	ldr	r2, [r7, #20]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80054fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4313      	orrs	r3, r2
 8005504:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	621a      	str	r2, [r3, #32]
}
 8005512:	bf00      	nop
 8005514:	371c      	adds	r7, #28
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr

0800551e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800551e:	b480      	push	{r7}
 8005520:	b085      	sub	sp, #20
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
 8005526:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005534:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4313      	orrs	r3, r2
 800553c:	f043 0307 	orr.w	r3, r3, #7
 8005540:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	609a      	str	r2, [r3, #8]
}
 8005548:	bf00      	nop
 800554a:	3714      	adds	r7, #20
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
 8005560:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800556e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	021a      	lsls	r2, r3, #8
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	431a      	orrs	r2, r3
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	4313      	orrs	r3, r2
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	4313      	orrs	r3, r2
 8005580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	697a      	ldr	r2, [r7, #20]
 8005586:	609a      	str	r2, [r3, #8]
}
 8005588:	bf00      	nop
 800558a:	371c      	adds	r7, #28
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005594:	b480      	push	{r7}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d101      	bne.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055a8:	2302      	movs	r3, #2
 80055aa:	e05a      	b.n	8005662 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2202      	movs	r2, #2
 80055b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	4313      	orrs	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a21      	ldr	r2, [pc, #132]	; (8005670 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d022      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055f8:	d01d      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a1d      	ldr	r2, [pc, #116]	; (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d018      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1b      	ldr	r2, [pc, #108]	; (8005678 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d013      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a1a      	ldr	r2, [pc, #104]	; (800567c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d00e      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a18      	ldr	r2, [pc, #96]	; (8005680 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d009      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a17      	ldr	r2, [pc, #92]	; (8005684 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d004      	beq.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a15      	ldr	r2, [pc, #84]	; (8005688 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d10c      	bne.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800563c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	4313      	orrs	r3, r2
 8005646:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3714      	adds	r7, #20
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	40010000 	.word	0x40010000
 8005674:	40000400 	.word	0x40000400
 8005678:	40000800 	.word	0x40000800
 800567c:	40000c00 	.word	0x40000c00
 8005680:	40010400 	.word	0x40010400
 8005684:	40014000 	.word	0x40014000
 8005688:	40001800 	.word	0x40001800

0800568c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <__errno>:
 80056b4:	4b01      	ldr	r3, [pc, #4]	; (80056bc <__errno+0x8>)
 80056b6:	6818      	ldr	r0, [r3, #0]
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	20000048 	.word	0x20000048

080056c0 <__libc_init_array>:
 80056c0:	b570      	push	{r4, r5, r6, lr}
 80056c2:	4d0d      	ldr	r5, [pc, #52]	; (80056f8 <__libc_init_array+0x38>)
 80056c4:	4c0d      	ldr	r4, [pc, #52]	; (80056fc <__libc_init_array+0x3c>)
 80056c6:	1b64      	subs	r4, r4, r5
 80056c8:	10a4      	asrs	r4, r4, #2
 80056ca:	2600      	movs	r6, #0
 80056cc:	42a6      	cmp	r6, r4
 80056ce:	d109      	bne.n	80056e4 <__libc_init_array+0x24>
 80056d0:	4d0b      	ldr	r5, [pc, #44]	; (8005700 <__libc_init_array+0x40>)
 80056d2:	4c0c      	ldr	r4, [pc, #48]	; (8005704 <__libc_init_array+0x44>)
 80056d4:	f001 fa16 	bl	8006b04 <_init>
 80056d8:	1b64      	subs	r4, r4, r5
 80056da:	10a4      	asrs	r4, r4, #2
 80056dc:	2600      	movs	r6, #0
 80056de:	42a6      	cmp	r6, r4
 80056e0:	d105      	bne.n	80056ee <__libc_init_array+0x2e>
 80056e2:	bd70      	pop	{r4, r5, r6, pc}
 80056e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80056e8:	4798      	blx	r3
 80056ea:	3601      	adds	r6, #1
 80056ec:	e7ee      	b.n	80056cc <__libc_init_array+0xc>
 80056ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80056f2:	4798      	blx	r3
 80056f4:	3601      	adds	r6, #1
 80056f6:	e7f2      	b.n	80056de <__libc_init_array+0x1e>
 80056f8:	080074b4 	.word	0x080074b4
 80056fc:	080074b4 	.word	0x080074b4
 8005700:	080074b4 	.word	0x080074b4
 8005704:	080074b8 	.word	0x080074b8

08005708 <memset>:
 8005708:	4402      	add	r2, r0
 800570a:	4603      	mov	r3, r0
 800570c:	4293      	cmp	r3, r2
 800570e:	d100      	bne.n	8005712 <memset+0xa>
 8005710:	4770      	bx	lr
 8005712:	f803 1b01 	strb.w	r1, [r3], #1
 8005716:	e7f9      	b.n	800570c <memset+0x4>

08005718 <srand>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	4b10      	ldr	r3, [pc, #64]	; (800575c <srand+0x44>)
 800571c:	681d      	ldr	r5, [r3, #0]
 800571e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005720:	4604      	mov	r4, r0
 8005722:	b9b3      	cbnz	r3, 8005752 <srand+0x3a>
 8005724:	2018      	movs	r0, #24
 8005726:	f000 f8a1 	bl	800586c <malloc>
 800572a:	4602      	mov	r2, r0
 800572c:	63a8      	str	r0, [r5, #56]	; 0x38
 800572e:	b920      	cbnz	r0, 800573a <srand+0x22>
 8005730:	4b0b      	ldr	r3, [pc, #44]	; (8005760 <srand+0x48>)
 8005732:	480c      	ldr	r0, [pc, #48]	; (8005764 <srand+0x4c>)
 8005734:	2142      	movs	r1, #66	; 0x42
 8005736:	f000 f857 	bl	80057e8 <__assert_func>
 800573a:	490b      	ldr	r1, [pc, #44]	; (8005768 <srand+0x50>)
 800573c:	4b0b      	ldr	r3, [pc, #44]	; (800576c <srand+0x54>)
 800573e:	e9c0 1300 	strd	r1, r3, [r0]
 8005742:	4b0b      	ldr	r3, [pc, #44]	; (8005770 <srand+0x58>)
 8005744:	6083      	str	r3, [r0, #8]
 8005746:	230b      	movs	r3, #11
 8005748:	8183      	strh	r3, [r0, #12]
 800574a:	2100      	movs	r1, #0
 800574c:	2001      	movs	r0, #1
 800574e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005752:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005754:	2200      	movs	r2, #0
 8005756:	611c      	str	r4, [r3, #16]
 8005758:	615a      	str	r2, [r3, #20]
 800575a:	bd38      	pop	{r3, r4, r5, pc}
 800575c:	20000048 	.word	0x20000048
 8005760:	08007364 	.word	0x08007364
 8005764:	0800737b 	.word	0x0800737b
 8005768:	abcd330e 	.word	0xabcd330e
 800576c:	e66d1234 	.word	0xe66d1234
 8005770:	0005deec 	.word	0x0005deec

08005774 <siprintf>:
 8005774:	b40e      	push	{r1, r2, r3}
 8005776:	b500      	push	{lr}
 8005778:	b09c      	sub	sp, #112	; 0x70
 800577a:	ab1d      	add	r3, sp, #116	; 0x74
 800577c:	9002      	str	r0, [sp, #8]
 800577e:	9006      	str	r0, [sp, #24]
 8005780:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005784:	4809      	ldr	r0, [pc, #36]	; (80057ac <siprintf+0x38>)
 8005786:	9107      	str	r1, [sp, #28]
 8005788:	9104      	str	r1, [sp, #16]
 800578a:	4909      	ldr	r1, [pc, #36]	; (80057b0 <siprintf+0x3c>)
 800578c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005790:	9105      	str	r1, [sp, #20]
 8005792:	6800      	ldr	r0, [r0, #0]
 8005794:	9301      	str	r3, [sp, #4]
 8005796:	a902      	add	r1, sp, #8
 8005798:	f000 f976 	bl	8005a88 <_svfiprintf_r>
 800579c:	9b02      	ldr	r3, [sp, #8]
 800579e:	2200      	movs	r2, #0
 80057a0:	701a      	strb	r2, [r3, #0]
 80057a2:	b01c      	add	sp, #112	; 0x70
 80057a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80057a8:	b003      	add	sp, #12
 80057aa:	4770      	bx	lr
 80057ac:	20000048 	.word	0x20000048
 80057b0:	ffff0208 	.word	0xffff0208

080057b4 <time>:
 80057b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80057b6:	4b0b      	ldr	r3, [pc, #44]	; (80057e4 <time+0x30>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	4669      	mov	r1, sp
 80057bc:	4604      	mov	r4, r0
 80057be:	6818      	ldr	r0, [r3, #0]
 80057c0:	f000 f842 	bl	8005848 <_gettimeofday_r>
 80057c4:	2800      	cmp	r0, #0
 80057c6:	bfbe      	ittt	lt
 80057c8:	f04f 32ff 	movlt.w	r2, #4294967295
 80057cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80057d0:	e9cd 2300 	strdlt	r2, r3, [sp]
 80057d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057d8:	b10c      	cbz	r4, 80057de <time+0x2a>
 80057da:	e9c4 0100 	strd	r0, r1, [r4]
 80057de:	b004      	add	sp, #16
 80057e0:	bd10      	pop	{r4, pc}
 80057e2:	bf00      	nop
 80057e4:	20000048 	.word	0x20000048

080057e8 <__assert_func>:
 80057e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80057ea:	4614      	mov	r4, r2
 80057ec:	461a      	mov	r2, r3
 80057ee:	4b09      	ldr	r3, [pc, #36]	; (8005814 <__assert_func+0x2c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4605      	mov	r5, r0
 80057f4:	68d8      	ldr	r0, [r3, #12]
 80057f6:	b14c      	cbz	r4, 800580c <__assert_func+0x24>
 80057f8:	4b07      	ldr	r3, [pc, #28]	; (8005818 <__assert_func+0x30>)
 80057fa:	9100      	str	r1, [sp, #0]
 80057fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005800:	4906      	ldr	r1, [pc, #24]	; (800581c <__assert_func+0x34>)
 8005802:	462b      	mov	r3, r5
 8005804:	f000 f80e 	bl	8005824 <fiprintf>
 8005808:	f000 fdfc 	bl	8006404 <abort>
 800580c:	4b04      	ldr	r3, [pc, #16]	; (8005820 <__assert_func+0x38>)
 800580e:	461c      	mov	r4, r3
 8005810:	e7f3      	b.n	80057fa <__assert_func+0x12>
 8005812:	bf00      	nop
 8005814:	20000048 	.word	0x20000048
 8005818:	080073da 	.word	0x080073da
 800581c:	080073e7 	.word	0x080073e7
 8005820:	08007415 	.word	0x08007415

08005824 <fiprintf>:
 8005824:	b40e      	push	{r1, r2, r3}
 8005826:	b503      	push	{r0, r1, lr}
 8005828:	4601      	mov	r1, r0
 800582a:	ab03      	add	r3, sp, #12
 800582c:	4805      	ldr	r0, [pc, #20]	; (8005844 <fiprintf+0x20>)
 800582e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005832:	6800      	ldr	r0, [r0, #0]
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	f000 fa51 	bl	8005cdc <_vfiprintf_r>
 800583a:	b002      	add	sp, #8
 800583c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005840:	b003      	add	sp, #12
 8005842:	4770      	bx	lr
 8005844:	20000048 	.word	0x20000048

08005848 <_gettimeofday_r>:
 8005848:	b538      	push	{r3, r4, r5, lr}
 800584a:	4d07      	ldr	r5, [pc, #28]	; (8005868 <_gettimeofday_r+0x20>)
 800584c:	2300      	movs	r3, #0
 800584e:	4604      	mov	r4, r0
 8005850:	4608      	mov	r0, r1
 8005852:	4611      	mov	r1, r2
 8005854:	602b      	str	r3, [r5, #0]
 8005856:	f001 f94d 	bl	8006af4 <_gettimeofday>
 800585a:	1c43      	adds	r3, r0, #1
 800585c:	d102      	bne.n	8005864 <_gettimeofday_r+0x1c>
 800585e:	682b      	ldr	r3, [r5, #0]
 8005860:	b103      	cbz	r3, 8005864 <_gettimeofday_r+0x1c>
 8005862:	6023      	str	r3, [r4, #0]
 8005864:	bd38      	pop	{r3, r4, r5, pc}
 8005866:	bf00      	nop
 8005868:	20000328 	.word	0x20000328

0800586c <malloc>:
 800586c:	4b02      	ldr	r3, [pc, #8]	; (8005878 <malloc+0xc>)
 800586e:	4601      	mov	r1, r0
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	f000 b853 	b.w	800591c <_malloc_r>
 8005876:	bf00      	nop
 8005878:	20000048 	.word	0x20000048

0800587c <_free_r>:
 800587c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800587e:	2900      	cmp	r1, #0
 8005880:	d048      	beq.n	8005914 <_free_r+0x98>
 8005882:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005886:	9001      	str	r0, [sp, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	f1a1 0404 	sub.w	r4, r1, #4
 800588e:	bfb8      	it	lt
 8005890:	18e4      	addlt	r4, r4, r3
 8005892:	f001 f805 	bl	80068a0 <__malloc_lock>
 8005896:	4a20      	ldr	r2, [pc, #128]	; (8005918 <_free_r+0x9c>)
 8005898:	9801      	ldr	r0, [sp, #4]
 800589a:	6813      	ldr	r3, [r2, #0]
 800589c:	4615      	mov	r5, r2
 800589e:	b933      	cbnz	r3, 80058ae <_free_r+0x32>
 80058a0:	6063      	str	r3, [r4, #4]
 80058a2:	6014      	str	r4, [r2, #0]
 80058a4:	b003      	add	sp, #12
 80058a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058aa:	f000 bfff 	b.w	80068ac <__malloc_unlock>
 80058ae:	42a3      	cmp	r3, r4
 80058b0:	d90b      	bls.n	80058ca <_free_r+0x4e>
 80058b2:	6821      	ldr	r1, [r4, #0]
 80058b4:	1862      	adds	r2, r4, r1
 80058b6:	4293      	cmp	r3, r2
 80058b8:	bf04      	itt	eq
 80058ba:	681a      	ldreq	r2, [r3, #0]
 80058bc:	685b      	ldreq	r3, [r3, #4]
 80058be:	6063      	str	r3, [r4, #4]
 80058c0:	bf04      	itt	eq
 80058c2:	1852      	addeq	r2, r2, r1
 80058c4:	6022      	streq	r2, [r4, #0]
 80058c6:	602c      	str	r4, [r5, #0]
 80058c8:	e7ec      	b.n	80058a4 <_free_r+0x28>
 80058ca:	461a      	mov	r2, r3
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	b10b      	cbz	r3, 80058d4 <_free_r+0x58>
 80058d0:	42a3      	cmp	r3, r4
 80058d2:	d9fa      	bls.n	80058ca <_free_r+0x4e>
 80058d4:	6811      	ldr	r1, [r2, #0]
 80058d6:	1855      	adds	r5, r2, r1
 80058d8:	42a5      	cmp	r5, r4
 80058da:	d10b      	bne.n	80058f4 <_free_r+0x78>
 80058dc:	6824      	ldr	r4, [r4, #0]
 80058de:	4421      	add	r1, r4
 80058e0:	1854      	adds	r4, r2, r1
 80058e2:	42a3      	cmp	r3, r4
 80058e4:	6011      	str	r1, [r2, #0]
 80058e6:	d1dd      	bne.n	80058a4 <_free_r+0x28>
 80058e8:	681c      	ldr	r4, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	6053      	str	r3, [r2, #4]
 80058ee:	4421      	add	r1, r4
 80058f0:	6011      	str	r1, [r2, #0]
 80058f2:	e7d7      	b.n	80058a4 <_free_r+0x28>
 80058f4:	d902      	bls.n	80058fc <_free_r+0x80>
 80058f6:	230c      	movs	r3, #12
 80058f8:	6003      	str	r3, [r0, #0]
 80058fa:	e7d3      	b.n	80058a4 <_free_r+0x28>
 80058fc:	6825      	ldr	r5, [r4, #0]
 80058fe:	1961      	adds	r1, r4, r5
 8005900:	428b      	cmp	r3, r1
 8005902:	bf04      	itt	eq
 8005904:	6819      	ldreq	r1, [r3, #0]
 8005906:	685b      	ldreq	r3, [r3, #4]
 8005908:	6063      	str	r3, [r4, #4]
 800590a:	bf04      	itt	eq
 800590c:	1949      	addeq	r1, r1, r5
 800590e:	6021      	streq	r1, [r4, #0]
 8005910:	6054      	str	r4, [r2, #4]
 8005912:	e7c7      	b.n	80058a4 <_free_r+0x28>
 8005914:	b003      	add	sp, #12
 8005916:	bd30      	pop	{r4, r5, pc}
 8005918:	20000128 	.word	0x20000128

0800591c <_malloc_r>:
 800591c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591e:	1ccd      	adds	r5, r1, #3
 8005920:	f025 0503 	bic.w	r5, r5, #3
 8005924:	3508      	adds	r5, #8
 8005926:	2d0c      	cmp	r5, #12
 8005928:	bf38      	it	cc
 800592a:	250c      	movcc	r5, #12
 800592c:	2d00      	cmp	r5, #0
 800592e:	4606      	mov	r6, r0
 8005930:	db01      	blt.n	8005936 <_malloc_r+0x1a>
 8005932:	42a9      	cmp	r1, r5
 8005934:	d903      	bls.n	800593e <_malloc_r+0x22>
 8005936:	230c      	movs	r3, #12
 8005938:	6033      	str	r3, [r6, #0]
 800593a:	2000      	movs	r0, #0
 800593c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800593e:	f000 ffaf 	bl	80068a0 <__malloc_lock>
 8005942:	4921      	ldr	r1, [pc, #132]	; (80059c8 <_malloc_r+0xac>)
 8005944:	680a      	ldr	r2, [r1, #0]
 8005946:	4614      	mov	r4, r2
 8005948:	b99c      	cbnz	r4, 8005972 <_malloc_r+0x56>
 800594a:	4f20      	ldr	r7, [pc, #128]	; (80059cc <_malloc_r+0xb0>)
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	b923      	cbnz	r3, 800595a <_malloc_r+0x3e>
 8005950:	4621      	mov	r1, r4
 8005952:	4630      	mov	r0, r6
 8005954:	f000 fc86 	bl	8006264 <_sbrk_r>
 8005958:	6038      	str	r0, [r7, #0]
 800595a:	4629      	mov	r1, r5
 800595c:	4630      	mov	r0, r6
 800595e:	f000 fc81 	bl	8006264 <_sbrk_r>
 8005962:	1c43      	adds	r3, r0, #1
 8005964:	d123      	bne.n	80059ae <_malloc_r+0x92>
 8005966:	230c      	movs	r3, #12
 8005968:	6033      	str	r3, [r6, #0]
 800596a:	4630      	mov	r0, r6
 800596c:	f000 ff9e 	bl	80068ac <__malloc_unlock>
 8005970:	e7e3      	b.n	800593a <_malloc_r+0x1e>
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	1b5b      	subs	r3, r3, r5
 8005976:	d417      	bmi.n	80059a8 <_malloc_r+0x8c>
 8005978:	2b0b      	cmp	r3, #11
 800597a:	d903      	bls.n	8005984 <_malloc_r+0x68>
 800597c:	6023      	str	r3, [r4, #0]
 800597e:	441c      	add	r4, r3
 8005980:	6025      	str	r5, [r4, #0]
 8005982:	e004      	b.n	800598e <_malloc_r+0x72>
 8005984:	6863      	ldr	r3, [r4, #4]
 8005986:	42a2      	cmp	r2, r4
 8005988:	bf0c      	ite	eq
 800598a:	600b      	streq	r3, [r1, #0]
 800598c:	6053      	strne	r3, [r2, #4]
 800598e:	4630      	mov	r0, r6
 8005990:	f000 ff8c 	bl	80068ac <__malloc_unlock>
 8005994:	f104 000b 	add.w	r0, r4, #11
 8005998:	1d23      	adds	r3, r4, #4
 800599a:	f020 0007 	bic.w	r0, r0, #7
 800599e:	1ac2      	subs	r2, r0, r3
 80059a0:	d0cc      	beq.n	800593c <_malloc_r+0x20>
 80059a2:	1a1b      	subs	r3, r3, r0
 80059a4:	50a3      	str	r3, [r4, r2]
 80059a6:	e7c9      	b.n	800593c <_malloc_r+0x20>
 80059a8:	4622      	mov	r2, r4
 80059aa:	6864      	ldr	r4, [r4, #4]
 80059ac:	e7cc      	b.n	8005948 <_malloc_r+0x2c>
 80059ae:	1cc4      	adds	r4, r0, #3
 80059b0:	f024 0403 	bic.w	r4, r4, #3
 80059b4:	42a0      	cmp	r0, r4
 80059b6:	d0e3      	beq.n	8005980 <_malloc_r+0x64>
 80059b8:	1a21      	subs	r1, r4, r0
 80059ba:	4630      	mov	r0, r6
 80059bc:	f000 fc52 	bl	8006264 <_sbrk_r>
 80059c0:	3001      	adds	r0, #1
 80059c2:	d1dd      	bne.n	8005980 <_malloc_r+0x64>
 80059c4:	e7cf      	b.n	8005966 <_malloc_r+0x4a>
 80059c6:	bf00      	nop
 80059c8:	20000128 	.word	0x20000128
 80059cc:	2000012c 	.word	0x2000012c

080059d0 <__ssputs_r>:
 80059d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059d4:	688e      	ldr	r6, [r1, #8]
 80059d6:	429e      	cmp	r6, r3
 80059d8:	4682      	mov	sl, r0
 80059da:	460c      	mov	r4, r1
 80059dc:	4690      	mov	r8, r2
 80059de:	461f      	mov	r7, r3
 80059e0:	d838      	bhi.n	8005a54 <__ssputs_r+0x84>
 80059e2:	898a      	ldrh	r2, [r1, #12]
 80059e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80059e8:	d032      	beq.n	8005a50 <__ssputs_r+0x80>
 80059ea:	6825      	ldr	r5, [r4, #0]
 80059ec:	6909      	ldr	r1, [r1, #16]
 80059ee:	eba5 0901 	sub.w	r9, r5, r1
 80059f2:	6965      	ldr	r5, [r4, #20]
 80059f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80059fc:	3301      	adds	r3, #1
 80059fe:	444b      	add	r3, r9
 8005a00:	106d      	asrs	r5, r5, #1
 8005a02:	429d      	cmp	r5, r3
 8005a04:	bf38      	it	cc
 8005a06:	461d      	movcc	r5, r3
 8005a08:	0553      	lsls	r3, r2, #21
 8005a0a:	d531      	bpl.n	8005a70 <__ssputs_r+0xa0>
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	f7ff ff85 	bl	800591c <_malloc_r>
 8005a12:	4606      	mov	r6, r0
 8005a14:	b950      	cbnz	r0, 8005a2c <__ssputs_r+0x5c>
 8005a16:	230c      	movs	r3, #12
 8005a18:	f8ca 3000 	str.w	r3, [sl]
 8005a1c:	89a3      	ldrh	r3, [r4, #12]
 8005a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a22:	81a3      	strh	r3, [r4, #12]
 8005a24:	f04f 30ff 	mov.w	r0, #4294967295
 8005a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a2c:	6921      	ldr	r1, [r4, #16]
 8005a2e:	464a      	mov	r2, r9
 8005a30:	f000 ff0e 	bl	8006850 <memcpy>
 8005a34:	89a3      	ldrh	r3, [r4, #12]
 8005a36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005a3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a3e:	81a3      	strh	r3, [r4, #12]
 8005a40:	6126      	str	r6, [r4, #16]
 8005a42:	6165      	str	r5, [r4, #20]
 8005a44:	444e      	add	r6, r9
 8005a46:	eba5 0509 	sub.w	r5, r5, r9
 8005a4a:	6026      	str	r6, [r4, #0]
 8005a4c:	60a5      	str	r5, [r4, #8]
 8005a4e:	463e      	mov	r6, r7
 8005a50:	42be      	cmp	r6, r7
 8005a52:	d900      	bls.n	8005a56 <__ssputs_r+0x86>
 8005a54:	463e      	mov	r6, r7
 8005a56:	4632      	mov	r2, r6
 8005a58:	6820      	ldr	r0, [r4, #0]
 8005a5a:	4641      	mov	r1, r8
 8005a5c:	f000 ff06 	bl	800686c <memmove>
 8005a60:	68a3      	ldr	r3, [r4, #8]
 8005a62:	6822      	ldr	r2, [r4, #0]
 8005a64:	1b9b      	subs	r3, r3, r6
 8005a66:	4432      	add	r2, r6
 8005a68:	60a3      	str	r3, [r4, #8]
 8005a6a:	6022      	str	r2, [r4, #0]
 8005a6c:	2000      	movs	r0, #0
 8005a6e:	e7db      	b.n	8005a28 <__ssputs_r+0x58>
 8005a70:	462a      	mov	r2, r5
 8005a72:	f000 ff21 	bl	80068b8 <_realloc_r>
 8005a76:	4606      	mov	r6, r0
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	d1e1      	bne.n	8005a40 <__ssputs_r+0x70>
 8005a7c:	6921      	ldr	r1, [r4, #16]
 8005a7e:	4650      	mov	r0, sl
 8005a80:	f7ff fefc 	bl	800587c <_free_r>
 8005a84:	e7c7      	b.n	8005a16 <__ssputs_r+0x46>
	...

08005a88 <_svfiprintf_r>:
 8005a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	4698      	mov	r8, r3
 8005a8e:	898b      	ldrh	r3, [r1, #12]
 8005a90:	061b      	lsls	r3, r3, #24
 8005a92:	b09d      	sub	sp, #116	; 0x74
 8005a94:	4607      	mov	r7, r0
 8005a96:	460d      	mov	r5, r1
 8005a98:	4614      	mov	r4, r2
 8005a9a:	d50e      	bpl.n	8005aba <_svfiprintf_r+0x32>
 8005a9c:	690b      	ldr	r3, [r1, #16]
 8005a9e:	b963      	cbnz	r3, 8005aba <_svfiprintf_r+0x32>
 8005aa0:	2140      	movs	r1, #64	; 0x40
 8005aa2:	f7ff ff3b 	bl	800591c <_malloc_r>
 8005aa6:	6028      	str	r0, [r5, #0]
 8005aa8:	6128      	str	r0, [r5, #16]
 8005aaa:	b920      	cbnz	r0, 8005ab6 <_svfiprintf_r+0x2e>
 8005aac:	230c      	movs	r3, #12
 8005aae:	603b      	str	r3, [r7, #0]
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab4:	e0d1      	b.n	8005c5a <_svfiprintf_r+0x1d2>
 8005ab6:	2340      	movs	r3, #64	; 0x40
 8005ab8:	616b      	str	r3, [r5, #20]
 8005aba:	2300      	movs	r3, #0
 8005abc:	9309      	str	r3, [sp, #36]	; 0x24
 8005abe:	2320      	movs	r3, #32
 8005ac0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ac4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ac8:	2330      	movs	r3, #48	; 0x30
 8005aca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005c74 <_svfiprintf_r+0x1ec>
 8005ace:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ad2:	f04f 0901 	mov.w	r9, #1
 8005ad6:	4623      	mov	r3, r4
 8005ad8:	469a      	mov	sl, r3
 8005ada:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ade:	b10a      	cbz	r2, 8005ae4 <_svfiprintf_r+0x5c>
 8005ae0:	2a25      	cmp	r2, #37	; 0x25
 8005ae2:	d1f9      	bne.n	8005ad8 <_svfiprintf_r+0x50>
 8005ae4:	ebba 0b04 	subs.w	fp, sl, r4
 8005ae8:	d00b      	beq.n	8005b02 <_svfiprintf_r+0x7a>
 8005aea:	465b      	mov	r3, fp
 8005aec:	4622      	mov	r2, r4
 8005aee:	4629      	mov	r1, r5
 8005af0:	4638      	mov	r0, r7
 8005af2:	f7ff ff6d 	bl	80059d0 <__ssputs_r>
 8005af6:	3001      	adds	r0, #1
 8005af8:	f000 80aa 	beq.w	8005c50 <_svfiprintf_r+0x1c8>
 8005afc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005afe:	445a      	add	r2, fp
 8005b00:	9209      	str	r2, [sp, #36]	; 0x24
 8005b02:	f89a 3000 	ldrb.w	r3, [sl]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f000 80a2 	beq.w	8005c50 <_svfiprintf_r+0x1c8>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b16:	f10a 0a01 	add.w	sl, sl, #1
 8005b1a:	9304      	str	r3, [sp, #16]
 8005b1c:	9307      	str	r3, [sp, #28]
 8005b1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005b22:	931a      	str	r3, [sp, #104]	; 0x68
 8005b24:	4654      	mov	r4, sl
 8005b26:	2205      	movs	r2, #5
 8005b28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b2c:	4851      	ldr	r0, [pc, #324]	; (8005c74 <_svfiprintf_r+0x1ec>)
 8005b2e:	f7fa fb4f 	bl	80001d0 <memchr>
 8005b32:	9a04      	ldr	r2, [sp, #16]
 8005b34:	b9d8      	cbnz	r0, 8005b6e <_svfiprintf_r+0xe6>
 8005b36:	06d0      	lsls	r0, r2, #27
 8005b38:	bf44      	itt	mi
 8005b3a:	2320      	movmi	r3, #32
 8005b3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b40:	0711      	lsls	r1, r2, #28
 8005b42:	bf44      	itt	mi
 8005b44:	232b      	movmi	r3, #43	; 0x2b
 8005b46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b4a:	f89a 3000 	ldrb.w	r3, [sl]
 8005b4e:	2b2a      	cmp	r3, #42	; 0x2a
 8005b50:	d015      	beq.n	8005b7e <_svfiprintf_r+0xf6>
 8005b52:	9a07      	ldr	r2, [sp, #28]
 8005b54:	4654      	mov	r4, sl
 8005b56:	2000      	movs	r0, #0
 8005b58:	f04f 0c0a 	mov.w	ip, #10
 8005b5c:	4621      	mov	r1, r4
 8005b5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b62:	3b30      	subs	r3, #48	; 0x30
 8005b64:	2b09      	cmp	r3, #9
 8005b66:	d94e      	bls.n	8005c06 <_svfiprintf_r+0x17e>
 8005b68:	b1b0      	cbz	r0, 8005b98 <_svfiprintf_r+0x110>
 8005b6a:	9207      	str	r2, [sp, #28]
 8005b6c:	e014      	b.n	8005b98 <_svfiprintf_r+0x110>
 8005b6e:	eba0 0308 	sub.w	r3, r0, r8
 8005b72:	fa09 f303 	lsl.w	r3, r9, r3
 8005b76:	4313      	orrs	r3, r2
 8005b78:	9304      	str	r3, [sp, #16]
 8005b7a:	46a2      	mov	sl, r4
 8005b7c:	e7d2      	b.n	8005b24 <_svfiprintf_r+0x9c>
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	1d19      	adds	r1, r3, #4
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	9103      	str	r1, [sp, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	bfbb      	ittet	lt
 8005b8a:	425b      	neglt	r3, r3
 8005b8c:	f042 0202 	orrlt.w	r2, r2, #2
 8005b90:	9307      	strge	r3, [sp, #28]
 8005b92:	9307      	strlt	r3, [sp, #28]
 8005b94:	bfb8      	it	lt
 8005b96:	9204      	strlt	r2, [sp, #16]
 8005b98:	7823      	ldrb	r3, [r4, #0]
 8005b9a:	2b2e      	cmp	r3, #46	; 0x2e
 8005b9c:	d10c      	bne.n	8005bb8 <_svfiprintf_r+0x130>
 8005b9e:	7863      	ldrb	r3, [r4, #1]
 8005ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8005ba2:	d135      	bne.n	8005c10 <_svfiprintf_r+0x188>
 8005ba4:	9b03      	ldr	r3, [sp, #12]
 8005ba6:	1d1a      	adds	r2, r3, #4
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	9203      	str	r2, [sp, #12]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	bfb8      	it	lt
 8005bb0:	f04f 33ff 	movlt.w	r3, #4294967295
 8005bb4:	3402      	adds	r4, #2
 8005bb6:	9305      	str	r3, [sp, #20]
 8005bb8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005c84 <_svfiprintf_r+0x1fc>
 8005bbc:	7821      	ldrb	r1, [r4, #0]
 8005bbe:	2203      	movs	r2, #3
 8005bc0:	4650      	mov	r0, sl
 8005bc2:	f7fa fb05 	bl	80001d0 <memchr>
 8005bc6:	b140      	cbz	r0, 8005bda <_svfiprintf_r+0x152>
 8005bc8:	2340      	movs	r3, #64	; 0x40
 8005bca:	eba0 000a 	sub.w	r0, r0, sl
 8005bce:	fa03 f000 	lsl.w	r0, r3, r0
 8005bd2:	9b04      	ldr	r3, [sp, #16]
 8005bd4:	4303      	orrs	r3, r0
 8005bd6:	3401      	adds	r4, #1
 8005bd8:	9304      	str	r3, [sp, #16]
 8005bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bde:	4826      	ldr	r0, [pc, #152]	; (8005c78 <_svfiprintf_r+0x1f0>)
 8005be0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005be4:	2206      	movs	r2, #6
 8005be6:	f7fa faf3 	bl	80001d0 <memchr>
 8005bea:	2800      	cmp	r0, #0
 8005bec:	d038      	beq.n	8005c60 <_svfiprintf_r+0x1d8>
 8005bee:	4b23      	ldr	r3, [pc, #140]	; (8005c7c <_svfiprintf_r+0x1f4>)
 8005bf0:	bb1b      	cbnz	r3, 8005c3a <_svfiprintf_r+0x1b2>
 8005bf2:	9b03      	ldr	r3, [sp, #12]
 8005bf4:	3307      	adds	r3, #7
 8005bf6:	f023 0307 	bic.w	r3, r3, #7
 8005bfa:	3308      	adds	r3, #8
 8005bfc:	9303      	str	r3, [sp, #12]
 8005bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c00:	4433      	add	r3, r6
 8005c02:	9309      	str	r3, [sp, #36]	; 0x24
 8005c04:	e767      	b.n	8005ad6 <_svfiprintf_r+0x4e>
 8005c06:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c0a:	460c      	mov	r4, r1
 8005c0c:	2001      	movs	r0, #1
 8005c0e:	e7a5      	b.n	8005b5c <_svfiprintf_r+0xd4>
 8005c10:	2300      	movs	r3, #0
 8005c12:	3401      	adds	r4, #1
 8005c14:	9305      	str	r3, [sp, #20]
 8005c16:	4619      	mov	r1, r3
 8005c18:	f04f 0c0a 	mov.w	ip, #10
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c22:	3a30      	subs	r2, #48	; 0x30
 8005c24:	2a09      	cmp	r2, #9
 8005c26:	d903      	bls.n	8005c30 <_svfiprintf_r+0x1a8>
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0c5      	beq.n	8005bb8 <_svfiprintf_r+0x130>
 8005c2c:	9105      	str	r1, [sp, #20]
 8005c2e:	e7c3      	b.n	8005bb8 <_svfiprintf_r+0x130>
 8005c30:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c34:	4604      	mov	r4, r0
 8005c36:	2301      	movs	r3, #1
 8005c38:	e7f0      	b.n	8005c1c <_svfiprintf_r+0x194>
 8005c3a:	ab03      	add	r3, sp, #12
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	462a      	mov	r2, r5
 8005c40:	4b0f      	ldr	r3, [pc, #60]	; (8005c80 <_svfiprintf_r+0x1f8>)
 8005c42:	a904      	add	r1, sp, #16
 8005c44:	4638      	mov	r0, r7
 8005c46:	f3af 8000 	nop.w
 8005c4a:	1c42      	adds	r2, r0, #1
 8005c4c:	4606      	mov	r6, r0
 8005c4e:	d1d6      	bne.n	8005bfe <_svfiprintf_r+0x176>
 8005c50:	89ab      	ldrh	r3, [r5, #12]
 8005c52:	065b      	lsls	r3, r3, #25
 8005c54:	f53f af2c 	bmi.w	8005ab0 <_svfiprintf_r+0x28>
 8005c58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c5a:	b01d      	add	sp, #116	; 0x74
 8005c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c60:	ab03      	add	r3, sp, #12
 8005c62:	9300      	str	r3, [sp, #0]
 8005c64:	462a      	mov	r2, r5
 8005c66:	4b06      	ldr	r3, [pc, #24]	; (8005c80 <_svfiprintf_r+0x1f8>)
 8005c68:	a904      	add	r1, sp, #16
 8005c6a:	4638      	mov	r0, r7
 8005c6c:	f000 f9d4 	bl	8006018 <_printf_i>
 8005c70:	e7eb      	b.n	8005c4a <_svfiprintf_r+0x1c2>
 8005c72:	bf00      	nop
 8005c74:	08007416 	.word	0x08007416
 8005c78:	08007420 	.word	0x08007420
 8005c7c:	00000000 	.word	0x00000000
 8005c80:	080059d1 	.word	0x080059d1
 8005c84:	0800741c 	.word	0x0800741c

08005c88 <__sfputc_r>:
 8005c88:	6893      	ldr	r3, [r2, #8]
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	b410      	push	{r4}
 8005c90:	6093      	str	r3, [r2, #8]
 8005c92:	da08      	bge.n	8005ca6 <__sfputc_r+0x1e>
 8005c94:	6994      	ldr	r4, [r2, #24]
 8005c96:	42a3      	cmp	r3, r4
 8005c98:	db01      	blt.n	8005c9e <__sfputc_r+0x16>
 8005c9a:	290a      	cmp	r1, #10
 8005c9c:	d103      	bne.n	8005ca6 <__sfputc_r+0x1e>
 8005c9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ca2:	f000 baef 	b.w	8006284 <__swbuf_r>
 8005ca6:	6813      	ldr	r3, [r2, #0]
 8005ca8:	1c58      	adds	r0, r3, #1
 8005caa:	6010      	str	r0, [r2, #0]
 8005cac:	7019      	strb	r1, [r3, #0]
 8005cae:	4608      	mov	r0, r1
 8005cb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cb4:	4770      	bx	lr

08005cb6 <__sfputs_r>:
 8005cb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cb8:	4606      	mov	r6, r0
 8005cba:	460f      	mov	r7, r1
 8005cbc:	4614      	mov	r4, r2
 8005cbe:	18d5      	adds	r5, r2, r3
 8005cc0:	42ac      	cmp	r4, r5
 8005cc2:	d101      	bne.n	8005cc8 <__sfputs_r+0x12>
 8005cc4:	2000      	movs	r0, #0
 8005cc6:	e007      	b.n	8005cd8 <__sfputs_r+0x22>
 8005cc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ccc:	463a      	mov	r2, r7
 8005cce:	4630      	mov	r0, r6
 8005cd0:	f7ff ffda 	bl	8005c88 <__sfputc_r>
 8005cd4:	1c43      	adds	r3, r0, #1
 8005cd6:	d1f3      	bne.n	8005cc0 <__sfputs_r+0xa>
 8005cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005cdc <_vfiprintf_r>:
 8005cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce0:	460d      	mov	r5, r1
 8005ce2:	b09d      	sub	sp, #116	; 0x74
 8005ce4:	4614      	mov	r4, r2
 8005ce6:	4698      	mov	r8, r3
 8005ce8:	4606      	mov	r6, r0
 8005cea:	b118      	cbz	r0, 8005cf4 <_vfiprintf_r+0x18>
 8005cec:	6983      	ldr	r3, [r0, #24]
 8005cee:	b90b      	cbnz	r3, 8005cf4 <_vfiprintf_r+0x18>
 8005cf0:	f000 fcaa 	bl	8006648 <__sinit>
 8005cf4:	4b89      	ldr	r3, [pc, #548]	; (8005f1c <_vfiprintf_r+0x240>)
 8005cf6:	429d      	cmp	r5, r3
 8005cf8:	d11b      	bne.n	8005d32 <_vfiprintf_r+0x56>
 8005cfa:	6875      	ldr	r5, [r6, #4]
 8005cfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cfe:	07d9      	lsls	r1, r3, #31
 8005d00:	d405      	bmi.n	8005d0e <_vfiprintf_r+0x32>
 8005d02:	89ab      	ldrh	r3, [r5, #12]
 8005d04:	059a      	lsls	r2, r3, #22
 8005d06:	d402      	bmi.n	8005d0e <_vfiprintf_r+0x32>
 8005d08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d0a:	f000 fd3b 	bl	8006784 <__retarget_lock_acquire_recursive>
 8005d0e:	89ab      	ldrh	r3, [r5, #12]
 8005d10:	071b      	lsls	r3, r3, #28
 8005d12:	d501      	bpl.n	8005d18 <_vfiprintf_r+0x3c>
 8005d14:	692b      	ldr	r3, [r5, #16]
 8005d16:	b9eb      	cbnz	r3, 8005d54 <_vfiprintf_r+0x78>
 8005d18:	4629      	mov	r1, r5
 8005d1a:	4630      	mov	r0, r6
 8005d1c:	f000 fb04 	bl	8006328 <__swsetup_r>
 8005d20:	b1c0      	cbz	r0, 8005d54 <_vfiprintf_r+0x78>
 8005d22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d24:	07dc      	lsls	r4, r3, #31
 8005d26:	d50e      	bpl.n	8005d46 <_vfiprintf_r+0x6a>
 8005d28:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2c:	b01d      	add	sp, #116	; 0x74
 8005d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d32:	4b7b      	ldr	r3, [pc, #492]	; (8005f20 <_vfiprintf_r+0x244>)
 8005d34:	429d      	cmp	r5, r3
 8005d36:	d101      	bne.n	8005d3c <_vfiprintf_r+0x60>
 8005d38:	68b5      	ldr	r5, [r6, #8]
 8005d3a:	e7df      	b.n	8005cfc <_vfiprintf_r+0x20>
 8005d3c:	4b79      	ldr	r3, [pc, #484]	; (8005f24 <_vfiprintf_r+0x248>)
 8005d3e:	429d      	cmp	r5, r3
 8005d40:	bf08      	it	eq
 8005d42:	68f5      	ldreq	r5, [r6, #12]
 8005d44:	e7da      	b.n	8005cfc <_vfiprintf_r+0x20>
 8005d46:	89ab      	ldrh	r3, [r5, #12]
 8005d48:	0598      	lsls	r0, r3, #22
 8005d4a:	d4ed      	bmi.n	8005d28 <_vfiprintf_r+0x4c>
 8005d4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d4e:	f000 fd1a 	bl	8006786 <__retarget_lock_release_recursive>
 8005d52:	e7e9      	b.n	8005d28 <_vfiprintf_r+0x4c>
 8005d54:	2300      	movs	r3, #0
 8005d56:	9309      	str	r3, [sp, #36]	; 0x24
 8005d58:	2320      	movs	r3, #32
 8005d5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d62:	2330      	movs	r3, #48	; 0x30
 8005d64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005f28 <_vfiprintf_r+0x24c>
 8005d68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d6c:	f04f 0901 	mov.w	r9, #1
 8005d70:	4623      	mov	r3, r4
 8005d72:	469a      	mov	sl, r3
 8005d74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d78:	b10a      	cbz	r2, 8005d7e <_vfiprintf_r+0xa2>
 8005d7a:	2a25      	cmp	r2, #37	; 0x25
 8005d7c:	d1f9      	bne.n	8005d72 <_vfiprintf_r+0x96>
 8005d7e:	ebba 0b04 	subs.w	fp, sl, r4
 8005d82:	d00b      	beq.n	8005d9c <_vfiprintf_r+0xc0>
 8005d84:	465b      	mov	r3, fp
 8005d86:	4622      	mov	r2, r4
 8005d88:	4629      	mov	r1, r5
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f7ff ff93 	bl	8005cb6 <__sfputs_r>
 8005d90:	3001      	adds	r0, #1
 8005d92:	f000 80aa 	beq.w	8005eea <_vfiprintf_r+0x20e>
 8005d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d98:	445a      	add	r2, fp
 8005d9a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 80a2 	beq.w	8005eea <_vfiprintf_r+0x20e>
 8005da6:	2300      	movs	r3, #0
 8005da8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005db0:	f10a 0a01 	add.w	sl, sl, #1
 8005db4:	9304      	str	r3, [sp, #16]
 8005db6:	9307      	str	r3, [sp, #28]
 8005db8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005dbc:	931a      	str	r3, [sp, #104]	; 0x68
 8005dbe:	4654      	mov	r4, sl
 8005dc0:	2205      	movs	r2, #5
 8005dc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dc6:	4858      	ldr	r0, [pc, #352]	; (8005f28 <_vfiprintf_r+0x24c>)
 8005dc8:	f7fa fa02 	bl	80001d0 <memchr>
 8005dcc:	9a04      	ldr	r2, [sp, #16]
 8005dce:	b9d8      	cbnz	r0, 8005e08 <_vfiprintf_r+0x12c>
 8005dd0:	06d1      	lsls	r1, r2, #27
 8005dd2:	bf44      	itt	mi
 8005dd4:	2320      	movmi	r3, #32
 8005dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dda:	0713      	lsls	r3, r2, #28
 8005ddc:	bf44      	itt	mi
 8005dde:	232b      	movmi	r3, #43	; 0x2b
 8005de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005de4:	f89a 3000 	ldrb.w	r3, [sl]
 8005de8:	2b2a      	cmp	r3, #42	; 0x2a
 8005dea:	d015      	beq.n	8005e18 <_vfiprintf_r+0x13c>
 8005dec:	9a07      	ldr	r2, [sp, #28]
 8005dee:	4654      	mov	r4, sl
 8005df0:	2000      	movs	r0, #0
 8005df2:	f04f 0c0a 	mov.w	ip, #10
 8005df6:	4621      	mov	r1, r4
 8005df8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dfc:	3b30      	subs	r3, #48	; 0x30
 8005dfe:	2b09      	cmp	r3, #9
 8005e00:	d94e      	bls.n	8005ea0 <_vfiprintf_r+0x1c4>
 8005e02:	b1b0      	cbz	r0, 8005e32 <_vfiprintf_r+0x156>
 8005e04:	9207      	str	r2, [sp, #28]
 8005e06:	e014      	b.n	8005e32 <_vfiprintf_r+0x156>
 8005e08:	eba0 0308 	sub.w	r3, r0, r8
 8005e0c:	fa09 f303 	lsl.w	r3, r9, r3
 8005e10:	4313      	orrs	r3, r2
 8005e12:	9304      	str	r3, [sp, #16]
 8005e14:	46a2      	mov	sl, r4
 8005e16:	e7d2      	b.n	8005dbe <_vfiprintf_r+0xe2>
 8005e18:	9b03      	ldr	r3, [sp, #12]
 8005e1a:	1d19      	adds	r1, r3, #4
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	9103      	str	r1, [sp, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	bfbb      	ittet	lt
 8005e24:	425b      	neglt	r3, r3
 8005e26:	f042 0202 	orrlt.w	r2, r2, #2
 8005e2a:	9307      	strge	r3, [sp, #28]
 8005e2c:	9307      	strlt	r3, [sp, #28]
 8005e2e:	bfb8      	it	lt
 8005e30:	9204      	strlt	r2, [sp, #16]
 8005e32:	7823      	ldrb	r3, [r4, #0]
 8005e34:	2b2e      	cmp	r3, #46	; 0x2e
 8005e36:	d10c      	bne.n	8005e52 <_vfiprintf_r+0x176>
 8005e38:	7863      	ldrb	r3, [r4, #1]
 8005e3a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e3c:	d135      	bne.n	8005eaa <_vfiprintf_r+0x1ce>
 8005e3e:	9b03      	ldr	r3, [sp, #12]
 8005e40:	1d1a      	adds	r2, r3, #4
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	9203      	str	r2, [sp, #12]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	bfb8      	it	lt
 8005e4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e4e:	3402      	adds	r4, #2
 8005e50:	9305      	str	r3, [sp, #20]
 8005e52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005f38 <_vfiprintf_r+0x25c>
 8005e56:	7821      	ldrb	r1, [r4, #0]
 8005e58:	2203      	movs	r2, #3
 8005e5a:	4650      	mov	r0, sl
 8005e5c:	f7fa f9b8 	bl	80001d0 <memchr>
 8005e60:	b140      	cbz	r0, 8005e74 <_vfiprintf_r+0x198>
 8005e62:	2340      	movs	r3, #64	; 0x40
 8005e64:	eba0 000a 	sub.w	r0, r0, sl
 8005e68:	fa03 f000 	lsl.w	r0, r3, r0
 8005e6c:	9b04      	ldr	r3, [sp, #16]
 8005e6e:	4303      	orrs	r3, r0
 8005e70:	3401      	adds	r4, #1
 8005e72:	9304      	str	r3, [sp, #16]
 8005e74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e78:	482c      	ldr	r0, [pc, #176]	; (8005f2c <_vfiprintf_r+0x250>)
 8005e7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e7e:	2206      	movs	r2, #6
 8005e80:	f7fa f9a6 	bl	80001d0 <memchr>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	d03f      	beq.n	8005f08 <_vfiprintf_r+0x22c>
 8005e88:	4b29      	ldr	r3, [pc, #164]	; (8005f30 <_vfiprintf_r+0x254>)
 8005e8a:	bb1b      	cbnz	r3, 8005ed4 <_vfiprintf_r+0x1f8>
 8005e8c:	9b03      	ldr	r3, [sp, #12]
 8005e8e:	3307      	adds	r3, #7
 8005e90:	f023 0307 	bic.w	r3, r3, #7
 8005e94:	3308      	adds	r3, #8
 8005e96:	9303      	str	r3, [sp, #12]
 8005e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e9a:	443b      	add	r3, r7
 8005e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e9e:	e767      	b.n	8005d70 <_vfiprintf_r+0x94>
 8005ea0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ea4:	460c      	mov	r4, r1
 8005ea6:	2001      	movs	r0, #1
 8005ea8:	e7a5      	b.n	8005df6 <_vfiprintf_r+0x11a>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	3401      	adds	r4, #1
 8005eae:	9305      	str	r3, [sp, #20]
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	f04f 0c0a 	mov.w	ip, #10
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ebc:	3a30      	subs	r2, #48	; 0x30
 8005ebe:	2a09      	cmp	r2, #9
 8005ec0:	d903      	bls.n	8005eca <_vfiprintf_r+0x1ee>
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d0c5      	beq.n	8005e52 <_vfiprintf_r+0x176>
 8005ec6:	9105      	str	r1, [sp, #20]
 8005ec8:	e7c3      	b.n	8005e52 <_vfiprintf_r+0x176>
 8005eca:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ece:	4604      	mov	r4, r0
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e7f0      	b.n	8005eb6 <_vfiprintf_r+0x1da>
 8005ed4:	ab03      	add	r3, sp, #12
 8005ed6:	9300      	str	r3, [sp, #0]
 8005ed8:	462a      	mov	r2, r5
 8005eda:	4b16      	ldr	r3, [pc, #88]	; (8005f34 <_vfiprintf_r+0x258>)
 8005edc:	a904      	add	r1, sp, #16
 8005ede:	4630      	mov	r0, r6
 8005ee0:	f3af 8000 	nop.w
 8005ee4:	4607      	mov	r7, r0
 8005ee6:	1c78      	adds	r0, r7, #1
 8005ee8:	d1d6      	bne.n	8005e98 <_vfiprintf_r+0x1bc>
 8005eea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005eec:	07d9      	lsls	r1, r3, #31
 8005eee:	d405      	bmi.n	8005efc <_vfiprintf_r+0x220>
 8005ef0:	89ab      	ldrh	r3, [r5, #12]
 8005ef2:	059a      	lsls	r2, r3, #22
 8005ef4:	d402      	bmi.n	8005efc <_vfiprintf_r+0x220>
 8005ef6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ef8:	f000 fc45 	bl	8006786 <__retarget_lock_release_recursive>
 8005efc:	89ab      	ldrh	r3, [r5, #12]
 8005efe:	065b      	lsls	r3, r3, #25
 8005f00:	f53f af12 	bmi.w	8005d28 <_vfiprintf_r+0x4c>
 8005f04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f06:	e711      	b.n	8005d2c <_vfiprintf_r+0x50>
 8005f08:	ab03      	add	r3, sp, #12
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	462a      	mov	r2, r5
 8005f0e:	4b09      	ldr	r3, [pc, #36]	; (8005f34 <_vfiprintf_r+0x258>)
 8005f10:	a904      	add	r1, sp, #16
 8005f12:	4630      	mov	r0, r6
 8005f14:	f000 f880 	bl	8006018 <_printf_i>
 8005f18:	e7e4      	b.n	8005ee4 <_vfiprintf_r+0x208>
 8005f1a:	bf00      	nop
 8005f1c:	0800746c 	.word	0x0800746c
 8005f20:	0800748c 	.word	0x0800748c
 8005f24:	0800744c 	.word	0x0800744c
 8005f28:	08007416 	.word	0x08007416
 8005f2c:	08007420 	.word	0x08007420
 8005f30:	00000000 	.word	0x00000000
 8005f34:	08005cb7 	.word	0x08005cb7
 8005f38:	0800741c 	.word	0x0800741c

08005f3c <_printf_common>:
 8005f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f40:	4616      	mov	r6, r2
 8005f42:	4699      	mov	r9, r3
 8005f44:	688a      	ldr	r2, [r1, #8]
 8005f46:	690b      	ldr	r3, [r1, #16]
 8005f48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	bfb8      	it	lt
 8005f50:	4613      	movlt	r3, r2
 8005f52:	6033      	str	r3, [r6, #0]
 8005f54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f58:	4607      	mov	r7, r0
 8005f5a:	460c      	mov	r4, r1
 8005f5c:	b10a      	cbz	r2, 8005f62 <_printf_common+0x26>
 8005f5e:	3301      	adds	r3, #1
 8005f60:	6033      	str	r3, [r6, #0]
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	0699      	lsls	r1, r3, #26
 8005f66:	bf42      	ittt	mi
 8005f68:	6833      	ldrmi	r3, [r6, #0]
 8005f6a:	3302      	addmi	r3, #2
 8005f6c:	6033      	strmi	r3, [r6, #0]
 8005f6e:	6825      	ldr	r5, [r4, #0]
 8005f70:	f015 0506 	ands.w	r5, r5, #6
 8005f74:	d106      	bne.n	8005f84 <_printf_common+0x48>
 8005f76:	f104 0a19 	add.w	sl, r4, #25
 8005f7a:	68e3      	ldr	r3, [r4, #12]
 8005f7c:	6832      	ldr	r2, [r6, #0]
 8005f7e:	1a9b      	subs	r3, r3, r2
 8005f80:	42ab      	cmp	r3, r5
 8005f82:	dc26      	bgt.n	8005fd2 <_printf_common+0x96>
 8005f84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f88:	1e13      	subs	r3, r2, #0
 8005f8a:	6822      	ldr	r2, [r4, #0]
 8005f8c:	bf18      	it	ne
 8005f8e:	2301      	movne	r3, #1
 8005f90:	0692      	lsls	r2, r2, #26
 8005f92:	d42b      	bmi.n	8005fec <_printf_common+0xb0>
 8005f94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f98:	4649      	mov	r1, r9
 8005f9a:	4638      	mov	r0, r7
 8005f9c:	47c0      	blx	r8
 8005f9e:	3001      	adds	r0, #1
 8005fa0:	d01e      	beq.n	8005fe0 <_printf_common+0xa4>
 8005fa2:	6823      	ldr	r3, [r4, #0]
 8005fa4:	68e5      	ldr	r5, [r4, #12]
 8005fa6:	6832      	ldr	r2, [r6, #0]
 8005fa8:	f003 0306 	and.w	r3, r3, #6
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	bf08      	it	eq
 8005fb0:	1aad      	subeq	r5, r5, r2
 8005fb2:	68a3      	ldr	r3, [r4, #8]
 8005fb4:	6922      	ldr	r2, [r4, #16]
 8005fb6:	bf0c      	ite	eq
 8005fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fbc:	2500      	movne	r5, #0
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	bfc4      	itt	gt
 8005fc2:	1a9b      	subgt	r3, r3, r2
 8005fc4:	18ed      	addgt	r5, r5, r3
 8005fc6:	2600      	movs	r6, #0
 8005fc8:	341a      	adds	r4, #26
 8005fca:	42b5      	cmp	r5, r6
 8005fcc:	d11a      	bne.n	8006004 <_printf_common+0xc8>
 8005fce:	2000      	movs	r0, #0
 8005fd0:	e008      	b.n	8005fe4 <_printf_common+0xa8>
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	4652      	mov	r2, sl
 8005fd6:	4649      	mov	r1, r9
 8005fd8:	4638      	mov	r0, r7
 8005fda:	47c0      	blx	r8
 8005fdc:	3001      	adds	r0, #1
 8005fde:	d103      	bne.n	8005fe8 <_printf_common+0xac>
 8005fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe8:	3501      	adds	r5, #1
 8005fea:	e7c6      	b.n	8005f7a <_printf_common+0x3e>
 8005fec:	18e1      	adds	r1, r4, r3
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	2030      	movs	r0, #48	; 0x30
 8005ff2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ff6:	4422      	add	r2, r4
 8005ff8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ffc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006000:	3302      	adds	r3, #2
 8006002:	e7c7      	b.n	8005f94 <_printf_common+0x58>
 8006004:	2301      	movs	r3, #1
 8006006:	4622      	mov	r2, r4
 8006008:	4649      	mov	r1, r9
 800600a:	4638      	mov	r0, r7
 800600c:	47c0      	blx	r8
 800600e:	3001      	adds	r0, #1
 8006010:	d0e6      	beq.n	8005fe0 <_printf_common+0xa4>
 8006012:	3601      	adds	r6, #1
 8006014:	e7d9      	b.n	8005fca <_printf_common+0x8e>
	...

08006018 <_printf_i>:
 8006018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800601c:	460c      	mov	r4, r1
 800601e:	4691      	mov	r9, r2
 8006020:	7e27      	ldrb	r7, [r4, #24]
 8006022:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006024:	2f78      	cmp	r7, #120	; 0x78
 8006026:	4680      	mov	r8, r0
 8006028:	469a      	mov	sl, r3
 800602a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800602e:	d807      	bhi.n	8006040 <_printf_i+0x28>
 8006030:	2f62      	cmp	r7, #98	; 0x62
 8006032:	d80a      	bhi.n	800604a <_printf_i+0x32>
 8006034:	2f00      	cmp	r7, #0
 8006036:	f000 80d8 	beq.w	80061ea <_printf_i+0x1d2>
 800603a:	2f58      	cmp	r7, #88	; 0x58
 800603c:	f000 80a3 	beq.w	8006186 <_printf_i+0x16e>
 8006040:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006044:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006048:	e03a      	b.n	80060c0 <_printf_i+0xa8>
 800604a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800604e:	2b15      	cmp	r3, #21
 8006050:	d8f6      	bhi.n	8006040 <_printf_i+0x28>
 8006052:	a001      	add	r0, pc, #4	; (adr r0, 8006058 <_printf_i+0x40>)
 8006054:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006058:	080060b1 	.word	0x080060b1
 800605c:	080060c5 	.word	0x080060c5
 8006060:	08006041 	.word	0x08006041
 8006064:	08006041 	.word	0x08006041
 8006068:	08006041 	.word	0x08006041
 800606c:	08006041 	.word	0x08006041
 8006070:	080060c5 	.word	0x080060c5
 8006074:	08006041 	.word	0x08006041
 8006078:	08006041 	.word	0x08006041
 800607c:	08006041 	.word	0x08006041
 8006080:	08006041 	.word	0x08006041
 8006084:	080061d1 	.word	0x080061d1
 8006088:	080060f5 	.word	0x080060f5
 800608c:	080061b3 	.word	0x080061b3
 8006090:	08006041 	.word	0x08006041
 8006094:	08006041 	.word	0x08006041
 8006098:	080061f3 	.word	0x080061f3
 800609c:	08006041 	.word	0x08006041
 80060a0:	080060f5 	.word	0x080060f5
 80060a4:	08006041 	.word	0x08006041
 80060a8:	08006041 	.word	0x08006041
 80060ac:	080061bb 	.word	0x080061bb
 80060b0:	680b      	ldr	r3, [r1, #0]
 80060b2:	1d1a      	adds	r2, r3, #4
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	600a      	str	r2, [r1, #0]
 80060b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80060bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80060c0:	2301      	movs	r3, #1
 80060c2:	e0a3      	b.n	800620c <_printf_i+0x1f4>
 80060c4:	6825      	ldr	r5, [r4, #0]
 80060c6:	6808      	ldr	r0, [r1, #0]
 80060c8:	062e      	lsls	r6, r5, #24
 80060ca:	f100 0304 	add.w	r3, r0, #4
 80060ce:	d50a      	bpl.n	80060e6 <_printf_i+0xce>
 80060d0:	6805      	ldr	r5, [r0, #0]
 80060d2:	600b      	str	r3, [r1, #0]
 80060d4:	2d00      	cmp	r5, #0
 80060d6:	da03      	bge.n	80060e0 <_printf_i+0xc8>
 80060d8:	232d      	movs	r3, #45	; 0x2d
 80060da:	426d      	negs	r5, r5
 80060dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060e0:	485e      	ldr	r0, [pc, #376]	; (800625c <_printf_i+0x244>)
 80060e2:	230a      	movs	r3, #10
 80060e4:	e019      	b.n	800611a <_printf_i+0x102>
 80060e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80060ea:	6805      	ldr	r5, [r0, #0]
 80060ec:	600b      	str	r3, [r1, #0]
 80060ee:	bf18      	it	ne
 80060f0:	b22d      	sxthne	r5, r5
 80060f2:	e7ef      	b.n	80060d4 <_printf_i+0xbc>
 80060f4:	680b      	ldr	r3, [r1, #0]
 80060f6:	6825      	ldr	r5, [r4, #0]
 80060f8:	1d18      	adds	r0, r3, #4
 80060fa:	6008      	str	r0, [r1, #0]
 80060fc:	0628      	lsls	r0, r5, #24
 80060fe:	d501      	bpl.n	8006104 <_printf_i+0xec>
 8006100:	681d      	ldr	r5, [r3, #0]
 8006102:	e002      	b.n	800610a <_printf_i+0xf2>
 8006104:	0669      	lsls	r1, r5, #25
 8006106:	d5fb      	bpl.n	8006100 <_printf_i+0xe8>
 8006108:	881d      	ldrh	r5, [r3, #0]
 800610a:	4854      	ldr	r0, [pc, #336]	; (800625c <_printf_i+0x244>)
 800610c:	2f6f      	cmp	r7, #111	; 0x6f
 800610e:	bf0c      	ite	eq
 8006110:	2308      	moveq	r3, #8
 8006112:	230a      	movne	r3, #10
 8006114:	2100      	movs	r1, #0
 8006116:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800611a:	6866      	ldr	r6, [r4, #4]
 800611c:	60a6      	str	r6, [r4, #8]
 800611e:	2e00      	cmp	r6, #0
 8006120:	bfa2      	ittt	ge
 8006122:	6821      	ldrge	r1, [r4, #0]
 8006124:	f021 0104 	bicge.w	r1, r1, #4
 8006128:	6021      	strge	r1, [r4, #0]
 800612a:	b90d      	cbnz	r5, 8006130 <_printf_i+0x118>
 800612c:	2e00      	cmp	r6, #0
 800612e:	d04d      	beq.n	80061cc <_printf_i+0x1b4>
 8006130:	4616      	mov	r6, r2
 8006132:	fbb5 f1f3 	udiv	r1, r5, r3
 8006136:	fb03 5711 	mls	r7, r3, r1, r5
 800613a:	5dc7      	ldrb	r7, [r0, r7]
 800613c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006140:	462f      	mov	r7, r5
 8006142:	42bb      	cmp	r3, r7
 8006144:	460d      	mov	r5, r1
 8006146:	d9f4      	bls.n	8006132 <_printf_i+0x11a>
 8006148:	2b08      	cmp	r3, #8
 800614a:	d10b      	bne.n	8006164 <_printf_i+0x14c>
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	07df      	lsls	r7, r3, #31
 8006150:	d508      	bpl.n	8006164 <_printf_i+0x14c>
 8006152:	6923      	ldr	r3, [r4, #16]
 8006154:	6861      	ldr	r1, [r4, #4]
 8006156:	4299      	cmp	r1, r3
 8006158:	bfde      	ittt	le
 800615a:	2330      	movle	r3, #48	; 0x30
 800615c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006160:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006164:	1b92      	subs	r2, r2, r6
 8006166:	6122      	str	r2, [r4, #16]
 8006168:	f8cd a000 	str.w	sl, [sp]
 800616c:	464b      	mov	r3, r9
 800616e:	aa03      	add	r2, sp, #12
 8006170:	4621      	mov	r1, r4
 8006172:	4640      	mov	r0, r8
 8006174:	f7ff fee2 	bl	8005f3c <_printf_common>
 8006178:	3001      	adds	r0, #1
 800617a:	d14c      	bne.n	8006216 <_printf_i+0x1fe>
 800617c:	f04f 30ff 	mov.w	r0, #4294967295
 8006180:	b004      	add	sp, #16
 8006182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006186:	4835      	ldr	r0, [pc, #212]	; (800625c <_printf_i+0x244>)
 8006188:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	680e      	ldr	r6, [r1, #0]
 8006190:	061f      	lsls	r7, r3, #24
 8006192:	f856 5b04 	ldr.w	r5, [r6], #4
 8006196:	600e      	str	r6, [r1, #0]
 8006198:	d514      	bpl.n	80061c4 <_printf_i+0x1ac>
 800619a:	07d9      	lsls	r1, r3, #31
 800619c:	bf44      	itt	mi
 800619e:	f043 0320 	orrmi.w	r3, r3, #32
 80061a2:	6023      	strmi	r3, [r4, #0]
 80061a4:	b91d      	cbnz	r5, 80061ae <_printf_i+0x196>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	f023 0320 	bic.w	r3, r3, #32
 80061ac:	6023      	str	r3, [r4, #0]
 80061ae:	2310      	movs	r3, #16
 80061b0:	e7b0      	b.n	8006114 <_printf_i+0xfc>
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	f043 0320 	orr.w	r3, r3, #32
 80061b8:	6023      	str	r3, [r4, #0]
 80061ba:	2378      	movs	r3, #120	; 0x78
 80061bc:	4828      	ldr	r0, [pc, #160]	; (8006260 <_printf_i+0x248>)
 80061be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061c2:	e7e3      	b.n	800618c <_printf_i+0x174>
 80061c4:	065e      	lsls	r6, r3, #25
 80061c6:	bf48      	it	mi
 80061c8:	b2ad      	uxthmi	r5, r5
 80061ca:	e7e6      	b.n	800619a <_printf_i+0x182>
 80061cc:	4616      	mov	r6, r2
 80061ce:	e7bb      	b.n	8006148 <_printf_i+0x130>
 80061d0:	680b      	ldr	r3, [r1, #0]
 80061d2:	6826      	ldr	r6, [r4, #0]
 80061d4:	6960      	ldr	r0, [r4, #20]
 80061d6:	1d1d      	adds	r5, r3, #4
 80061d8:	600d      	str	r5, [r1, #0]
 80061da:	0635      	lsls	r5, r6, #24
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	d501      	bpl.n	80061e4 <_printf_i+0x1cc>
 80061e0:	6018      	str	r0, [r3, #0]
 80061e2:	e002      	b.n	80061ea <_printf_i+0x1d2>
 80061e4:	0671      	lsls	r1, r6, #25
 80061e6:	d5fb      	bpl.n	80061e0 <_printf_i+0x1c8>
 80061e8:	8018      	strh	r0, [r3, #0]
 80061ea:	2300      	movs	r3, #0
 80061ec:	6123      	str	r3, [r4, #16]
 80061ee:	4616      	mov	r6, r2
 80061f0:	e7ba      	b.n	8006168 <_printf_i+0x150>
 80061f2:	680b      	ldr	r3, [r1, #0]
 80061f4:	1d1a      	adds	r2, r3, #4
 80061f6:	600a      	str	r2, [r1, #0]
 80061f8:	681e      	ldr	r6, [r3, #0]
 80061fa:	6862      	ldr	r2, [r4, #4]
 80061fc:	2100      	movs	r1, #0
 80061fe:	4630      	mov	r0, r6
 8006200:	f7f9 ffe6 	bl	80001d0 <memchr>
 8006204:	b108      	cbz	r0, 800620a <_printf_i+0x1f2>
 8006206:	1b80      	subs	r0, r0, r6
 8006208:	6060      	str	r0, [r4, #4]
 800620a:	6863      	ldr	r3, [r4, #4]
 800620c:	6123      	str	r3, [r4, #16]
 800620e:	2300      	movs	r3, #0
 8006210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006214:	e7a8      	b.n	8006168 <_printf_i+0x150>
 8006216:	6923      	ldr	r3, [r4, #16]
 8006218:	4632      	mov	r2, r6
 800621a:	4649      	mov	r1, r9
 800621c:	4640      	mov	r0, r8
 800621e:	47d0      	blx	sl
 8006220:	3001      	adds	r0, #1
 8006222:	d0ab      	beq.n	800617c <_printf_i+0x164>
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	079b      	lsls	r3, r3, #30
 8006228:	d413      	bmi.n	8006252 <_printf_i+0x23a>
 800622a:	68e0      	ldr	r0, [r4, #12]
 800622c:	9b03      	ldr	r3, [sp, #12]
 800622e:	4298      	cmp	r0, r3
 8006230:	bfb8      	it	lt
 8006232:	4618      	movlt	r0, r3
 8006234:	e7a4      	b.n	8006180 <_printf_i+0x168>
 8006236:	2301      	movs	r3, #1
 8006238:	4632      	mov	r2, r6
 800623a:	4649      	mov	r1, r9
 800623c:	4640      	mov	r0, r8
 800623e:	47d0      	blx	sl
 8006240:	3001      	adds	r0, #1
 8006242:	d09b      	beq.n	800617c <_printf_i+0x164>
 8006244:	3501      	adds	r5, #1
 8006246:	68e3      	ldr	r3, [r4, #12]
 8006248:	9903      	ldr	r1, [sp, #12]
 800624a:	1a5b      	subs	r3, r3, r1
 800624c:	42ab      	cmp	r3, r5
 800624e:	dcf2      	bgt.n	8006236 <_printf_i+0x21e>
 8006250:	e7eb      	b.n	800622a <_printf_i+0x212>
 8006252:	2500      	movs	r5, #0
 8006254:	f104 0619 	add.w	r6, r4, #25
 8006258:	e7f5      	b.n	8006246 <_printf_i+0x22e>
 800625a:	bf00      	nop
 800625c:	08007427 	.word	0x08007427
 8006260:	08007438 	.word	0x08007438

08006264 <_sbrk_r>:
 8006264:	b538      	push	{r3, r4, r5, lr}
 8006266:	4d06      	ldr	r5, [pc, #24]	; (8006280 <_sbrk_r+0x1c>)
 8006268:	2300      	movs	r3, #0
 800626a:	4604      	mov	r4, r0
 800626c:	4608      	mov	r0, r1
 800626e:	602b      	str	r3, [r5, #0]
 8006270:	f7fb fe56 	bl	8001f20 <_sbrk>
 8006274:	1c43      	adds	r3, r0, #1
 8006276:	d102      	bne.n	800627e <_sbrk_r+0x1a>
 8006278:	682b      	ldr	r3, [r5, #0]
 800627a:	b103      	cbz	r3, 800627e <_sbrk_r+0x1a>
 800627c:	6023      	str	r3, [r4, #0]
 800627e:	bd38      	pop	{r3, r4, r5, pc}
 8006280:	20000328 	.word	0x20000328

08006284 <__swbuf_r>:
 8006284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006286:	460e      	mov	r6, r1
 8006288:	4614      	mov	r4, r2
 800628a:	4605      	mov	r5, r0
 800628c:	b118      	cbz	r0, 8006296 <__swbuf_r+0x12>
 800628e:	6983      	ldr	r3, [r0, #24]
 8006290:	b90b      	cbnz	r3, 8006296 <__swbuf_r+0x12>
 8006292:	f000 f9d9 	bl	8006648 <__sinit>
 8006296:	4b21      	ldr	r3, [pc, #132]	; (800631c <__swbuf_r+0x98>)
 8006298:	429c      	cmp	r4, r3
 800629a:	d12b      	bne.n	80062f4 <__swbuf_r+0x70>
 800629c:	686c      	ldr	r4, [r5, #4]
 800629e:	69a3      	ldr	r3, [r4, #24]
 80062a0:	60a3      	str	r3, [r4, #8]
 80062a2:	89a3      	ldrh	r3, [r4, #12]
 80062a4:	071a      	lsls	r2, r3, #28
 80062a6:	d52f      	bpl.n	8006308 <__swbuf_r+0x84>
 80062a8:	6923      	ldr	r3, [r4, #16]
 80062aa:	b36b      	cbz	r3, 8006308 <__swbuf_r+0x84>
 80062ac:	6923      	ldr	r3, [r4, #16]
 80062ae:	6820      	ldr	r0, [r4, #0]
 80062b0:	1ac0      	subs	r0, r0, r3
 80062b2:	6963      	ldr	r3, [r4, #20]
 80062b4:	b2f6      	uxtb	r6, r6
 80062b6:	4283      	cmp	r3, r0
 80062b8:	4637      	mov	r7, r6
 80062ba:	dc04      	bgt.n	80062c6 <__swbuf_r+0x42>
 80062bc:	4621      	mov	r1, r4
 80062be:	4628      	mov	r0, r5
 80062c0:	f000 f92e 	bl	8006520 <_fflush_r>
 80062c4:	bb30      	cbnz	r0, 8006314 <__swbuf_r+0x90>
 80062c6:	68a3      	ldr	r3, [r4, #8]
 80062c8:	3b01      	subs	r3, #1
 80062ca:	60a3      	str	r3, [r4, #8]
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	1c5a      	adds	r2, r3, #1
 80062d0:	6022      	str	r2, [r4, #0]
 80062d2:	701e      	strb	r6, [r3, #0]
 80062d4:	6963      	ldr	r3, [r4, #20]
 80062d6:	3001      	adds	r0, #1
 80062d8:	4283      	cmp	r3, r0
 80062da:	d004      	beq.n	80062e6 <__swbuf_r+0x62>
 80062dc:	89a3      	ldrh	r3, [r4, #12]
 80062de:	07db      	lsls	r3, r3, #31
 80062e0:	d506      	bpl.n	80062f0 <__swbuf_r+0x6c>
 80062e2:	2e0a      	cmp	r6, #10
 80062e4:	d104      	bne.n	80062f0 <__swbuf_r+0x6c>
 80062e6:	4621      	mov	r1, r4
 80062e8:	4628      	mov	r0, r5
 80062ea:	f000 f919 	bl	8006520 <_fflush_r>
 80062ee:	b988      	cbnz	r0, 8006314 <__swbuf_r+0x90>
 80062f0:	4638      	mov	r0, r7
 80062f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062f4:	4b0a      	ldr	r3, [pc, #40]	; (8006320 <__swbuf_r+0x9c>)
 80062f6:	429c      	cmp	r4, r3
 80062f8:	d101      	bne.n	80062fe <__swbuf_r+0x7a>
 80062fa:	68ac      	ldr	r4, [r5, #8]
 80062fc:	e7cf      	b.n	800629e <__swbuf_r+0x1a>
 80062fe:	4b09      	ldr	r3, [pc, #36]	; (8006324 <__swbuf_r+0xa0>)
 8006300:	429c      	cmp	r4, r3
 8006302:	bf08      	it	eq
 8006304:	68ec      	ldreq	r4, [r5, #12]
 8006306:	e7ca      	b.n	800629e <__swbuf_r+0x1a>
 8006308:	4621      	mov	r1, r4
 800630a:	4628      	mov	r0, r5
 800630c:	f000 f80c 	bl	8006328 <__swsetup_r>
 8006310:	2800      	cmp	r0, #0
 8006312:	d0cb      	beq.n	80062ac <__swbuf_r+0x28>
 8006314:	f04f 37ff 	mov.w	r7, #4294967295
 8006318:	e7ea      	b.n	80062f0 <__swbuf_r+0x6c>
 800631a:	bf00      	nop
 800631c:	0800746c 	.word	0x0800746c
 8006320:	0800748c 	.word	0x0800748c
 8006324:	0800744c 	.word	0x0800744c

08006328 <__swsetup_r>:
 8006328:	4b32      	ldr	r3, [pc, #200]	; (80063f4 <__swsetup_r+0xcc>)
 800632a:	b570      	push	{r4, r5, r6, lr}
 800632c:	681d      	ldr	r5, [r3, #0]
 800632e:	4606      	mov	r6, r0
 8006330:	460c      	mov	r4, r1
 8006332:	b125      	cbz	r5, 800633e <__swsetup_r+0x16>
 8006334:	69ab      	ldr	r3, [r5, #24]
 8006336:	b913      	cbnz	r3, 800633e <__swsetup_r+0x16>
 8006338:	4628      	mov	r0, r5
 800633a:	f000 f985 	bl	8006648 <__sinit>
 800633e:	4b2e      	ldr	r3, [pc, #184]	; (80063f8 <__swsetup_r+0xd0>)
 8006340:	429c      	cmp	r4, r3
 8006342:	d10f      	bne.n	8006364 <__swsetup_r+0x3c>
 8006344:	686c      	ldr	r4, [r5, #4]
 8006346:	89a3      	ldrh	r3, [r4, #12]
 8006348:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800634c:	0719      	lsls	r1, r3, #28
 800634e:	d42c      	bmi.n	80063aa <__swsetup_r+0x82>
 8006350:	06dd      	lsls	r5, r3, #27
 8006352:	d411      	bmi.n	8006378 <__swsetup_r+0x50>
 8006354:	2309      	movs	r3, #9
 8006356:	6033      	str	r3, [r6, #0]
 8006358:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800635c:	81a3      	strh	r3, [r4, #12]
 800635e:	f04f 30ff 	mov.w	r0, #4294967295
 8006362:	e03e      	b.n	80063e2 <__swsetup_r+0xba>
 8006364:	4b25      	ldr	r3, [pc, #148]	; (80063fc <__swsetup_r+0xd4>)
 8006366:	429c      	cmp	r4, r3
 8006368:	d101      	bne.n	800636e <__swsetup_r+0x46>
 800636a:	68ac      	ldr	r4, [r5, #8]
 800636c:	e7eb      	b.n	8006346 <__swsetup_r+0x1e>
 800636e:	4b24      	ldr	r3, [pc, #144]	; (8006400 <__swsetup_r+0xd8>)
 8006370:	429c      	cmp	r4, r3
 8006372:	bf08      	it	eq
 8006374:	68ec      	ldreq	r4, [r5, #12]
 8006376:	e7e6      	b.n	8006346 <__swsetup_r+0x1e>
 8006378:	0758      	lsls	r0, r3, #29
 800637a:	d512      	bpl.n	80063a2 <__swsetup_r+0x7a>
 800637c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800637e:	b141      	cbz	r1, 8006392 <__swsetup_r+0x6a>
 8006380:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006384:	4299      	cmp	r1, r3
 8006386:	d002      	beq.n	800638e <__swsetup_r+0x66>
 8006388:	4630      	mov	r0, r6
 800638a:	f7ff fa77 	bl	800587c <_free_r>
 800638e:	2300      	movs	r3, #0
 8006390:	6363      	str	r3, [r4, #52]	; 0x34
 8006392:	89a3      	ldrh	r3, [r4, #12]
 8006394:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006398:	81a3      	strh	r3, [r4, #12]
 800639a:	2300      	movs	r3, #0
 800639c:	6063      	str	r3, [r4, #4]
 800639e:	6923      	ldr	r3, [r4, #16]
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	89a3      	ldrh	r3, [r4, #12]
 80063a4:	f043 0308 	orr.w	r3, r3, #8
 80063a8:	81a3      	strh	r3, [r4, #12]
 80063aa:	6923      	ldr	r3, [r4, #16]
 80063ac:	b94b      	cbnz	r3, 80063c2 <__swsetup_r+0x9a>
 80063ae:	89a3      	ldrh	r3, [r4, #12]
 80063b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80063b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063b8:	d003      	beq.n	80063c2 <__swsetup_r+0x9a>
 80063ba:	4621      	mov	r1, r4
 80063bc:	4630      	mov	r0, r6
 80063be:	f000 fa07 	bl	80067d0 <__smakebuf_r>
 80063c2:	89a0      	ldrh	r0, [r4, #12]
 80063c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80063c8:	f010 0301 	ands.w	r3, r0, #1
 80063cc:	d00a      	beq.n	80063e4 <__swsetup_r+0xbc>
 80063ce:	2300      	movs	r3, #0
 80063d0:	60a3      	str	r3, [r4, #8]
 80063d2:	6963      	ldr	r3, [r4, #20]
 80063d4:	425b      	negs	r3, r3
 80063d6:	61a3      	str	r3, [r4, #24]
 80063d8:	6923      	ldr	r3, [r4, #16]
 80063da:	b943      	cbnz	r3, 80063ee <__swsetup_r+0xc6>
 80063dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80063e0:	d1ba      	bne.n	8006358 <__swsetup_r+0x30>
 80063e2:	bd70      	pop	{r4, r5, r6, pc}
 80063e4:	0781      	lsls	r1, r0, #30
 80063e6:	bf58      	it	pl
 80063e8:	6963      	ldrpl	r3, [r4, #20]
 80063ea:	60a3      	str	r3, [r4, #8]
 80063ec:	e7f4      	b.n	80063d8 <__swsetup_r+0xb0>
 80063ee:	2000      	movs	r0, #0
 80063f0:	e7f7      	b.n	80063e2 <__swsetup_r+0xba>
 80063f2:	bf00      	nop
 80063f4:	20000048 	.word	0x20000048
 80063f8:	0800746c 	.word	0x0800746c
 80063fc:	0800748c 	.word	0x0800748c
 8006400:	0800744c 	.word	0x0800744c

08006404 <abort>:
 8006404:	b508      	push	{r3, lr}
 8006406:	2006      	movs	r0, #6
 8006408:	f000 faa4 	bl	8006954 <raise>
 800640c:	2001      	movs	r0, #1
 800640e:	f7fb fd0f 	bl	8001e30 <_exit>
	...

08006414 <__sflush_r>:
 8006414:	898a      	ldrh	r2, [r1, #12]
 8006416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800641a:	4605      	mov	r5, r0
 800641c:	0710      	lsls	r0, r2, #28
 800641e:	460c      	mov	r4, r1
 8006420:	d458      	bmi.n	80064d4 <__sflush_r+0xc0>
 8006422:	684b      	ldr	r3, [r1, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	dc05      	bgt.n	8006434 <__sflush_r+0x20>
 8006428:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800642a:	2b00      	cmp	r3, #0
 800642c:	dc02      	bgt.n	8006434 <__sflush_r+0x20>
 800642e:	2000      	movs	r0, #0
 8006430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006434:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006436:	2e00      	cmp	r6, #0
 8006438:	d0f9      	beq.n	800642e <__sflush_r+0x1a>
 800643a:	2300      	movs	r3, #0
 800643c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006440:	682f      	ldr	r7, [r5, #0]
 8006442:	602b      	str	r3, [r5, #0]
 8006444:	d032      	beq.n	80064ac <__sflush_r+0x98>
 8006446:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	075a      	lsls	r2, r3, #29
 800644c:	d505      	bpl.n	800645a <__sflush_r+0x46>
 800644e:	6863      	ldr	r3, [r4, #4]
 8006450:	1ac0      	subs	r0, r0, r3
 8006452:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006454:	b10b      	cbz	r3, 800645a <__sflush_r+0x46>
 8006456:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006458:	1ac0      	subs	r0, r0, r3
 800645a:	2300      	movs	r3, #0
 800645c:	4602      	mov	r2, r0
 800645e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006460:	6a21      	ldr	r1, [r4, #32]
 8006462:	4628      	mov	r0, r5
 8006464:	47b0      	blx	r6
 8006466:	1c43      	adds	r3, r0, #1
 8006468:	89a3      	ldrh	r3, [r4, #12]
 800646a:	d106      	bne.n	800647a <__sflush_r+0x66>
 800646c:	6829      	ldr	r1, [r5, #0]
 800646e:	291d      	cmp	r1, #29
 8006470:	d82c      	bhi.n	80064cc <__sflush_r+0xb8>
 8006472:	4a2a      	ldr	r2, [pc, #168]	; (800651c <__sflush_r+0x108>)
 8006474:	40ca      	lsrs	r2, r1
 8006476:	07d6      	lsls	r6, r2, #31
 8006478:	d528      	bpl.n	80064cc <__sflush_r+0xb8>
 800647a:	2200      	movs	r2, #0
 800647c:	6062      	str	r2, [r4, #4]
 800647e:	04d9      	lsls	r1, r3, #19
 8006480:	6922      	ldr	r2, [r4, #16]
 8006482:	6022      	str	r2, [r4, #0]
 8006484:	d504      	bpl.n	8006490 <__sflush_r+0x7c>
 8006486:	1c42      	adds	r2, r0, #1
 8006488:	d101      	bne.n	800648e <__sflush_r+0x7a>
 800648a:	682b      	ldr	r3, [r5, #0]
 800648c:	b903      	cbnz	r3, 8006490 <__sflush_r+0x7c>
 800648e:	6560      	str	r0, [r4, #84]	; 0x54
 8006490:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006492:	602f      	str	r7, [r5, #0]
 8006494:	2900      	cmp	r1, #0
 8006496:	d0ca      	beq.n	800642e <__sflush_r+0x1a>
 8006498:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800649c:	4299      	cmp	r1, r3
 800649e:	d002      	beq.n	80064a6 <__sflush_r+0x92>
 80064a0:	4628      	mov	r0, r5
 80064a2:	f7ff f9eb 	bl	800587c <_free_r>
 80064a6:	2000      	movs	r0, #0
 80064a8:	6360      	str	r0, [r4, #52]	; 0x34
 80064aa:	e7c1      	b.n	8006430 <__sflush_r+0x1c>
 80064ac:	6a21      	ldr	r1, [r4, #32]
 80064ae:	2301      	movs	r3, #1
 80064b0:	4628      	mov	r0, r5
 80064b2:	47b0      	blx	r6
 80064b4:	1c41      	adds	r1, r0, #1
 80064b6:	d1c7      	bne.n	8006448 <__sflush_r+0x34>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d0c4      	beq.n	8006448 <__sflush_r+0x34>
 80064be:	2b1d      	cmp	r3, #29
 80064c0:	d001      	beq.n	80064c6 <__sflush_r+0xb2>
 80064c2:	2b16      	cmp	r3, #22
 80064c4:	d101      	bne.n	80064ca <__sflush_r+0xb6>
 80064c6:	602f      	str	r7, [r5, #0]
 80064c8:	e7b1      	b.n	800642e <__sflush_r+0x1a>
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064d0:	81a3      	strh	r3, [r4, #12]
 80064d2:	e7ad      	b.n	8006430 <__sflush_r+0x1c>
 80064d4:	690f      	ldr	r7, [r1, #16]
 80064d6:	2f00      	cmp	r7, #0
 80064d8:	d0a9      	beq.n	800642e <__sflush_r+0x1a>
 80064da:	0793      	lsls	r3, r2, #30
 80064dc:	680e      	ldr	r6, [r1, #0]
 80064de:	bf08      	it	eq
 80064e0:	694b      	ldreq	r3, [r1, #20]
 80064e2:	600f      	str	r7, [r1, #0]
 80064e4:	bf18      	it	ne
 80064e6:	2300      	movne	r3, #0
 80064e8:	eba6 0807 	sub.w	r8, r6, r7
 80064ec:	608b      	str	r3, [r1, #8]
 80064ee:	f1b8 0f00 	cmp.w	r8, #0
 80064f2:	dd9c      	ble.n	800642e <__sflush_r+0x1a>
 80064f4:	6a21      	ldr	r1, [r4, #32]
 80064f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80064f8:	4643      	mov	r3, r8
 80064fa:	463a      	mov	r2, r7
 80064fc:	4628      	mov	r0, r5
 80064fe:	47b0      	blx	r6
 8006500:	2800      	cmp	r0, #0
 8006502:	dc06      	bgt.n	8006512 <__sflush_r+0xfe>
 8006504:	89a3      	ldrh	r3, [r4, #12]
 8006506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800650a:	81a3      	strh	r3, [r4, #12]
 800650c:	f04f 30ff 	mov.w	r0, #4294967295
 8006510:	e78e      	b.n	8006430 <__sflush_r+0x1c>
 8006512:	4407      	add	r7, r0
 8006514:	eba8 0800 	sub.w	r8, r8, r0
 8006518:	e7e9      	b.n	80064ee <__sflush_r+0xda>
 800651a:	bf00      	nop
 800651c:	20400001 	.word	0x20400001

08006520 <_fflush_r>:
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	690b      	ldr	r3, [r1, #16]
 8006524:	4605      	mov	r5, r0
 8006526:	460c      	mov	r4, r1
 8006528:	b913      	cbnz	r3, 8006530 <_fflush_r+0x10>
 800652a:	2500      	movs	r5, #0
 800652c:	4628      	mov	r0, r5
 800652e:	bd38      	pop	{r3, r4, r5, pc}
 8006530:	b118      	cbz	r0, 800653a <_fflush_r+0x1a>
 8006532:	6983      	ldr	r3, [r0, #24]
 8006534:	b90b      	cbnz	r3, 800653a <_fflush_r+0x1a>
 8006536:	f000 f887 	bl	8006648 <__sinit>
 800653a:	4b14      	ldr	r3, [pc, #80]	; (800658c <_fflush_r+0x6c>)
 800653c:	429c      	cmp	r4, r3
 800653e:	d11b      	bne.n	8006578 <_fflush_r+0x58>
 8006540:	686c      	ldr	r4, [r5, #4]
 8006542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d0ef      	beq.n	800652a <_fflush_r+0xa>
 800654a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800654c:	07d0      	lsls	r0, r2, #31
 800654e:	d404      	bmi.n	800655a <_fflush_r+0x3a>
 8006550:	0599      	lsls	r1, r3, #22
 8006552:	d402      	bmi.n	800655a <_fflush_r+0x3a>
 8006554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006556:	f000 f915 	bl	8006784 <__retarget_lock_acquire_recursive>
 800655a:	4628      	mov	r0, r5
 800655c:	4621      	mov	r1, r4
 800655e:	f7ff ff59 	bl	8006414 <__sflush_r>
 8006562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006564:	07da      	lsls	r2, r3, #31
 8006566:	4605      	mov	r5, r0
 8006568:	d4e0      	bmi.n	800652c <_fflush_r+0xc>
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	059b      	lsls	r3, r3, #22
 800656e:	d4dd      	bmi.n	800652c <_fflush_r+0xc>
 8006570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006572:	f000 f908 	bl	8006786 <__retarget_lock_release_recursive>
 8006576:	e7d9      	b.n	800652c <_fflush_r+0xc>
 8006578:	4b05      	ldr	r3, [pc, #20]	; (8006590 <_fflush_r+0x70>)
 800657a:	429c      	cmp	r4, r3
 800657c:	d101      	bne.n	8006582 <_fflush_r+0x62>
 800657e:	68ac      	ldr	r4, [r5, #8]
 8006580:	e7df      	b.n	8006542 <_fflush_r+0x22>
 8006582:	4b04      	ldr	r3, [pc, #16]	; (8006594 <_fflush_r+0x74>)
 8006584:	429c      	cmp	r4, r3
 8006586:	bf08      	it	eq
 8006588:	68ec      	ldreq	r4, [r5, #12]
 800658a:	e7da      	b.n	8006542 <_fflush_r+0x22>
 800658c:	0800746c 	.word	0x0800746c
 8006590:	0800748c 	.word	0x0800748c
 8006594:	0800744c 	.word	0x0800744c

08006598 <std>:
 8006598:	2300      	movs	r3, #0
 800659a:	b510      	push	{r4, lr}
 800659c:	4604      	mov	r4, r0
 800659e:	e9c0 3300 	strd	r3, r3, [r0]
 80065a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065a6:	6083      	str	r3, [r0, #8]
 80065a8:	8181      	strh	r1, [r0, #12]
 80065aa:	6643      	str	r3, [r0, #100]	; 0x64
 80065ac:	81c2      	strh	r2, [r0, #14]
 80065ae:	6183      	str	r3, [r0, #24]
 80065b0:	4619      	mov	r1, r3
 80065b2:	2208      	movs	r2, #8
 80065b4:	305c      	adds	r0, #92	; 0x5c
 80065b6:	f7ff f8a7 	bl	8005708 <memset>
 80065ba:	4b05      	ldr	r3, [pc, #20]	; (80065d0 <std+0x38>)
 80065bc:	6263      	str	r3, [r4, #36]	; 0x24
 80065be:	4b05      	ldr	r3, [pc, #20]	; (80065d4 <std+0x3c>)
 80065c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80065c2:	4b05      	ldr	r3, [pc, #20]	; (80065d8 <std+0x40>)
 80065c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80065c6:	4b05      	ldr	r3, [pc, #20]	; (80065dc <std+0x44>)
 80065c8:	6224      	str	r4, [r4, #32]
 80065ca:	6323      	str	r3, [r4, #48]	; 0x30
 80065cc:	bd10      	pop	{r4, pc}
 80065ce:	bf00      	nop
 80065d0:	0800698d 	.word	0x0800698d
 80065d4:	080069af 	.word	0x080069af
 80065d8:	080069e7 	.word	0x080069e7
 80065dc:	08006a0b 	.word	0x08006a0b

080065e0 <_cleanup_r>:
 80065e0:	4901      	ldr	r1, [pc, #4]	; (80065e8 <_cleanup_r+0x8>)
 80065e2:	f000 b8af 	b.w	8006744 <_fwalk_reent>
 80065e6:	bf00      	nop
 80065e8:	08006521 	.word	0x08006521

080065ec <__sfmoreglue>:
 80065ec:	b570      	push	{r4, r5, r6, lr}
 80065ee:	1e4a      	subs	r2, r1, #1
 80065f0:	2568      	movs	r5, #104	; 0x68
 80065f2:	4355      	muls	r5, r2
 80065f4:	460e      	mov	r6, r1
 80065f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80065fa:	f7ff f98f 	bl	800591c <_malloc_r>
 80065fe:	4604      	mov	r4, r0
 8006600:	b140      	cbz	r0, 8006614 <__sfmoreglue+0x28>
 8006602:	2100      	movs	r1, #0
 8006604:	e9c0 1600 	strd	r1, r6, [r0]
 8006608:	300c      	adds	r0, #12
 800660a:	60a0      	str	r0, [r4, #8]
 800660c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006610:	f7ff f87a 	bl	8005708 <memset>
 8006614:	4620      	mov	r0, r4
 8006616:	bd70      	pop	{r4, r5, r6, pc}

08006618 <__sfp_lock_acquire>:
 8006618:	4801      	ldr	r0, [pc, #4]	; (8006620 <__sfp_lock_acquire+0x8>)
 800661a:	f000 b8b3 	b.w	8006784 <__retarget_lock_acquire_recursive>
 800661e:	bf00      	nop
 8006620:	20000334 	.word	0x20000334

08006624 <__sfp_lock_release>:
 8006624:	4801      	ldr	r0, [pc, #4]	; (800662c <__sfp_lock_release+0x8>)
 8006626:	f000 b8ae 	b.w	8006786 <__retarget_lock_release_recursive>
 800662a:	bf00      	nop
 800662c:	20000334 	.word	0x20000334

08006630 <__sinit_lock_acquire>:
 8006630:	4801      	ldr	r0, [pc, #4]	; (8006638 <__sinit_lock_acquire+0x8>)
 8006632:	f000 b8a7 	b.w	8006784 <__retarget_lock_acquire_recursive>
 8006636:	bf00      	nop
 8006638:	2000032f 	.word	0x2000032f

0800663c <__sinit_lock_release>:
 800663c:	4801      	ldr	r0, [pc, #4]	; (8006644 <__sinit_lock_release+0x8>)
 800663e:	f000 b8a2 	b.w	8006786 <__retarget_lock_release_recursive>
 8006642:	bf00      	nop
 8006644:	2000032f 	.word	0x2000032f

08006648 <__sinit>:
 8006648:	b510      	push	{r4, lr}
 800664a:	4604      	mov	r4, r0
 800664c:	f7ff fff0 	bl	8006630 <__sinit_lock_acquire>
 8006650:	69a3      	ldr	r3, [r4, #24]
 8006652:	b11b      	cbz	r3, 800665c <__sinit+0x14>
 8006654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006658:	f7ff bff0 	b.w	800663c <__sinit_lock_release>
 800665c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006660:	6523      	str	r3, [r4, #80]	; 0x50
 8006662:	4b13      	ldr	r3, [pc, #76]	; (80066b0 <__sinit+0x68>)
 8006664:	4a13      	ldr	r2, [pc, #76]	; (80066b4 <__sinit+0x6c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	62a2      	str	r2, [r4, #40]	; 0x28
 800666a:	42a3      	cmp	r3, r4
 800666c:	bf04      	itt	eq
 800666e:	2301      	moveq	r3, #1
 8006670:	61a3      	streq	r3, [r4, #24]
 8006672:	4620      	mov	r0, r4
 8006674:	f000 f820 	bl	80066b8 <__sfp>
 8006678:	6060      	str	r0, [r4, #4]
 800667a:	4620      	mov	r0, r4
 800667c:	f000 f81c 	bl	80066b8 <__sfp>
 8006680:	60a0      	str	r0, [r4, #8]
 8006682:	4620      	mov	r0, r4
 8006684:	f000 f818 	bl	80066b8 <__sfp>
 8006688:	2200      	movs	r2, #0
 800668a:	60e0      	str	r0, [r4, #12]
 800668c:	2104      	movs	r1, #4
 800668e:	6860      	ldr	r0, [r4, #4]
 8006690:	f7ff ff82 	bl	8006598 <std>
 8006694:	68a0      	ldr	r0, [r4, #8]
 8006696:	2201      	movs	r2, #1
 8006698:	2109      	movs	r1, #9
 800669a:	f7ff ff7d 	bl	8006598 <std>
 800669e:	68e0      	ldr	r0, [r4, #12]
 80066a0:	2202      	movs	r2, #2
 80066a2:	2112      	movs	r1, #18
 80066a4:	f7ff ff78 	bl	8006598 <std>
 80066a8:	2301      	movs	r3, #1
 80066aa:	61a3      	str	r3, [r4, #24]
 80066ac:	e7d2      	b.n	8006654 <__sinit+0xc>
 80066ae:	bf00      	nop
 80066b0:	08007360 	.word	0x08007360
 80066b4:	080065e1 	.word	0x080065e1

080066b8 <__sfp>:
 80066b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ba:	4607      	mov	r7, r0
 80066bc:	f7ff ffac 	bl	8006618 <__sfp_lock_acquire>
 80066c0:	4b1e      	ldr	r3, [pc, #120]	; (800673c <__sfp+0x84>)
 80066c2:	681e      	ldr	r6, [r3, #0]
 80066c4:	69b3      	ldr	r3, [r6, #24]
 80066c6:	b913      	cbnz	r3, 80066ce <__sfp+0x16>
 80066c8:	4630      	mov	r0, r6
 80066ca:	f7ff ffbd 	bl	8006648 <__sinit>
 80066ce:	3648      	adds	r6, #72	; 0x48
 80066d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80066d4:	3b01      	subs	r3, #1
 80066d6:	d503      	bpl.n	80066e0 <__sfp+0x28>
 80066d8:	6833      	ldr	r3, [r6, #0]
 80066da:	b30b      	cbz	r3, 8006720 <__sfp+0x68>
 80066dc:	6836      	ldr	r6, [r6, #0]
 80066de:	e7f7      	b.n	80066d0 <__sfp+0x18>
 80066e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80066e4:	b9d5      	cbnz	r5, 800671c <__sfp+0x64>
 80066e6:	4b16      	ldr	r3, [pc, #88]	; (8006740 <__sfp+0x88>)
 80066e8:	60e3      	str	r3, [r4, #12]
 80066ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80066ee:	6665      	str	r5, [r4, #100]	; 0x64
 80066f0:	f000 f847 	bl	8006782 <__retarget_lock_init_recursive>
 80066f4:	f7ff ff96 	bl	8006624 <__sfp_lock_release>
 80066f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80066fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006700:	6025      	str	r5, [r4, #0]
 8006702:	61a5      	str	r5, [r4, #24]
 8006704:	2208      	movs	r2, #8
 8006706:	4629      	mov	r1, r5
 8006708:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800670c:	f7fe fffc 	bl	8005708 <memset>
 8006710:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006714:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006718:	4620      	mov	r0, r4
 800671a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800671c:	3468      	adds	r4, #104	; 0x68
 800671e:	e7d9      	b.n	80066d4 <__sfp+0x1c>
 8006720:	2104      	movs	r1, #4
 8006722:	4638      	mov	r0, r7
 8006724:	f7ff ff62 	bl	80065ec <__sfmoreglue>
 8006728:	4604      	mov	r4, r0
 800672a:	6030      	str	r0, [r6, #0]
 800672c:	2800      	cmp	r0, #0
 800672e:	d1d5      	bne.n	80066dc <__sfp+0x24>
 8006730:	f7ff ff78 	bl	8006624 <__sfp_lock_release>
 8006734:	230c      	movs	r3, #12
 8006736:	603b      	str	r3, [r7, #0]
 8006738:	e7ee      	b.n	8006718 <__sfp+0x60>
 800673a:	bf00      	nop
 800673c:	08007360 	.word	0x08007360
 8006740:	ffff0001 	.word	0xffff0001

08006744 <_fwalk_reent>:
 8006744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006748:	4606      	mov	r6, r0
 800674a:	4688      	mov	r8, r1
 800674c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006750:	2700      	movs	r7, #0
 8006752:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006756:	f1b9 0901 	subs.w	r9, r9, #1
 800675a:	d505      	bpl.n	8006768 <_fwalk_reent+0x24>
 800675c:	6824      	ldr	r4, [r4, #0]
 800675e:	2c00      	cmp	r4, #0
 8006760:	d1f7      	bne.n	8006752 <_fwalk_reent+0xe>
 8006762:	4638      	mov	r0, r7
 8006764:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006768:	89ab      	ldrh	r3, [r5, #12]
 800676a:	2b01      	cmp	r3, #1
 800676c:	d907      	bls.n	800677e <_fwalk_reent+0x3a>
 800676e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006772:	3301      	adds	r3, #1
 8006774:	d003      	beq.n	800677e <_fwalk_reent+0x3a>
 8006776:	4629      	mov	r1, r5
 8006778:	4630      	mov	r0, r6
 800677a:	47c0      	blx	r8
 800677c:	4307      	orrs	r7, r0
 800677e:	3568      	adds	r5, #104	; 0x68
 8006780:	e7e9      	b.n	8006756 <_fwalk_reent+0x12>

08006782 <__retarget_lock_init_recursive>:
 8006782:	4770      	bx	lr

08006784 <__retarget_lock_acquire_recursive>:
 8006784:	4770      	bx	lr

08006786 <__retarget_lock_release_recursive>:
 8006786:	4770      	bx	lr

08006788 <__swhatbuf_r>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	460e      	mov	r6, r1
 800678c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006790:	2900      	cmp	r1, #0
 8006792:	b096      	sub	sp, #88	; 0x58
 8006794:	4614      	mov	r4, r2
 8006796:	461d      	mov	r5, r3
 8006798:	da07      	bge.n	80067aa <__swhatbuf_r+0x22>
 800679a:	2300      	movs	r3, #0
 800679c:	602b      	str	r3, [r5, #0]
 800679e:	89b3      	ldrh	r3, [r6, #12]
 80067a0:	061a      	lsls	r2, r3, #24
 80067a2:	d410      	bmi.n	80067c6 <__swhatbuf_r+0x3e>
 80067a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067a8:	e00e      	b.n	80067c8 <__swhatbuf_r+0x40>
 80067aa:	466a      	mov	r2, sp
 80067ac:	f000 f954 	bl	8006a58 <_fstat_r>
 80067b0:	2800      	cmp	r0, #0
 80067b2:	dbf2      	blt.n	800679a <__swhatbuf_r+0x12>
 80067b4:	9a01      	ldr	r2, [sp, #4]
 80067b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80067ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80067be:	425a      	negs	r2, r3
 80067c0:	415a      	adcs	r2, r3
 80067c2:	602a      	str	r2, [r5, #0]
 80067c4:	e7ee      	b.n	80067a4 <__swhatbuf_r+0x1c>
 80067c6:	2340      	movs	r3, #64	; 0x40
 80067c8:	2000      	movs	r0, #0
 80067ca:	6023      	str	r3, [r4, #0]
 80067cc:	b016      	add	sp, #88	; 0x58
 80067ce:	bd70      	pop	{r4, r5, r6, pc}

080067d0 <__smakebuf_r>:
 80067d0:	898b      	ldrh	r3, [r1, #12]
 80067d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80067d4:	079d      	lsls	r5, r3, #30
 80067d6:	4606      	mov	r6, r0
 80067d8:	460c      	mov	r4, r1
 80067da:	d507      	bpl.n	80067ec <__smakebuf_r+0x1c>
 80067dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	6123      	str	r3, [r4, #16]
 80067e4:	2301      	movs	r3, #1
 80067e6:	6163      	str	r3, [r4, #20]
 80067e8:	b002      	add	sp, #8
 80067ea:	bd70      	pop	{r4, r5, r6, pc}
 80067ec:	ab01      	add	r3, sp, #4
 80067ee:	466a      	mov	r2, sp
 80067f0:	f7ff ffca 	bl	8006788 <__swhatbuf_r>
 80067f4:	9900      	ldr	r1, [sp, #0]
 80067f6:	4605      	mov	r5, r0
 80067f8:	4630      	mov	r0, r6
 80067fa:	f7ff f88f 	bl	800591c <_malloc_r>
 80067fe:	b948      	cbnz	r0, 8006814 <__smakebuf_r+0x44>
 8006800:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006804:	059a      	lsls	r2, r3, #22
 8006806:	d4ef      	bmi.n	80067e8 <__smakebuf_r+0x18>
 8006808:	f023 0303 	bic.w	r3, r3, #3
 800680c:	f043 0302 	orr.w	r3, r3, #2
 8006810:	81a3      	strh	r3, [r4, #12]
 8006812:	e7e3      	b.n	80067dc <__smakebuf_r+0xc>
 8006814:	4b0d      	ldr	r3, [pc, #52]	; (800684c <__smakebuf_r+0x7c>)
 8006816:	62b3      	str	r3, [r6, #40]	; 0x28
 8006818:	89a3      	ldrh	r3, [r4, #12]
 800681a:	6020      	str	r0, [r4, #0]
 800681c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006820:	81a3      	strh	r3, [r4, #12]
 8006822:	9b00      	ldr	r3, [sp, #0]
 8006824:	6163      	str	r3, [r4, #20]
 8006826:	9b01      	ldr	r3, [sp, #4]
 8006828:	6120      	str	r0, [r4, #16]
 800682a:	b15b      	cbz	r3, 8006844 <__smakebuf_r+0x74>
 800682c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006830:	4630      	mov	r0, r6
 8006832:	f000 f923 	bl	8006a7c <_isatty_r>
 8006836:	b128      	cbz	r0, 8006844 <__smakebuf_r+0x74>
 8006838:	89a3      	ldrh	r3, [r4, #12]
 800683a:	f023 0303 	bic.w	r3, r3, #3
 800683e:	f043 0301 	orr.w	r3, r3, #1
 8006842:	81a3      	strh	r3, [r4, #12]
 8006844:	89a0      	ldrh	r0, [r4, #12]
 8006846:	4305      	orrs	r5, r0
 8006848:	81a5      	strh	r5, [r4, #12]
 800684a:	e7cd      	b.n	80067e8 <__smakebuf_r+0x18>
 800684c:	080065e1 	.word	0x080065e1

08006850 <memcpy>:
 8006850:	440a      	add	r2, r1
 8006852:	4291      	cmp	r1, r2
 8006854:	f100 33ff 	add.w	r3, r0, #4294967295
 8006858:	d100      	bne.n	800685c <memcpy+0xc>
 800685a:	4770      	bx	lr
 800685c:	b510      	push	{r4, lr}
 800685e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006862:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006866:	4291      	cmp	r1, r2
 8006868:	d1f9      	bne.n	800685e <memcpy+0xe>
 800686a:	bd10      	pop	{r4, pc}

0800686c <memmove>:
 800686c:	4288      	cmp	r0, r1
 800686e:	b510      	push	{r4, lr}
 8006870:	eb01 0402 	add.w	r4, r1, r2
 8006874:	d902      	bls.n	800687c <memmove+0x10>
 8006876:	4284      	cmp	r4, r0
 8006878:	4623      	mov	r3, r4
 800687a:	d807      	bhi.n	800688c <memmove+0x20>
 800687c:	1e43      	subs	r3, r0, #1
 800687e:	42a1      	cmp	r1, r4
 8006880:	d008      	beq.n	8006894 <memmove+0x28>
 8006882:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006886:	f803 2f01 	strb.w	r2, [r3, #1]!
 800688a:	e7f8      	b.n	800687e <memmove+0x12>
 800688c:	4402      	add	r2, r0
 800688e:	4601      	mov	r1, r0
 8006890:	428a      	cmp	r2, r1
 8006892:	d100      	bne.n	8006896 <memmove+0x2a>
 8006894:	bd10      	pop	{r4, pc}
 8006896:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800689a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800689e:	e7f7      	b.n	8006890 <memmove+0x24>

080068a0 <__malloc_lock>:
 80068a0:	4801      	ldr	r0, [pc, #4]	; (80068a8 <__malloc_lock+0x8>)
 80068a2:	f7ff bf6f 	b.w	8006784 <__retarget_lock_acquire_recursive>
 80068a6:	bf00      	nop
 80068a8:	20000330 	.word	0x20000330

080068ac <__malloc_unlock>:
 80068ac:	4801      	ldr	r0, [pc, #4]	; (80068b4 <__malloc_unlock+0x8>)
 80068ae:	f7ff bf6a 	b.w	8006786 <__retarget_lock_release_recursive>
 80068b2:	bf00      	nop
 80068b4:	20000330 	.word	0x20000330

080068b8 <_realloc_r>:
 80068b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ba:	4607      	mov	r7, r0
 80068bc:	4614      	mov	r4, r2
 80068be:	460e      	mov	r6, r1
 80068c0:	b921      	cbnz	r1, 80068cc <_realloc_r+0x14>
 80068c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80068c6:	4611      	mov	r1, r2
 80068c8:	f7ff b828 	b.w	800591c <_malloc_r>
 80068cc:	b922      	cbnz	r2, 80068d8 <_realloc_r+0x20>
 80068ce:	f7fe ffd5 	bl	800587c <_free_r>
 80068d2:	4625      	mov	r5, r4
 80068d4:	4628      	mov	r0, r5
 80068d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068d8:	f000 f8f2 	bl	8006ac0 <_malloc_usable_size_r>
 80068dc:	42a0      	cmp	r0, r4
 80068de:	d20f      	bcs.n	8006900 <_realloc_r+0x48>
 80068e0:	4621      	mov	r1, r4
 80068e2:	4638      	mov	r0, r7
 80068e4:	f7ff f81a 	bl	800591c <_malloc_r>
 80068e8:	4605      	mov	r5, r0
 80068ea:	2800      	cmp	r0, #0
 80068ec:	d0f2      	beq.n	80068d4 <_realloc_r+0x1c>
 80068ee:	4631      	mov	r1, r6
 80068f0:	4622      	mov	r2, r4
 80068f2:	f7ff ffad 	bl	8006850 <memcpy>
 80068f6:	4631      	mov	r1, r6
 80068f8:	4638      	mov	r0, r7
 80068fa:	f7fe ffbf 	bl	800587c <_free_r>
 80068fe:	e7e9      	b.n	80068d4 <_realloc_r+0x1c>
 8006900:	4635      	mov	r5, r6
 8006902:	e7e7      	b.n	80068d4 <_realloc_r+0x1c>

08006904 <_raise_r>:
 8006904:	291f      	cmp	r1, #31
 8006906:	b538      	push	{r3, r4, r5, lr}
 8006908:	4604      	mov	r4, r0
 800690a:	460d      	mov	r5, r1
 800690c:	d904      	bls.n	8006918 <_raise_r+0x14>
 800690e:	2316      	movs	r3, #22
 8006910:	6003      	str	r3, [r0, #0]
 8006912:	f04f 30ff 	mov.w	r0, #4294967295
 8006916:	bd38      	pop	{r3, r4, r5, pc}
 8006918:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800691a:	b112      	cbz	r2, 8006922 <_raise_r+0x1e>
 800691c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006920:	b94b      	cbnz	r3, 8006936 <_raise_r+0x32>
 8006922:	4620      	mov	r0, r4
 8006924:	f000 f830 	bl	8006988 <_getpid_r>
 8006928:	462a      	mov	r2, r5
 800692a:	4601      	mov	r1, r0
 800692c:	4620      	mov	r0, r4
 800692e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006932:	f000 b817 	b.w	8006964 <_kill_r>
 8006936:	2b01      	cmp	r3, #1
 8006938:	d00a      	beq.n	8006950 <_raise_r+0x4c>
 800693a:	1c59      	adds	r1, r3, #1
 800693c:	d103      	bne.n	8006946 <_raise_r+0x42>
 800693e:	2316      	movs	r3, #22
 8006940:	6003      	str	r3, [r0, #0]
 8006942:	2001      	movs	r0, #1
 8006944:	e7e7      	b.n	8006916 <_raise_r+0x12>
 8006946:	2400      	movs	r4, #0
 8006948:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800694c:	4628      	mov	r0, r5
 800694e:	4798      	blx	r3
 8006950:	2000      	movs	r0, #0
 8006952:	e7e0      	b.n	8006916 <_raise_r+0x12>

08006954 <raise>:
 8006954:	4b02      	ldr	r3, [pc, #8]	; (8006960 <raise+0xc>)
 8006956:	4601      	mov	r1, r0
 8006958:	6818      	ldr	r0, [r3, #0]
 800695a:	f7ff bfd3 	b.w	8006904 <_raise_r>
 800695e:	bf00      	nop
 8006960:	20000048 	.word	0x20000048

08006964 <_kill_r>:
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	4d07      	ldr	r5, [pc, #28]	; (8006984 <_kill_r+0x20>)
 8006968:	2300      	movs	r3, #0
 800696a:	4604      	mov	r4, r0
 800696c:	4608      	mov	r0, r1
 800696e:	4611      	mov	r1, r2
 8006970:	602b      	str	r3, [r5, #0]
 8006972:	f7fb fa4d 	bl	8001e10 <_kill>
 8006976:	1c43      	adds	r3, r0, #1
 8006978:	d102      	bne.n	8006980 <_kill_r+0x1c>
 800697a:	682b      	ldr	r3, [r5, #0]
 800697c:	b103      	cbz	r3, 8006980 <_kill_r+0x1c>
 800697e:	6023      	str	r3, [r4, #0]
 8006980:	bd38      	pop	{r3, r4, r5, pc}
 8006982:	bf00      	nop
 8006984:	20000328 	.word	0x20000328

08006988 <_getpid_r>:
 8006988:	f7fb ba3a 	b.w	8001e00 <_getpid>

0800698c <__sread>:
 800698c:	b510      	push	{r4, lr}
 800698e:	460c      	mov	r4, r1
 8006990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006994:	f000 f89c 	bl	8006ad0 <_read_r>
 8006998:	2800      	cmp	r0, #0
 800699a:	bfab      	itete	ge
 800699c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800699e:	89a3      	ldrhlt	r3, [r4, #12]
 80069a0:	181b      	addge	r3, r3, r0
 80069a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80069a6:	bfac      	ite	ge
 80069a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80069aa:	81a3      	strhlt	r3, [r4, #12]
 80069ac:	bd10      	pop	{r4, pc}

080069ae <__swrite>:
 80069ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069b2:	461f      	mov	r7, r3
 80069b4:	898b      	ldrh	r3, [r1, #12]
 80069b6:	05db      	lsls	r3, r3, #23
 80069b8:	4605      	mov	r5, r0
 80069ba:	460c      	mov	r4, r1
 80069bc:	4616      	mov	r6, r2
 80069be:	d505      	bpl.n	80069cc <__swrite+0x1e>
 80069c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069c4:	2302      	movs	r3, #2
 80069c6:	2200      	movs	r2, #0
 80069c8:	f000 f868 	bl	8006a9c <_lseek_r>
 80069cc:	89a3      	ldrh	r3, [r4, #12]
 80069ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069d6:	81a3      	strh	r3, [r4, #12]
 80069d8:	4632      	mov	r2, r6
 80069da:	463b      	mov	r3, r7
 80069dc:	4628      	mov	r0, r5
 80069de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069e2:	f000 b817 	b.w	8006a14 <_write_r>

080069e6 <__sseek>:
 80069e6:	b510      	push	{r4, lr}
 80069e8:	460c      	mov	r4, r1
 80069ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ee:	f000 f855 	bl	8006a9c <_lseek_r>
 80069f2:	1c43      	adds	r3, r0, #1
 80069f4:	89a3      	ldrh	r3, [r4, #12]
 80069f6:	bf15      	itete	ne
 80069f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80069fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a02:	81a3      	strheq	r3, [r4, #12]
 8006a04:	bf18      	it	ne
 8006a06:	81a3      	strhne	r3, [r4, #12]
 8006a08:	bd10      	pop	{r4, pc}

08006a0a <__sclose>:
 8006a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a0e:	f000 b813 	b.w	8006a38 <_close_r>
	...

08006a14 <_write_r>:
 8006a14:	b538      	push	{r3, r4, r5, lr}
 8006a16:	4d07      	ldr	r5, [pc, #28]	; (8006a34 <_write_r+0x20>)
 8006a18:	4604      	mov	r4, r0
 8006a1a:	4608      	mov	r0, r1
 8006a1c:	4611      	mov	r1, r2
 8006a1e:	2200      	movs	r2, #0
 8006a20:	602a      	str	r2, [r5, #0]
 8006a22:	461a      	mov	r2, r3
 8006a24:	f7fb fa2b 	bl	8001e7e <_write>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_write_r+0x1e>
 8006a2c:	682b      	ldr	r3, [r5, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_write_r+0x1e>
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	20000328 	.word	0x20000328

08006a38 <_close_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4d06      	ldr	r5, [pc, #24]	; (8006a54 <_close_r+0x1c>)
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4604      	mov	r4, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	602b      	str	r3, [r5, #0]
 8006a44:	f7fb fa37 	bl	8001eb6 <_close>
 8006a48:	1c43      	adds	r3, r0, #1
 8006a4a:	d102      	bne.n	8006a52 <_close_r+0x1a>
 8006a4c:	682b      	ldr	r3, [r5, #0]
 8006a4e:	b103      	cbz	r3, 8006a52 <_close_r+0x1a>
 8006a50:	6023      	str	r3, [r4, #0]
 8006a52:	bd38      	pop	{r3, r4, r5, pc}
 8006a54:	20000328 	.word	0x20000328

08006a58 <_fstat_r>:
 8006a58:	b538      	push	{r3, r4, r5, lr}
 8006a5a:	4d07      	ldr	r5, [pc, #28]	; (8006a78 <_fstat_r+0x20>)
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	4604      	mov	r4, r0
 8006a60:	4608      	mov	r0, r1
 8006a62:	4611      	mov	r1, r2
 8006a64:	602b      	str	r3, [r5, #0]
 8006a66:	f7fb fa32 	bl	8001ece <_fstat>
 8006a6a:	1c43      	adds	r3, r0, #1
 8006a6c:	d102      	bne.n	8006a74 <_fstat_r+0x1c>
 8006a6e:	682b      	ldr	r3, [r5, #0]
 8006a70:	b103      	cbz	r3, 8006a74 <_fstat_r+0x1c>
 8006a72:	6023      	str	r3, [r4, #0]
 8006a74:	bd38      	pop	{r3, r4, r5, pc}
 8006a76:	bf00      	nop
 8006a78:	20000328 	.word	0x20000328

08006a7c <_isatty_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4d06      	ldr	r5, [pc, #24]	; (8006a98 <_isatty_r+0x1c>)
 8006a80:	2300      	movs	r3, #0
 8006a82:	4604      	mov	r4, r0
 8006a84:	4608      	mov	r0, r1
 8006a86:	602b      	str	r3, [r5, #0]
 8006a88:	f7fb fa31 	bl	8001eee <_isatty>
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	d102      	bne.n	8006a96 <_isatty_r+0x1a>
 8006a90:	682b      	ldr	r3, [r5, #0]
 8006a92:	b103      	cbz	r3, 8006a96 <_isatty_r+0x1a>
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	bd38      	pop	{r3, r4, r5, pc}
 8006a98:	20000328 	.word	0x20000328

08006a9c <_lseek_r>:
 8006a9c:	b538      	push	{r3, r4, r5, lr}
 8006a9e:	4d07      	ldr	r5, [pc, #28]	; (8006abc <_lseek_r+0x20>)
 8006aa0:	4604      	mov	r4, r0
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	4611      	mov	r1, r2
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	602a      	str	r2, [r5, #0]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	f7fb fa2a 	bl	8001f04 <_lseek>
 8006ab0:	1c43      	adds	r3, r0, #1
 8006ab2:	d102      	bne.n	8006aba <_lseek_r+0x1e>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	b103      	cbz	r3, 8006aba <_lseek_r+0x1e>
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	bd38      	pop	{r3, r4, r5, pc}
 8006abc:	20000328 	.word	0x20000328

08006ac0 <_malloc_usable_size_r>:
 8006ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ac4:	1f18      	subs	r0, r3, #4
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	bfbc      	itt	lt
 8006aca:	580b      	ldrlt	r3, [r1, r0]
 8006acc:	18c0      	addlt	r0, r0, r3
 8006ace:	4770      	bx	lr

08006ad0 <_read_r>:
 8006ad0:	b538      	push	{r3, r4, r5, lr}
 8006ad2:	4d07      	ldr	r5, [pc, #28]	; (8006af0 <_read_r+0x20>)
 8006ad4:	4604      	mov	r4, r0
 8006ad6:	4608      	mov	r0, r1
 8006ad8:	4611      	mov	r1, r2
 8006ada:	2200      	movs	r2, #0
 8006adc:	602a      	str	r2, [r5, #0]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	f7fb f9b0 	bl	8001e44 <_read>
 8006ae4:	1c43      	adds	r3, r0, #1
 8006ae6:	d102      	bne.n	8006aee <_read_r+0x1e>
 8006ae8:	682b      	ldr	r3, [r5, #0]
 8006aea:	b103      	cbz	r3, 8006aee <_read_r+0x1e>
 8006aec:	6023      	str	r3, [r4, #0]
 8006aee:	bd38      	pop	{r3, r4, r5, pc}
 8006af0:	20000328 	.word	0x20000328

08006af4 <_gettimeofday>:
 8006af4:	4b02      	ldr	r3, [pc, #8]	; (8006b00 <_gettimeofday+0xc>)
 8006af6:	2258      	movs	r2, #88	; 0x58
 8006af8:	601a      	str	r2, [r3, #0]
 8006afa:	f04f 30ff 	mov.w	r0, #4294967295
 8006afe:	4770      	bx	lr
 8006b00:	20000328 	.word	0x20000328

08006b04 <_init>:
 8006b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b06:	bf00      	nop
 8006b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b0a:	bc08      	pop	{r3}
 8006b0c:	469e      	mov	lr, r3
 8006b0e:	4770      	bx	lr

08006b10 <_fini>:
 8006b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b12:	bf00      	nop
 8006b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b16:	bc08      	pop	{r3}
 8006b18:	469e      	mov	lr, r3
 8006b1a:	4770      	bx	lr
