                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.cs08
                              6 	.module __stdc_bit_ceilull
                              7 	.optsdcc -ms08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl ___stdc_bit_ceilull_PARM_1
                             24 	.globl ___stdc_bit_ceilull
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
   0000                      29 ___stdc_bit_ceilull_sloc0_1_0:
   0000                      30 	.ds 8
                             31 ;--------------------------------------------------------
                             32 ; overlayable items in ram
                             33 ;--------------------------------------------------------
                             34 ;--------------------------------------------------------
                             35 ; absolute ram data
                             36 ;--------------------------------------------------------
                             37 	.area IABS    (ABS)
                             38 	.area IABS    (ABS)
                             39 ;--------------------------------------------------------
                             40 ; absolute external ram data
                             41 ;--------------------------------------------------------
                             42 	.area XABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; initialized external ram data
                             45 ;--------------------------------------------------------
                             46 	.area XISEG
                             47 ;--------------------------------------------------------
                             48 ; extended address mode data
                             49 ;--------------------------------------------------------
                             50 	.area XSEG
   0000                      51 ___stdc_bit_ceilull_PARM_1:
   0000                      52 	.ds 8
                             53 ;--------------------------------------------------------
                             54 ; global & static initialisations
                             55 ;--------------------------------------------------------
                             56 	.area HOME    (CODE)
                             57 	.area GSINIT  (CODE)
                             58 	.area GSFINAL (CODE)
                             59 	.area GSINIT  (CODE)
                             60 ;--------------------------------------------------------
                             61 ; Home
                             62 ;--------------------------------------------------------
                             63 	.area HOME    (CODE)
                             64 	.area HOME    (CODE)
                             65 ;--------------------------------------------------------
                             66 ; code
                             67 ;--------------------------------------------------------
                             68 	.area CSEG    (CODE)
                             69 ;------------------------------------------------------------
                             70 ;Allocation info for local variables in function '__stdc_bit_ceilull'
                             71 ;------------------------------------------------------------
                             72 ;sloc0                     Allocated with name '___stdc_bit_ceilull_sloc0_1_0'
                             73 ;value                     Allocated with name '___stdc_bit_ceilull_PARM_1'
                             74 ;i                         Allocated to registers 
                             75 ;------------------------------------------------------------
                             76 ;../__stdc_bit_ceilull.c:37: unsigned long long __stdc_bit_ceilull(unsigned long long value)
                             77 ;	-----------------------------------------
                             78 ;	 function __stdc_bit_ceilull
                             79 ;	-----------------------------------------
                             80 ;	Register assignment is optimal.
                             81 ;	Stack space usage: 0 bytes.
   0000                      82 ___stdc_bit_ceilull:
                             83 ;../__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
   0000 4F            [ 1]   84 	clra
   0001                      85 00104$:
                             86 ;../__stdc_bit_ceilull.c:41: if(value <= (1ull << i))
   0001 8C            [ 1]   87 	clrh
   0002 5F            [ 1]   88 	clrx
   0003 96r00r00      [ 5]   89 	sthx	__rlulonglong_PARM_1
   0006 96r00r02      [ 5]   90 	sthx	(__rlulonglong_PARM_1 + 2)
   0009 96r00r04      [ 5]   91 	sthx	(__rlulonglong_PARM_1 + 4)
   000C 5C            [ 1]   92 	incx
   000D 96r00r06      [ 5]   93 	sthx	(__rlulonglong_PARM_1 + 6)
   0010 C7r00r00      [ 4]   94 	sta	__rlulonglong_PARM_2
   0013 87            [ 2]   95 	psha
   0014 CDr00r00      [ 6]   96 	jsr	__rlulonglong
   0017 B7*07         [ 3]   97 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
   0019 BF*06         [ 3]   98 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   001B 4E*00*05      [ 6]   99 	mov	*___SDCC_hc08_ret2,*(___stdc_bit_ceilull_sloc0_1_0 + 5)
   001E 4E*00*04      [ 6]  100 	mov	*___SDCC_hc08_ret3,*(___stdc_bit_ceilull_sloc0_1_0 + 4)
   0021 4E*00*03      [ 6]  101 	mov	*___SDCC_hc08_ret4,*(___stdc_bit_ceilull_sloc0_1_0 + 3)
   0024 4E*00*02      [ 6]  102 	mov	*___SDCC_hc08_ret5,*(___stdc_bit_ceilull_sloc0_1_0 + 2)
   0027 4E*00*01      [ 6]  103 	mov	*___SDCC_hc08_ret6,*(___stdc_bit_ceilull_sloc0_1_0 + 1)
   002A 4E*00*00      [ 6]  104 	mov	*___SDCC_hc08_ret7,*___stdc_bit_ceilull_sloc0_1_0
   002D B6*07         [ 3]  105 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
   002F C0r00r07      [ 4]  106 	sub	(___stdc_bit_ceilull_PARM_1 + 7)
   0032 B6*06         [ 3]  107 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   0034 C2r00r06      [ 4]  108 	sbc	(___stdc_bit_ceilull_PARM_1 + 6)
   0037 B6*05         [ 3]  109 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
   0039 C2r00r05      [ 4]  110 	sbc	(___stdc_bit_ceilull_PARM_1 + 5)
   003C B6*04         [ 3]  111 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
   003E C2r00r04      [ 4]  112 	sbc	(___stdc_bit_ceilull_PARM_1 + 4)
   0041 B6*03         [ 3]  113 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
   0043 C2r00r03      [ 4]  114 	sbc	(___stdc_bit_ceilull_PARM_1 + 3)
   0046 B6*02         [ 3]  115 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
   0048 C2r00r02      [ 4]  116 	sbc	(___stdc_bit_ceilull_PARM_1 + 2)
   004B B6*01         [ 3]  117 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
   004D C2r00r01      [ 4]  118 	sbc	(___stdc_bit_ceilull_PARM_1 + 1)
   0050 B6*00         [ 3]  119 	lda	*___stdc_bit_ceilull_sloc0_1_0
   0052 C2r00r00      [ 4]  120 	sbc	___stdc_bit_ceilull_PARM_1
   0055 86            [ 3]  121 	pula
   0056 24 05         [ 3]  122 	bcc	00103$
                            123 ;../__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
   0058 4C            [ 1]  124 	inca
   0059 A1 40         [ 2]  125 	cmp	#0x40
   005B 25 A4         [ 3]  126 	bcs	00104$
   005D                     127 00103$:
                            128 ;../__stdc_bit_ceilull.c:43: return (1ull << i);
   005D 8C            [ 1]  129 	clrh
   005E 5F            [ 1]  130 	clrx
   005F 96r00r00      [ 5]  131 	sthx	__rlulonglong_PARM_1
   0062 96r00r02      [ 5]  132 	sthx	(__rlulonglong_PARM_1 + 2)
   0065 96r00r04      [ 5]  133 	sthx	(__rlulonglong_PARM_1 + 4)
   0068 5C            [ 1]  134 	incx
   0069 96r00r06      [ 5]  135 	sthx	(__rlulonglong_PARM_1 + 6)
   006C C7r00r00      [ 4]  136 	sta	__rlulonglong_PARM_2
   006F CDr00r00      [ 6]  137 	jsr	__rlulonglong
   0072 B7*07         [ 3]  138 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
   0074 BF*06         [ 3]  139 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   0076 4E*00*05      [ 6]  140 	mov	*___SDCC_hc08_ret2,*(___stdc_bit_ceilull_sloc0_1_0 + 5)
   0079 4E*00*04      [ 6]  141 	mov	*___SDCC_hc08_ret3,*(___stdc_bit_ceilull_sloc0_1_0 + 4)
   007C 4E*00*03      [ 6]  142 	mov	*___SDCC_hc08_ret4,*(___stdc_bit_ceilull_sloc0_1_0 + 3)
   007F 4E*00*02      [ 6]  143 	mov	*___SDCC_hc08_ret5,*(___stdc_bit_ceilull_sloc0_1_0 + 2)
   0082 4E*00*01      [ 6]  144 	mov	*___SDCC_hc08_ret6,*(___stdc_bit_ceilull_sloc0_1_0 + 1)
   0085 4E*00*00      [ 6]  145 	mov	*___SDCC_hc08_ret7,*___stdc_bit_ceilull_sloc0_1_0
   0088 4E*00*00      [ 6]  146 	mov	*___stdc_bit_ceilull_sloc0_1_0,*___SDCC_hc08_ret7
   008B 4E*01*00      [ 6]  147 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 1),*___SDCC_hc08_ret6
   008E 4E*02*00      [ 6]  148 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 2),*___SDCC_hc08_ret5
   0091 4E*03*00      [ 6]  149 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 3),*___SDCC_hc08_ret4
   0094 4E*04*00      [ 6]  150 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 4),*___SDCC_hc08_ret3
   0097 4E*05*00      [ 6]  151 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 5),*___SDCC_hc08_ret2
   009A BE*06         [ 3]  152 	ldx	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   009C B6*07         [ 3]  153 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
                            154 ;../__stdc_bit_ceilull.c:44: }
   009E 81            [ 6]  155 	rts
                            156 	.area CSEG    (CODE)
                            157 	.area CONST   (CODE)
                            158 	.area XINIT   (CODE)
                            159 	.area CABS    (ABS,CODE)
