Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 12 18:16:30 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.275        0.000                      0                  170        0.106        0.000                      0                  170        0.833        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk          {0.000 10.000}       20.000          50.000          
  pll_clk_out_0  {0.000 6.667}        13.333          75.000          
  pll_clk_out_1  {0.000 1.333}        2.667           375.000         
  pll_clkfb_out  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                            7.000        0.000                       0                     1  
  pll_clk_out_0        9.199        0.000                      0                  123        0.180        0.000                      0                  123        6.167        0.000                       0                   105  
  pll_clk_out_1        0.736        0.000                      0                   28        0.248        0.000                      0                   28        0.833        0.000                       0                    26  
  pll_clkfb_out                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_clk_out_0  pll_clk_out_1        0.275        0.000                      0                   20        0.106        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_clk_out_0      pll_clk_out_0           10.271        0.000                      0                   19        0.927        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_out_0
  To Clock:  pll_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        9.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.199ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/de_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.160ns (28.722%)  route 2.879ns (71.278%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 12.108 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.601ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.734    -1.601    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y119       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.348    -1.253 f  u_display_hvscan/u1_display_control/vs_cnt_reg[3]/Q
                         net (fo=5, routed)           0.815    -0.438    u_display_hvscan/u1_display_control/vs_cnt[3]
    SLICE_X109Y120       LUT5 (Prop_lut5_I0_O)        0.253    -0.185 f  u_display_hvscan/u1_display_control/px[10]_i_10/O
                         net (fo=2, routed)           0.626     0.441    u_display_hvscan/u1_display_control/px[10]_i_10_n_0
    SLICE_X108Y121       LUT5 (Prop_lut5_I4_O)        0.295     0.736 f  u_display_hvscan/u1_display_control/de_i_2/O
                         net (fo=1, routed)           0.546     1.282    u_display_hvscan/u1_display_control/de_i_2_n_0
    SLICE_X109Y121       LUT5 (Prop_lut5_I3_O)        0.264     1.546 r  u_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=6, routed)           0.892     2.438    u_display_hvscan/u1_display_control/E[0]
    SLICE_X112Y120       FDCE                                         r  u_display_hvscan/u1_display_control/de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.560    12.108    u_display_hvscan/u1_display_control/CLK
    SLICE_X112Y120       FDCE                                         r  u_display_hvscan/u1_display_control/de_reg/C
                         clock pessimism             -0.401    11.707    
                         clock uncertainty           -0.041    11.666    
    SLICE_X112Y120       FDCE (Setup_fdce_C_D)       -0.029    11.637    u_display_hvscan/u1_display_control/de_reg
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -2.438    
  -------------------------------------------------------------------
                         slack                                  9.199    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.989ns (25.576%)  route 2.878ns (74.424%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.259    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.989ns (25.576%)  route 2.878ns (74.424%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.259    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.989ns (25.576%)  route 2.878ns (74.424%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.259    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.989ns (25.576%)  route 2.878ns (74.424%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.259    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[15]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.989ns (25.576%)  route 2.878ns (74.424%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.259    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[5]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.989ns (25.576%)  route 2.878ns (74.424%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.259    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.259ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.989ns (25.745%)  route 2.853ns (74.255%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.630     2.234    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/C
                         clock pessimism             -0.402    11.702    
                         clock uncertainty           -0.041    11.661    
    SLICE_X109Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.493    u_display_hvscan/u1_display_control/vs_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                  9.259    

Slack (MET) :             9.259ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.989ns (25.745%)  route 2.853ns (74.255%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.630     2.234    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[14]/C
                         clock pessimism             -0.402    11.702    
                         clock uncertainty           -0.041    11.661    
    SLICE_X109Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.493    u_display_hvscan/u1_display_control/vs_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                  9.259    

Slack (MET) :             9.259ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.989ns (25.745%)  route 2.853ns (74.255%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.348    -1.260 f  u_display_hvscan/u1_display_control/hs_cnt_reg[8]/Q
                         net (fo=6, routed)           0.833    -0.427    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[8]
    SLICE_X108Y121       LUT4 (Prop_lut4_I3_O)        0.253    -0.174 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_7/O
                         net (fo=3, routed)           0.677     0.504    u_display_hvscan/u1_display_control/hs_cnt[15]_i_7_n_0
    SLICE_X109Y122       LUT6 (Prop_lut6_I1_O)        0.283     0.787 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.712     1.499    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.604 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.630     2.234    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                         clock pessimism             -0.402    11.702    
                         clock uncertainty           -0.041    11.661    
    SLICE_X109Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.493    u_display_hvscan/u1_display_control/vs_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                  9.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.277%)  route 0.139ns (49.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.142    u_HDMI/u_encoder_1/rgb_data[1]
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.220    -0.409    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.087    -0.322    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/de_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.450%)  route 0.121ns (42.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u_HDMI/u_encoder_1/de_reg1_reg/Q
                         net (fo=10, routed)          0.121    -0.137    u_HDMI/u_encoder_1/de_reg1
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X111Y122       FDCE (Hold_fdce_C_D)         0.066    -0.343    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/d_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.849%)  route 0.094ns (29.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.711    -0.419    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDCE (Prop_fdce_C_Q)         0.128    -0.291 r  u_HDMI/u_encoder_2/d_reg1_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.197    u_HDMI/u_encoder_2/d_reg1_reg_n_0_[6]
    SLICE_X110Y118       LUT2 (Prop_lut2_I1_O)        0.101    -0.096 r  u_HDMI/u_encoder_2/d_reg2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.096    u_HDMI/u_encoder_2/d_reg2[6]_i_1__0_n_0
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.985    -0.186    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[6]/C
                         clock pessimism             -0.233    -0.419    
    SLICE_X110Y118       FDCE (Hold_fdce_C_D)         0.107    -0.312    u_HDMI/u_encoder_2/d_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/c1_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.625%)  route 0.161ns (46.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.710    -0.420    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y119       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.141    -0.279 f  u_display_hvscan/u1_display_control/vs_cnt_reg[2]/Q
                         net (fo=5, routed)           0.161    -0.119    u_display_hvscan/u1_display_control/vs_cnt[2]
    SLICE_X109Y120       LUT6 (Prop_lut6_I2_O)        0.045    -0.074 r  u_display_hvscan/u1_display_control/c1_reg1_i_1/O
                         net (fo=1, routed)           0.000    -0.074    u_HDMI/u_encoder_0/c1_reg10
    SLICE_X109Y120       FDCE                                         r  u_HDMI/u_encoder_0/c1_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.980    -0.191    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X109Y120       FDCE                                         r  u_HDMI/u_encoder_0/c1_reg1_reg/C
                         clock pessimism             -0.197    -0.388    
    SLICE_X109Y120       FDCE (Hold_fdce_C_D)         0.091    -0.297    u_HDMI/u_encoder_0/c1_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.675%)  route 0.158ns (45.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y120       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  u_display_hvscan/u1_display_control/px_reg[7]/Q
                         net (fo=6, routed)           0.158    -0.123    u_display_hvscan/u1_display_control/px[7]
    SLICE_X113Y121       LUT5 (Prop_lut5_I2_O)        0.049    -0.074 r  u_display_hvscan/u1_display_control/rgb_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[0]
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.107    -0.301    u_display_hvscan/u2_display_buffer/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.497%)  route 0.149ns (44.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y122       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_display_hvscan/u1_display_control/px_reg[9]/Q
                         net (fo=6, routed)           0.149    -0.132    u_display_hvscan/u1_display_control/px[9]
    SLICE_X113Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.087 r  u_display_hvscan/u1_display_control/rgb_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[4]
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.092    -0.316    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.828%)  route 0.162ns (46.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y122       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u_display_hvscan/u1_display_control/px_reg[10]/Q
                         net (fo=6, routed)           0.162    -0.119    u_display_hvscan/u1_display_control/px[10]
    SLICE_X113Y121       LUT5 (Prop_lut5_I4_O)        0.048    -0.071 r  u_display_hvscan/u1_display_control/rgb_data[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[3]
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.107    -0.301    u_display_hvscan/u2_display_buffer/rgb_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.238%)  route 0.162ns (49.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u_HDMI/u_encoder_1/d_reg1_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.096    u_HDMI/u_encoder_1/d_reg1_reg_n_0_[3]
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                         clock pessimism             -0.233    -0.422    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.090    -0.332    u_HDMI/u_encoder_1/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.147%)  route 0.158ns (45.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y120       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  u_display_hvscan/u1_display_control/px_reg[7]/Q
                         net (fo=6, routed)           0.158    -0.123    u_display_hvscan/u1_display_control/px[7]
    SLICE_X113Y121       LUT5 (Prop_lut5_I1_O)        0.045    -0.078 r  u_display_hvscan/u1_display_control/rgb_data[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[2]
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.092    -0.316    u_display_hvscan/u2_display_buffer/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pll_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.027%)  route 0.173ns (44.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.712    -0.418    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X108Y116       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDCE (Prop_fdce_C_Q)         0.164    -0.254 f  u_HDMI/u_encoder_0/d_reg2_reg[6]/Q
                         net (fo=5, routed)           0.173    -0.081    u_HDMI/u_encoder_0/p_0_in4_in
    SLICE_X108Y115       LUT5 (Prop_lut5_I3_O)        0.048    -0.033 r  u_HDMI/u_encoder_0/q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    u_HDMI/u_encoder_0/q[8]_i_1_n_0
    SLICE_X108Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.985    -0.186    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X108Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[8]/C
                         clock pessimism             -0.217    -0.403    
    SLICE_X108Y115       FDCE (Hold_fdce_C_D)         0.131    -0.272    u_HDMI/u_encoder_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_out_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         13.333      11.741     BUFGCTRL_X0Y17  clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X113Y116  display_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X109Y122  u_HDMI/u_encoder_0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y117  u_HDMI/u_encoder_0/c1_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y117  u_HDMI/u_encoder_0/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y117  u_HDMI/u_encoder_0/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y118  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y115  u_HDMI/u_encoder_0/q_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y116  u_HDMI/u_encoder_0/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y116  u_HDMI/u_encoder_2/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg2_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y116  u_HDMI/u_encoder_2/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y123  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X113Y116  display_en_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y122  u_HDMI/u_encoder_0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y122  u_HDMI/u_encoder_0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y117  u_HDMI/u_encoder_0/c1_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y117  u_HDMI/u_encoder_0/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y117  u_HDMI/u_encoder_0/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y115  u_HDMI/u_encoder_0/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_out_1
  To Clock:  pll_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.643ns (32.737%)  route 1.321ns (67.263%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.737    -1.598    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.433    -1.165 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.698    -0.467    u_HDMI/u_encoder_2/dout_even_reg[1]
    SLICE_X111Y116       LUT5 (Prop_lut5_I1_O)        0.105    -0.362 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.623     0.262    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y116       LUT5 (Prop_lut5_I2_O)        0.105     0.367 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.367    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.376     1.069    
                         clock uncertainty           -0.039     1.030    
    SLICE_X112Y116       FDCE (Setup_fdce_C_D)        0.072     1.102    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.643ns (34.821%)  route 1.204ns (65.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.727    -1.608    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.175 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.695    -0.480    u_HDMI/u_encoder_1/Q[1]
    SLICE_X110Y123       LUT6 (Prop_lut6_I2_O)        0.105    -0.375 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, routed)           0.509     0.134    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.239 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.239    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.401     1.036    
                         clock uncertainty           -0.039     0.997    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.030     1.027    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          1.027    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.643ns (35.661%)  route 1.160ns (64.339%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.727    -1.608    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.175 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.706    -0.469    u_HDMI/u_encoder_1/Q[1]
    SLICE_X112Y123       LUT6 (Prop_lut6_I2_O)        0.105    -0.364 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.455     0.090    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.195 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.195    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.401     1.036    
                         clock uncertainty           -0.039     0.997    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     1.029    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          1.029    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.379ns (37.711%)  route 0.626ns (62.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 1.423 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/dout_even_reg/Q
                         net (fo=1, routed)           0.626    -0.602    u_HDMI/u_serializer_1/dout_even
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.542     1.423    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.438     0.985    
                         clock uncertainty           -0.039     0.946    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D1)      -0.707     0.239    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.379ns (38.078%)  route 0.616ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 1.423 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/dout_odd_reg/Q
                         net (fo=1, routed)           0.616    -0.611    u_HDMI/u_serializer_1/dout_odd
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.542     1.423    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.438     0.985    
                         clock uncertainty           -0.039     0.946    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D2)      -0.707     0.239    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.379ns (41.098%)  route 0.543ns (58.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.739    -1.596    u_HDMI/u_serializer_0/CLK
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.379    -1.217 r  u_HDMI/u_serializer_0/dout_odd_reg/Q
                         net (fo=1, routed)           0.543    -0.673    u_HDMI/u_serializer_0/dout_odd
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.039     0.951    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D2)      -0.707     0.244    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.589ns (34.513%)  route 1.118ns (65.487%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.739    -1.596    u_HDMI/u_serializer_0/CLK
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.379    -1.217 r  u_HDMI/u_serializer_0/counter_reg[0]/Q
                         net (fo=5, routed)           0.664    -0.553    u_HDMI/u_encoder_0/dout_even_reg[0]
    SLICE_X110Y115       LUT5 (Prop_lut5_I3_O)        0.105    -0.448 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, routed)           0.454     0.006    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X111Y115       LUT5 (Prop_lut5_I2_O)        0.105     0.111 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.111    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.401     1.044    
                         clock uncertainty           -0.039     1.005    
    SLICE_X111Y115       FDCE (Setup_fdce_C_D)        0.032     1.037    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          1.037    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.379ns (41.353%)  route 0.537ns (58.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 1.422 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.727    -1.608    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_HDMI/u_serializer_3/dout_even_reg/Q
                         net (fo=1, routed)           0.537    -0.691    u_HDMI/u_serializer_3/dout_even
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.541     1.422    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
                         clock pessimism             -0.438     0.984    
                         clock uncertainty           -0.039     0.945    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D1)      -0.707     0.238    u_HDMI/u_serializer_3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.379ns (41.813%)  route 0.527ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 1.422 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.727    -1.608    u_HDMI/u_serializer_3/CLK
    SLICE_X111Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_HDMI/u_serializer_3/dout_odd_reg/Q
                         net (fo=1, routed)           0.527    -0.701    u_HDMI/u_serializer_3/dout_odd
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.541     1.422    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
                         clock pessimism             -0.438     0.984    
                         clock uncertainty           -0.039     0.945    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D2)      -0.707     0.238    u_HDMI/u_serializer_3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.379ns (47.521%)  route 0.419ns (52.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.738    -1.597    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDCE (Prop_fdce_C_Q)         0.379    -1.218 r  u_HDMI/u_serializer_0/dout_even_reg/Q
                         net (fo=1, routed)           0.419    -0.799    u_HDMI/u_serializer_0/dout_even
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.039     0.951    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D1)      -0.707     0.244    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  1.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.699%)  route 0.160ns (43.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.713    -0.417    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.164    -0.253 r  u_HDMI/u_serializer_2/counter_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.094    u_HDMI/u_serializer_2/Q[2]
    SLICE_X112Y116       LUT5 (Prop_lut5_I3_O)        0.045    -0.049 r  u_HDMI/u_serializer_2/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.049    u_HDMI/u_serializer_2/counter[2]_i_1__2_n_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism             -0.233    -0.417    
    SLICE_X112Y116       FDCE (Hold_fdce_C_D)         0.121    -0.296    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.161%)  route 0.178ns (48.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.098    u_HDMI/u_serializer_0/Q[1]
    SLICE_X111Y115       LUT4 (Prop_lut4_I1_O)        0.045    -0.053 r  u_HDMI/u_serializer_0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    u_HDMI/u_serializer_0/counter[1]_i_1_n_0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
                         clock pessimism             -0.233    -0.416    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.091    -0.325    u_HDMI/u_serializer_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_0/CLK
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_serializer_0/counter_reg[2]/Q
                         net (fo=4, routed)           0.178    -0.098    u_HDMI/u_serializer_0/counter[2]
    SLICE_X110Y114       LUT5 (Prop_lut5_I3_O)        0.045    -0.053 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.989    -0.182    u_HDMI/u_serializer_0/CLK
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.234    -0.416    
    SLICE_X110Y114       FDCE (Hold_fdce_C_D)         0.091    -0.325    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.013%)  route 0.179ns (48.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.284 r  u_HDMI/u_serializer_3/counter_reg[2]/Q
                         net (fo=4, routed)           0.179    -0.106    u_HDMI/u_serializer_3/counter[2]
    SLICE_X113Y124       LUT5 (Prop_lut5_I3_O)        0.045    -0.061 r  u_HDMI/u_serializer_3/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.061    u_HDMI/u_serializer_3/counter[2]_i_1__0_n_0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
                         clock pessimism             -0.232    -0.425    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.091    -0.334    u_HDMI/u_serializer_3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.164    -0.261 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.076    u_HDMI/u_serializer_1/Q[1]
    SLICE_X112Y124       LUT4 (Prop_lut4_I1_O)        0.045    -0.031 r  u_HDMI/u_serializer_1/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.031    u_HDMI/u_serializer_1/counter[1]_i_1__1_n_0
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
                         clock pessimism             -0.232    -0.425    
    SLICE_X112Y124       FDCE (Hold_fdce_C_D)         0.120    -0.305    u_HDMI/u_serializer_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.120%)  route 0.209ns (52.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u_HDMI/u_serializer_3/counter_reg[1]/Q
                         net (fo=5, routed)           0.209    -0.076    u_HDMI/u_serializer_3/counter[1]
    SLICE_X111Y124       LUT4 (Prop_lut4_I2_O)        0.045    -0.031 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, routed)           0.000    -0.031    u_HDMI/u_serializer_3/dout_odd_reg0
    SLICE_X111Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X111Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism             -0.219    -0.412    
    SLICE_X111Y124       FDCE (Hold_fdce_C_D)         0.091    -0.321    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.079%)  route 0.200ns (48.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.164    -0.261 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.200    -0.061    u_HDMI/u_serializer_1/Q[1]
    SLICE_X113Y123       LUT5 (Prop_lut5_I1_O)        0.045    -0.016 r  u_HDMI/u_serializer_1/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.016    u_HDMI/u_serializer_1/counter[0]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092    -0.319    u_HDMI/u_serializer_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.707%)  route 0.203ns (49.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.164    -0.261 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.203    -0.058    u_HDMI/u_serializer_1/Q[1]
    SLICE_X113Y123       LUT5 (Prop_lut5_I1_O)        0.045    -0.013 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.013    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092    -0.319    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.973%)  route 0.219ns (54.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u_HDMI/u_serializer_3/counter_reg[2]/Q
                         net (fo=4, routed)           0.219    -0.066    u_HDMI/u_serializer_3/counter[2]
    SLICE_X113Y124       LUT5 (Prop_lut5_I2_O)        0.045    -0.021 r  u_HDMI/u_serializer_3/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.021    u_HDMI/u_serializer_3/counter[0]_i_1__0_n_0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
                         clock pessimism             -0.232    -0.425    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.333    u_HDMI/u_serializer_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.860%)  route 0.220ns (54.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u_HDMI/u_serializer_3/counter_reg[2]/Q
                         net (fo=4, routed)           0.220    -0.065    u_HDMI/u_serializer_3/counter[2]
    SLICE_X113Y124       LUT5 (Prop_lut5_I2_O)        0.045    -0.020 r  u_HDMI/u_serializer_3/dout_even_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    u_HDMI/u_serializer_3/dout_even_reg0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
                         clock pessimism             -0.232    -0.425    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.333    u_HDMI/u_serializer_3/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_out_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.667       1.074      BUFGCTRL_X0Y16  clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y114   u_HDMI/u_serializer_0/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y116   u_HDMI/u_serializer_2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y130   u_HDMI/u_serializer_1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y122   u_HDMI/u_serializer_3/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.667       157.333    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/dout_odd_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/dout_odd_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/dout_odd_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X110Y114  u_HDMI/u_serializer_0/dout_odd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_out
  To Clock:  pll_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clkout_fb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_out_0
  To Clock:  pll_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.643ns (33.070%)  route 1.301ns (66.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 1.446 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.169 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.813    -0.356    u_HDMI/u_serializer_0/ser_en
    SLICE_X110Y114       LUT2 (Prop_lut2_I1_O)        0.105    -0.251 r  u_HDMI/u_serializer_0/dout_odd_i_2__1/O
                         net (fo=1, routed)           0.489     0.238    u_HDMI/u_serializer_0/dout_odd_i_2__1_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I0_O)        0.105     0.343 r  u_HDMI/u_serializer_0/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.343    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.565     1.446    u_HDMI/u_serializer_0/CLK
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism             -0.700     0.746    
                         clock uncertainty           -0.161     0.586    
    SLICE_X110Y114       FDCE (Setup_fdce_C_D)        0.032     0.618    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.589ns (30.151%)  route 1.364ns (69.849%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  u_HDMI/u_encoder_2/q_reg[3]/Q
                         net (fo=1, routed)           0.741    -0.478    u_HDMI/u_encoder_2/red_out[3]
    SLICE_X111Y116       LUT5 (Prop_lut5_I2_O)        0.105    -0.373 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.623     0.251    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y116       LUT5 (Prop_lut5_I2_O)        0.105     0.356 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.356    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.161     0.585    
    SLICE_X112Y116       FDCE (Setup_fdce_C_D)        0.072     0.657    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.643ns (34.191%)  route 1.238ns (65.809%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.728    -1.607    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDCE (Prop_fdce_C_Q)         0.433    -1.174 r  u_HDMI/u_encoder_1/q_reg[0]/Q
                         net (fo=2, routed)           0.783    -0.391    u_HDMI/u_encoder_1/grn_out[0]
    SLICE_X112Y123       LUT6 (Prop_lut6_I1_O)        0.105    -0.286 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.455     0.169    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.274 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.274    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.161     0.577    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     0.609    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.695ns (37.889%)  route 1.139ns (62.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.728    -1.607    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.348    -1.259 r  u_HDMI/u_encoder_1/q_reg[6]/Q
                         net (fo=1, routed)           0.631    -0.628    u_HDMI/u_encoder_1/grn_out[6]
    SLICE_X110Y123       LUT6 (Prop_lut6_I0_O)        0.242    -0.386 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, routed)           0.509     0.123    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.228 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.228    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.161     0.577    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.030     0.607    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.538ns (30.209%)  route 1.243ns (69.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 1.446 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.169 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          1.243     0.074    u_HDMI/u_serializer_0/ser_en
    SLICE_X110Y114       LUT5 (Prop_lut5_I4_O)        0.105     0.179 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.179    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.565     1.446    u_HDMI/u_serializer_0/CLK
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.700     0.746    
                         clock uncertainty           -0.161     0.586    
    SLICE_X110Y114       FDCE (Setup_fdce_C_D)        0.030     0.616    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.692ns (39.396%)  route 1.065ns (60.604%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  u_HDMI/u_encoder_0/q_reg[4]/Q
                         net (fo=1, routed)           0.611    -0.638    u_HDMI/u_encoder_0/blu_out[4]
    SLICE_X110Y115       LUT5 (Prop_lut5_I0_O)        0.239    -0.399 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, routed)           0.454     0.055    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X111Y115       LUT5 (Prop_lut5_I2_O)        0.105     0.160 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.160    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.161     0.585    
    SLICE_X111Y115       FDCE (Setup_fdce_C_D)        0.032     0.617    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.538ns (30.917%)  route 1.202ns (69.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.169 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          1.202     0.034    u_HDMI/u_serializer_1/ser_en
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.105     0.139 r  u_HDMI/u_serializer_1/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.139    u_HDMI/u_serializer_1/counter[0]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.161     0.577    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     0.609    u_HDMI/u_serializer_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.538ns (30.952%)  route 1.200ns (69.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.169 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          1.200     0.032    u_HDMI/u_serializer_1/ser_en
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.105     0.137 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.137    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.161     0.577    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.033     0.610    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.695ns (40.042%)  route 1.041ns (59.958%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDCE (Prop_fdce_C_Q)         0.348    -1.250 r  u_HDMI/u_encoder_2/q_reg[4]/Q
                         net (fo=1, routed)           0.671    -0.579    u_HDMI/u_encoder_2/red_out[4]
    SLICE_X110Y116       LUT5 (Prop_lut5_I0_O)        0.242    -0.337 r  u_HDMI/u_encoder_2/dout_even_i_2__1/O
                         net (fo=1, routed)           0.370     0.033    u_HDMI/u_encoder_2/dout_even_i_2__1_n_0
    SLICE_X111Y116       LUT5 (Prop_lut5_I2_O)        0.105     0.138 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.138    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.161     0.585    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)        0.030     0.615    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (pll_clk_out_1 rise@2.667ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.484ns (28.024%)  route 1.243ns (71.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 1.436 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          1.243     0.024    u_HDMI/u_serializer_3/display_en
    SLICE_X113Y124       LUT4 (Prop_lut4_I0_O)        0.105     0.129 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.129    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.555     1.436    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism             -0.700     0.736    
                         clock uncertainty           -0.161     0.576    
    SLICE_X113Y124       FDCE (Setup_fdce_C_D)        0.032     0.608    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.154%)  route 0.499ns (72.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_encoder_0/q_reg[3]/Q
                         net (fo=1, routed)           0.499     0.224    u_HDMI/u_serializer_0/dout_odd_reg_0[1]
    SLICE_X110Y114       LUT6 (Prop_lut6_I3_O)        0.045     0.269 r  u_HDMI/u_serializer_0/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.269    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.989    -0.182    u_HDMI/u_serializer_0/CLK
    SLICE_X110Y114       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism              0.092    -0.090    
                         clock uncertainty            0.161     0.070    
    SLICE_X110Y114       FDCE (Hold_fdce_C_D)         0.092     0.162    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.246ns (35.707%)  route 0.443ns (64.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.148    -0.274 r  u_HDMI/u_encoder_1/q_reg[8]/Q
                         net (fo=1, routed)           0.443     0.169    u_HDMI/u_encoder_1/grn_out[8]
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.098     0.267 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.267    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.161     0.060    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.091     0.151    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.226ns (32.487%)  route 0.470ns (67.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.712    -0.418    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X111Y117       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDCE (Prop_fdce_C_Q)         0.128    -0.290 r  u_HDMI/u_encoder_2/q_reg[8]/Q
                         net (fo=1, routed)           0.470     0.179    u_HDMI/u_encoder_2/red_out[8]
    SLICE_X111Y116       LUT5 (Prop_lut5_I4_O)        0.098     0.277 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.277    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism              0.092    -0.092    
                         clock uncertainty            0.161     0.068    
    SLICE_X111Y116       FDCE (Hold_fdce_C_D)         0.091     0.159    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.628%)  route 0.477ns (67.372%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.706    -0.424    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u_HDMI/u_encoder_1/q_reg[3]/Q
                         net (fo=1, routed)           0.288     0.005    u_HDMI/u_encoder_1/grn_out[3]
    SLICE_X112Y123       LUT6 (Prop_lut6_I3_O)        0.045     0.050 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.189     0.239    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.045     0.284 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.284    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.161     0.060    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.152    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.231ns (32.391%)  route 0.482ns (67.609%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_encoder_0/q_reg[1]/Q
                         net (fo=2, routed)           0.265    -0.010    u_HDMI/u_encoder_0/q_reg[9]_0[0]
    SLICE_X110Y115       LUT5 (Prop_lut5_I4_O)        0.045     0.035 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, routed)           0.217     0.252    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X111Y115       LUT5 (Prop_lut5_I2_O)        0.045     0.297 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.297    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism              0.092    -0.091    
                         clock uncertainty            0.161     0.069    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.092     0.161    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.376%)  route 0.528ns (71.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.528     0.270    u_HDMI/u_serializer_3/ser_en
    SLICE_X111Y124       LUT4 (Prop_lut4_I0_O)        0.045     0.315 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, routed)           0.000     0.315    u_HDMI/u_serializer_3/dout_odd_reg0
    SLICE_X111Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X111Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism              0.092    -0.101    
                         clock uncertainty            0.161     0.059    
    SLICE_X111Y124       FDCE (Hold_fdce_C_D)         0.091     0.150    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.928%)  route 0.567ns (73.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.567     0.310    u_HDMI/u_serializer_1/ser_en
    SLICE_X112Y124       LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  u_HDMI/u_serializer_1/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.355    u_HDMI/u_serializer_1/counter[1]_i_1__1_n_0
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
                         clock pessimism              0.092    -0.101    
                         clock uncertainty            0.161     0.059    
    SLICE_X112Y124       FDCE (Hold_fdce_C_D)         0.120     0.179    u_HDMI/u_serializer_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.326%)  route 0.585ns (73.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.585     0.328    u_HDMI/u_encoder_2/ser_en
    SLICE_X112Y116       LUT5 (Prop_lut5_I0_O)        0.045     0.373 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.373    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism              0.092    -0.092    
                         clock uncertainty            0.161     0.068    
    SLICE_X112Y116       FDCE (Hold_fdce_C_D)         0.120     0.188    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.874%)  route 0.593ns (76.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.593     0.317    u_HDMI/u_serializer_3/display_en
    SLICE_X113Y124       LUT5 (Prop_lut5_I0_O)        0.045     0.362 r  u_HDMI/u_serializer_3/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.362    u_HDMI/u_serializer_3/counter[2]_i_1__0_n_0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
                         clock pessimism              0.092    -0.101    
                         clock uncertainty            0.161     0.059    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.091     0.150    u_HDMI/u_serializer_3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_1  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             pll_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_1 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.470%)  route 0.581ns (73.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.581     0.323    u_HDMI/u_serializer_3/ser_en
    SLICE_X113Y124       LUT4 (Prop_lut4_I3_O)        0.045     0.368 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism              0.092    -0.101    
                         clock uncertainty            0.161     0.059    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092     0.151    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_clk_out_0
  To Clock:  pll_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack       10.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.271ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.484ns (18.199%)  route 2.175ns (81.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.612     1.062    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C
                         clock pessimism             -0.401    11.705    
                         clock uncertainty           -0.041    11.664    
    SLICE_X111Y122       FDCE (Recov_fdce_C_CLR)     -0.331    11.333    u_HDMI/u_encoder_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 10.271    

Slack (MET) :             10.271ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.484ns (18.199%)  route 2.175ns (81.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.612     1.062    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C
                         clock pessimism             -0.401    11.705    
                         clock uncertainty           -0.041    11.664    
    SLICE_X111Y122       FDCE (Recov_fdce_C_CLR)     -0.331    11.333    u_HDMI/u_encoder_1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 10.271    

Slack (MET) :             10.271ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.484ns (18.199%)  route 2.175ns (81.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.612     1.062    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/de_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.401    11.705    
                         clock uncertainty           -0.041    11.664    
    SLICE_X111Y122       FDCE (Recov_fdce_C_CLR)     -0.331    11.333    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 10.271    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.484ns (20.511%)  route 1.876ns (79.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.312     0.762    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X107Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 10.532    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.484ns (20.511%)  route 1.876ns (79.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.312     0.762    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X107Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[1]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/d_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 10.532    

Slack (MET) :             10.657ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.484ns (21.305%)  route 1.788ns (78.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.224     0.674    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X110Y123       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y123       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[1]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 10.657    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[1]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.484ns (21.340%)  route 1.784ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.221     0.670    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[1]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[2]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.484ns (21.340%)  route 1.784ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.221     0.670    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[2]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[3]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.484ns (21.340%)  route 1.784ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.221     0.670    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[3]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[4]/CLR
                            (recovery check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pll_clk_out_0 rise@13.333ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.484ns (21.340%)  route 1.784ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  display_en_reg/Q
                         net (fo=87, routed)          0.563    -0.655    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.550 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.221     0.670    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[4]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 10.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.412%)  route 0.683ns (78.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.443     0.451    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.412%)  route 0.683ns (78.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.443     0.451    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    u_HDMI/u_encoder_1/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.186ns (18.630%)  route 0.812ns (81.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.573     0.581    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[2]/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg1_reg/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.186ns (18.630%)  route 0.812ns (81.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.573     0.581    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/de_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/de_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[8]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.186ns (18.630%)  route 0.812ns (81.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.573     0.581    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[0]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.539%)  route 0.875ns (82.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.635     0.643    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[0]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[7]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.539%)  route 0.875ns (82.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.635     0.643    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[7]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.186ns (16.746%)  route 0.925ns (83.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.685     0.693    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X107Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.197    -0.389    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.481    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.186ns (16.746%)  route 0.925ns (83.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.685     0.693    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X107Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[1]/C
                         clock pessimism             -0.197    -0.389    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.481    u_HDMI/u_encoder_1/d_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[1]/CLR
                            (removal check against rising-edge clock pll_clk_out_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_out_0 rise@0.000ns - pll_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.047%)  route 0.905ns (82.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    pixel_clk
    SLICE_X113Y116       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  display_en_reg/Q
                         net (fo=87, routed)          0.239    -0.037    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.008 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.666     0.674    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[1]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  1.177    





