0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Student/KaiEmanuel/lab0/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Student/KaiEmanuel/lab0/project_1/project_1.srcs/sim_1/imports/combinational_gates/combinational_gates_muxed_TB.v,1727371744,verilog,,,,combinational_gates_muxed_tb,,,,,,,,
C:/Users/Student/KaiEmanuel/lab0/project_1/project_1.srcs/sim_1/new/tb_four_bit_counters.v,1727806850,verilog,,,,tb_four_bit_counters,,,,,,,,
C:/Users/Student/KaiEmanuel/lab0/project_1/project_1.srcs/sources_1/imports/combinational_gates/combinational_gates_muxed.v,1727371744,verilog,,C:/Users/Student/KaiEmanuel/lab0/project_1/project_1.srcs/sources_1/new/four_bit_counters.v,,combinational_gates_muxed,,,,,,,,
C:/Users/Student/KaiEmanuel/lab0/project_1/project_1.srcs/sources_1/new/four_bit_counters.v,1727806909,verilog,,C:/Users/Student/KaiEmanuel/lab0/project_1/project_1.srcs/sim_1/new/tb_four_bit_counters.v,,four_bit_counters,,,,,,,,
