TimeQuest Timing Analyzer report for VGA
Sat Oct 03 01:17:50 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; VGA                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; clk                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { clk }                                                   ;
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; clk    ; PLL_40MHz|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+-----------+-----------------+-------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                            ; Note ;
+-----------+-----------------+-------------------------------------------------------+------+
; 151.7 MHz ; 151.7 MHz       ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 18.408 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; 9.934  ; 0.000         ;
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 12.215 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 18.408 ; v_cnt[6]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.502      ;
; 18.620 ; v_cnt[1]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.290      ;
; 18.627 ; v_cnt[7]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.283      ;
; 18.800 ; v_cnt[2]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.110      ;
; 18.846 ; v_cnt[5]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.064      ;
; 18.861 ; v_cnt[4]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.049      ;
; 18.900 ; v_cnt[8]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 6.010      ;
; 18.930 ; v_cnt[10] ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.980      ;
; 18.974 ; v_cnt[7]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.936      ;
; 18.984 ; v_cnt[0]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.926      ;
; 18.985 ; v_cnt[6]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.925      ;
; 18.991 ; v_cnt[9]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.919      ;
; 19.013 ; v_cnt[0]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.897      ;
; 19.015 ; v_cnt[3]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.895      ;
; 19.047 ; v_cnt[5]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.863      ;
; 19.073 ; v_cnt[3]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.837      ;
; 19.080 ; v_cnt[2]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.830      ;
; 19.110 ; v_cnt[10] ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.800      ;
; 19.177 ; v_cnt[1]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.733      ;
; 19.289 ; v_cnt[7]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.621      ;
; 19.302 ; v_cnt[6]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.608      ;
; 19.317 ; v_cnt[4]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.593      ;
; 19.330 ; v_cnt[0]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.580      ;
; 19.343 ; v_cnt[8]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.567      ;
; 19.362 ; v_cnt[5]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.548      ;
; 19.388 ; v_cnt[3]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.522      ;
; 19.397 ; v_cnt[2]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.513      ;
; 19.427 ; v_cnt[10] ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.483      ;
; 19.432 ; v_en      ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.477      ;
; 19.477 ; v_cnt[9]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.433      ;
; 19.494 ; v_cnt[1]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.416      ;
; 19.634 ; v_cnt[4]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.276      ;
; 19.658 ; v_cnt[8]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.252      ;
; 19.747 ; h_en      ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 5.166      ;
; 19.791 ; v_cnt[4]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.791 ; v_cnt[4]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.129      ;
; 19.792 ; v_cnt[9]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.118      ;
; 19.824 ; v_cnt[2]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.824 ; v_cnt[2]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.096      ;
; 19.838 ; v_cnt[6]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.838 ; v_cnt[6]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.082      ;
; 19.926 ; v_cnt[3]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 19.926 ; v_cnt[3]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.994      ;
; 20.124 ; v_cnt[8]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.124 ; v_cnt[8]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.796      ;
; 20.152 ; v_cnt[9]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
; 20.152 ; v_cnt[9]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.768      ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_b~reg0 ; vga_b~reg0  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_r~reg0 ; vga_r~reg0  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.508 ; h_cnt[11]  ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.754 ; h_cnt[7]   ; h_sync~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.762 ; h_cnt[3]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; v_cnt[1]   ; v_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; h_cnt[1]   ; h_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; v_cnt[4]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; v_cnt[7]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; v_cnt[2]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; v_cnt[9]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; h_cnt[8]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; h_cnt[2]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; h_cnt[5]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; h_cnt[7]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; h_cnt[9]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; h_cnt[10]  ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; h_cnt[4]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; h_cnt[6]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; v_cnt[10]  ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.770 ; v_cnt[5]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; v_cnt[3]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.774 ; v_cnt[6]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.780 ; h_cnt[0]   ; h_cnt[0]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.796 ; v_cnt[0]   ; v_cnt[0]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.967 ; v_cnt[8]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 1.053 ; h_cnt[11]  ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.091 ; v_cnt[10]  ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.117 ; v_cnt[1]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; h_cnt[1]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; h_cnt[3]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; h_cnt[7]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; h_cnt[9]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; h_cnt[5]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; v_cnt[9]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; v_cnt[7]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; h_cnt[0]   ; h_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; h_cnt[10]  ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; v_cnt[3]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; v_cnt[5]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; h_cnt[2]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; v_cnt[4]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; h_cnt[8]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; v_cnt[2]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; h_cnt[4]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; h_cnt[6]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; h_cnt[0]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; v_cnt[0]   ; v_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; h_cnt[2]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; h_cnt[8]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; v_cnt[2]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; v_cnt[4]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; v_cnt[6]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; h_cnt[6]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; h_cnt[4]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.143 ; v_cnt[0]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; v_cnt[6]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.248 ; h_cnt[1]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; v_cnt[1]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; h_cnt[3]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; v_cnt[7]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; h_cnt[9]   ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; h_cnt[7]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; h_cnt[5]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; v_cnt[3]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; v_cnt[5]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; h_cnt[1]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; v_cnt[1]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; h_cnt[3]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; v_cnt[7]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; h_cnt[7]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; h_cnt[5]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; h_cnt[9]   ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.556      ;
; 1.264 ; h_cnt[0]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; v_cnt[3]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; v_cnt[5]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; h_cnt[2]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; h_cnt[8]   ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; v_cnt[2]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; v_cnt[4]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.267 ; h_cnt[6]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; h_cnt[4]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.273 ; h_cnt[0]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; v_cnt[0]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; h_cnt[2]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; v_cnt[2]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; v_cnt[4]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; v_cnt[6]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; h_cnt[6]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.276 ; h_cnt[4]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.283 ; v_cnt[0]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.284 ; v_cnt[6]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.290 ; v_cnt[9]   ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.584      ;
; 1.326 ; v_cnt[8]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.619      ;
; 1.337 ; v_cnt[8]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.630      ;
; 1.368 ; v_cnt[5]   ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.662      ;
; 1.383 ; h_cnt[10]  ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.675      ;
; 1.388 ; h_cnt[1]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; v_cnt[1]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; h_cnt[3]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 162.31 MHz ; 162.31 MHz      ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 18.839 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; 9.943  ; 0.000         ;
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 12.215 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 18.839 ; v_cnt[6]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 6.083      ;
; 19.098 ; v_cnt[7]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.824      ;
; 19.113 ; v_cnt[1]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.809      ;
; 19.207 ; v_cnt[2]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.715      ;
; 19.246 ; v_cnt[5]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.676      ;
; 19.300 ; v_cnt[8]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.622      ;
; 19.317 ; v_cnt[3]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.605      ;
; 19.326 ; v_cnt[4]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.596      ;
; 19.373 ; v_cnt[0]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.549      ;
; 19.382 ; v_cnt[6]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.540      ;
; 19.385 ; v_cnt[0]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.537      ;
; 19.406 ; v_cnt[3]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.516      ;
; 19.422 ; v_cnt[7]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.500      ;
; 19.437 ; v_cnt[10] ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.485      ;
; 19.454 ; v_cnt[2]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.468      ;
; 19.489 ; v_cnt[10] ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.433      ;
; 19.497 ; v_cnt[9]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.425      ;
; 19.502 ; v_cnt[5]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.420      ;
; 19.568 ; v_cnt[1]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.354      ;
; 19.677 ; v_cnt[6]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.245      ;
; 19.680 ; v_cnt[0]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.242      ;
; 19.683 ; v_cnt[4]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.239      ;
; 19.693 ; v_cnt[3]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.229      ;
; 19.714 ; v_en      ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.208      ;
; 19.717 ; v_cnt[7]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.205      ;
; 19.749 ; v_cnt[2]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.173      ;
; 19.777 ; v_cnt[8]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.145      ;
; 19.784 ; v_cnt[10] ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.138      ;
; 19.797 ; v_cnt[5]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.125      ;
; 19.802 ; v_cnt[9]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.120      ;
; 19.855 ; v_cnt[1]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.067      ;
; 19.978 ; v_cnt[4]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.944      ;
; 19.992 ; v_cnt[4]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 19.992 ; v_cnt[4]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.937      ;
; 20.017 ; v_cnt[6]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.017 ; v_cnt[6]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.912      ;
; 20.020 ; h_en      ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 4.905      ;
; 20.021 ; v_cnt[2]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.021 ; v_cnt[2]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.908      ;
; 20.064 ; v_cnt[8]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.858      ;
; 20.089 ; v_cnt[9]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.833      ;
; 20.112 ; v_cnt[3]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.112 ; v_cnt[3]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.817      ;
; 20.326 ; v_cnt[8]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.326 ; v_cnt[8]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.603      ;
; 20.356 ; v_cnt[9]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
; 20.356 ; v_cnt[9]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.573      ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_b~reg0 ; vga_b~reg0  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_r~reg0 ; vga_r~reg0  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.468 ; h_cnt[11]  ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.673 ; h_cnt[7]   ; h_sync~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.941      ;
; 0.706 ; h_cnt[3]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; v_cnt[1]   ; v_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; v_cnt[2]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; h_cnt[2]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; v_cnt[4]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; h_cnt[8]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; h_cnt[1]   ; h_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; h_cnt[9]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; h_cnt[10]  ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; v_cnt[7]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; v_cnt[9]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; h_cnt[5]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; h_cnt[7]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; v_cnt[10]  ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; v_cnt[5]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; h_cnt[4]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; h_cnt[6]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; v_cnt[3]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.720 ; v_cnt[6]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.728 ; h_cnt[0]   ; h_cnt[0]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.741 ; v_cnt[0]   ; v_cnt[0]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.884 ; v_cnt[8]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.152      ;
; 0.949 ; h_cnt[11]  ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.216      ;
; 0.978 ; v_cnt[10]  ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.246      ;
; 1.026 ; h_cnt[2]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; h_cnt[0]   ; h_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; v_cnt[2]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; h_cnt[10]  ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; v_cnt[4]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; h_cnt[8]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; h_cnt[3]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; h_cnt[4]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; h_cnt[6]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; v_cnt[1]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; h_cnt[1]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; h_cnt[9]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; h_cnt[7]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; v_cnt[9]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; h_cnt[5]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; v_cnt[7]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; v_cnt[5]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; v_cnt[0]   ; v_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.039 ; v_cnt[3]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; v_cnt[6]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.041 ; h_cnt[2]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; h_cnt[0]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; v_cnt[2]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; h_cnt[8]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; v_cnt[4]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.046 ; h_cnt[6]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; h_cnt[4]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.051 ; v_cnt[0]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.319      ;
; 1.054 ; v_cnt[6]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.121 ; h_cnt[3]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.126 ; v_cnt[1]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; h_cnt[9]   ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; h_cnt[1]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; v_cnt[7]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; h_cnt[5]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; h_cnt[7]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.131 ; v_cnt[5]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.136 ; h_cnt[9]   ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.136 ; v_cnt[3]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.404      ;
; 1.142 ; v_cnt[9]   ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.148 ; h_cnt[2]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; h_cnt[0]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; v_cnt[2]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; h_cnt[8]   ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; v_cnt[4]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; h_cnt[3]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; h_cnt[4]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; h_cnt[6]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; v_cnt[1]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; h_cnt[1]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.155 ; v_cnt[7]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.155 ; h_cnt[7]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.155 ; h_cnt[5]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.156 ; v_cnt[5]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.158 ; v_cnt[0]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.426      ;
; 1.161 ; v_cnt[3]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.161 ; v_cnt[6]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.163 ; h_cnt[2]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.163 ; h_cnt[0]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.163 ; v_cnt[2]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; v_cnt[4]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.168 ; h_cnt[6]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.168 ; h_cnt[4]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.173 ; v_cnt[0]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.441      ;
; 1.176 ; v_cnt[6]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.444      ;
; 1.188 ; v_cnt[8]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.456      ;
; 1.234 ; h_cnt[10]  ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.501      ;
; 1.243 ; h_cnt[3]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.245 ; v_cnt[5]   ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.513      ;
; 1.246 ; v_cnt[8]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.514      ;
; 1.248 ; v_cnt[1]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.516      ;
; 1.249 ; h_cnt[1]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 22.114 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; 9.594  ; 0.000         ;
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 12.297 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 22.114 ; v_cnt[6]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.829      ;
; 22.209 ; v_cnt[7]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.734      ;
; 22.210 ; v_cnt[1]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.733      ;
; 22.324 ; v_cnt[4]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.619      ;
; 22.333 ; v_cnt[2]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.610      ;
; 22.342 ; v_cnt[10] ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.601      ;
; 22.348 ; v_cnt[0]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.595      ;
; 22.379 ; v_cnt[0]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.564      ;
; 22.391 ; v_cnt[6]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.552      ;
; 22.392 ; v_cnt[5]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.551      ;
; 22.400 ; v_cnt[3]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.543      ;
; 22.406 ; v_cnt[9]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.537      ;
; 22.406 ; v_cnt[8]  ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.537      ;
; 22.409 ; v_cnt[7]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.534      ;
; 22.415 ; v_cnt[2]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.528      ;
; 22.421 ; v_cnt[10] ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.522      ;
; 22.440 ; v_cnt[5]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.503      ;
; 22.444 ; v_cnt[3]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.499      ;
; 22.483 ; v_cnt[1]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.460      ;
; 22.492 ; v_en      ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.451      ;
; 22.514 ; v_cnt[0]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.429      ;
; 22.518 ; v_cnt[6]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.425      ;
; 22.519 ; v_cnt[4]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.424      ;
; 22.544 ; v_cnt[7]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.399      ;
; 22.550 ; v_cnt[2]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.393      ;
; 22.556 ; v_cnt[10] ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.387      ;
; 22.568 ; v_cnt[9]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.375      ;
; 22.570 ; v_cnt[8]  ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.373      ;
; 22.575 ; v_cnt[5]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.368      ;
; 22.576 ; v_cnt[3]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.367      ;
; 22.606 ; h_en      ; vga_g~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.339      ;
; 22.607 ; v_cnt[1]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.336      ;
; 22.654 ; v_cnt[4]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.289      ;
; 22.703 ; v_cnt[9]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.240      ;
; 22.705 ; v_cnt[8]  ; vga_b~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.238      ;
; 22.752 ; v_cnt[2]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.752 ; v_cnt[2]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.198      ;
; 22.756 ; v_cnt[4]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.756 ; v_cnt[4]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.194      ;
; 22.789 ; v_cnt[6]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.789 ; v_cnt[6]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.161      ;
; 22.819 ; v_en      ; vga_r~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.124      ;
; 22.822 ; v_cnt[3]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.822 ; v_cnt[3]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.128      ;
; 22.877 ; v_cnt[8]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[8]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.877 ; v_cnt[8]  ; v_cnt[9]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.073      ;
; 22.886 ; v_cnt[9]  ; v_cnt[4]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[7]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[0]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[1]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[2]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[3]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[5]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[6]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
; 22.886 ; v_cnt[9]  ; v_cnt[10]  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.064      ;
+--------+-----------+------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_b~reg0 ; vga_b~reg0  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_r~reg0 ; vga_r~reg0  ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.203 ; h_cnt[11]  ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.290 ; h_cnt[7]   ; h_sync~reg0 ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.304 ; h_cnt[3]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; v_cnt[4]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; v_cnt[7]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; v_cnt[1]   ; v_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; v_cnt[2]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; v_cnt[10]  ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; h_cnt[8]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; h_cnt[1]   ; h_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; h_cnt[2]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; h_cnt[5]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; h_cnt[10]  ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; v_cnt[9]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; h_cnt[4]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; h_cnt[6]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; h_cnt[7]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; h_cnt[9]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; v_cnt[5]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; v_cnt[3]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; v_cnt[6]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; h_cnt[0]   ; h_cnt[0]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.321 ; v_cnt[0]   ; v_cnt[0]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.376 ; v_cnt[8]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.420 ; h_cnt[11]  ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.540      ;
; 0.437 ; v_cnt[10]  ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.558      ;
; 0.453 ; h_cnt[3]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; v_cnt[1]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; h_cnt[1]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; h_cnt[5]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; v_cnt[7]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; v_cnt[9]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; h_cnt[7]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; h_cnt[9]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; v_cnt[5]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; v_cnt[3]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.463 ; h_cnt[10]  ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; h_cnt[2]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; h_cnt[0]   ; h_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; h_cnt[8]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; v_cnt[4]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; v_cnt[2]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; h_cnt[4]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; h_cnt[6]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; h_cnt[2]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; h_cnt[0]   ; h_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; h_cnt[8]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; v_cnt[4]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; v_cnt[2]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; h_cnt[4]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; h_cnt[6]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; v_cnt[0]   ; v_cnt[1]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; v_cnt[6]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.471 ; v_cnt[0]   ; v_cnt[2]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; v_cnt[6]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.504 ; h_cnt[9]   ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.515 ; v_cnt[9]   ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; h_cnt[3]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; v_cnt[7]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; h_cnt[1]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; v_cnt[1]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; h_cnt[5]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; h_cnt[9]   ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; h_cnt[7]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; h_cnt[3]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; v_cnt[7]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; h_cnt[1]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; v_cnt[1]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; h_cnt[5]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; v_cnt[5]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; h_cnt[7]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; v_cnt[3]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; v_cnt[5]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; v_cnt[3]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.529 ; h_cnt[2]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; h_cnt[0]   ; h_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; h_cnt[8]   ; h_cnt[11]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; v_cnt[4]   ; v_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; v_cnt[2]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; h_cnt[4]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; h_cnt[6]   ; h_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; h_cnt[2]   ; h_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; h_cnt[0]   ; h_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; v_cnt[4]   ; v_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; v_cnt[2]   ; v_cnt[6]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; h_cnt[4]   ; h_cnt[8]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; h_cnt[6]   ; h_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; v_cnt[8]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; v_cnt[0]   ; v_cnt[3]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; v_cnt[6]   ; v_cnt[9]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.537 ; v_cnt[8]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; v_cnt[0]   ; v_cnt[4]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; v_cnt[6]   ; v_cnt[10]   ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.547 ; v_cnt[5]   ; v_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.561 ; h_cnt[10]  ; h_en        ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.681      ;
; 0.582 ; h_cnt[3]   ; h_cnt[7]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; h_cnt[1]   ; h_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; v_cnt[1]   ; v_cnt[5]    ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
+-------+------------+-------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 18.408 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 18.408 ; 0.186 ; N/A      ; N/A     ; 12.215              ;
;  clk                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; v_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 860      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; 860      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                    ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                ; Clock                                                 ; Type      ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                                   ; clk                                                   ; Base      ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Oct 03 01:17:45 2020
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL_40MHz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]} {PLL_40MHz|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 18.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.408               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 clk 
    Info (332119):    12.215               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.839
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.839               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 clk 
    Info (332119):    12.215               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.114               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):    12.297               0.000 PLL_40MHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4934 megabytes
    Info: Processing ended: Sat Oct 03 01:17:50 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


