-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_lshiftWordByOctet_512_12_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tx_split2aethShift_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    tx_split2aethShift_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_split2aethShift_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_split2aethShift_empty_n : IN STD_LOGIC;
    tx_split2aethShift_read : OUT STD_LOGIC;
    tx_aethShift2payFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    tx_aethShift2payFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_aethShift2payFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_aethShift2payFifo_full_n : IN STD_LOGIC;
    tx_aethShift2payFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_lshiftWordByOctet_512_12_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000";
    constant ap_const_lv32_23B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111011";
    constant ap_const_lv32_23C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv61_1000000000000000 : STD_LOGIC_VECTOR (60 downto 0) := "1000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv480_lc_3 : STD_LOGIC_VECTOR (479 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ls_writeRemainder_2_load_load_fu_142_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_i_nbreadreq_fu_82_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op18_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ls_writeRemainder_2_load_reg_325 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_i_reg_329 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op47_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ls_writeRemainder_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V_3 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ls_firstWord_2 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal tx_aethShift2payFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_split2aethShift_blk_n : STD_LOGIC;
    signal reg_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_138 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln628_fu_178_p1 : STD_LOGIC_VECTOR (479 downto 0);
    signal trunc_ln628_reg_336 : STD_LOGIC_VECTOR (479 downto 0);
    signal tmp_250_i7_reg_342 : STD_LOGIC_VECTOR (59 downto 0);
    signal sendWord_last_V_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_reg_348 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ls_firstWord_6_new_0_i_reg_103 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ls_firstWord_6_new_0_i_reg_103 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_fu_170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln901_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_data_V_fu_156_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln562_fu_297_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln529_fu_320_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_251_i8_fu_192_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_242_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_15_fu_256_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_14_fu_249_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_16_fu_263_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln543_fu_278_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sendWord_data_V_6_fu_270_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal or_ln562_2_i_fu_286_p5 : STD_LOGIC_VECTOR (577 downto 0);
    signal zext_ln529_cast_fu_308_p5 : STD_LOGIC_VECTOR (576 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_131 : BOOLEAN;
    signal ap_condition_135 : BOOLEAN;
    signal ap_condition_110 : BOOLEAN;
    signal ap_condition_156 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_ls_firstWord_6_new_0_i_reg_103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_110)) then
                if ((ap_const_boolean_1 = ap_condition_135)) then 
                    ap_phi_reg_pp0_iter1_ls_firstWord_6_new_0_i_reg_103 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_131)) then 
                    ap_phi_reg_pp0_iter1_ls_firstWord_6_new_0_i_reg_103 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ls_firstWord_6_new_0_i_reg_103 <= ap_phi_reg_pp0_iter0_ls_firstWord_6_new_0_i_reg_103;
                end if;
            end if; 
        end if;
    end process;

    ls_writeRemainder_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_110)) then
                if ((ls_writeRemainder_2_load_load_fu_142_p1 = ap_const_lv1_1)) then 
                    ls_writeRemainder_2 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_131)) then 
                    ls_writeRemainder_2 <= xor_ln901_fu_220_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_248_i_reg_329 = ap_const_lv1_1) and (ls_writeRemainder_2_load_reg_325 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ls_firstWord_2 <= ap_phi_reg_pp0_iter1_ls_firstWord_6_new_0_i_reg_103;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ls_writeRemainder_2_load_reg_325 <= ls_writeRemainder_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_248_i_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (ls_writeRemainder_2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                prevWord_data_V_3 <= currWord_data_V_fu_156_p1;
                prevWord_keep_V_9 <= tx_split2aethShift_dout(575 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_248_i_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (ls_writeRemainder_2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ls_writeRemainder_2_load_load_fu_142_p1 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_134 <= prevWord_data_V_3(511 downto 480);
                reg_138 <= prevWord_keep_V_9(63 downto 60);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_248_i_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (ls_writeRemainder_2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sendWord_last_V_reg_348 <= sendWord_last_V_fu_202_p2;
                tmp_250_i7_reg_342 <= tx_split2aethShift_dout(571 downto 512);
                trunc_ln628_reg_336 <= trunc_ln628_fu_178_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ls_writeRemainder_2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_248_i_reg_329 <= tmp_248_i_nbreadreq_fu_82_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_split2aethShift_empty_n, ap_predicate_op18_read_state1, ap_done_reg, tx_aethShift2payFifo_full_n, ls_writeRemainder_2_load_reg_325, ap_predicate_op47_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ls_writeRemainder_2_load_reg_325 = ap_const_lv1_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op47_write_state2 = ap_const_boolean_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (tx_split2aethShift_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_split2aethShift_empty_n, ap_predicate_op18_read_state1, ap_done_reg, tx_aethShift2payFifo_full_n, ls_writeRemainder_2_load_reg_325, ap_predicate_op47_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ls_writeRemainder_2_load_reg_325 = ap_const_lv1_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op47_write_state2 = ap_const_boolean_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (tx_split2aethShift_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_split2aethShift_empty_n, ap_predicate_op18_read_state1, ap_done_reg, tx_aethShift2payFifo_full_n, ls_writeRemainder_2_load_reg_325, ap_predicate_op47_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ls_writeRemainder_2_load_reg_325 = ap_const_lv1_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op47_write_state2 = ap_const_boolean_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (tx_split2aethShift_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tx_split2aethShift_empty_n, ap_predicate_op18_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (tx_split2aethShift_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(tx_aethShift2payFifo_full_n, ls_writeRemainder_2_load_reg_325, ap_predicate_op47_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ls_writeRemainder_2_load_reg_325 = ap_const_lv1_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op47_write_state2 = ap_const_boolean_1) and (tx_aethShift2payFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_110_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_110 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_131_assign_proc : process(tmp_248_i_nbreadreq_fu_82_p3, ls_writeRemainder_2, currWord_last_V_fu_170_p3)
    begin
                ap_condition_131 <= ((tmp_248_i_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (ls_writeRemainder_2 = ap_const_lv1_0) and (currWord_last_V_fu_170_p3 = ap_const_lv1_1));
    end process;


    ap_condition_135_assign_proc : process(tmp_248_i_nbreadreq_fu_82_p3, ls_writeRemainder_2, currWord_last_V_fu_170_p3)
    begin
                ap_condition_135 <= ((tmp_248_i_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (ls_writeRemainder_2 = ap_const_lv1_0) and (currWord_last_V_fu_170_p3 = ap_const_lv1_0));
    end process;


    ap_condition_156_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_156 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_ls_firstWord_6_new_0_i_reg_103 <= "X";

    ap_predicate_op18_read_state1_assign_proc : process(tmp_248_i_nbreadreq_fu_82_p3, ls_writeRemainder_2)
    begin
                ap_predicate_op18_read_state1 <= ((tmp_248_i_nbreadreq_fu_82_p3 = ap_const_lv1_1) and (ls_writeRemainder_2 = ap_const_lv1_0));
    end process;


    ap_predicate_op47_write_state2_assign_proc : process(ls_writeRemainder_2_load_reg_325, tmp_248_i_reg_329)
    begin
                ap_predicate_op47_write_state2 <= ((tmp_248_i_reg_329 = ap_const_lv1_1) and (ls_writeRemainder_2_load_reg_325 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_156_p1 <= tx_split2aethShift_dout(512 - 1 downto 0);
    currWord_last_V_fu_170_p3 <= tx_split2aethShift_dout(576 downto 576);
    ls_writeRemainder_2_load_load_fu_142_p1 <= ls_writeRemainder_2;
    or_ln562_2_i_fu_286_p5 <= (((ap_const_lv1_0 & sendWord_last_V_reg_348) & select_ln543_fu_278_p3) & sendWord_data_V_6_fu_270_p3);
    p_Result_14_fu_249_p3 <= (tmp_250_i7_reg_342 & ap_const_lv4_F);
    p_Result_15_fu_256_p3 <= (trunc_ln628_reg_336 & reg_134);
    p_Result_16_fu_263_p3 <= (tmp_250_i7_reg_342 & reg_138);
    p_Result_s_fu_242_p3 <= (trunc_ln628_reg_336 & ap_const_lv32_0);
    select_ln543_fu_278_p3 <= 
        p_Result_14_fu_249_p3 when (ls_firstWord_2(0) = '1') else 
        p_Result_16_fu_263_p3;
    sendWord_data_V_6_fu_270_p3 <= 
        p_Result_s_fu_242_p3 when (ls_firstWord_2(0) = '1') else 
        p_Result_15_fu_256_p3;
    sendWord_last_V_fu_202_p2 <= "1" when (tmp_251_i8_fu_192_p4 = ap_const_lv4_0) else "0";
    tmp_248_i_nbreadreq_fu_82_p3 <= (0=>(tx_split2aethShift_empty_n), others=>'-');
    tmp_251_i8_fu_192_p4 <= tx_split2aethShift_dout(575 downto 572);
    trunc_ln628_fu_178_p1 <= tx_split2aethShift_dout(480 - 1 downto 0);

    tx_aethShift2payFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_aethShift2payFifo_full_n, ls_writeRemainder_2_load_reg_325, ap_predicate_op47_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ls_writeRemainder_2_load_reg_325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op47_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tx_aethShift2payFifo_blk_n <= tx_aethShift2payFifo_full_n;
        else 
            tx_aethShift2payFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_aethShift2payFifo_din_assign_proc : process(ls_writeRemainder_2_load_reg_325, ap_predicate_op47_write_state2, zext_ln562_fu_297_p1, zext_ln529_fu_320_p1, ap_condition_156)
    begin
        if ((ap_const_boolean_1 = ap_condition_156)) then
            if ((ls_writeRemainder_2_load_reg_325 = ap_const_lv1_1)) then 
                tx_aethShift2payFifo_din <= zext_ln529_fu_320_p1;
            elsif ((ap_predicate_op47_write_state2 = ap_const_boolean_1)) then 
                tx_aethShift2payFifo_din <= zext_ln562_fu_297_p1;
            else 
                tx_aethShift2payFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_aethShift2payFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_aethShift2payFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ls_writeRemainder_2_load_reg_325, ap_predicate_op47_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ls_writeRemainder_2_load_reg_325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op47_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tx_aethShift2payFifo_write <= ap_const_logic_1;
        else 
            tx_aethShift2payFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_split2aethShift_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_split2aethShift_empty_n, ap_predicate_op18_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_split2aethShift_blk_n <= tx_split2aethShift_empty_n;
        else 
            tx_split2aethShift_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_split2aethShift_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op18_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tx_split2aethShift_read <= ap_const_logic_1;
        else 
            tx_split2aethShift_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln901_fu_220_p2 <= (sendWord_last_V_fu_202_p2 xor ap_const_lv1_1);
    zext_ln529_cast_fu_308_p5 <= (((ap_const_lv61_1000000000000000 & reg_138) & ap_const_lv480_lc_3) & reg_134);
    zext_ln529_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln529_cast_fu_308_p5),1024));
    zext_ln562_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln562_2_i_fu_286_p5),1024));
end behav;
