#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : ng2984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
[30224].in[3] (.names)                                           0.767     2.983
[30224].out[0] (.names)                                          0.261     3.244
[30226].in[2] (.names)                                           0.340     3.584
[30226].out[0] (.names)                                          0.261     3.845
[30231].in[1] (.names)                                           1.022     4.868
[30231].out[0] (.names)                                          0.261     5.129
ng33219.in[2] (.names)                                           0.100     5.229
ng33219.out[0] (.names)                                          0.261     5.490
ng34051.in[1] (.names)                                           0.335     5.824
ng34051.out[0] (.names)                                          0.261     6.085
ng34650.in[2] (.names)                                           0.100     6.185
ng34650.out[0] (.names)                                          0.261     6.446
ng34980.in[0] (.names)                                           0.620     7.067
ng34980.out[0] (.names)                                          0.261     7.328
ng2984.D[0] (.latch)                                             0.000     7.328
data arrival time                                                          7.328

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2984.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.351


#Path 2
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34972.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
[30224].in[3] (.names)                                           0.767     2.983
[30224].out[0] (.names)                                          0.261     3.244
[30226].in[2] (.names)                                           0.340     3.584
[30226].out[0] (.names)                                          0.261     3.845
[30231].in[1] (.names)                                           1.022     4.868
[30231].out[0] (.names)                                          0.261     5.129
ng33219.in[2] (.names)                                           0.100     5.229
ng33219.out[0] (.names)                                          0.261     5.490
ng34051.in[1] (.names)                                           0.335     5.824
ng34051.out[0] (.names)                                          0.261     6.085
ng34650.in[2] (.names)                                           0.100     6.185
ng34650.out[0] (.names)                                          0.261     6.446
pg34972.in[1] (.names)                                           0.100     6.546
pg34972.out[0] (.names)                                          0.261     6.807
out:pg34972.outpad[0] (.output)                                  0.396     7.203
data arrival time                                                          7.203

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.203
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.203


#Path 3
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : ng34.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
[30224].in[3] (.names)                                           0.767     2.983
[30224].out[0] (.names)                                          0.261     3.244
[30226].in[2] (.names)                                           0.340     3.584
[30226].out[0] (.names)                                          0.261     3.845
[30231].in[1] (.names)                                           1.022     4.868
[30231].out[0] (.names)                                          0.261     5.129
ng33219.in[2] (.names)                                           0.100     5.229
ng33219.out[0] (.names)                                          0.261     5.490
ng34051.in[1] (.names)                                           0.335     5.824
ng34051.out[0] (.names)                                          0.261     6.085
ng34650.in[2] (.names)                                           0.100     6.185
ng34650.out[0] (.names)                                          0.261     6.446
ng34.D[0] (.latch)                                               0.595     7.041
data arrival time                                                          7.041

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng34.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.041
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.065


#Path 4
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34913.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
[30224].in[3] (.names)                                           0.767     2.983
[30224].out[0] (.names)                                          0.261     3.244
[30226].in[2] (.names)                                           0.340     3.584
[30226].out[0] (.names)                                          0.261     3.845
[30231].in[1] (.names)                                           1.022     4.868
[30231].out[0] (.names)                                          0.261     5.129
ng33219.in[2] (.names)                                           0.100     5.229
ng33219.out[0] (.names)                                          0.261     5.490
pg34913.in[1] (.names)                                           0.626     6.115
pg34913.out[0] (.names)                                          0.261     6.376
out:pg34913.outpad[0] (.output)                                  0.685     7.061
data arrival time                                                          7.061

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.061
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.061


#Path 5
Startpoint: pg72.inpad[0] (.input clocked by pclk)
Endpoint  : out:pg34383.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg72.inpad[0] (.input)                                           0.000     0.000
ng26314.in[1] (.names)                                           3.300     3.300
ng26314.out[0] (.names)                                          0.261     3.561
[5203].in[2] (.names)                                            0.629     4.190
[5203].out[0] (.names)                                           0.261     4.451
[31726].in[2] (.names)                                           0.334     4.785
[31726].out[0] (.names)                                          0.261     5.046
pg34383.in[1] (.names)                                           0.920     5.966
pg34383.out[0] (.names)                                          0.261     6.227
out:pg34383.outpad[0] (.output)                                  0.536     6.762
data arrival time                                                          6.762

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.762
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.762


#Path 6
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : out:pg34925.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[30008].in[1] (.names)                                           1.197     3.293
[30008].out[0] (.names)                                          0.261     3.554
[30014].in[2] (.names)                                           0.334     3.887
[30014].out[0] (.names)                                          0.261     4.148
ng33176.in[3] (.names)                                           0.483     4.632
ng33176.out[0] (.names)                                          0.261     4.893
pg34925.in[1] (.names)                                           1.054     5.947
pg34925.out[0] (.names)                                          0.261     6.208
out:pg34925.outpad[0] (.output)                                  0.539     6.747
data arrival time                                                          6.747

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.747


#Path 7
Startpoint: pg72.inpad[0] (.input clocked by pclk)
Endpoint  : ng2047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg72.inpad[0] (.input)                                           0.000     0.000
ng26314.in[1] (.names)                                           3.300     3.300
ng26314.out[0] (.names)                                          0.261     3.561
ng27469.in[3] (.names)                                           0.767     4.328
ng27469.out[0] (.names)                                          0.261     4.589
[4108].in[2] (.names)                                            1.065     5.654
[4108].out[0] (.names)                                           0.261     5.915
ng33575.in[2] (.names)                                           0.335     6.250
ng33575.out[0] (.names)                                          0.261     6.511
ng2047.D[0] (.latch)                                             0.000     6.511
data arrival time                                                          6.511

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2047.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.511
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.535


#Path 8
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[33960].in[1] (.names)                                           5.076     5.243
[33960].out[0] (.names)                                          0.261     5.504
[33962].in[3] (.names)                                           0.340     5.844
[33962].out[0] (.names)                                          0.261     6.105
ng30545.in[3] (.names)                                           0.100     6.205
ng30545.out[0] (.names)                                          0.261     6.466
ng6585.D[0] (.latch)                                             0.000     6.466
data arrival time                                                          6.466

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6585.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.466
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.489


#Path 9
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34236.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31271.in[0] (.names)                                           0.335     3.706
ni31271.out[0] (.names)                                          0.261     3.967
[3157].in[0] (.names)                                            0.922     4.889
[3157].out[0] (.names)                                           0.261     5.150
ni31843.in[2] (.names)                                           0.100     5.250
ni31843.out[0] (.names)                                          0.261     5.511
pg34236.in[0] (.names)                                           0.314     5.825
pg34236.out[0] (.names)                                          0.261     6.086
out:pg34236.outpad[0] (.output)                                  0.373     6.458
data arrival time                                                          6.458

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.458
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.458


#Path 10
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[33392].in[1] (.names)                                           5.629     5.795
[33392].out[0] (.names)                                          0.261     6.056
ng30550.in[2] (.names)                                           0.100     6.156
ng30550.out[0] (.names)                                          0.261     6.417
ng6617.D[0] (.latch)                                             0.000     6.417
data arrival time                                                          6.417

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6617.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.417
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.441


#Path 11
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6621.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[28722].in[1] (.names)                                           5.629     5.795
[28722].out[0] (.names)                                          0.261     6.056
ng30551.in[2] (.names)                                           0.100     6.156
ng30551.out[0] (.names)                                          0.261     6.417
ng6621.D[0] (.latch)                                             0.000     6.417
data arrival time                                                          6.417

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6621.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.417
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.441


#Path 12
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4593.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
[3643].in[0] (.names)                                            0.340     5.550
[3643].out[0] (.names)                                           0.261     5.811
ng34452.in[2] (.names)                                           0.340     6.151
ng34452.out[0] (.names)                                          0.261     6.412
ng4593.D[0] (.latch)                                             0.000     6.412
data arrival time                                                          6.412

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4593.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.412
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.436


#Path 13
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : ng6.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
[30224].in[3] (.names)                                           0.767     2.983
[30224].out[0] (.names)                                          0.261     3.244
[30226].in[2] (.names)                                           0.340     3.584
[30226].out[0] (.names)                                          0.261     3.845
[30231].in[1] (.names)                                           1.022     4.868
[30231].out[0] (.names)                                          0.261     5.129
ng33219.in[2] (.names)                                           0.100     5.229
ng33219.out[0] (.names)                                          0.261     5.490
ng6.D[0] (.latch)                                                0.889     6.379
data arrival time                                                          6.379

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.402


#Path 14
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4332.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
[7734].in[1] (.names)                                            0.100     5.310
[7734].out[0] (.names)                                           0.261     5.571
ng34455.in[2] (.names)                                           0.481     6.052
ng34455.out[0] (.names)                                          0.261     6.313
ng4332.D[0] (.latch)                                             0.000     6.313
data arrival time                                                          6.313

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4332.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.337


#Path 15
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : out:pg34923.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[30028].in[1] (.names)                                           1.578     3.674
[30028].out[0] (.names)                                          0.261     3.935
[30034].in[2] (.names)                                           0.338     4.273
[30034].out[0] (.names)                                          0.261     4.534
ng33187.in[1] (.names)                                           0.100     4.634
ng33187.out[0] (.names)                                          0.261     4.895
pg34923.in[1] (.names)                                           0.622     5.517
pg34923.out[0] (.names)                                          0.261     5.778
out:pg34923.outpad[0] (.output)                                  0.547     6.325
data arrival time                                                          6.325

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.325
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.325


#Path 16
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2338.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
[6304].in[0] (.names)                                            4.037     5.632
[6304].out[0] (.names)                                           0.261     5.893
ng33591.in[0] (.names)                                           0.100     5.993
ng33591.out[0] (.names)                                          0.261     6.254
ng2338.D[0] (.latch)                                             0.000     6.254
data arrival time                                                          6.254

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2338.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.278


#Path 17
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : out:pg34927.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[7452].in[1] (.names)                                            1.388     3.484
[7452].out[0] (.names)                                           0.261     3.745
[30116].in[0] (.names)                                           0.100     3.845
[30116].out[0] (.names)                                          0.261     4.106
ng33164.in[3] (.names)                                           0.483     4.590
ng33164.out[0] (.names)                                          0.261     4.851
pg34927.in[1] (.names)                                           0.622     5.473
pg34927.out[0] (.names)                                          0.261     5.734
out:pg34927.outpad[0] (.output)                                  0.535     6.268
data arrival time                                                          6.268

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.268
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.268


#Path 18
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4322.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
ng34450.in[0] (.names)                                           0.772     5.982
ng34450.out[0] (.names)                                          0.261     6.243
ng4322.D[0] (.latch)                                             0.000     6.243
data arrival time                                                          6.243

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4322.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.266


#Path 19
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
ng34449.in[0] (.names)                                           0.772     5.982
ng34449.out[0] (.names)                                          0.261     6.243
ng4311.D[0] (.latch)                                             0.000     6.243
data arrival time                                                          6.243

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4311.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.266


#Path 20
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng1772.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28761.in[1] (.names)                                           3.242     4.838
ng28761.out[0] (.names)                                          0.261     5.099
[7595].in[0] (.names)                                            0.483     5.582
[7595].out[0] (.names)                                           0.261     5.843
ng33553.in[2] (.names)                                           0.100     5.943
ng33553.out[0] (.names)                                          0.261     6.204
ng1772.D[0] (.latch)                                             0.000     6.204
data arrival time                                                          6.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1772.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228


#Path 21
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng1802.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28761.in[1] (.names)                                           3.242     4.838
ng28761.out[0] (.names)                                          0.261     5.099
[3343].in[1] (.names)                                            0.483     5.582
[3343].out[0] (.names)                                           0.261     5.843
ng33554.in[2] (.names)                                           0.100     5.943
ng33554.out[0] (.names)                                          0.261     6.204
ng1802.D[0] (.latch)                                             0.000     6.204
data arrival time                                                          6.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1802.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228


#Path 22
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34234.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31271.in[0] (.names)                                           0.335     3.706
ni31271.out[0] (.names)                                          0.261     3.967
[3157].in[0] (.names)                                            0.922     4.889
[3157].out[0] (.names)                                           0.261     5.150
ni31843.in[2] (.names)                                           0.100     5.250
ni31843.out[0] (.names)                                          0.261     5.511
ng34235.in[0] (.names)                                           0.100     5.611
ng34235.out[0] (.names)                                          0.261     5.872
out:pg34234.outpad[0] (.output)                                  0.333     6.205
data arrival time                                                          6.205

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.205


#Path 23
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34233.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31271.in[0] (.names)                                           0.335     3.706
ni31271.out[0] (.names)                                          0.261     3.967
[3157].in[0] (.names)                                            0.922     4.889
[3157].out[0] (.names)                                           0.261     5.150
ni31843.in[2] (.names)                                           0.100     5.250
ni31843.out[0] (.names)                                          0.261     5.511
ng34235.in[0] (.names)                                           0.100     5.611
ng34235.out[0] (.names)                                          0.261     5.872
out:pg34233.outpad[0] (.output)                                  0.333     6.204
data arrival time                                                          6.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.204


#Path 24
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34235.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31271.in[0] (.names)                                           0.335     3.706
ni31271.out[0] (.names)                                          0.261     3.967
[3157].in[0] (.names)                                            0.922     4.889
[3157].out[0] (.names)                                           0.261     5.150
ni31843.in[2] (.names)                                           0.100     5.250
ni31843.out[0] (.names)                                          0.261     5.511
ng34235.in[0] (.names)                                           0.100     5.611
ng34235.out[0] (.names)                                          0.261     5.872
out:pg34235.outpad[0] (.output)                                  0.333     6.204
data arrival time                                                          6.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.204


#Path 25
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4616.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
[32061].in[2] (.names)                                           0.340     5.550
[32061].out[0] (.names)                                          0.261     5.811
ng34456.in[2] (.names)                                           0.100     5.911
ng34456.out[0] (.names)                                          0.261     6.172
ng4616.D[0] (.latch)                                             0.000     6.172
data arrival time                                                          6.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4616.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.195


#Path 26
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
[33325].in[2] (.names)                                           0.340     5.550
[33325].out[0] (.names)                                          0.261     5.811
ng34454.in[2] (.names)                                           0.100     5.911
ng34454.out[0] (.names)                                          0.261     6.172
ng4608.D[0] (.latch)                                             0.000     6.172
data arrival time                                                          6.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4608.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.195


#Path 27
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4584.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
[29923].in[0] (.names)                                           0.340     5.550
[29923].out[0] (.names)                                          0.261     5.811
ng34451.in[3] (.names)                                           0.100     5.911
ng34451.out[0] (.names)                                          0.261     6.172
ng4584.D[0] (.latch)                                             0.000     6.172
data arrival time                                                          6.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4584.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.195


#Path 28
Startpoint: ng4975.Q[0] (.latch clocked by pclk)
Endpoint  : ng4975.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4975.clk[0] (.latch)                                           0.042     0.042
ng4975.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[29335].in[0] (.names)                                           4.048     4.215
[29335].out[0] (.names)                                          0.261     4.476
[29336].in[3] (.names)                                           1.053     5.529
[29336].out[0] (.names)                                          0.261     5.790
ng34037.in[1] (.names)                                           0.100     5.890
ng34037.out[0] (.names)                                          0.261     6.151
ng4975.D[0] (.latch)                                             0.000     6.151
data arrival time                                                          6.151

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4975.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.151
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.174


#Path 29
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34239.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31191.in[0] (.names)                                           0.100     3.471
ni31191.out[0] (.names)                                          0.261     3.732
[3172].in[1] (.names)                                            0.338     4.070
[3172].out[0] (.names)                                           0.261     4.331
[34167].in[0] (.names)                                           0.482     4.813
[34167].out[0] (.names)                                          0.261     5.074
pg34239.in[3] (.names)                                           0.486     5.560
pg34239.out[0] (.names)                                          0.261     5.821
out:pg34239.outpad[0] (.output)                                  0.353     6.174
data arrival time                                                          6.174

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.174
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.174


#Path 30
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6589.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[31126].in[1] (.names)                                           5.076     5.243
[31126].out[0] (.names)                                          0.261     5.504
ng30560.in[2] (.names)                                           0.338     5.842
ng30560.out[0] (.names)                                          0.261     6.103
ng6589.D[0] (.latch)                                             0.000     6.103
data arrival time                                                          6.103

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6589.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 31
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6609.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[31338].in[1] (.names)                                           5.076     5.243
[31338].out[0] (.names)                                          0.261     5.504
ng30548.in[2] (.names)                                           0.334     5.837
ng30548.out[0] (.names)                                          0.261     6.098
ng6609.D[0] (.latch)                                             0.000     6.098
data arrival time                                                          6.098

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6609.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.098
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.122


#Path 32
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34238.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31191.in[0] (.names)                                           0.100     3.471
ni31191.out[0] (.names)                                          0.261     3.732
[3160].in[1] (.names)                                            0.434     4.166
[3160].out[0] (.names)                                           0.261     4.427
[34198].in[1] (.names)                                           0.332     4.759
[34198].out[0] (.names)                                          0.261     5.020
ng34237.in[2] (.names)                                           0.100     5.120
ng34237.out[0] (.names)                                          0.261     5.381
out:pg34238.outpad[0] (.output)                                  0.736     6.118
data arrival time                                                          6.118

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.118
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.118


#Path 33
Startpoint: pg72.inpad[0] (.input clocked by pclk)
Endpoint  : ng1996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg72.inpad[0] (.input)                                           0.000     0.000
ng26314.in[1] (.names)                                           3.300     3.300
ng26314.out[0] (.names)                                          0.261     3.561
ng28833.in[2] (.names)                                           0.626     4.187
ng28833.out[0] (.names)                                          0.261     4.448
[32141].in[2] (.names)                                           0.334     4.782
[32141].out[0] (.names)                                          0.261     5.043
ng33568.in[2] (.names)                                           0.768     5.810
ng33568.out[0] (.names)                                          0.261     6.071
ng1996.D[0] (.latch)                                             0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1996.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 34
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : out:pg34919.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[30175].in[1] (.names)                                           1.578     3.674
[30175].out[0] (.names)                                          0.261     3.935
[30181].in[2] (.names)                                           0.631     4.566
[30181].out[0] (.names)                                          0.261     4.827
pg34919.in[3] (.names)                                           0.620     5.447
pg34919.out[0] (.names)                                          0.261     5.708
out:pg34919.outpad[0] (.output)                                  0.377     6.085
data arrival time                                                          6.085

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.085


#Path 35
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[29227].in[1] (.names)                                           5.076     5.243
[29227].out[0] (.names)                                          0.261     5.504
ng30549.in[2] (.names)                                           0.291     5.795
ng30549.out[0] (.names)                                          0.261     6.056
ng6613.D[0] (.latch)                                             0.000     6.056
data arrival time                                                          6.056

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6613.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.079


#Path 36
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[31818].in[1] (.names)                                           5.076     5.243
[31818].out[0] (.names)                                          0.261     5.504
ng30552.in[2] (.names)                                           0.269     5.772
ng30552.out[0] (.names)                                          0.261     6.033
ng6625.D[0] (.latch)                                             0.000     6.033
data arrival time                                                          6.033

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6625.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.033
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.057


#Path 37
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34921.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              0.042     0.042
ng7.Q[0] (.latch) [clock-to-output]                              0.124     0.166
ng13156.in[0] (.names)                                           0.120     0.286
ng13156.out[0] (.names)                                          0.261     0.547
[30120].in[1] (.names)                                           2.694     3.241
[30120].out[0] (.names)                                          0.261     3.502
[30130].in[3] (.names)                                           0.100     3.602
[30130].out[0] (.names)                                          0.261     3.863
[30136].in[2] (.names)                                           0.100     3.963
[30136].out[0] (.names)                                          0.261     4.224
pg34921.in[2] (.names)                                           0.887     5.111
pg34921.out[0] (.names)                                          0.261     5.372
out:pg34921.outpad[0] (.output)                                  0.666     6.038
data arrival time                                                          6.038

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.038
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.038


#Path 38
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34915.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29965].in[0] (.names)                                           1.194     1.360
[29965].out[0] (.names)                                          0.261     1.621
[29966].in[3] (.names)                                           0.334     1.955
[29966].out[0] (.names)                                          0.261     2.216
[7493].in[3] (.names)                                            0.804     3.019
[7493].out[0] (.names)                                           0.261     3.280
[30059].in[0] (.names)                                           0.620     3.900
[30059].out[0] (.names)                                          0.261     4.161
[30062].in[2] (.names)                                           0.100     4.261
[30062].out[0] (.names)                                          0.261     4.522
ng33149.in[1] (.names)                                           0.100     4.622
ng33149.out[0] (.names)                                          0.261     4.883
pg34915.in[0] (.names)                                           0.338     5.221
pg34915.out[0] (.names)                                          0.261     5.482
out:pg34915.outpad[0] (.output)                                  0.540     6.022
data arrival time                                                          6.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.022


#Path 39
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng6657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[31922].in[1] (.names)                                           4.934     5.100
[31922].out[0] (.names)                                          0.261     5.361
ng30563.in[2] (.names)                                           0.340     5.702
ng30563.out[0] (.names)                                          0.261     5.963
ng6657.D[0] (.latch)                                             0.000     5.963
data arrival time                                                          5.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng6657.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 40
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : out:pg34201.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng25357.in[0] (.names)                                           3.088     3.088
ng25357.out[0] (.names)                                          0.261     3.349
[7644].in[2] (.names)                                            0.483     3.833
[7644].out[0] (.names)                                           0.261     4.094
[28638].in[1] (.names)                                           0.483     4.577
[28638].out[0] (.names)                                          0.261     4.838
pg34201.in[2] (.names)                                           0.338     5.176
pg34201.out[0] (.names)                                          0.261     5.437
out:pg34201.outpad[0] (.output)                                  0.546     5.983
data arrival time                                                          5.983

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.983


#Path 41
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4358.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
ng34258.in[0] (.names)                                           0.486     5.695
ng34258.out[0] (.names)                                          0.261     5.956
ng4358.D[0] (.latch)                                             0.000     5.956
data arrival time                                                          5.956

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4358.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.980


#Path 42
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : ng28.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[7452].in[1] (.names)                                            1.388     3.484
[7452].out[0] (.names)                                           0.261     3.745
[30116].in[0] (.names)                                           0.100     3.845
[30116].out[0] (.names)                                          0.261     4.106
ng33164.in[3] (.names)                                           0.483     4.590
ng33164.out[0] (.names)                                          0.261     4.851
ng28.D[0] (.latch)                                               1.031     5.882
data arrival time                                                          5.882

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng28.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.882
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.905


#Path 43
Startpoint: ng499.Q[0] (.latch clocked by pclk)
Endpoint  : ng157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng499.clk[0] (.latch)                                            0.042     0.042
ng499.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[28526].in[0] (.names)                                           0.649     0.815
[28526].out[0] (.names)                                          0.261     1.076
[7695].in[2] (.names)                                            1.059     2.135
[7695].out[0] (.names)                                           0.261     2.396
[28543].in[0] (.names)                                           0.100     2.496
[28543].out[0] (.names)                                          0.261     2.757
ng23042.in[0] (.names)                                           0.483     3.241
ng23042.out[0] (.names)                                          0.261     3.502
ng28353.in[2] (.names)                                           0.338     3.840
ng28353.out[0] (.names)                                          0.261     4.101
[33250].in[0] (.names)                                           0.912     5.013
[33250].out[0] (.names)                                          0.261     5.274
ng33960.in[3] (.names)                                           0.338     5.612
ng33960.out[0] (.names)                                          0.261     5.873
ng157.D[0] (.latch)                                              0.000     5.873
data arrival time                                                          5.873

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng157.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.896


#Path 44
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng4417.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng31895.in[2] (.names)                                           4.008     5.604
ng31895.out[0] (.names)                                          0.261     5.865
ng4417.D[0] (.latch)                                             0.000     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4417.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.888


#Path 45
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2375.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[31292].in[1] (.names)                                           0.927     4.979
[31292].out[0] (.names)                                          0.261     5.240
ng34006.in[3] (.names)                                           0.334     5.573
ng34006.out[0] (.names)                                          0.261     5.834
ng2375.D[0] (.latch)                                             0.000     5.834
data arrival time                                                          5.834

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2375.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.834
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.858


#Path 46
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng1728.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28761.in[1] (.names)                                           3.242     4.838
ng28761.out[0] (.names)                                          0.261     5.099
[31631].in[0] (.names)                                           0.100     5.199
[31631].out[0] (.names)                                          0.261     5.460
ng33552.in[2] (.names)                                           0.100     5.560
ng33552.out[0] (.names)                                          0.261     5.821
ng1728.D[0] (.latch)                                             0.000     5.821
data arrival time                                                          5.821

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1728.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.844


#Path 47
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng3191.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[30464].in[1] (.names)                                           4.641     4.807
[30464].out[0] (.names)                                          0.261     5.068
[30466].in[3] (.names)                                           0.100     5.168
[30466].out[0] (.names)                                          0.261     5.429
ng30395.in[3] (.names)                                           0.100     5.529
ng30395.out[0] (.names)                                          0.261     5.790
ng3191.D[0] (.latch)                                             0.000     5.790
data arrival time                                                          5.790

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3191.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.814


#Path 48
Startpoint: pg72.inpad[0] (.input clocked by pclk)
Endpoint  : ng1592.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg72.inpad[0] (.input)                                           0.000     0.000
ng26314.in[1] (.names)                                           3.300     3.300
ng26314.out[0] (.names)                                          0.261     3.561
ng28739.in[2] (.names)                                           0.767     4.328
ng28739.out[0] (.names)                                          0.261     4.589
[31146].in[0] (.names)                                           0.338     4.927
[31146].out[0] (.names)                                          0.261     5.188
ng33544.in[2] (.names)                                           0.338     5.526
ng33544.out[0] (.names)                                          0.261     5.787
ng1592.D[0] (.latch)                                             0.000     5.787
data arrival time                                                          5.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1592.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.811


#Path 49
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26703.in[2] (.names)                                           0.335     2.488
ng26703.out[0] (.names)                                          0.261     2.749
[7096].in[0] (.names)                                            2.411     5.160
[7096].out[0] (.names)                                           0.261     5.421
ng33997.in[1] (.names)                                           0.100     5.521
ng33997.out[0] (.names)                                          0.261     5.782
ng2177.D[0] (.latch)                                             0.000     5.782
data arrival time                                                          5.782

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2177.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.782
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.806


#Path 50
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2295.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[3336].in[1] (.names)                                            0.927     4.979
[3336].out[0] (.names)                                           0.261     5.240
ng34001.in[1] (.names)                                           0.269     5.508
ng34001.out[0] (.names)                                          0.261     5.769
ng2295.D[0] (.latch)                                             0.000     5.769
data arrival time                                                          5.769

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2295.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.793


#Path 51
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28768.in[1] (.names)                                           2.809     4.404
ng28768.out[0] (.names)                                          0.261     4.665
[5390].in[3] (.names)                                            0.479     5.144
[5390].out[0] (.names)                                           0.261     5.405
ng33578.in[0] (.names)                                           0.100     5.505
ng33578.out[0] (.names)                                          0.261     5.766
ng2227.D[0] (.latch)                                             0.000     5.766
data arrival time                                                          5.766

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2227.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.790


#Path 52
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2307.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[6389].in[1] (.names)                                            1.068     5.120
[6389].out[0] (.names)                                           0.261     5.381
ng34003.in[1] (.names)                                           0.100     5.481
ng34003.out[0] (.names)                                          0.261     5.742
ng2307.D[0] (.latch)                                             0.000     5.742
data arrival time                                                          5.742

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2307.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.765


#Path 53
Startpoint: ng7.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34917.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng7.clk[0] (.latch)                                              0.042     0.042
ng7.Q[0] (.latch) [clock-to-output]                              0.124     0.166
ng13156.in[0] (.names)                                           0.120     0.286
ng13156.out[0] (.names)                                          0.261     0.547
[7378].in[0] (.names)                                            2.206     2.754
[7378].out[0] (.names)                                           0.261     3.015
[30193].in[3] (.names)                                           0.100     3.115
[30193].out[0] (.names)                                          0.261     3.376
[7371].in[2] (.names)                                            0.100     3.476
[7371].out[0] (.names)                                           0.261     3.737
[30202].in[0] (.names)                                           0.100     3.837
[30202].out[0] (.names)                                          0.261     4.098
ng33212.in[0] (.names)                                           0.100     4.198
ng33212.out[0] (.names)                                          0.261     4.459
pg34917.in[1] (.names)                                           0.482     4.941
pg34917.out[0] (.names)                                          0.261     5.202
out:pg34917.outpad[0] (.output)                                  0.536     5.738
data arrival time                                                          5.738

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.738


#Path 54
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : ng8.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[30175].in[1] (.names)                                           1.578     3.674
[30175].out[0] (.names)                                          0.261     3.935
[30181].in[2] (.names)                                           0.631     4.566
[30181].out[0] (.names)                                          0.261     4.827
ng33204.in[3] (.names)                                           0.620     5.447
ng33204.out[0] (.names)                                          0.261     5.708
ng8.D[0] (.latch)                                                0.000     5.708
data arrival time                                                          5.708

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng8.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.708
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.732


#Path 55
Startpoint: pg35.inpad[0] (.input clocked by pclk)
Endpoint  : ng617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg35.inpad[0] (.input)                                           0.000     0.000
[4025].in[0] (.names)                                            1.527     1.527
[4025].out[0] (.names)                                           0.261     1.788
ng34724.in[1] (.names)                                           3.657     5.445
ng34724.out[0] (.names)                                          0.261     5.706
ng617.D[0] (.latch)                                              0.000     5.706
data arrival time                                                          5.706

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng617.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.706
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.729


#Path 56
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2421.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28846.in[1] (.names)                                           2.507     4.102
ng28846.out[0] (.names)                                          0.261     4.363
[31406].in[2] (.names)                                           0.486     4.849
[31406].out[0] (.names)                                          0.261     5.110
ng33592.in[2] (.names)                                           0.335     5.445
ng33592.out[0] (.names)                                          0.261     5.706
ng2421.D[0] (.latch)                                             0.000     5.706
data arrival time                                                          5.706

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2421.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.706
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.729


#Path 57
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2599.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28880.in[1] (.names)                                           2.874     4.469
ng28880.out[0] (.names)                                          0.261     4.730
[7058].in[0] (.names)                                            0.338     5.068
[7058].out[0] (.names)                                           0.261     5.329
ng33601.in[2] (.names)                                           0.100     5.429
ng33601.out[0] (.names)                                          0.261     5.690
ng2599.D[0] (.latch)                                             0.000     5.690
data arrival time                                                          5.690

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2599.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.714


#Path 58
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28880.in[1] (.names)                                           2.874     4.469
ng28880.out[0] (.names)                                          0.261     4.730
[4308].in[1] (.names)                                            0.338     5.068
[4308].out[0] (.names)                                           0.261     5.329
ng33602.in[0] (.names)                                           0.100     5.429
ng33602.out[0] (.names)                                          0.261     5.690
ng2629.D[0] (.latch)                                             0.000     5.690
data arrival time                                                          5.690

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2629.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.714


#Path 59
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2169.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng24447.in[2] (.names)                                           1.636     3.790
ng24447.out[0] (.names)                                          0.261     4.051
ng30300.in[2] (.names)                                           0.100     4.151
ng30300.out[0] (.names)                                          0.261     4.412
ng33995.in[0] (.names)                                           1.011     5.423
ng33995.out[0] (.names)                                          0.261     5.684
ng2169.D[0] (.latch)                                             0.000     5.684
data arrival time                                                          5.684

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2169.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 60
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2161.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng24447.in[2] (.names)                                           1.636     3.790
ng24447.out[0] (.names)                                          0.261     4.051
ng30300.in[2] (.names)                                           0.100     4.151
ng30300.out[0] (.names)                                          0.261     4.412
ng33994.in[0] (.names)                                           1.011     5.423
ng33994.out[0] (.names)                                          0.261     5.684
ng2161.D[0] (.latch)                                             0.000     5.684
data arrival time                                                          5.684

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2161.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.708


#Path 61
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : ng19.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[30008].in[1] (.names)                                           1.197     3.293
[30008].out[0] (.names)                                          0.261     3.554
[30014].in[2] (.names)                                           0.334     3.887
[30014].out[0] (.names)                                          0.261     4.148
ng33176.in[3] (.names)                                           0.483     4.632
ng33176.out[0] (.names)                                          0.261     4.893
ng19.D[0] (.latch)                                               0.742     5.635
data arrival time                                                          5.635

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng19.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.635
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.659


#Path 62
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2197.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28768.in[1] (.names)                                           2.809     4.404
ng28768.out[0] (.names)                                          0.261     4.665
[5963].in[2] (.names)                                            0.100     4.765
[5963].out[0] (.names)                                           0.261     5.026
ng33577.in[2] (.names)                                           0.340     5.367
ng33577.out[0] (.names)                                          0.261     5.628
ng2197.D[0] (.latch)                                             0.000     5.628
data arrival time                                                          5.628

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2197.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.628
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.651


#Path 63
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34237.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31191.in[0] (.names)                                           0.100     3.471
ni31191.out[0] (.names)                                          0.261     3.732
[3160].in[1] (.names)                                            0.434     4.166
[3160].out[0] (.names)                                           0.261     4.427
[34198].in[1] (.names)                                           0.332     4.759
[34198].out[0] (.names)                                          0.261     5.020
ng34237.in[2] (.names)                                           0.100     5.120
ng34237.out[0] (.names)                                          0.261     5.381
out:pg34237.outpad[0] (.output)                                  0.255     5.636
data arrival time                                                          5.636

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.636
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.636


#Path 64
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : out:pg34240.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29999].in[0] (.names)                                           1.194     1.360
[29999].out[0] (.names)                                          0.261     1.621
[30000].in[3] (.names)                                           0.335     1.956
[30000].out[0] (.names)                                          0.261     2.217
ng30735.in[3] (.names)                                           0.893     3.110
ng30735.out[0] (.names)                                          0.261     3.371
ni31191.in[0] (.names)                                           0.100     3.471
ni31191.out[0] (.names)                                          0.261     3.732
[3160].in[1] (.names)                                            0.434     4.166
[3160].out[0] (.names)                                           0.261     4.427
[34198].in[1] (.names)                                           0.332     4.759
[34198].out[0] (.names)                                          0.261     5.020
ng34237.in[2] (.names)                                           0.100     5.120
ng34237.out[0] (.names)                                          0.261     5.381
out:pg34240.outpad[0] (.output)                                  0.252     5.634
data arrival time                                                          5.634

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.634
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.634


#Path 65
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2407.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[6277].in[1] (.names)                                            0.927     4.979
[6277].out[0] (.names)                                           0.261     5.240
ng33590.in[2] (.names)                                           0.100     5.340
ng33590.out[0] (.names)                                          0.261     5.601
ng2407.D[0] (.latch)                                             0.000     5.601
data arrival time                                                          5.601

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2407.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.624


#Path 66
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[3853].in[1] (.names)                                            0.927     4.979
[3853].out[0] (.names)                                           0.261     5.240
ng33589.in[0] (.names)                                           0.100     5.340
ng33589.out[0] (.names)                                          0.261     5.601
ng2403.D[0] (.latch)                                             0.000     5.601
data arrival time                                                          5.601

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2403.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.624


#Path 67
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2315.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[5671].in[1] (.names)                                            0.927     4.979
[5671].out[0] (.names)                                           0.261     5.240
ng34005.in[1] (.names)                                           0.100     5.340
ng34005.out[0] (.names)                                          0.261     5.601
ng2315.D[0] (.latch)                                             0.000     5.601
data arrival time                                                          5.601

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2315.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.624


#Path 68
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[4220].in[1] (.names)                                            0.927     4.979
[4220].out[0] (.names)                                           0.261     5.240
ng34002.in[1] (.names)                                           0.100     5.340
ng34002.out[0] (.names)                                          0.261     5.601
ng2303.D[0] (.latch)                                             0.000     5.601
data arrival time                                                          5.601

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2303.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.601
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.624


#Path 69
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng24447.in[2] (.names)                                           1.636     3.790
ng24447.out[0] (.names)                                          0.261     4.051
ng30300.in[2] (.names)                                           0.100     4.151
ng30300.out[0] (.names)                                          0.261     4.412
ng33996.in[0] (.names)                                           0.917     5.328
ng33996.out[0] (.names)                                          0.261     5.589
ng2173.D[0] (.latch)                                             0.000     5.589
data arrival time                                                          5.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2173.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.613


#Path 70
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2165.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng24447.in[2] (.names)                                           1.636     3.790
ng24447.out[0] (.names)                                          0.261     4.051
ng30300.in[2] (.names)                                           0.100     4.151
ng30300.out[0] (.names)                                          0.261     4.412
ng34000.in[0] (.names)                                           0.915     5.327
ng34000.out[0] (.names)                                          0.261     5.588
ng2165.D[0] (.latch)                                             0.000     5.588
data arrival time                                                          5.588

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2165.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.612


#Path 71
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2567.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26793.in[2] (.names)                                           1.636     3.790
ng26793.out[0] (.names)                                          0.261     4.051
[4711].in[0] (.names)                                            0.903     4.954
[4711].out[0] (.names)                                           0.261     5.215
ng34021.in[1] (.names)                                           0.100     5.315
ng34021.out[0] (.names)                                          0.261     5.576
ng2567.D[0] (.latch)                                             0.000     5.576
data arrival time                                                          5.576

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2567.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.576
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.600


#Path 72
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng4349.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng30583.in[0] (.names)                                           4.949     4.949
ng30583.out[0] (.names)                                          0.261     5.210
ng34257.in[0] (.names)                                           0.100     5.310
ng34257.out[0] (.names)                                          0.261     5.571
ng4349.D[0] (.latch)                                             0.000     5.571
data arrival time                                                          5.571

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4349.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.594


#Path 73
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2028.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng27882.in[1] (.names)                                           2.492     4.087
ng27882.out[0] (.names)                                          0.261     4.348
[33873].in[0] (.names)                                           0.340     4.688
[33873].out[0] (.names)                                          0.261     4.949
ng32999.in[3] (.names)                                           0.340     5.289
ng32999.out[0] (.names)                                          0.261     5.550
ng2028.D[0] (.latch)                                             0.000     5.550
data arrival time                                                          5.550

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2028.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.550
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.574


#Path 74
Startpoint: pg72.inpad[0] (.input clocked by pclk)
Endpoint  : ng1668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg72.inpad[0] (.input)                                           0.000     0.000
ng26314.in[1] (.names)                                           3.300     3.300
ng26314.out[0] (.names)                                          0.261     3.561
ng28739.in[2] (.names)                                           0.767     4.328
ng28739.out[0] (.names)                                          0.261     4.589
[6361].in[1] (.names)                                            0.338     4.927
[6361].out[0] (.names)                                           0.261     5.188
ng33546.in[0] (.names)                                           0.100     5.288
ng33546.out[0] (.names)                                          0.261     5.549
ng1668.D[0] (.latch)                                             0.000     5.549
data arrival time                                                          5.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1668.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.573


#Path 75
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng1748.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7608].in[2] (.names)                                            2.165     2.331
[7608].out[0] (.names)                                           0.261     2.592
ng26694.in[2] (.names)                                           0.768     3.360
ng26694.out[0] (.names)                                          0.261     3.621
[32522].in[2] (.names)                                           0.620     4.241
[32522].out[0] (.names)                                          0.261     4.502
ng33975.in[3] (.names)                                           0.767     5.269
ng33975.out[0] (.names)                                          0.261     5.530
ng1748.D[0] (.latch)                                             0.000     5.530
data arrival time                                                          5.530

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1748.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.553


#Path 76
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2241.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng24447.in[2] (.names)                                           1.636     3.790
ng24447.out[0] (.names)                                          0.261     4.051
ng29486.in[2] (.names)                                           0.477     4.528
ng29486.out[0] (.names)                                          0.261     4.789
ng33999.in[0] (.names)                                           0.479     5.268
ng33999.out[0] (.names)                                          0.261     5.529
ng2241.D[0] (.latch)                                             0.000     5.529
data arrival time                                                          5.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2241.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.552


#Path 77
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2563.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26793.in[2] (.names)                                           1.636     3.790
ng26793.out[0] (.names)                                          0.261     4.051
[3693].in[0] (.names)                                            0.475     4.525
[3693].out[0] (.names)                                           0.261     4.786
ng34015.in[1] (.names)                                           0.480     5.267
ng34015.out[0] (.names)                                          0.261     5.528
ng2563.D[0] (.latch)                                             0.000     5.528
data arrival time                                                          5.528

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2563.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.528
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.551


#Path 78
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng27796.in[1] (.names)                                           2.376     3.971
ng27796.out[0] (.names)                                          0.261     4.232
[31356].in[0] (.names)                                           0.434     4.666
[31356].out[0] (.names)                                          0.261     4.927
ng33003.in[3] (.names)                                           0.338     5.265
ng33003.out[0] (.names)                                          0.261     5.526
ng2185.D[0] (.latch)                                             0.000     5.526
data arrival time                                                          5.526

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2185.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.526
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.549


#Path 79
Startpoint: pg72.inpad[0] (.input clocked by pclk)
Endpoint  : ng112.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg72.inpad[0] (.input)                                           0.000     0.000
ng26314.in[1] (.names)                                           3.300     3.300
ng26314.out[0] (.names)                                          0.261     3.561
[5208].in[2] (.names)                                            0.483     4.045
[5208].out[0] (.names)                                           0.261     4.306
[31727].in[3] (.names)                                           0.334     4.639
[31727].out[0] (.names)                                          0.261     4.900
ng30605.in[1] (.names)                                           0.338     5.238
ng30605.out[0] (.names)                                          0.261     5.499
ng112.D[0] (.latch)                                              0.000     5.499
data arrival time                                                          5.499

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng112.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.523


#Path 80
Startpoint: pg56.inpad[0] (.input clocked by pclk)
Endpoint  : ng16.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg56.inpad[0] (.input)                                           0.000     0.000
[29926].in[0] (.names)                                           0.502     0.502
[29926].out[0] (.names)                                          0.261     0.763
ng27511.in[2] (.names)                                           0.477     1.240
ng27511.out[0] (.names)                                          0.261     1.501
[29985].in[0] (.names)                                           0.335     1.835
[29985].out[0] (.names)                                          0.261     2.096
[30028].in[1] (.names)                                           1.578     3.674
[30028].out[0] (.names)                                          0.261     3.935
[30034].in[2] (.names)                                           0.338     4.273
[30034].out[0] (.names)                                          0.261     4.534
ng33187.in[1] (.names)                                           0.100     4.634
ng33187.out[0] (.names)                                          0.261     4.895
ng16.D[0] (.latch)                                               0.595     5.490
data arrival time                                                          5.490

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng16.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.513


#Path 81
Startpoint: ng9.Q[0] (.latch clocked by pclk)
Endpoint  : ng31.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng9.clk[0] (.latch)                                              0.042     0.042
ng9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29965].in[0] (.names)                                           1.194     1.360
[29965].out[0] (.names)                                          0.261     1.621
[29966].in[3] (.names)                                           0.334     1.955
[29966].out[0] (.names)                                          0.261     2.216
[7493].in[3] (.names)                                            0.804     3.019
[7493].out[0] (.names)                                           0.261     3.280
[30059].in[0] (.names)                                           0.620     3.900
[30059].out[0] (.names)                                          0.261     4.161
[30062].in[2] (.names)                                           0.100     4.261
[30062].out[0] (.names)                                          0.261     4.522
ng33149.in[1] (.names)                                           0.100     4.622
ng33149.out[0] (.names)                                          0.261     4.883
ng31.D[0] (.latch)                                               0.599     5.482
data arrival time                                                          5.482

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng31.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 82
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2331.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28799.in[1] (.names)                                           2.507     4.102
ng28799.out[0] (.names)                                          0.261     4.363
[3257].in[2] (.names)                                            0.488     4.851
[3257].out[0] (.names)                                           0.261     5.112
ng33585.in[2] (.names)                                           0.100     5.212
ng33585.out[0] (.names)                                          0.261     5.473
ng2331.D[0] (.latch)                                             0.000     5.473
data arrival time                                                          5.473

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2331.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.497


#Path 83
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2465.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28846.in[1] (.names)                                           2.507     4.102
ng28846.out[0] (.names)                                          0.261     4.363
[4583].in[2] (.names)                                            0.483     4.847
[4583].out[0] (.names)                                           0.261     5.108
ng33593.in[2] (.names)                                           0.100     5.208
ng33593.out[0] (.names)                                          0.261     5.469
ng2465.D[0] (.latch)                                             0.000     5.469
data arrival time                                                          5.469

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2465.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.469
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.492


#Path 84
Startpoint: ng4284.Q[0] (.latch clocked by pclk)
Endpoint  : ng3909.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng4284.clk[0] (.latch)                                           0.042     0.042
ng4284.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[33924].in[1] (.names)                                           4.072     4.239
[33924].out[0] (.names)                                          0.261     4.500
[33926].in[3] (.names)                                           0.338     4.838
[33926].out[0] (.names)                                          0.261     5.099
ng30439.in[3] (.names)                                           0.100     5.199
ng30439.out[0] (.names)                                          0.261     5.460
ng3909.D[0] (.latch)                                             0.000     5.460
data arrival time                                                          5.460

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng3909.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.483


#Path 85
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2380.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[4724].in[1] (.names)                                            0.781     4.833
[4724].out[0] (.names)                                           0.261     5.094
ng33587.in[2] (.names)                                           0.100     5.194
ng33587.out[0] (.names)                                          0.261     5.455
ng2380.D[0] (.latch)                                             0.000     5.455
data arrival time                                                          5.455

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2380.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.479


#Path 86
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[4505].in[1] (.names)                                            0.781     4.833
[4505].out[0] (.names)                                           0.261     5.094
ng34004.in[1] (.names)                                           0.100     5.194
ng34004.out[0] (.names)                                          0.261     5.455
ng2311.D[0] (.latch)                                             0.000     5.455
data arrival time                                                          5.455

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2311.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.479


#Path 87
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2299.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26737.in[2] (.names)                                           1.637     3.791
ng26737.out[0] (.names)                                          0.261     4.052
[3939].in[1] (.names)                                            0.781     4.833
[3939].out[0] (.names)                                           0.261     5.094
ng34007.in[1] (.names)                                           0.100     5.194
ng34007.out[0] (.names)                                          0.261     5.455
ng2299.D[0] (.latch)                                             0.000     5.455
data arrival time                                                          5.455

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2299.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.479


#Path 88
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng1783.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng27775.in[1] (.names)                                           2.492     4.087
ng27775.out[0] (.names)                                          0.261     4.348
[28856].in[0] (.names)                                           0.483     4.831
[28856].out[0] (.names)                                          0.261     5.092
ng32992.in[3] (.names)                                           0.100     5.192
ng32992.out[0] (.names)                                          0.261     5.453
ng1783.D[0] (.latch)                                             0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1783.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 89
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng1760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng27775.in[1] (.names)                                           2.492     4.087
ng27775.out[0] (.names)                                          0.261     4.348
[33306].in[0] (.names)                                           0.483     4.831
[33306].out[0] (.names)                                          0.261     5.092
ng32991.in[3] (.names)                                           0.100     5.192
ng32991.out[0] (.names)                                          0.261     5.453
ng1760.D[0] (.latch)                                             0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1760.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 90
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng1792.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng27775.in[1] (.names)                                           2.492     4.087
ng27775.out[0] (.names)                                          0.261     4.348
[32873].in[0] (.names)                                           0.483     4.831
[32873].out[0] (.names)                                          0.261     5.092
ng32993.in[3] (.names)                                           0.100     5.192
ng32993.out[0] (.names)                                          0.261     5.453
ng1792.D[0] (.latch)                                             0.000     5.453
data arrival time                                                          5.453

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1792.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 91
Startpoint: pg134.inpad[0] (.input clocked by pclk)
Endpoint  : ng2555.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg134.inpad[0] (.input)                                          0.000     0.000
ng29503.in[1] (.names)                                           1.334     1.334
ng29503.out[0] (.names)                                          0.261     1.595
ng28880.in[1] (.names)                                           2.874     4.469
ng28880.out[0] (.names)                                          0.261     4.730
[32606].in[0] (.names)                                           0.100     4.830
[32606].out[0] (.names)                                          0.261     5.091
ng33600.in[2] (.names)                                           0.100     5.191
ng33600.out[0] (.names)                                          0.261     5.452
ng2555.D[0] (.latch)                                             0.000     5.452
data arrival time                                                          5.452

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2555.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.452
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.476


#Path 92
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2671.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26793.in[2] (.names)                                           1.636     3.790
ng26793.out[0] (.names)                                          0.261     4.051
[3393].in[0] (.names)                                            0.774     4.825
[3393].out[0] (.names)                                           0.261     5.086
ng33605.in[0] (.names)                                           0.100     5.186
ng33605.out[0] (.names)                                          0.261     5.447
ng2671.D[0] (.latch)                                             0.000     5.447
data arrival time                                                          5.447

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2671.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.471


#Path 93
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2675.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26793.in[2] (.names)                                           1.636     3.790
ng26793.out[0] (.names)                                          0.261     4.051
[4456].in[0] (.names)                                            0.774     4.825
[4456].out[0] (.names)                                           0.261     5.086
ng33606.in[2] (.names)                                           0.100     5.186
ng33606.out[0] (.names)                                          0.261     5.447
ng2675.D[0] (.latch)                                             0.000     5.447
data arrival time                                                          5.447

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2675.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.471


#Path 94
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2667.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26793.in[2] (.names)                                           1.636     3.790
ng26793.out[0] (.names)                                          0.261     4.051
[4494].in[0] (.names)                                            0.774     4.825
[4494].out[0] (.names)                                           0.261     5.086
ng33604.in[2] (.names)                                           0.100     5.186
ng33604.out[0] (.names)                                          0.261     5.447
ng2667.D[0] (.latch)                                             0.000     5.447
data arrival time                                                          5.447

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2667.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.471


#Path 95
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng1848.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7608].in[2] (.names)                                            2.165     2.331
[7608].out[0] (.names)                                           0.261     2.592
ng26694.in[2] (.names)                                           0.768     3.360
ng26694.out[0] (.names)                                          0.261     3.621
[5552].in[1] (.names)                                            1.198     4.819
[5552].out[0] (.names)                                           0.261     5.080
ng33558.in[2] (.names)                                           0.100     5.180
ng33558.out[0] (.names)                                          0.261     5.441
ng1848.D[0] (.latch)                                             0.000     5.441
data arrival time                                                          5.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1848.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.464


#Path 96
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng1840.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7608].in[2] (.names)                                            2.165     2.331
[7608].out[0] (.names)                                           0.261     2.592
ng26694.in[2] (.names)                                           0.768     3.360
ng26694.out[0] (.names)                                          0.261     3.621
[5650].in[1] (.names)                                            1.198     4.819
[5650].out[0] (.names)                                           0.261     5.080
ng33556.in[2] (.names)                                           0.100     5.180
ng33556.out[0] (.names)                                          0.261     5.441
ng1840.D[0] (.latch)                                             0.000     5.441
data arrival time                                                          5.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1840.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.464


#Path 97
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng1844.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7608].in[2] (.names)                                            2.165     2.331
[7608].out[0] (.names)                                           0.261     2.592
ng26694.in[2] (.names)                                           0.768     3.360
ng26694.out[0] (.names)                                          0.261     3.621
[4016].in[1] (.names)                                            1.198     4.819
[4016].out[0] (.names)                                           0.261     5.080
ng33557.in[0] (.names)                                           0.100     5.180
ng33557.out[0] (.names)                                          0.261     5.441
ng1844.D[0] (.latch)                                             0.000     5.441
data arrival time                                                          5.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1844.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.464


#Path 98
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng1932.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng25357.in[0] (.names)                                           3.088     3.088
ng25357.out[0] (.names)                                          0.261     3.349
[33745].in[1] (.names)                                           0.629     3.978
[33745].out[0] (.names)                                          0.261     4.239
[33752].in[1] (.names)                                           0.340     4.579
[33752].out[0] (.names)                                          0.261     4.840
ng32998.in[1] (.names)                                           0.338     5.178
ng32998.out[0] (.names)                                          0.261     5.439
ng1932.D[0] (.latch)                                             0.000     5.439
data arrival time                                                          5.439

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng1932.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.439
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.463


#Path 99
Startpoint: pg73.inpad[0] (.input clocked by pclk)
Endpoint  : ng110.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pg73.inpad[0] (.input)                                           0.000     0.000
ng25357.in[0] (.names)                                           3.088     3.088
ng25357.out[0] (.names)                                          0.261     3.349
[7644].in[2] (.names)                                            0.483     3.833
[7644].out[0] (.names)                                           0.261     4.094
[28638].in[1] (.names)                                           0.483     4.577
[28638].out[0] (.names)                                          0.261     4.838
ng30286.in[1] (.names)                                           0.338     5.176
ng30286.out[0] (.names)                                          0.261     5.437
ng110.D[0] (.latch)                                              0.000     5.437
data arrival time                                                          5.437

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng110.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.437
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.461


#Path 100
Startpoint: ng691.Q[0] (.latch clocked by pclk)
Endpoint  : ng2648.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng691.clk[0] (.latch)                                            0.042     0.042
ng691.Q[0] (.latch) [clock-to-output]                            0.124     0.166
[7308].in[2] (.names)                                            1.726     1.893
[7308].out[0] (.names)                                           0.261     2.154
ng26793.in[2] (.names)                                           1.636     3.790
ng26793.out[0] (.names)                                          0.261     4.051
[4721].in[0] (.names)                                            0.762     4.813
[4721].out[0] (.names)                                           0.261     5.074
ng33603.in[2] (.names)                                           0.100     5.174
ng33603.out[0] (.names)                                          0.261     5.435
ng2648.D[0] (.latch)                                             0.000     5.435
data arrival time                                                          5.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ng2648.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.459


#End of timing report
