git clone --depth 1 --no-tags https://github.com/Royalmaddy007/8_bit_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750378390
git clone --depth 1 --no-tags https://github.com/adaady239/adarsh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749695089
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/DIGI_LOCK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750279473
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/robot_traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751473441
git clone --depth 1 --no-tags https://github.com/jonath00n/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752093861
git clone --depth 1 --no-tags https://github.com/AmelRoT/fpga_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752224840
git clone --depth 1 --no-tags https://github.com/Eridarus/tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752117263
git clone --depth 1 --no-tags https://github.com/JivaFPGA/gitclass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753924951
git clone --depth 1 --no-tags https://github.com/MatteoMarcoM/Progetto_RL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752248324
git clone --depth 1 --no-tags https://github.com/SumanthKumarM/Router-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752989897
git clone --depth 1 --no-tags https://github.com/ABC10946/verilog-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752680363
git clone --depth 1 --no-tags https://github.com/iamustcfw/2022USTC_COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752955668
git clone --depth 1 --no-tags https://github.com/nandan-hirpara/RISC-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753213912
git clone --depth 1 --no-tags https://github.com/LePoloni/Relogio-Digital-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753243351
git clone --depth 1 --no-tags https://github.com/MadlerMark/Golay2412_Demo_DE2115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750571063
git clone --depth 1 --no-tags https://github.com/TheDanielPark/ece411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753369313
git clone --depth 1 --no-tags https://github.com/Abubaker-Nafe/ArchProjectCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754416275
git clone --depth 1 --no-tags https://github.com/Lalo-911/Verilog_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754490333
git clone --depth 1 --no-tags https://github.com/Shankar18204/100daysrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753431582
git clone --depth 1 --no-tags https://github.com/pavnvar/miniIDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754424317
git clone --depth 1 --no-tags https://github.com/hadihaz/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756859594
git clone --depth 1 --no-tags https://github.com/gurijalasharmila/Voting-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757313333
git clone --depth 1 --no-tags https://github.com/Zaelfenn/CST231Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753854696
git clone --depth 1 --no-tags https://github.com/kaitlynlie/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754856654
git clone --depth 1 --no-tags https://github.com/Lucy8179/RISCV-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752572797
git clone --depth 1 --no-tags https://github.com/Razi-720/Hdlbits_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749105165
git clone --depth 1 --no-tags https://github.com/matt-huesman/OneBitFullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754216008
git clone --depth 1 --no-tags https://github.com/junhyung0706/Mandelbrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750074636
git clone --depth 1 --no-tags https://github.com/AVatLeeds/ELEC5566_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753569309
git clone --depth 1 --no-tags https://github.com/Kononenko-K/ILI9488-Verilog-Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753232189
git clone --depth 1 --no-tags https://github.com/ruzicka02/VerilogNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754703244
git clone --depth 1 --no-tags https://github.com/lancemitrex/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754225632
git clone --depth 1 --no-tags https://github.com/e-Dylan/ELEC374_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749971194
git clone --depth 1 --no-tags https://github.com/SohamVaishnav/y86-64bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748521922
git clone --depth 1 --no-tags https://github.com/maggoshreya/CIS_5710_smaggo_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752491906
git clone --depth 1 --no-tags https://github.com/ABKGroup/SLO-ECO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752739239
git clone --depth 1 --no-tags https://github.com/RSguy11/Custom_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752439795
git clone --depth 1 --no-tags https://github.com/Joe-Pacifiker/IceStick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753921116
git clone --depth 1 --no-tags https://github.com/Furkan2001/CSE331-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748723297
git clone --depth 1 --no-tags https://github.com/tanishshah07/tetst1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749381104
git clone --depth 1 --no-tags https://github.com/tanishshah07/DMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749396471
git clone --depth 1 --no-tags https://github.com/MahdiMobini/manteqi.project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749111910
git clone --depth 1 --no-tags https://github.com/saicharan1996/Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748468610
git clone --depth 1 --no-tags https://github.com/andrei-eduard-s/Afisaj-7seg-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750279120
git clone --depth 1 --no-tags https://github.com/EngAhmed21/RISC-V-Multi-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750587351
git clone --depth 1 --no-tags https://github.com/Abhi-Singh11/prng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750772169
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/SAP1-simple-as-possible-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750592902
git clone --depth 1 --no-tags https://github.com/wns9294/box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751250552
git clone --depth 1 --no-tags https://github.com/naavaneetha/Project-Based-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751783889
git clone --depth 1 --no-tags https://github.com/doctor-TZ/my_caravel2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751666138
git clone --depth 1 --no-tags https://github.com/JOKleinGe1/min_sys_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749328033
git clone --depth 1 --no-tags https://github.com/Alexsung929/DSD_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752006712
git clone --depth 1 --no-tags https://github.com/ymentawy/RISCV-Processor-Pipelined-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752026779
git clone --depth 1 --no-tags https://github.com/TOFU-0218/verilog_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752087678
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Router_1x3_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752272161
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_pgm_clock_gens.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752222396
git clone --depth 1 --no-tags https://github.com/fiddleyowl/fpga-projects-fa23-fiddleyowl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752554912
git clone --depth 1 --no-tags https://github.com/selaka-deemantha/VGA_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752700284
git clone --depth 1 --no-tags https://github.com/Emre-KMZ/fpga-puck-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752945324
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/Traffic-light-controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753203616
git clone --depth 1 --no-tags https://github.com/sidd2423/Audi-etron-GT-Taillamps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753241568
git clone --depth 1 --no-tags https://github.com/JAIDEEPRABHU/MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754102524
git clone --depth 1 --no-tags https://github.com/VanashreeParate/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754100192
git clone --depth 1 --no-tags https://github.com/JAIDEEPRABHU/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754104063
git clone --depth 1 --no-tags https://github.com/vijay12panwar/air-field-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754325643
git clone --depth 1 --no-tags https://github.com/keeshanrama/System-Design-with-ChatGPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754350040
git clone --depth 1 --no-tags https://github.com/erkmenx/caravel_odbem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754985102
git clone --depth 1 --no-tags https://github.com/alidoganarkali/-ip_tasar-m-0.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755064448
git clone --depth 1 --no-tags https://github.com/melferranti/Structural-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756617685
git clone --depth 1 --no-tags https://github.com/oguzhanvtnsvr/caravel-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756514021
git clone --depth 1 --no-tags https://github.com/on23tueda/rensyu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755220183
git clone --depth 1 --no-tags https://github.com/darsh612/CNN-ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755218633
git clone --depth 1 --no-tags https://github.com/AbrarShaikh/ALU_8bit_Nexys-4DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755823857
git clone --depth 1 --no-tags https://github.com/sujeet1102/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755592834
git clone --depth 1 --no-tags https://github.com/Abdelrahman1810/4_bit_ALU_displayOn_7_Segment_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757130166
git clone --depth 1 --no-tags https://github.com/PraveenaK7/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757496295
git clone --depth 1 --no-tags https://github.com/Derpanieux/Venture-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750146096
git clone --depth 1 --no-tags https://github.com/KanishR1/multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756374295
git clone --depth 1 --no-tags https://github.com/Muhammadussain/Openlane_Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756914702
git clone --depth 1 --no-tags https://github.com/ashwini0921/Generation-Of-Pn-Sequence-With-Internal-555-Timer-Based-Clock-Using-eSim-And-SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756316749
git clone --depth 1 --no-tags https://github.com/ThorKn/TT06_AudioChip_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754808924
git clone --depth 1 --no-tags https://github.com/Daniel-Saravia/matrix_multiplication_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756676786
git clone --depth 1 --no-tags https://github.com/yukinagata3184/de0_1hclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749036458
git clone --depth 1 --no-tags https://github.com/kvb-cal/fpga-router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757713536
git clone --depth 1 --no-tags https://github.com/JaeHWg/HandsOn1-InClassActivity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751293337
git clone --depth 1 --no-tags https://github.com/FPGASystemsLab/dev_touchscreen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750499235
git clone --depth 1 --no-tags https://github.com/JunzeLi1/ASIC_design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748916225
git clone --depth 1 --no-tags https://github.com/felipevidias/2024-1_ARQ1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752509193
git clone --depth 1 --no-tags https://github.com/vinimiraa/AC-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753871622
git clone --depth 1 --no-tags https://github.com/Padidapu-Bhargav/FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754581410
git clone --depth 1 --no-tags https://github.com/gomadoufu/intel-fpga-book.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749037491
git clone --depth 1 --no-tags https://github.com/ErosCamacho/sha3_shake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751405262
git clone --depth 1 --no-tags https://github.com/chinnapa5264/vivado_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754577095
git clone --depth 1 --no-tags https://github.com/harshvardhan189/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750343560
git clone --depth 1 --no-tags https://github.com/codingdev0075/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757009752
git clone --depth 1 --no-tags https://github.com/VivekDeniz/ELEC374_CPU_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756471690
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/Frequency-Divider-odd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748552916
git clone --depth 1 --no-tags https://github.com/jiun264/Updowncounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749896103
git clone --depth 1 --no-tags https://github.com/MoYasser1777/Floating-Point-Adder-Multiplier-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749772018
git clone --depth 1 --no-tags https://github.com/V0XNIHILI/verilog-array-operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748877399
git clone --depth 1 --no-tags https://github.com/SuchithraM008/HDL-code-to-compute-Y-DXD-T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749764481
git clone --depth 1 --no-tags https://github.com/talaalsweiti/RISC-Multicycle-process-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751535277
git clone --depth 1 --no-tags https://github.com/DomMurphy-git/Verilog_Chess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751507526
git clone --depth 1 --no-tags https://github.com/navaneethans/VLSI-LAB-EXP-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751200714
git clone --depth 1 --no-tags https://github.com/maryambaig105/FPGA-based-air-hockey-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751543090
git clone --depth 1 --no-tags https://github.com/navaneethans/VLSI-LAB-EXP-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751215029
git clone --depth 1 --no-tags https://github.com/navaneethans/VLSI-LAB-EXP-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751213988
git clone --depth 1 --no-tags https://github.com/navaneethans/VLSI-LAB-EXP-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751214457
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/wolf-rtl-collection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751854920
git clone --depth 1 --no-tags https://github.com/SrikantDV/memory-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749805444
git clone --depth 1 --no-tags https://github.com/1649406823gm/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752164316
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Synchronous-Clock-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752140709
git clone --depth 1 --no-tags https://github.com/WangYijun-OUC/OUC_AICS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752570787
git clone --depth 1 --no-tags https://github.com/ladalar/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751203516
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Single_port_ram_16x8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752923441
git clone --depth 1 --no-tags https://github.com/Aryan1909/GTH-Transciever-wizard-on-ZCU102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753041427
git clone --depth 1 --no-tags https://github.com/natemik/ICSAANM1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753792287
git clone --depth 1 --no-tags https://github.com/AlixYehia/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755747684
git clone --depth 1 --no-tags https://github.com/zw2123/ASIC_Crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755777420
git clone --depth 1 --no-tags https://github.com/Spandhan2003/Verilog-based-Neural-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755611053
git clone --depth 1 --no-tags https://github.com/anushkachintawar/All_In_One_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756208235
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Even_odd_up_down-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756660861
git clone --depth 1 --no-tags https://github.com/Neisseri/cod23-grp45.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756866459
git clone --depth 1 --no-tags https://github.com/Zyy439/Easy_eth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752237022
git clone --depth 1 --no-tags https://github.com/MrCrewKY/Tic-Tac-Toe-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757341083
git clone --depth 1 --no-tags https://github.com/Lingling-LynnChan/risc-v_npc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754688589
git clone --depth 1 --no-tags https://github.com/zbonneau/MSP430_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753895090
git clone --depth 1 --no-tags https://github.com/SauravS-01/Radix-2-Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749144577
git clone --depth 1 --no-tags https://github.com/mangesht/xil_libs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749460078
git clone --depth 1 --no-tags https://github.com/surajkoppad/Iris_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749397420
git clone --depth 1 --no-tags https://github.com/lukemello/efabless_tutorial_mello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749543029
git clone --depth 1 --no-tags https://github.com/berkeayyldzl/CS303-Logic-and-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749475536
git clone --depth 1 --no-tags https://github.com/MrinmoyOpsAlpha/verilog-mini-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748985600
git clone --depth 1 --no-tags https://github.com/Apdonis/3300_Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750658215
git clone --depth 1 --no-tags https://github.com/aven-arlington/riscv-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749160747
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/NN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751159577
git clone --depth 1 --no-tags https://github.com/SONAMSHANDILYA/FIR-FILTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751495866
git clone --depth 1 --no-tags https://github.com/PumpedSardines/pumpeds_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751455161
git clone --depth 1 --no-tags https://github.com/Goatney/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752162720
git clone --depth 1 --no-tags https://github.com/yogeshky11/Verification-with-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752780479
git clone --depth 1 --no-tags https://github.com/najeebuddin09/8BitCPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752880953
git clone --depth 1 --no-tags https://github.com/minhsun-c/Regular-Precision-FP-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752905049
git clone --depth 1 --no-tags https://github.com/AlaaddinGursoy/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753209114
git clone --depth 1 --no-tags https://github.com/denisa-pana/maze-solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753229343
git clone --depth 1 --no-tags https://github.com/Askaann/Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752083777
git clone --depth 1 --no-tags https://github.com/SohamD242/ATM_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754260882
git clone --depth 1 --no-tags https://github.com/bifanliu/Domain-Specific-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753941196
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Waveform_coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755796524
git clone --depth 1 --no-tags https://github.com/NathanJones98/Alien-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755711769
git clone --depth 1 --no-tags https://github.com/Arnav-12/ARMv8-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755906111
git clone --depth 1 --no-tags https://github.com/Amanec031/Verilog-BCD-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755894547
git clone --depth 1 --no-tags https://github.com/c3reuter-499/efabless-tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754230524
git clone --depth 1 --no-tags https://github.com/mysterious24/Router-1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755998741
git clone --depth 1 --no-tags https://github.com/flarrow19/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755759314
git clone --depth 1 --no-tags https://github.com/LukeVassallo/picosoc-w-approximation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749143531
git clone --depth 1 --no-tags https://github.com/Abdelrahman1810/parameterized_D_T_FlipFlop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757137194
git clone --depth 1 --no-tags https://github.com/Bhuvana3230/ProjectWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757255557
git clone --depth 1 --no-tags https://github.com/nmendezst/ihp_stdcell_bmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757535102
git clone --depth 1 --no-tags https://github.com/cskilbeck/fpga_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755471563
git clone --depth 1 --no-tags https://github.com/donnayye/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755794133
git clone --depth 1 --no-tags https://github.com/HEMALATHA-KALLURU/Verilog-code-for-logic-gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754080634
git clone --depth 1 --no-tags https://github.com/6192-sp24/lab1_b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755715674
git clone --depth 1 --no-tags https://github.com/WTrenyer/ddr_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754603651
git clone --depth 1 --no-tags https://github.com/TotoroTron/amahdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749590090
git clone --depth 1 --no-tags https://github.com/bonanyan/digital_logic_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754934830
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/Build-A-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753980520
git clone --depth 1 --no-tags https://github.com/songxuanchen/SerDes_28nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750847143
git clone --depth 1 --no-tags https://github.com/vedantk91/CIS5710_vkelkar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749555067
git clone --depth 1 --no-tags https://github.com/preronaghosh/RISCV-PipelinedCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752476379
git clone --depth 1 --no-tags https://github.com/AdwaithRK/Verilog_Base_router_without_trojan_and_trust_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749315977
git clone --depth 1 --no-tags https://github.com/SauravS-01/Voting-Machine-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749153359
git clone --depth 1 --no-tags https://github.com/Surajmodi1007/Verification-of-Single-port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749117908
git clone --depth 1 --no-tags https://github.com/zuch3e/verilogImgProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750286223
git clone --depth 1 --no-tags https://github.com/rapakaushik/Approximate_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751212570
git clone --depth 1 --no-tags https://github.com/ArdaBC/SUGameArdaAltug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751433043
git clone --depth 1 --no-tags https://github.com/rishabh4749/Single_Port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752540529
git clone --depth 1 --no-tags https://github.com/SubrahmanyaDS28/eyrc_ab_1351.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749876270
git clone --depth 1 --no-tags https://github.com/noohadnan/PacMan-on-the-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753415456
git clone --depth 1 --no-tags https://github.com/thanhvodong/CE213.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753120457
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/Debouncing-Circuit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753200755
git clone --depth 1 --no-tags https://github.com/YucehanDemir/can_rx_opnlane_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753605485
git clone --depth 1 --no-tags https://github.com/M-Hamza-Mahmood/FPGA_Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753418050
git clone --depth 1 --no-tags https://github.com/soldier9810/Processor_16_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753714582
git clone --depth 1 --no-tags https://github.com/BrunoAgst/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754335199
git clone --depth 1 --no-tags https://github.com/KevinMathewEC/FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750478847
git clone --depth 1 --no-tags https://github.com/Amanec031/Dual_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755898286
git clone --depth 1 --no-tags https://github.com/damian95a/Analog-signal-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755527428
git clone --depth 1 --no-tags https://github.com/yazmrt/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753254525
git clone --depth 1 --no-tags https://github.com/raynnersc/SE-204.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757024895
git clone --depth 1 --no-tags https://github.com/ranjeet16pd/N-bit-Multiplier-in-Verilog..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757353415
