

================================================================
== Vivado HLS Report for 'fc_FC1'
================================================================
* Date:           Sun Mar  8 14:26:40 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution2_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  241201|  241201|  241201|  241201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- OUT     |  241200|  241200|      2010|          -|          -|   120|    no    |
        | + IN     |    2006|    2006|        12|          5|          1|   400|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    104|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |      129|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        0|      -|     309|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      129|      5|     657|    981|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       46|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3kbM_U72  |lenet_fadd_32ns_3kbM  |        0|      2|  205|  390|    0|
    |lenet_fmul_32ns_3lbW_U73  |lenet_fmul_32ns_3lbW  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |FC1_bias_U     |fc_FC1_FC1_bias     |        1|  0|   0|    0|    120|   32|     1|         3840|
    |FC1_weights_U  |fc_FC1_FC1_weights  |      128|  0|   0|    0|  48000|   32|     1|      1536000|
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                    |      129|  0|   0|    0|  48120|   64|     2|      1539840|
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_157_p2   |     +    |      0|  0|  23|          16|           9|
    |add_ln30_fu_202_p2   |     +    |      0|  0|  23|          16|          16|
    |i_fu_187_p2          |     +    |      0|  0|  15|           9|           1|
    |o_fu_169_p2          |     +    |      0|  0|  15|           7|           1|
    |icmp_ln26_fu_163_p2  |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln28_fu_181_p2  |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 104|          66|          43|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  47|         10|    1|         10|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_29_phi_fu_130_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_141_p4       |   9|          2|    9|         18|
    |empty_29_reg_127                   |   9|          2|   32|         64|
    |i_0_reg_137                        |   9|          2|    9|         18|
    |o_0_reg_104                        |   9|          2|    7|         14|
    |out_r_d0                           |  15|          3|   32|         96|
    |phi_mul_reg_115                    |   9|          2|   16|         32|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 134|         29|  140|        320|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |FC1_weights_load_reg_260  |  32|   0|   32|          0|
    |add_ln26_reg_213          |  16|   0|   16|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |empty_29_reg_127          |  32|   0|   32|          0|
    |i_0_reg_137               |   9|   0|    9|          0|
    |i_reg_245                 |   9|   0|    9|          0|
    |icmp_ln28_reg_241         |   1|   0|    1|          0|
    |in_load_reg_265           |  32|   0|   32|          0|
    |o_0_reg_104               |   7|   0|    7|          0|
    |o_reg_221                 |   7|   0|    7|          0|
    |out_addr_reg_231          |   7|   0|    7|          0|
    |phi_mul_reg_115           |  16|   0|   16|          0|
    |tmp_8_reg_275             |  32|   0|   32|          0|
    |tmp_reg_270               |  32|   0|   32|          0|
    |icmp_ln28_reg_241         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 309|  32|  246|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    fc_FC1    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    fc_FC1    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    fc_FC1    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    fc_FC1    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    fc_FC1    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    fc_FC1    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    fc_FC1    | return value |
|in_r_address0   | out |    9|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

