<!doctype html>
<head>
<meta charset="utf-8">
<title>6 Processor-specific Features and Limitations</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="understanding-the-statistics-of-simple-cache.html">5.6 Understanding the Statistics of Simple Cache</a>
<a href="uefidbg-dbghelp.html">A Handling DBGHELP.DLL</a>
</div>
<div class="path">
<a href="index.html">Analyzer User's Guide</a>
&nbsp;/&nbsp;</div>
<h1 id="processor-specific-features-and-limitations">6 <a href="#processor-specific-features-and-limitations">Processor-specific Features and Limitations</a></h1>
<p>All types of cache modeling features are not supported by all processor types. The instrumentation API need to be supported in order to do cache modeling for a specific processor.</p>
<p>Currently ARC, ARM, MIPS, PPC, X86 and Xtensa target architectures support instrumentation.</p>

<div class="chain">
<a href="understanding-the-statistics-of-simple-cache.html">5.6 Understanding the Statistics of Simple Cache</a>
<a href="uefidbg-dbghelp.html">A Handling DBGHELP.DLL</a>
</div>