reg_array,field_array,reg_name,field_name,bits,addr,type,rst_val,attr,description
,,DESC,module_type,7:0,0,ro,'0,,
,,DESC,module_subtype,15:8,0,ro,'0,,
,,DESC,major_rev,19:16,0,ro,'0,,
,,DESC,minor_rev,23:20,0,ro,'0,,
,,PWR_EN,pwr_en,0:0,4,rw,'0,::locked[pwr_en_key==8'h7D],
,,PWR_EN,pwr_en_key,31:24,4,rw,'0,::key,
,,RST_CTRL,rst,0:0,8,rw,'0,::locked[rst_key==8'h7D],
,,RST_CTRL,rst_sts_clr,1:1,8,rw_pulse,'0,::locked[rst_key==8'h7D],
,,RST_CTRL,rst_key,31:24,8,rw,'0,::key,
,,RST_STS,rst_sts,0:0,12,ro,'0,,
,,CLK_CTRL,clk_en,0:0,16,rw,'0,,
,,CLK_SEL,clk_sel,1:0,20,rw_me,'0,,
,,CLK_DIV,clk_div,3:0,24,rw_me,'0,,
,,DBG_CTRL,run_on_halt,0:0,28,rw,'0,,
,,DBG_CTRL,soft_stop,1:1,28,rw,'0,,
,,INTR_EVENT,rcv_timeout,0:0,32,rw_w1c,'0,,
,,INTR_EVENT,frame_err,1:1,32,rw_w1c,'0,,
,,INTR_EVENT,parity_err,2:2,32,rw_w1c,'0,,
,,INTR_EVENT,underflow_err,3:3,32,rw_w1c,'0,,
,,INTR_EVENT,overflow_err,4:4,32,rw_w1c,'0,,
,,INTR_EVENT,maj_vote_err,5:5,32,rw_w1c,'0,,
,,INTR_EVENT,tx_fifo_almost_full,6:6,32,rw_w1c,'0,,
,,INTR_EVENT,tx_fifo_full,7:7,32,rw_w1c,'0,,
,,INTR_EVENT,tx_fifo_almost_empty,8:8,32,rw_w1c,'0,,
,,INTR_EVENT,tx_fifo_empty,9:9,32,rw_w1c,'0,,
,,INTR_EVENT,rx_fifo_almost_full,10:10,32,rw_w1c,'0,,
,,INTR_EVENT,rx_fifo_full,11:11,32,rw_w1c,'0,,
,,INTR_EVENT,rx_fifo_almost_empty,12:12,32,rw_w1c,'0,,
,,INTR_EVENT,rx_fifo_empty,13:13,32,rw_w1c,'0,,
,,INTR_EVENT,rcv_negedge,14:14,32,rw_w1c,'0,,
,,INTR_EVENT,rcv_posedge,15:15,32,rw_w1c,'0,,
,,INTR_EVENT,rx_int,16:16,32,rw_w1c,'0,,
,,INTR_EVENT,tx_int,17:17,32,rw_w1c,'0,,
,,INTR_EVENT,cts_int,18:18,32,rw_w1c,'0,,
,,INTR_EVENT,addr_match,19:19,32,rw_w1c,'0,,
,,INTR_EVENT,baud_err,20:20,32,rw_w1c,'0,,
,,INTR_EVENT,eot,21:21,32,rw_w1c,'0,,
,,INTR_EVENT,dma_done_tx_intr,22:22,32,rw_w1c,'0,,
,,INTR_EVENT,dma_done_rx_intr,23:23,32,rw_w1c,'0,,
,,INTR_EN1,rcv_timeout_en,0:0,36,rw_me,'0,,
,,INTR_EN1,frame_err_en,1:1,36,rw_me,'0,,
,,INTR_EN1,parity_err_en,2:2,36,rw_me,'0,,
,,INTR_EN1,underflow_err_en,3:3,36,rw_me,'0,,
,,INTR_EN1,overflow_err_en,4:4,36,rw_me,'0,,
,,INTR_EN1,maj_vote_err_en,5:5,36,rw_me,'0,,
,,INTR_EN1,tx_fifo_almost_full_en,6:6,36,rw_me,'0,,
,,INTR_EN1,tx_fifo_full_en,7:7,36,rw_me,'0,,
,,INTR_EN1,tx_fifo_almost_empty_en,8:8,36,rw_me,'0,,
,,INTR_EN1,tx_fifo_empty_en,9:9,36,rw_me,'0,,
,,INTR_EN1,rx_fifo_almost_full_en,10:10,36,rw_me,'0,,
,,INTR_EN1,rx_fifo_full_en,11:11,36,rw_me,'0,,
,,INTR_EN1,rx_fifo_almost_empty_en,12:12,36,rw_me,'0,,
,,INTR_EN1,rx_fifo_empty_en,13:13,36,rw_me,'0,,
,,INTR_EN1,rcv_negedge_en,14:14,36,rw_me,'0,,
,,INTR_EN1,rcv_posedge_en,15:15,36,rw_me,'0,,
,,INTR_EN2,rx_int_en,0:0,40,rw_me,'0,,
,,INTR_EN2,tx_int_en,1:1,40,rw_me,'0,,
,,INTR_EN2,cts_int_en,2:2,40,rw_me,'0,,
,,INTR_EN2,addr_match_en,3:3,40,rw_me,'0,,
,,INTR_EN2,baud_err_en,4:4,40,rw_me,'0,,
,,INTR_EN2,eot_en,5:5,40,rw_me,'0,,
,,INTR_EN2,dma_done_tx_intr_en,6:6,40,rw_me,'0,,
,,INTR_EN2,dma_done_rx_intr_en,7:7,40,rw_me,'0,,
,,INTR_NMI_EN1,rcv_timeout_nmi_en,0:0,44,rw_me,'0,,
,,INTR_NMI_EN1,frame_err_nmi_en,1:1,44,rw_me,'0,,
,,INTR_NMI_EN1,parity_err_nmi_en,2:2,44,rw_me,'0,,
,,INTR_NMI_EN1,underflow_err_nmi_en,3:3,44,rw_me,'0,,
,,INTR_NMI_EN1,overflow_err_nmi_en,4:4,44,rw_me,'0,,
,,INTR_NMI_EN1,maj_vote_err_nmi_en,5:5,44,rw_me,'0,,
,,INTR_NMI_EN1,tx_fifo_almost_full_nmi_en,6:6,44,rw_me,'0,,
,,INTR_NMI_EN1,tx_fifo_full_nmi_en,7:7,44,rw_me,'0,,
,,INTR_NMI_EN1,tx_fifo_almost_empty_nmi_en,8:8,44,rw_me,'0,,
,,INTR_NMI_EN1,tx_fifo_empty_nmi_en,9:9,44,rw_me,'0,,
,,INTR_NMI_EN1,rx_fifo_almost_full_nmi_en,10:10,44,rw_me,'0,,
,,INTR_NMI_EN1,rx_fifo_full_nmi_en,11:11,44,rw_me,'0,,
,,INTR_NMI_EN1,rx_fifo_almost_empty_nmi_en,12:12,44,rw_me,'0,,
,,INTR_NMI_EN1,rx_fifo_empty_nmi_en,13:13,44,rw_me,'0,,
,,INTR_NMI_EN1,rcv_negedge_nmi_en,14:14,44,rw_me,'0,,
,,INTR_NMI_EN1,rcv_posedge_nmi_en,15:15,44,rw_me,'0,,
,,INTR_NMI_EN2,rx_int_nmi_en,0:0,48,rw_me,'0,,
,,INTR_NMI_EN2,tx_int_nmi_en,1:1,48,rw_me,'0,,
,,INTR_NMI_EN2,cts_int_nmi_en,2:2,48,rw_me,'0,,
,,INTR_NMI_EN2,addr_match_nmi_en,3:3,48,rw_me,'0,,
,,INTR_NMI_EN2,baud_err_nmi_en,4:4,48,rw_me,'0,,
,,INTR_NMI_EN2,eot_nmi_en,5:5,48,rw_me,'0,,
,,INTR_NMI_EN2,dma_done_tx_intr_nmi_en,6:6,48,rw_me,'0,,
,,INTR_NMI_EN2,dma_done_rx_intr_nmi_en,7:7,48,rw_me,'0,,
,,INTR_SW_SET,rcv_timeout_sw_set,0:0,52,rw_pulse,'0,,
,,INTR_SW_SET,frame_err_sw_set,1:1,52,rw_pulse,'0,,
,,INTR_SW_SET,parity_err_sw_set,2:2,52,rw_pulse,'0,,
,,INTR_SW_SET,underflow_err_sw_set,3:3,52,rw_pulse,'0,,
,,INTR_SW_SET,overflow_err_sw_set,4:4,52,rw_pulse,'0,,
,,INTR_SW_SET,maj_vote_err_sw_set,5:5,52,rw_pulse,'0,,
,,INTR_SW_SET,tx_fifo_almost_full_sw_set,6:6,52,rw_pulse,'0,,
,,INTR_SW_SET,tx_fifo_full_sw_set,7:7,52,rw_pulse,'0,,
,,INTR_SW_SET,tx_fifo_almost_empty_sw_set,8:8,52,rw_pulse,'0,,
,,INTR_SW_SET,tx_fifo_empty_sw_set,9:9,52,rw_pulse,'0,,
,,INTR_SW_SET,rx_fifo_almost_full_sw_set,10:10,52,rw_pulse,'0,,
,,INTR_SW_SET,rx_fifo_full_sw_set,11:11,52,rw_pulse,'0,,
,,INTR_SW_SET,rx_fifo_almost_empty_sw_set,12:12,52,rw_pulse,'0,,
,,INTR_SW_SET,rx_fifo_empty_sw_set,13:13,52,rw_pulse,'0,,
,,INTR_SW_SET,rcv_negedge_sw_set,14:14,52,rw_pulse,'0,,
,,INTR_SW_SET,rcv_posedge_sw_set,15:15,52,rw_pulse,'0,,
,,INTR_SW_SET,rx_int_sw_set,16:16,52,rw_pulse,'0,,
,,INTR_SW_SET,tx_int_sw_set,17:17,52,rw_pulse,'0,,
,,INTR_SW_SET,cts_int_sw_set,18:18,52,rw_pulse,'0,,
,,INTR_SW_SET,addr_match_sw_set,19:19,52,rw_pulse,'0,,
,,INTR_SW_SET,baud_err_sw_set,20:20,52,rw_pulse,'0,,
,,INTR_SW_SET,eot_sw_set,21:21,52,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_tx_intr_sw_set,22:22,52,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_rx_intr_sw_set,23:23,52,rw_pulse,'0,,
,,DMA_RX_INTR_EN1,dma_rx_rcv_timeout_en,0:0,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_frame_err_en,1:1,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_parity_err_en,2:2,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_underflow_err_en,3:3,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_overflow_err_en,4:4,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_maj_vote_err_en,5:5,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_tx_fifo_almost_full_en,6:6,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_tx_fifo_full_en,7:7,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_tx_fifo_almost_empty_en,8:8,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_tx_fifo_empty_en,9:9,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_rx_fifo_almost_full_en,10:10,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_rx_fifo_full_en,11:11,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_rx_fifo_almost_empty_en,12:12,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_rx_fifo_empty_en,13:13,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_rcv_negedge_en,14:14,56,rw_me,'0,,
,,DMA_RX_INTR_EN1,dma_rx_rcv_posedge_en,15:15,56,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_rx_int_en,0:0,60,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_tx_int_en,1:1,60,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_cts_int_en,2:2,60,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_addr_match_en,3:3,60,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_baud_err_en,4:4,60,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_eot_en,5:5,60,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_dma_done_tx_intr_en,6:6,60,rw_me,'0,,
,,DMA_RX_INTR_EN2,dma_rx_dma_done_rx_intr_en,7:7,60,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_rcv_timeout_en,0:0,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_frame_err_en,1:1,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_parity_err_en,2:2,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_underflow_err_en,3:3,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_overflow_err_en,4:4,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_maj_vote_err_en,5:5,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_tx_fifo_almost_full_en,6:6,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_tx_fifo_full_en,7:7,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_tx_fifo_almost_empty_en,8:8,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_tx_fifo_empty_en,9:9,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_rx_fifo_almost_full_en,10:10,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_rx_fifo_full_en,11:11,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_rx_fifo_almost_empty_en,12:12,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_rx_fifo_empty_en,13:13,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_rcv_negedge_en,14:14,64,rw_me,'0,,
,,DMA_TX_INTR_EN1,dma_tx_rcv_posedge_en,15:15,64,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_rx_int_en,0:0,68,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_tx_int_en,1:1,68,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_cts_int_en,2:2,68,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_addr_match_en,3:3,68,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_baud_err_en,4:4,68,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_eot_en,5:5,68,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_dma_done_tx_intr_en,6:6,68,rw_me,'0,,
,,DMA_TX_INTR_EN2,dma_tx_dma_done_rx_intr_en,7:7,68,rw_me,'0,,
,,INTR_STS,intr_first,5:0,72,ro,'0,,
,,UART_CLKCFG,blck_async,0:0,76,rw,'0,::locked[async_req_en_key==8'h7D],
,,UART_CLKCFG,async_req_en_key,31:24,76,rw,'0,::key,
,,UART_FIFOLS,tx_fifo_ls,1:0,80,rw,'0,,
,,UART_FIFOLS,rx_to,5:2,80,rw,'0,,
,,UART_FIFOLS,rx_fifo_ls,7:6,80,rw,'0,,
,,UART_FIFOSTS,tx_fifo_full_sts,0:0,84,ro,'0,,
,,UART_FIFOSTS,tx_fifo_almost_full_sts,1:1,84,ro,'0,,
,,UART_FIFOSTS,tx_fifo_empty_sts,2:2,84,ro,'0,,
,,UART_FIFOSTS,tx_fifo_almost_empty_sts,3:3,84,ro,'0,,
,,UART_FIFOSTS,rx_fifo_full_sts,4:4,84,ro,'0,,
,,UART_FIFOSTS,rx_fifo_almost_full_sts,5:5,84,ro,'0,,
,,UART_FIFOSTS,rx_fifo_empty_sts,6:6,84,ro,'0,,
,,UART_FIFOSTS,rx_fifo_almost_empty_sts,7:7,84,ro,'0,,
,,UART_CFG,wrd_len,1:0,88,rw,'0,,"2'b00 for 5 bit data, 2'b01 for 6 bit data, 2'b10 for 7 bit data, 2'b11 for 8 bit data"
,,UART_CFG,par_en,2:2,88,rw,'0,,
,,UART_CFG,evn_par,3:3,88,rw,'0,,
,,UART_CFG,stck_par,4:4,88,rw,'0,,
,,UART_CFG,stop_bit,5:5,88,rw,'0,,
,,UART_CFG,send_idle,6:6,88,rw,'0,,
,,UART_GFCTL,gf_width,5:0,92,rw,'0,,
,,UART_TXDATA[2],uart_data,7:0,96,rw,'0,::extern,
,,UART_RXDATA[2],uart_result,11:0,104,ro,'0,::extern,
,,UART_BRDNUM,num_m,31:0,112,rw,'0,,choose appropriate num_m to generate closst m/n value
,,UART_BRDDEN,den_n,31:0,116,rw,'0,,den_n represents 2^n here
,,UART_CTRL,uart_en,0:0,120,rw,'0,,
,,UART_CTRL,uart_msb,1:1,120,rw,'0,,data sent msb first
,,UART_CTRL,majvote_en,2:2,120,rw,'0,,enable majority voting
,,UART_CTRL,fifo_en,3:3,120,rw,'0,,
,,UART_CTRL,os,8:4,120,rw,'0,,"oversampling value = 16, 8 or 3"
,,UART_CTRL,loopback_en,9:9,120,rw,'0,,
,,UART_CTRL,mode,11:10,120,rw,'0,,2'b00 for normal uart operation
,,UART_CTRL,tx_en,12:12,120,rw,'0,,
,,UART_CTRL,rx_en,13:13,120,rw,'0,,
,,UART_CTRL,tx_out_en,14:14,120,rw,'0,,
,,UART_CTRL,tx_out_ctrl,15:15,120,rw,'0,,
,,UART_CTRL,cts_en,16:16,120,rw,'0,,
,,UART_CTRL,rts_en,17:17,120,rw,'0,,
,,UART_CTRL,rts_val,18:18,120,rw,'0,,
,,UART_ADDR,uart_addr,7:0,124,rw,'0,,
,,UART_ADDRMASK,addr_mask,7:0,128,rw,'0,,
,,STS,cts_sts,0:0,132,ro,'0,,
,,STS,busy,1:1,132,ro,'0,,
,,STS,idle,2:2,132,ro,'0,,
,,FSM_STS,tx_state,2:0,136,ro,'0,,
,,FSM_STS,rx_state,6:3,136,ro,'0,,
