// Seed: 2038687674
module module_0 (
    input  tri1 id_0,
    output wire id_1
);
  assign id_1 = 1;
  parameter id_3 = id_3;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    id_13,
    input supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri id_6,
    output wor id_7,
    input tri id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wor id_11
);
  assign id_7 = 1'b0;
  always $display;
  wire id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  wire id_16;
  initial $display(id_0);
  logic [7:0] id_17;
  wire id_18;
  assign id_9 = -1;
endmodule
