# verilog-simplealign

This extension can align verilog lines in a simple way.  
## Features
CTRL+L
* input,output,inout
* wire,reg,localparam,parameter
* model instance


## Acknowledgment
Seongmock Yoo: https://github.com/seongmock/verilog-autoline


