high level controls:

    FETCH:      ADL/ABL     ADH/ABH
    PC_INC:     PCL/PCL     PCH/PCH     I/PC
    PC_FETCH:   PCL/ADL     PCH/ADH     FETCH

    DATA/ALU:   DL/DB       DB/ADD

    OP_DONE:       T<=0     SYNC

DB data bus:
    DL/DB       input data latch to data bus
    PCL/DB      PCL to DB
    PCH/DB      PCH to DB
    SB/DB       SB to DB  (bidirection pass in schematic)
    P/DB        P to DB
    AC/DB       AC to DB

ADL low address bus:
    DL/ADL      input data latch to low address 
    PCL/ADL     PCL to ADL
    O/ADL0      zero ADL0
    O/ADL1      zero ADL1
    O/ADL2      zero ADL2
    S/ADL       stack to ADL
    ADD/ADL     adder hold register to ADL

ADH low address bus:
    DL/ADH      input data latch to high address
    O/ADH0      zero ADH0
    O/ADH(1-7)  zero ADH1-7
    PCH/ADH     PCH to ADH
    SB/ADH      SB to ADH (bidirection pass in schematic)

SB bus:
    S/SB        load stack to SB
    ADD/SB(0-6) ADD to SB
    ADD/SB(7)   ADD to SB
    DB/SB       DB to SB  (bidirection pass in schematic)
    ADH/SB      ADH to SB (bidirection pass in schematic)
    X/SB        X to SB
    Y/SB        Y to SB
    AC/SB       accumulator to SB


Registers
S stack pointer:
    S/S         hold stack
    SB/S        load SB (register bus) to stack

AB address bus
    ADH/ABH     ADH to ABH register (load on ph1)
    ADL/ABL     ADL to ABL register (load on ph1)

PC program counter
    PCL/PCL     load PCL into PCL select register
    ADL/PCH     load ADL into PCL select register
    PCH/PCH     load PCH into PCH select register
    ADH/PCH     load ADH into PCH select register
    I/PC        increment PC

AC: accumulator
    SB/AC       SB to AC (via decimal adjust logic)

X:  X index
    SB/X        SB to X

Y:  Y index
    SB/Y        SB to Y

AI: ALU input A
    SB/ADD      SB bus
    O/ADD       zero

BI: ALU input B
    DBbar/ADD   load inv DB to ALU B
    DB/ADD      load DB to ALU B
    ADL/ADD     load ADL to ALU B

ALU logic:
    inputs:
    I/ADDC      carry in 
    DAA         decimal enable 
    SUMS        SUM
    ANDS        AND
    EORS        XOR
    ORS         OR
    SRS         SRR
    outputs:
    AVR         overflow
    ACR         carry
    HC          halfcarry

    output-> ADD register

    DSA         decimal adjust (N/A)

P: processor status
    DBO/C       DB0 -> carry bit
    IR5/C       IR5 -> carry bit
    ACR/C       ACR -> carry bit
    DB1/Z       DB1 -> Z bit
    DBZ/Z       DB=0 -> Z bit
    DB2/I       DB2 -> I bit
    IR5/I       IR5 -> I bit
    DB3/D       DB3 -> D bit      
    IR5/D       IR5 -> D bit
    DB6/V       DB6 -> V bit
    AVR/V       AVR -> V bit
    I/V         I bit -> V bit  (???)
    DB7/N       DB7 -> N bit


other control logic:
inputs:
    READY
    SV
    NMI
    IRQ
    RES

outputs:
    R/Wbar
    SYNC

flipflops
    POS
    SDI
    NOCR
    SD2
    I/V
    CS