{
    "tool": "yosys",
    "yosys": 
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" : 
                {
                    "-tech": "genesis",
                    "-goal": "area",
                    "-no_dsp": true,
                    "-no_bram": true
                }
        },
    "vivado": 
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "cavlc",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl",
            "top_module": "cavlc"
        },
        {
            "name": "des_ao",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/area_opt",
            "top_module": "des_top"
        },
        {
            "name": "i2c_master",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/i2c_master/rtl",
            "top_module": "i2c_master"
        },
        {
            "name": "up_counter",
            "rtl_path": "RTL_Benchmark/Verilog/RS/up_counter/rtl",
            "top_module": "param_up_counter"
        },
        {
            "name": "ata_ocidec-1",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl",
            "top_module": "atahost_top"
        },
        {
            "name": "ata_ocidec-2",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-2",
            "top_module": "atahost_top"
        },
        {
            "name": "sasc",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/sasc/rtl",
            "top_module": "sasc"
        },
        {
            "name": "ss_pcm",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/ss_pcm/rtl/verilog",
            "top_module": "pcm_slv"
        },
        {
            "name": "tv80s",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/tv80s/rtl",
            "top_module": "tv80s_top"
        },
        {
            "name": "usb1_1_phy",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/usb1_1_phy/rtl",
            "top_module": "usb_phy_top"
        },
        {
            "name": "ac97",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/ac97/rtl/verilog", 
            "top_module": "ac97_top"
        },
        {
            "name": "aes",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/aes/rtl",
            "top_module": "aes_cipher_top"
        },
        {
            "name": "dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/dma/rtl",
            "top_module": "dma_top"
        },
        {
            "name": "mc",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl",
            "top_module": "mc_top"
        },
        {
            "name": "s38584",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/s38584/rtl",
            "top_module": "s38584"
        },
        {
            "name": "spi",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl",
            "top_module": "spi_top"
        },
        {
            "name": "systemCdes",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog",
            "top_module": "des_top"
        },
        {
            "name": "usbf",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_conmax/rtl/raw_rtl",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "wb_dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/raw_rtl",
            "top_module": "wb_dma_top"
        },
        {
            "name": "ethernet_mac",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/ethernet_mac/rtl",
            "top_module": "eth_top"
        },
        {
            "name": "IR_Remote",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl", 
            "top_module": "top"
        },
        {
            "name": "KeyExpantion",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/KeyExpantion/rtl", 
            "top_module": "top"
        },
        {
            "name": "simon_bit_serial",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/simon_bit_serial/rtl",
            "top_module": "top"
        },
        {
            "name": "VexRiscv",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/VexRiscv/rtl",
            "top_module": "VexRiscv"
        },
        {
            "name": "adder_128",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "adder_FFs",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_FFs/rtl",
            "top_module": "adder_FFs"
        },
        {
            "name": "adder_columns",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_columns/rtl",
            "top_module": "adder_columns"
        },
        {
            "name": "adder_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_max/rtl",
            "top_module": "adder_max"
        },
        {
            "name": "and2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/and2/rtl",
            "top_module": "and2"
        },
        {
            "name": "and2_latch",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/and2_latch/rtl",
            "top_module": "and2_latch"
        },
        {
            "name": "and2_or2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/and2_or2/rtl",
            "top_module": "and2_or2"
        },
        {
            "name": "bin2bcd",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/bin2bcd/rtl",
            "top_module": "bin2bcd"
        },
        {
            "name": "bin2seven",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bin2seven/rtl",
            "top_module": "top"
        },
        {
            "name": "bitonic_mesh",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bitonic_mesh/rtl",
            "top_module": "system100"
        },
        {
            "name": "bram",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bram/rtl",
            "top_module": "BRAM_16x1024"
        },
        {
            "name": "cf_fft_256_8",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl",
            "top_module": "cf_fft_256_8"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/rtl",
            "top_module": "top"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_rca_16/rtl",
            "top_module": "top"
        },
        {
            "name": "clock_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/clock_test/rtl",
            "top_module": "top"
        },
        {
            "name": "clock_tree_design",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtl",
            "top_module": "clock_tree_design"
        },
        {
            "name": "conv2d",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d/rtl",
            "top_module": "top"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa/rtl",
            "top_module": "top"
        },
        {
            "name": "counter",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/counter/rtl",
            "top_module": "top"
        },
        {
            "name": "counter120bitx5",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl",
            "top_module": "counter120bitx5"
        },
        {
            "name": "counter_16bit",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/counter_16bit/rtl", 
            "top_module": "top"
        },
        {
            "name": "counter_32bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_32bit/rtl",
            "top_module": "top"
        },
        {
            "name": "counter_4clk",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl",
            "top_module": "top"
        },
        {
            "name": "counter_al4s3b",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_al4s3b/rtl", 
            "top_module": "top"
        },
        {
            "name": "DCT",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl",
            "top_module": "dct_syn_top"
        },
        {
            "name": "des90",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des90/rtl", 
            "top_module": "system90"
        },
        {
            "name": "des_perf",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des_perf/rtl",
            "top_module": "des_perf"
        },
        {
            "name": "design6",
            "rtl_path":  "RTL_Benchmark/Verilog/ql_design/design6/rtl",
            "top_module": "top"
        },
        {
            "name": "design9",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design9/rtl",
            "top_module": "top"
        },
        {
            "name": "e_sdio_host_controller",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/e_sdio_host_controller/rtl",
            "top_module": "top"
        },
        {
            "name": "full_adder",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/full_adder/rtl",
            "top_module": "full_adder"
        },
        {
            "name": "iir",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/iir/rtl",
            "top_module": "iir_top"
        },
        {
            "name": "io_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_max/rtl",
            "top_module": "io_max"
        },
        {
            "name": "io_reg",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg/rtl",
            "top_module": "io_reg"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_max/rtl",
            "top_module": "io_reg_max"
        },
        {
            "name": "io_reg_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_tc1/rtl",
            "top_module": "io_reg_tc1"
        },
        {
            "name": "io_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_tc1/rtl",
            "top_module": "io_tc1"
        },
        {
            "name": "jpeg_qnr",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/jpeg_qnr/rtl",
            "top_module": "jpeg_qnr"
        },
        {
            "name": "lut4_8ffs",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl",
            "top_module": "lut4_8ffs"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "main_loop_synth",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl",
            "top_module": "main_loop"
        },
        {
            "name": "multi_enc_decx2x4",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "ode",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ode/rtl",
            "top_module": "top"
        },
        {
            "name": "osc_alu",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/osc_alu/rtl", 
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl",
            "top_module": "top"
        },
        {
            "name": "routing_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/routing_test/rtl",
            "top_module": "routing_test"
        },
        {
            "name": "rs_decoder_1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rs_decoder_1/rtl",
            "top_module": "rs_decoder_1"
        },
        {
            "name": "sdio_client_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sdio_client_top/rtl",
            "top_module": "top"
        },
        {
            "name": "sha256",
            "rtl_path": "benchmarks/verilog/ql_designs/sha256",
            "top_module": "sha256"
        },
        {
            "name": "sha_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sha_top/rtl",
            "top_module": "top"
        },
        {
            "name": "shift_reg_8192",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl",
            "top_module": "shift_reg_8192"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/smithwaterman/rtl",
            "top_module": "smithwaterman"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl",
            "top_module": "spi_master_top"
        },
        {
            "name": "stereovision0",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision0/rtl",
            "top_module": "top"
        },
        {
            "name": "stereovision2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision2/rtl",
            "top_module": "sv_chip2_hierarchy_no_mem"
        },
        {
            "name": "syn2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/syn2/rtl",
            "top_module": "top"
        },
        {
            "name": "top_120_13",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/top_120_13/rtl",
            "top_module": "top_120_13"
        },
        {
            "name": "ucsb_152_tap_fir",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl",
            "top_module": "ucsb_152_tap_fir"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl",
            "top_module": "top"
        },
        {
            "name": "b01",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b01/rtl", 
            "top_module": "b01"
        },
        {
            "name": "b02",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b02/rtl", 
            "top_module": "b02"
        },
        {
            "name": "b03",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b03/rtl", 
            "top_module": "b03"
        },
        {
            "name": "b04",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b04/rtl", 
            "top_module": "b04"
        },
        {
            "name": "b05",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b05/rtl", 
            "top_module": "b05"
        },
        {
            "name": "b06",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b06/rtl", 
            "top_module": "b06"
        },
        {
            "name": "b07",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b07/rtl", 
            "top_module": "b07"
        },
        {
            "name": "b08",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b08/rtl", 
            "top_module": "b08"
        },
        {
            "name": "b09",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b09/rtl", 
            "top_module": "b09"
        },
        {
            "name": "b10",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b10/rtl", 
            "top_module": "b10"
        },
        {
            "name": "b11",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b11/rtl", 
            "top_module": "b11"
        },
        {
            "name": "b12",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b12/rtl", 
            "top_module": "b12"
        },
        {
            "name": "b13",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b13/rtl", 
            "top_module": "b13"
        },
        {
            "name": "b14",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b14/rtl", 
            "top_module": "b14"
        },
        {
            "name": "b15",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b15/rtl", 
            "top_module": "b15"
        },
        {
            "name": "b17",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl", 
            "top_module": "b17"
        },
        {
            "name": "b18",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl", 
            "top_module": "b18"
        },
        {
            "name": "b19",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b19/rtl",
            "top_module": "b19"
        },
        {
            "name": "b20",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b20/rtl",
            "top_module": "b20"
        },
        {
            "name": "b21",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b21/rtl",
            "top_module": "b21"
        },
        {
            "name": "b22",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b22/rtl",
            "top_module": "b22"
        },
        {
            "name": "adder",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/adder/rtl",
            "top_module": "top"
        },
        {
            "name": "arbiter",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/arbiter/rtl",
            "top_module": "top"
        },
        {
            "name": "bar",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/bar/rtl",
            "top_module": "top"
        },
        {
            "name": "i2c",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/i2c/rtl",
            "top_module": "i2c"
        },
        {
            "name": "log2",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/log2/rtl",
            "top_module": "top"
        },
        {
            "name": "max",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/max/rtl",
            "top_module": "top"
        },
        {
            "name": "mem_ctrl",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/mem_ctrl/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/multiplier/rtl",
            "top_module": "top"
        }
    ]
}
