Classic Timing Analyzer report for Q3
Sun Apr 14 15:27:53 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.895 ns    ; A      ; Q~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.046 ns    ; Q~reg0 ; Q      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.055 ns   ; IN1    ; Q~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 3.895 ns   ; A    ; Q~reg0 ; clk      ;
; N/A   ; None         ; 2.913 ns   ; IN2  ; Q~reg0 ; clk      ;
; N/A   ; None         ; 2.635 ns   ; B    ; Q~reg0 ; clk      ;
; N/A   ; None         ; 2.294 ns   ; IN1  ; Q~reg0 ; clk      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 6.046 ns   ; Q~reg0 ; Q  ; clk        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -2.055 ns ; IN1  ; Q~reg0 ; clk      ;
; N/A           ; None        ; -2.396 ns ; B    ; Q~reg0 ; clk      ;
; N/A           ; None        ; -2.674 ns ; IN2  ; Q~reg0 ; clk      ;
; N/A           ; None        ; -3.656 ns ; A    ; Q~reg0 ; clk      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 14 15:27:53 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "Q~reg0" (data pin = "A", clock pin = "clk") is 3.895 ns
    Info: + Longest pin to register delay is 6.377 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 1; PIN Node = 'A'
        Info: 2: + IC(5.008 ns) + CELL(0.357 ns) = 6.222 ns; Loc. = LCCOMB_X14_Y3_N18; Fanout = 1; COMB Node = 'D~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.377 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.369 ns ( 21.47 % )
        Info: Total interconnect delay = 5.008 ns ( 78.53 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.572 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.174 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.398 ns ( 54.35 % )
        Info: Total interconnect delay = 1.174 ns ( 45.65 % )
Info: tco from clock "clk" to destination pin "Q" through register "Q~reg0" is 6.046 ns
    Info: + Longest clock path from clock "clk" to source register is 2.572 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.174 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.398 ns ( 54.35 % )
        Info: Total interconnect delay = 1.174 ns ( 45.65 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.380 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: 2: + IC(1.276 ns) + CELL(2.104 ns) = 3.380 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.104 ns ( 62.25 % )
        Info: Total interconnect delay = 1.276 ns ( 37.75 % )
Info: th for register "Q~reg0" (data pin = "IN1", clock pin = "clk") is -2.055 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.572 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.174 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.398 ns ( 54.35 % )
        Info: Total interconnect delay = 1.174 ns ( 45.65 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.776 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; PIN Node = 'IN1'
        Info: 2: + IC(3.731 ns) + CELL(0.053 ns) = 4.621 ns; Loc. = LCCOMB_X14_Y3_N18; Fanout = 1; COMB Node = 'D~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.776 ns; Loc. = LCFF_X14_Y3_N19; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.045 ns ( 21.88 % )
        Info: Total interconnect delay = 3.731 ns ( 78.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 98 megabytes
    Info: Processing ended: Sun Apr 14 15:27:53 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


