module decoder3to8( 
input logic [7:0] a,clk,
output logic [2:0] out);
always_ff@(posedge clk) begin


if (a[7])out<=3'd7;
else if (a[6]) out<=3'd6;
else if (a[5])out<=3'd5;
else if (a[4])out<=3'd4;
else if (a[3])out<=3'd3;
else if (a[2])out<=3'd2;
else if (a[1])out<=3'd1;
else if (a[0])out<=3'd0;
else 
out<=3'd0;
end
endmodule
