<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CANode: StdPeriph_Driver/inc/stm32f4xx_tim.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CANode
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_8c7cb67a05e24714b38d18b8506bc634.html">StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="../../dir_7a9d9cbbd6cd8c882488e4110087c85a.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dc/dec/stm32f4xx__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_TIM_H</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define __STM32F4xx_TIM_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/dfd/stm32f4xx_8h.html">stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html">   55</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a6d3c8632780db819b2eb811e71ce251e">   57</a></span>&#160;  uint16_t <a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a6d3c8632780db819b2eb811e71ce251e">TIM_Prescaler</a>;         </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a0de4138cd939566bc667f21df089e195">   60</a></span>&#160;  uint16_t <a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a0de4138cd939566bc667f21df089e195">TIM_CounterMode</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a06a7f47b1ced6fa2227ec98a86eb391f">   63</a></span>&#160;  uint32_t <a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a06a7f47b1ced6fa2227ec98a86eb391f">TIM_Period</a>;            </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#ab473f51adaa9474702e454fc8c24a407">   67</a></span>&#160;  uint16_t <a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#ab473f51adaa9474702e454fc8c24a407">TIM_ClockDivision</a>;     </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a81648259851390e090e1f507dfea7de8">   70</a></span>&#160;  uint8_t <a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a81648259851390e090e1f507dfea7de8">TIM_RepetitionCounter</a>;  </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;} <a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html">TIM_TimeBaseInitTypeDef</a>; </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html">   84</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#ad4338ed2415b0d6d19589bf72b7ba3b0">   86</a></span>&#160;  uint16_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a>;        </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#a2baca9c02d214d3125635a74e8d9aee4">   89</a></span>&#160;  uint16_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a>;   </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#a933904d2f892d0b945a908b9257fe869">   92</a></span>&#160;  uint16_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a>;  </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#ab4a2620c38029b136be560041173375d">   96</a></span>&#160;  uint32_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#ab4a2620c38029b136be560041173375d">TIM_Pulse</a>;         </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#a9ed3e2de4700d008729a916d8ba78486">   99</a></span>&#160;  uint16_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a>;    </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#a3e47e672810747302c9d0626ae2ccb17">  102</a></span>&#160;  uint16_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a>;   </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#a2a28f2d62339e06caef12816e04a8f55">  106</a></span>&#160;  uint16_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a>;   </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d1/df6/structTIM__OCInitTypeDef.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">  110</a></span>&#160;  uint16_t <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a>;  </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d3/d4b/structTIM__ICInitTypeDef.html">  119</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../d3/d4b/structTIM__ICInitTypeDef.html#ab9404ee3d95aaa7a478ed99562c736d2">  122</a></span>&#160;  uint16_t <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_Channel</a>;      </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="../../d3/d4b/structTIM__ICInitTypeDef.html#a234c284efc36c0cc15a2ed0fb4435557">  125</a></span>&#160;  uint16_t <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>;   </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d3/d4b/structTIM__ICInitTypeDef.html#a00b9a72e895a43dc18c69c96a149f080">  128</a></span>&#160;  uint16_t <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>;  </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../d3/d4b/structTIM__ICInitTypeDef.html#ac61c7fc999ace295ac81b304cabd61e0">  131</a></span>&#160;  uint16_t <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>;  </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="../../d3/d4b/structTIM__ICInitTypeDef.html#a72539caa6e965e4fa89e3b21b188cf26">  134</a></span>&#160;  uint16_t <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>;     </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;} <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html">  143</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a8f34ad7bc4764bd3ff372cadde468072">  146</a></span>&#160;  uint16_t <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_OSSRState</a>;        </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#ad8891e3739a7db8a45343d4e2f9d2824">  149</a></span>&#160;  uint16_t <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_OSSIState</a>;        </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#aa5296a7b194d25b16899f6a98da01f03">  152</a></span>&#160;  uint16_t <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#aa5296a7b194d25b16899f6a98da01f03">TIM_LOCKLevel</a>;        </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a01ccbaffccdb3068b8a60c912579b1a2">  155</a></span>&#160;  uint16_t <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a01ccbaffccdb3068b8a60c912579b1a2">TIM_DeadTime</a>;         </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a9fcf20632d0377727476a98f7183be56">  159</a></span>&#160;  uint16_t <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a9fcf20632d0377727476a98f7183be56">TIM_Break</a>;            </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a5731e4e786b66f35cfe4798d6157619e">  162</a></span>&#160;  uint16_t <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BreakPolarity</a>;    </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a6c056e29af67fd8a32919104ea48eea2">  165</a></span>&#160;  uint16_t <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a6c056e29af67fd8a32919104ea48eea2">TIM_AutomaticOutput</a>;  </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;} <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="../../d0/dd6/group__TIM__Exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">  175</a></span>&#160;<span class="preprocessor">#define IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) || \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM2) || \</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM3) || \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM4) || \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM5) || \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM6) || \</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM7) || \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM8) || \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM9) || \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM10) || \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM11) || \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM12) || \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                                   (((PERIPH) == TIM13) || \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                                   ((PERIPH) == TIM14)))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* LIST1: TIM1, TIM2, TIM3, TIM4, TIM5, TIM8, TIM9, TIM10, TIM11, TIM12, TIM13 and TIM14 */</span>                                         </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="../../d0/dd6/group__TIM__Exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">  190</a></span>&#160;<span class="preprocessor">#define IS_TIM_LIST1_PERIPH(PERIPH) (((PERIPH) == TIM1) || \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM2) || \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM3) || \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM4) || \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM5) || \</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM8) || \</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM9) || \</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM10) || \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM11) || \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM12) || \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM13) || \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM14))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                     </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* LIST2: TIM1, TIM2, TIM3, TIM4, TIM5, TIM8, TIM9 and TIM12 */</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../d0/dd6/group__TIM__Exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">  204</a></span>&#160;<span class="preprocessor">#define IS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) || \</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM2) || \</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM3) || \</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM4) || \</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM5) || \</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM8) || \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM9) || \</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM12))</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* LIST3: TIM1, TIM2, TIM3, TIM4, TIM5 and TIM8 */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="../../d0/dd6/group__TIM__Exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">  213</a></span>&#160;<span class="preprocessor">#define IS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1) || \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM2) || \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM3) || \</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM4) || \</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM5) || \</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM8))</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* LIST4: TIM1 and TIM8 */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="../../d0/dd6/group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">  220</a></span>&#160;<span class="preprocessor">#define IS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || \</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM8))</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* LIST5: TIM1, TIM2, TIM3, TIM4, TIM5, TIM6, TIM7 and TIM8 */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="../../d0/dd6/group__TIM__Exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">  223</a></span>&#160;<span class="preprocessor">#define IS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) || \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM2) || \</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM3) || \</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM4) || \</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM5) || \</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM6) || \</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM7) || \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">                                     ((PERIPH) == TIM8))</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* LIST6: TIM2, TIM5 and TIM11 */</span>                               </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="../../d0/dd6/group__TIM__Exported__constants.html#ga9449f429a84af2291f431b990361e639">  232</a></span>&#160;<span class="preprocessor">#define IS_TIM_LIST6_PERIPH(TIMx)(((TIMx) == TIM2) || \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">                                 ((TIMx) == TIM5) || \</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">                                 ((TIMx) == TIM11))</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">  240</a></span>&#160;<span class="preprocessor">#define TIM_OCMode_Timing                  ((uint16_t)0x0000)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#ga76bac57d41dc67218772f9c745c77102">  241</a></span>&#160;<span class="preprocessor">#define TIM_OCMode_Active                  ((uint16_t)0x0010)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#gae0c350d7adaea14a37cabc2ab762695f">  242</a></span>&#160;<span class="preprocessor">#define TIM_OCMode_Inactive                ((uint16_t)0x0020)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#ga8b8adb6e81fe88bd14d44430f7f97021">  243</a></span>&#160;<span class="preprocessor">#define TIM_OCMode_Toggle                  ((uint16_t)0x0030)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#gaefbe32dddc9630fbcc48b302b50d15fc">  244</a></span>&#160;<span class="preprocessor">#define TIM_OCMode_PWM1                    ((uint16_t)0x0060)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#ga722d8f33a795ef82ed7ae76dfbb7613d">  245</a></span>&#160;<span class="preprocessor">#define TIM_OCMode_PWM2                    ((uint16_t)0x0070)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#ga93d898976e236c135bfd02a0c213c8ec">  246</a></span>&#160;<span class="preprocessor">#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || \</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">                              ((MODE) == TIM_OCMode_Active) || \</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">                              ((MODE) == TIM_OCMode_Inactive) || \</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">                              ((MODE) == TIM_OCMode_Toggle)|| \</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">                              ((MODE) == TIM_OCMode_PWM1) || \</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">                              ((MODE) == TIM_OCMode_PWM2))</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="../../dc/d3e/group__TIM__Output__Compare__and__PWM__modes.html#ga45f530dd241d3b0787b5c2d62cd1b98f">  252</a></span>&#160;<span class="preprocessor">#define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || \</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">                          ((MODE) == TIM_OCMode_Active) || \</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">                          ((MODE) == TIM_OCMode_Inactive) || \</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">                          ((MODE) == TIM_OCMode_Toggle)|| \</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">                          ((MODE) == TIM_OCMode_PWM1) || \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">                          ((MODE) == TIM_OCMode_PWM2) ||    \</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">                          ((MODE) == TIM_ForcedAction_Active) || \</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">                          ((MODE) == TIM_ForcedAction_InActive))</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="../../d8/da9/group__TIM__One__Pulse__Mode.html#ga99d934fdbc54ea4ee2cf5c86860f9227">  268</a></span>&#160;<span class="preprocessor">#define TIM_OPMode_Single                  ((uint16_t)0x0008)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="../../d8/da9/group__TIM__One__Pulse__Mode.html#gad921d739c86bf48dca12442a81ad68ad">  269</a></span>&#160;<span class="preprocessor">#define TIM_OPMode_Repetitive              ((uint16_t)0x0000)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="../../d8/da9/group__TIM__One__Pulse__Mode.html#ga3f4a4305b4feacb4322eb4a358e54637">  270</a></span>&#160;<span class="preprocessor">#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || \</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">                               ((MODE) == TIM_OPMode_Repetitive))</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="../../dd/da4/group__TIM__Channel.html#ga69ea7f558f02c63dd1082d784d2449bd">  280</a></span>&#160;<span class="preprocessor">#define TIM_Channel_1                      ((uint16_t)0x0000)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="../../dd/da4/group__TIM__Channel.html#ga03d7da8269a87a560f68985b4bd80931">  281</a></span>&#160;<span class="preprocessor">#define TIM_Channel_2                      ((uint16_t)0x0004)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="../../dd/da4/group__TIM__Channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">  282</a></span>&#160;<span class="preprocessor">#define TIM_Channel_3                      ((uint16_t)0x0008)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="../../dd/da4/group__TIM__Channel.html#ga7414888c40d066af235bc1f80b99bd9d">  283</a></span>&#160;<span class="preprocessor">#define TIM_Channel_4                      ((uint16_t)0x000C)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                 </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="../../dd/da4/group__TIM__Channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">  285</a></span>&#160;<span class="preprocessor">#define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">                                 ((CHANNEL) == TIM_Channel_2) || \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">                                 ((CHANNEL) == TIM_Channel_3) || \</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                                 ((CHANNEL) == TIM_Channel_4))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                 </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="../../dd/da4/group__TIM__Channel.html#gacbf272b7a14f63b38bdbf18577835dce">  290</a></span>&#160;<span class="preprocessor">#define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">                                      ((CHANNEL) == TIM_Channel_2))</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="../../dd/da4/group__TIM__Channel.html#ga6f44459b7dfc4138bbc2c3795311c48c">  292</a></span>&#160;<span class="preprocessor">#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">                                               ((CHANNEL) == TIM_Channel_2) || \</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">                                               ((CHANNEL) == TIM_Channel_3))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="../../db/dc8/group__TIM__Clock__Division__CKD.html#ga88691a07b3976791977d280045b3c850">  303</a></span>&#160;<span class="preprocessor">#define TIM_CKD_DIV1                       ((uint16_t)0x0000)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="../../db/dc8/group__TIM__Clock__Division__CKD.html#ga46a5fd6a173a7e88528a6e4084a08665">  304</a></span>&#160;<span class="preprocessor">#define TIM_CKD_DIV2                       ((uint16_t)0x0100)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="../../db/dc8/group__TIM__Clock__Division__CKD.html#gac2e5c030f964f9b4c92fa8129fb923bc">  305</a></span>&#160;<span class="preprocessor">#define TIM_CKD_DIV4                       ((uint16_t)0x0200)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="../../db/dc8/group__TIM__Clock__Division__CKD.html#ga9298ec9ad2d578a4c54e6c0dd4c03946">  306</a></span>&#160;<span class="preprocessor">#define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                             ((DIV) == TIM_CKD_DIV2) || \</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">                             ((DIV) == TIM_CKD_DIV4))</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="../../d2/d7e/group__TIM__Counter__Mode.html#gaf4cd3ce74af3122507b77c8f6e79c832">  317</a></span>&#160;<span class="preprocessor">#define TIM_CounterMode_Up                 ((uint16_t)0x0000)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="../../d2/d7e/group__TIM__Counter__Mode.html#gadd7c4200d185bdcd9e64ae80e6b200b0">  318</a></span>&#160;<span class="preprocessor">#define TIM_CounterMode_Down               ((uint16_t)0x0010)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="../../d2/d7e/group__TIM__Counter__Mode.html#gac07392e9637f8a0d115d4ba9a002ae93">  319</a></span>&#160;<span class="preprocessor">#define TIM_CounterMode_CenterAligned1     ((uint16_t)0x0020)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="../../d2/d7e/group__TIM__Counter__Mode.html#ga3793122e4c123a99e46fc2f04acea0d4">  320</a></span>&#160;<span class="preprocessor">#define TIM_CounterMode_CenterAligned2     ((uint16_t)0x0040)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="../../d2/d7e/group__TIM__Counter__Mode.html#ga65d9bc01ffa287cd7cf200d08c20a1ce">  321</a></span>&#160;<span class="preprocessor">#define TIM_CounterMode_CenterAligned3     ((uint16_t)0x0060)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="../../d2/d7e/group__TIM__Counter__Mode.html#ga9543fec190793e800d5d1b1b853636f5">  322</a></span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) ||  \</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">                                   ((MODE) == TIM_CounterMode_Down) || \</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">                                   ((MODE) == TIM_CounterMode_CenterAligned1) || \</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">                                   ((MODE) == TIM_CounterMode_CenterAligned2) || \</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">                                   ((MODE) == TIM_CounterMode_CenterAligned3))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="../../d6/dde/group__TIM__Output__Compare__Polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">  335</a></span>&#160;<span class="preprocessor">#define TIM_OCPolarity_High                ((uint16_t)0x0000)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="../../d6/dde/group__TIM__Output__Compare__Polarity.html#ga9f4b11953dbd2c6f836b6913469dcf54">  336</a></span>&#160;<span class="preprocessor">#define TIM_OCPolarity_Low                 ((uint16_t)0x0002)</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="../../d6/dde/group__TIM__Output__Compare__Polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">  337</a></span>&#160;<span class="preprocessor">#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || \</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">                                      ((POLARITY) == TIM_OCPolarity_Low))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="../../d4/dd9/group__TIM__Output__Compare__N__Polarity.html#gaa62288888d4f6858bee6b3cd9086ae3f">  347</a></span>&#160;<span class="preprocessor">#define TIM_OCNPolarity_High               ((uint16_t)0x0000)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="../../d4/dd9/group__TIM__Output__Compare__N__Polarity.html#ga9582560b2e7dae2e8dc3b65909b0c9cf">  348</a></span>&#160;<span class="preprocessor">#define TIM_OCNPolarity_Low                ((uint16_t)0x0008)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="../../d4/dd9/group__TIM__Output__Compare__N__Polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">  349</a></span>&#160;<span class="preprocessor">#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || \</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">                                       ((POLARITY) == TIM_OCNPolarity_Low))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="../../d0/dda/group__TIM__Output__Compare__State.html#ga4ad0f484cfa16b5190654da8278940d0">  359</a></span>&#160;<span class="preprocessor">#define TIM_OutputState_Disable            ((uint16_t)0x0000)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="../../d0/dda/group__TIM__Output__Compare__State.html#ga65afdda8761b6ac5ed0c0ad67c05dffe">  360</a></span>&#160;<span class="preprocessor">#define TIM_OutputState_Enable             ((uint16_t)0x0001)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="../../d0/dda/group__TIM__Output__Compare__State.html#ga5848617f830d2de688eaff50ed279679">  361</a></span>&#160;<span class="preprocessor">#define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">                                    ((STATE) == TIM_OutputState_Enable))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="../../d3/d74/group__TIM__Output__Compare__N__State.html#gade8506a50fd6ba58273e9da81f6b0b54">  371</a></span>&#160;<span class="preprocessor">#define TIM_OutputNState_Disable           ((uint16_t)0x0000)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="../../d3/d74/group__TIM__Output__Compare__N__State.html#gac4c08f9d66ce138c6978668020526c6f">  372</a></span>&#160;<span class="preprocessor">#define TIM_OutputNState_Enable            ((uint16_t)0x0004)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="../../d3/d74/group__TIM__Output__Compare__N__State.html#ga81e27a982d9707f699451f30314c4274">  373</a></span>&#160;<span class="preprocessor">#define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || \</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">                                     ((STATE) == TIM_OutputNState_Enable))</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="../../d1/d3f/group__TIM__Capture__Compare__State.html#ga6acaeb60dad50ce9799ae9f62ed7719a">  383</a></span>&#160;<span class="preprocessor">#define TIM_CCx_Enable                      ((uint16_t)0x0001)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="../../d1/d3f/group__TIM__Capture__Compare__State.html#gaa1441f66393b9daa9f97efb29b364cd3">  384</a></span>&#160;<span class="preprocessor">#define TIM_CCx_Disable                     ((uint16_t)0x0000)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="../../d1/d3f/group__TIM__Capture__Compare__State.html#ga5b7461e8c9c25f6fa082118c95b02ba1">  385</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || \</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">                         ((CCX) == TIM_CCx_Disable))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="../../d3/df7/group__TIM__Capture__Compare__N__State.html#gab534ddf23d317eb912564292c1cede2d">  395</a></span>&#160;<span class="preprocessor">#define TIM_CCxN_Enable                     ((uint16_t)0x0004)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="../../d3/df7/group__TIM__Capture__Compare__N__State.html#ga0d7d46aeba33ed197aa39775bc527d7d">  396</a></span>&#160;<span class="preprocessor">#define TIM_CCxN_Disable                    ((uint16_t)0x0000)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="../../d3/df7/group__TIM__Capture__Compare__N__State.html#gad5a9f961e44c8d7c24066ac37ec79cbc">  397</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || \</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">                           ((CCXN) == TIM_CCxN_Disable))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="../../d4/dfa/group__TIM__Break__Input__enable__disable.html#gae7fbc11ac043454b2a880bffe98fdb8c">  407</a></span>&#160;<span class="preprocessor">#define TIM_Break_Enable                   ((uint16_t)0x1000)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="../../d4/dfa/group__TIM__Break__Input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">  408</a></span>&#160;<span class="preprocessor">#define TIM_Break_Disable                  ((uint16_t)0x0000)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="../../d4/dfa/group__TIM__Break__Input__enable__disable.html#ga29dd5484bdc69a467387bd8059b69f0e">  409</a></span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || \</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">                                   ((STATE) == TIM_Break_Disable))</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="../../d2/d81/group__TIM__Break__Polarity.html#ga565656ca81d17f9a1807afe3971dff6e">  419</a></span>&#160;<span class="preprocessor">#define TIM_BreakPolarity_Low              ((uint16_t)0x0000)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="../../d2/d81/group__TIM__Break__Polarity.html#gabd4b72079548fd8903413a348539542b">  420</a></span>&#160;<span class="preprocessor">#define TIM_BreakPolarity_High             ((uint16_t)0x2000)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="../../d2/d81/group__TIM__Break__Polarity.html#gaa29e33e74c5ff10972357ddd3f47f078">  421</a></span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || \</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">                                         ((POLARITY) == TIM_BreakPolarity_High))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="../../d7/d1d/group__TIM__AOE__Bit__Set__Reset.html#gaa416873d01fe62fe8d3f9c8bb7853fa1">  431</a></span>&#160;<span class="preprocessor">#define TIM_AutomaticOutput_Enable         ((uint16_t)0x4000)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="../../d7/d1d/group__TIM__AOE__Bit__Set__Reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">  432</a></span>&#160;<span class="preprocessor">#define TIM_AutomaticOutput_Disable        ((uint16_t)0x0000)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="../../d7/d1d/group__TIM__AOE__Bit__Set__Reset.html#gaabce6b8865d80929bf69c6c3c7780846">  433</a></span>&#160;<span class="preprocessor">#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">                                              ((STATE) == TIM_AutomaticOutput_Disable))</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="../../d3/dc3/group__TIM__Lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">  443</a></span>&#160;<span class="preprocessor">#define TIM_LOCKLevel_OFF                  ((uint16_t)0x0000)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="../../d3/dc3/group__TIM__Lock__level.html#ga7e4326fc7756ebf5e9eb9776c2734aea">  444</a></span>&#160;<span class="preprocessor">#define TIM_LOCKLevel_1                    ((uint16_t)0x0100)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="../../d3/dc3/group__TIM__Lock__level.html#ga91bdf218f766e6a10b7a7df407250d25">  445</a></span>&#160;<span class="preprocessor">#define TIM_LOCKLevel_2                    ((uint16_t)0x0200)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="../../d3/dc3/group__TIM__Lock__level.html#gaa0a0c1ffd9dc582d6571780c1747920b">  446</a></span>&#160;<span class="preprocessor">#define TIM_LOCKLevel_3                    ((uint16_t)0x0300)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="../../d3/dc3/group__TIM__Lock__level.html#gacf5e70717f6d13af301331bb043f5d48">  447</a></span>&#160;<span class="preprocessor">#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || \</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">                                  ((LEVEL) == TIM_LOCKLevel_1) || \</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">                                  ((LEVEL) == TIM_LOCKLevel_2) || \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">                                  ((LEVEL) == TIM_LOCKLevel_3))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="../../d0/d60/group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html#gaf643ec0d2edb6c8fb725d00210b3d071">  459</a></span>&#160;<span class="preprocessor">#define TIM_OSSIState_Enable               ((uint16_t)0x0400)</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="../../d0/d60/group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">  460</a></span>&#160;<span class="preprocessor">#define TIM_OSSIState_Disable              ((uint16_t)0x0000)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="../../d0/d60/group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html#gad24fc8836152903b408239284cecfab1">  461</a></span>&#160;<span class="preprocessor">#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || \</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">                                  ((STATE) == TIM_OSSIState_Disable))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="../../dc/d64/group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html#ga3703ba6189db045bec48c864289f997e">  471</a></span>&#160;<span class="preprocessor">#define TIM_OSSRState_Enable               ((uint16_t)0x0800)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="../../dc/d64/group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">  472</a></span>&#160;<span class="preprocessor">#define TIM_OSSRState_Disable              ((uint16_t)0x0000)</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="../../dc/d64/group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html#ga48b4f15f6346e28087edbb9af2ba4f63">  473</a></span>&#160;<span class="preprocessor">#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || \</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">                                  ((STATE) == TIM_OSSRState_Disable))</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="../../d3/dd7/group__TIM__Output__Compare__Idle__State.html#ga86d8f895a1ec584323f6c02c7edfad4c">  483</a></span>&#160;<span class="preprocessor">#define TIM_OCIdleState_Set                ((uint16_t)0x0100)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="../../d3/dd7/group__TIM__Output__Compare__Idle__State.html#gace5465bc9e90ba7862b3af9e6cc9b97e">  484</a></span>&#160;<span class="preprocessor">#define TIM_OCIdleState_Reset              ((uint16_t)0x0000)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="../../d3/dd7/group__TIM__Output__Compare__Idle__State.html#ga69c62dcc15f9d39108b19b64205d689e">  485</a></span>&#160;<span class="preprocessor">#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || \</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">                                    ((STATE) == TIM_OCIdleState_Reset))</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="../../df/d99/group__TIM__Output__Compare__N__Idle__State.html#ga980392da6eb5bedcbf7ed353e1073f99">  495</a></span>&#160;<span class="preprocessor">#define TIM_OCNIdleState_Set               ((uint16_t)0x0200)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="../../df/d99/group__TIM__Output__Compare__N__Idle__State.html#ga329a32820cdba0af9c4b7a04177e8fdd">  496</a></span>&#160;<span class="preprocessor">#define TIM_OCNIdleState_Reset             ((uint16_t)0x0000)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="../../df/d99/group__TIM__Output__Compare__N__Idle__State.html#ga0987091d1d03ba2db065efb66eff3951">  497</a></span>&#160;<span class="preprocessor">#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || \</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">                                     ((STATE) == TIM_OCNIdleState_Reset))</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="../../da/d81/group__TIM__Input__Capture__Polarity.html#gabe598596b7dbcac446a4918105fa95a6">  507</a></span>&#160;<span class="preprocessor">#define  TIM_ICPolarity_Rising             ((uint16_t)0x0000)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="../../da/d81/group__TIM__Input__Capture__Polarity.html#ga70c6f5ed30a236bac4c690928e742243">  508</a></span>&#160;<span class="preprocessor">#define  TIM_ICPolarity_Falling            ((uint16_t)0x0002)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="../../da/d81/group__TIM__Input__Capture__Polarity.html#ga4632a6425d407c0d28b610b2d31cccc8">  509</a></span>&#160;<span class="preprocessor">#define  TIM_ICPolarity_BothEdge           ((uint16_t)0x000A)</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="../../da/d81/group__TIM__Input__Capture__Polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">  510</a></span>&#160;<span class="preprocessor">#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || \</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">                                      ((POLARITY) == TIM_ICPolarity_Falling)|| \</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">                                      ((POLARITY) == TIM_ICPolarity_BothEdge))</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="../../d0/db2/group__TIM__Input__Capture__Selection.html#ga3d38876044457b7faefe951d367ac8c3">  521</a></span>&#160;<span class="preprocessor">#define TIM_ICSelection_DirectTI           ((uint16_t)0x0001) </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define TIM_ICSelection_IndirectTI         ((uint16_t)0x0002) </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define TIM_ICSelection_TRC                ((uint16_t)0x0003) </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || \</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="../../d0/db2/group__TIM__Input__Capture__Selection.html#ga2cd464e97ffd6ea3208ec65672f9a373">  527</a></span>&#160;<span class="preprocessor">                                        ((SELECTION) == TIM_ICSelection_IndirectTI) || \</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="../../d0/db2/group__TIM__Input__Capture__Selection.html#ga623d8592109f4702829ae7fc3806bcb8">  528</a></span>&#160;<span class="preprocessor">                                        ((SELECTION) == TIM_ICSelection_TRC))</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define TIM_ICPSC_DIV1                     ((uint16_t)0x0000) </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define TIM_ICPSC_DIV2                     ((uint16_t)0x0004) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="../../d4/d83/group__TIM__Input__Capture__Prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">  539</a></span>&#160;<span class="preprocessor">#define TIM_ICPSC_DIV4                     ((uint16_t)0x0008) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="../../d4/d83/group__TIM__Input__Capture__Prescaler.html#ga1d8a7b66add914e2ddd910d2d700978f">  540</a></span>&#160;<span class="preprocessor">#define TIM_ICPSC_DIV8                     ((uint16_t)0x000C) </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="../../d4/d83/group__TIM__Input__Capture__Prescaler.html#gaf5a675046430fa0f0c95b0dac612828f">  541</a></span>&#160;<span class="preprocessor">#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="../../d4/d83/group__TIM__Input__Capture__Prescaler.html#ga5086cb03c89a5c67b199d20b605f00cb">  542</a></span>&#160;<span class="preprocessor">                                        ((PRESCALER) == TIM_ICPSC_DIV2) || \</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="../../d4/d83/group__TIM__Input__Capture__Prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">  543</a></span>&#160;<span class="preprocessor">                                        ((PRESCALER) == TIM_ICPSC_DIV4) || \</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">                                        ((PRESCALER) == TIM_ICPSC_DIV8))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define TIM_IT_Update                      ((uint16_t)0x0001)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define TIM_IT_CC1                         ((uint16_t)0x0002)</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga8fb63577fec9a3e7c7f5f3eb775ee624">  555</a></span>&#160;<span class="preprocessor">#define TIM_IT_CC2                         ((uint16_t)0x0004)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga02267a938ab4722c5013fffa447cf5a6">  556</a></span>&#160;<span class="preprocessor">#define TIM_IT_CC3                         ((uint16_t)0x0008)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga60f6b6c424b62ca58d3fafd8f5955e4f">  557</a></span>&#160;<span class="preprocessor">#define TIM_IT_CC4                         ((uint16_t)0x0010)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga6aef020aebafd9e585283fbbaf8b841f">  558</a></span>&#160;<span class="preprocessor">#define TIM_IT_COM                         ((uint16_t)0x0020)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga1dce7f1bc32a258f2964cb7c05f413a6">  559</a></span>&#160;<span class="preprocessor">#define TIM_IT_Trigger                     ((uint16_t)0x0040)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#gaeb7eff6c39922814e7ee47c0820c3d9f">  560</a></span>&#160;<span class="preprocessor">#define TIM_IT_Break                       ((uint16_t)0x0080)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga339629d21f2490729b28905f5c04bad1">  561</a></span>&#160;<span class="preprocessor">#define IS_TIM_IT(IT) ((((IT) &amp; (uint16_t)0xFF00) == 0x0000) &amp;&amp; ((IT) != 0x0000))</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#gad16adab3ac1a4a552a86da069702f24b">  562</a></span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga14fce0f8dbe0925e45b415b34bd162c9">  563</a></span>&#160;<span class="preprocessor">#define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || \</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">                           ((IT) == TIM_IT_CC1) || \</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="../../d0/d34/group__TIM__interrupt__sources.html#ga38e9d740c8d4ed8fcaced73816c124e6">  565</a></span>&#160;<span class="preprocessor">                           ((IT) == TIM_IT_CC2) || \</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">                           ((IT) == TIM_IT_CC3) || \</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">                           ((IT) == TIM_IT_CC4) || \</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">                           ((IT) == TIM_IT_COM) || \</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">                           ((IT) == TIM_IT_Trigger) || \</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">                           ((IT) == TIM_IT_Break))</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define TIM_DMABase_CR1                    ((uint16_t)0x0000)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define TIM_DMABase_CR2                    ((uint16_t)0x0001)</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga73bca5b14da2d5026fa3877d0db53740">  581</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_SMCR                   ((uint16_t)0x0002)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga50e894f0d2cecc1ff3a3578098c3246e">  582</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_DIER                   ((uint16_t)0x0003)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga748e24ac0675caa55869d6ba506448df">  583</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_SR                     ((uint16_t)0x0004)</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gaeddacbbc2adf9705feac250f077d8c93">  584</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_EGR                    ((uint16_t)0x0005)</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga5cda07a11a76bbb24a7d5bb680814d31">  585</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCMR1                  ((uint16_t)0x0006)</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gab5e6f6c3fea100896d13ce317a6ccd8e">  586</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCMR2                  ((uint16_t)0x0007)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gaab384496cff3e54d8179fc0db727c7ee">  587</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCER                   ((uint16_t)0x0008)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga4989f74592ab359f30bd7c4a4a457571">  588</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CNT                    ((uint16_t)0x0009)</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga6935639db5738662520e8d0eb7116dd6">  589</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_PSC                    ((uint16_t)0x000A)</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gacab604257d144cf3a59b360cbc958ec9">  590</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_ARR                    ((uint16_t)0x000B)</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gab8dd06970f235fe9f6997e0975237388">  591</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_RCR                    ((uint16_t)0x000C)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gaab8a66f70e59b5916b4bba344746d652">  592</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR1                   ((uint16_t)0x000D)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga97f9edceee5c99b32aaa2c6daf849b7d">  593</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR2                   ((uint16_t)0x000E)</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga235a47fa47fd19594a111e6e48c0d5a2">  594</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR3                   ((uint16_t)0x000F)</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga0e2150dcd3afe31ecb793aa471b3b972">  595</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR4                   ((uint16_t)0x0010)</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga590c90085bd2b206b941dff2731fed74">  596</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_BDTR                   ((uint16_t)0x0011)</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga5e84a16e7d8ea369a3a55bb6fe1f2171">  597</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_DCR                    ((uint16_t)0x0012)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gaaff22bbf3091c47783c1c68b648c8605">  598</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_OR                     ((uint16_t)0x0013)</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#ga59e2206e4e03b9d55c9fb5a24e29b01c">  599</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || \</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gad6a75d19df73bae091a0e649fba7339c">  600</a></span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CR2) || \</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="../../d2/de5/group__TIM__DMA__Base__address.html#gaf565551f2619b1368fed7ef1ba7414de">  601</a></span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_SMCR) || \</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_DIER) || \</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_SR) || \</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_EGR) || \</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CCMR1) || \</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CCMR2) || \</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CCER) || \</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CNT) || \</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_PSC) || \</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_ARR) || \</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_RCR) || \</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CCR1) || \</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CCR2) || \</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CCR3) || \</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_CCR4) || \</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_BDTR) || \</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_DCR) || \</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">                               ((BASE) == TIM_DMABase_OR))                     </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_1Transfer           ((uint16_t)0x0000)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_2Transfers          ((uint16_t)0x0100)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#gab87f91f1c5583b9888cb6bb37fc639e2">  629</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_3Transfers          ((uint16_t)0x0200)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga829504c3e8c90a9445f6a223bc3034f8">  630</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_4Transfers          ((uint16_t)0x0300)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga3a99863a0925e0cc9a11b91aade66f11">  631</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_5Transfers          ((uint16_t)0x0400)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga84bfeb309593a1ac580e233bf7514b36">  632</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_6Transfers          ((uint16_t)0x0500)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga44f8aa51fbe8887a5f3c37a0e776902c">  633</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_7Transfers          ((uint16_t)0x0600)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga8be40a21654eea72e9c1bf9922675b22">  634</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_8Transfers          ((uint16_t)0x0700)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#gaf2ae83bd73b0e92b73e5ebfc11f9bfad">  635</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_9Transfers          ((uint16_t)0x0800)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga8a760d7114425596736b0ecdbe5fdea6">  636</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_10Transfers         ((uint16_t)0x0900)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga98b208205c133557a9d67a0921559a66">  637</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_11Transfers         ((uint16_t)0x0A00)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga2fc09f2148cf6ebddc8e67116212259c">  638</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_12Transfers         ((uint16_t)0x0B00)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga0ca63a3caeaf1e85bd54961891949de7">  639</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_13Transfers         ((uint16_t)0x0C00)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga9160d52913bbd7ad1e663ff943d01852">  640</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_14Transfers         ((uint16_t)0x0D00)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga11485e9eee8a6a7edc1df868755eab85">  641</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_15Transfers         ((uint16_t)0x0E00)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#gab1a097ca7404e518839df99795443fb0">  642</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_16Transfers         ((uint16_t)0x0F00)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#gad13373f5fd246557a4fc487dc43c37ec">  643</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_17Transfers         ((uint16_t)0x1000)</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#gafb644e6033f7b46c602b02754b69fde0">  644</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_18Transfers         ((uint16_t)0x1100)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#ga5b2c97f650a3c1726965187d852b8cc5">  645</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) || \</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#gaed9f2afef174079f6eb6927abd995b9b">  646</a></span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_2Transfers) || \</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="../../d1/d1e/group__TIM__DMA__Burst__Length.html#gafd09cf0887b01a15101ba7dd6e2b4ba7">  647</a></span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_3Transfers) || \</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_4Transfers) || \</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_5Transfers) || \</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_6Transfers) || \</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_7Transfers) || \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_8Transfers) || \</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_9Transfers) || \</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_10Transfers) || \</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_11Transfers) || \</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_12Transfers) || \</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_13Transfers) || \</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_14Transfers) || \</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_15Transfers) || \</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_16Transfers) || \</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_17Transfers) || \</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">                                   ((LENGTH) == TIM_DMABurstLength_18Transfers))</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define TIM_DMA_Update                     ((uint16_t)0x0100)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define TIM_DMA_CC1                        ((uint16_t)0x0200)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="../../d5/d39/group__TIM__DMA__sources.html#ga013a49e5cceb263f01941aef968dea9c">  673</a></span>&#160;<span class="preprocessor">#define TIM_DMA_CC2                        ((uint16_t)0x0400)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="../../d5/d39/group__TIM__DMA__sources.html#ga33b93e8bb82fe8e167b9e9c962c54f83">  674</a></span>&#160;<span class="preprocessor">#define TIM_DMA_CC3                        ((uint16_t)0x0800)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="../../d5/d39/group__TIM__DMA__sources.html#ga792f73196a8e7424655592097d7a3fd5">  675</a></span>&#160;<span class="preprocessor">#define TIM_DMA_CC4                        ((uint16_t)0x1000)</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="../../d5/d39/group__TIM__DMA__sources.html#ga3eb2dadbd3109bced45935fb53deeee1">  676</a></span>&#160;<span class="preprocessor">#define TIM_DMA_COM                        ((uint16_t)0x2000)</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="../../d5/d39/group__TIM__DMA__sources.html#ga59495cf79894dfe5e5b2029863aed956">  677</a></span>&#160;<span class="preprocessor">#define TIM_DMA_Trigger                    ((uint16_t)0x4000)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="../../d5/d39/group__TIM__DMA__sources.html#gac5f4c56e944bda8ba0c23b97275020ba">  678</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) &amp; (uint16_t)0x80FF) == 0x0000) &amp;&amp; ((SOURCE) != 0x0000))</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="../../d5/d39/group__TIM__DMA__sources.html#ga81ad169a378969524e61396337d84a0a">  679</a></span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define TIM_ExtTRGPSC_OFF                  ((uint16_t)0x0000)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define TIM_ExtTRGPSC_DIV2                 ((uint16_t)0x1000)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="../../d8/d57/group__TIM__External__Trigger__Prescaler.html#ga1b21757d5d1b708edca7e20481797e96">  690</a></span>&#160;<span class="preprocessor">#define TIM_ExtTRGPSC_DIV4                 ((uint16_t)0x2000)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="../../d8/d57/group__TIM__External__Trigger__Prescaler.html#ga446ed7f1bc28bcb295c43886da582e47">  691</a></span>&#160;<span class="preprocessor">#define TIM_ExtTRGPSC_DIV8                 ((uint16_t)0x3000)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="../../d8/d57/group__TIM__External__Trigger__Prescaler.html#ga1de0031af7654fac2f29705f1da146c6">  692</a></span>&#160;<span class="preprocessor">#define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || \</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="../../d8/d57/group__TIM__External__Trigger__Prescaler.html#gac2fe5014d69a93ce0a22b9f3f5a7d19a">  693</a></span>&#160;<span class="preprocessor">                                         ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || \</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="../../d8/d57/group__TIM__External__Trigger__Prescaler.html#ga615587e6aae397d9fe8166004e7324f2">  694</a></span>&#160;<span class="preprocessor">                                         ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || \</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">                                         ((PRESCALER) == TIM_ExtTRGPSC_DIV8))</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define TIM_TS_ITR0                        ((uint16_t)0x0000)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define TIM_TS_ITR1                        ((uint16_t)0x0010)</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#gab7cf2b7db3956d4fd1e5a5d84f4891e7">  706</a></span>&#160;<span class="preprocessor">#define TIM_TS_ITR2                        ((uint16_t)0x0020)</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#gad90fbca297153ca9c0112a67ea2c6cb3">  707</a></span>&#160;<span class="preprocessor">#define TIM_TS_ITR3                        ((uint16_t)0x0030)</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#ga8599ba58a5f911d648503c7ac55d4320">  708</a></span>&#160;<span class="preprocessor">#define TIM_TS_TI1F_ED                     ((uint16_t)0x0040)</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#ga63183e611b91c5847040172c0069514d">  709</a></span>&#160;<span class="preprocessor">#define TIM_TS_TI1FP1                      ((uint16_t)0x0050)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#ga8c89554efc693e679c94b5a749af123c">  710</a></span>&#160;<span class="preprocessor">#define TIM_TS_TI2FP2                      ((uint16_t)0x0060)</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#ga38d3514d54bcdb0ea8ac8bd91c5832b5">  711</a></span>&#160;<span class="preprocessor">#define TIM_TS_ETRF                        ((uint16_t)0x0070)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#ga0ed58a269bccd3f22d19cc9a2ba3123f">  712</a></span>&#160;<span class="preprocessor">#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">  713</a></span>&#160;<span class="preprocessor">                                             ((SELECTION) == TIM_TS_ITR1) || \</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#ga36e47cf625c695a368a68280e950dfbc">  714</a></span>&#160;<span class="preprocessor">                                             ((SELECTION) == TIM_TS_ITR2) || \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                             ((SELECTION) == TIM_TS_ITR3) || \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">                                             ((SELECTION) == TIM_TS_TI1F_ED) || \</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">                                             ((SELECTION) == TIM_TS_TI1FP1) || \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">                                             ((SELECTION) == TIM_TS_TI2FP2) || \</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">                                             ((SELECTION) == TIM_TS_ETRF))</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">                                                      ((SELECTION) == TIM_TS_ITR1) || \</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="../../d6/d74/group__TIM__Internal__Trigger__Selection.html#ga1ce6c387021e2fdaf3fa3d7cd3eae962">  722</a></span>&#160;<span class="preprocessor">                                                      ((SELECTION) == TIM_TS_ITR2) || \</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">                                                      ((SELECTION) == TIM_TS_ITR3))</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define TIM_TIxExternalCLK1Source_TI1      ((uint16_t)0x0050)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define TIM_TIxExternalCLK1Source_TI2      ((uint16_t)0x0060)</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="../../de/d8d/group__TIM__TIx__External__Clock__Source.html#ga237daecde6e1f75509acc80a9ccce820">  734</a></span>&#160;<span class="preprocessor">#define TIM_TIxExternalCLK1Source_TI1ED    ((uint16_t)0x0040)</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="../../de/d8d/group__TIM__TIx__External__Clock__Source.html#gafa3c6345a7e1c3668b2e7e4d61a79491">  735</a></span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define TIM_ExtTRGPolarity_Inverted        ((uint16_t)0x8000)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define TIM_ExtTRGPolarity_NonInverted     ((uint16_t)0x0000)</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="../../df/d2d/group__TIM__External__Trigger__Polarity.html#ga96f3959a02c0491ab8d65cfa384ce7e3">  745</a></span>&#160;<span class="preprocessor">#define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || \</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="../../df/d2d/group__TIM__External__Trigger__Polarity.html#ga63fe7c58c491d2a812d5621b71c2d0c5">  746</a></span>&#160;<span class="preprocessor">                                       ((POLARITY) == TIM_ExtTRGPolarity_NonInverted))</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="../../df/d2d/group__TIM__External__Trigger__Polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">  747</a></span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define TIM_PSCReloadMode_Update           ((uint16_t)0x0000)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define TIM_PSCReloadMode_Immediate        ((uint16_t)0x0001)</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="../../df/d7f/group__TIM__Prescaler__Reload__Mode.html#gad76dd05a3ae4e44e040e0e083bd460bf">  757</a></span>&#160;<span class="preprocessor">#define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || \</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="../../df/d7f/group__TIM__Prescaler__Reload__Mode.html#ga9ba55481ccdcb64268b7b9f2095bfc17">  758</a></span>&#160;<span class="preprocessor">                                         ((RELOAD) == TIM_PSCReloadMode_Immediate))</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="../../df/d7f/group__TIM__Prescaler__Reload__Mode.html#ga156317fc6b2c1f6f2e1da9dfa555ecf4">  759</a></span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define TIM_ForcedAction_Active            ((uint16_t)0x0050)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define TIM_ForcedAction_InActive          ((uint16_t)0x0040)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="../../d4/d36/group__TIM__Forced__Action.html#ga19d3769825f1dfdbdbde3edb60310b99">  769</a></span>&#160;<span class="preprocessor">#define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || \</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="../../d4/d36/group__TIM__Forced__Action.html#ga79656f2193ec5e12a15d0ae5b025d273">  770</a></span>&#160;<span class="preprocessor">                                      ((ACTION) == TIM_ForcedAction_InActive))</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="../../d4/d36/group__TIM__Forced__Action.html#gaa2cb16f281d32c95ab974dc5157bfa63">  771</a></span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define TIM_EncoderMode_TI1                ((uint16_t)0x0001)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define TIM_EncoderMode_TI2                ((uint16_t)0x0002)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="../../d5/de2/group__TIM__Encoder__Mode.html#gabc63e3617a938382f87439ec58768b8e">  781</a></span>&#160;<span class="preprocessor">#define TIM_EncoderMode_TI12               ((uint16_t)0x0003)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="../../d5/de2/group__TIM__Encoder__Mode.html#ga5627a2d5d47b7301c7dbb29d20ae00e3">  782</a></span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || \</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="../../d5/de2/group__TIM__Encoder__Mode.html#ga12511f903de08f1a634ff7828757f081">  783</a></span>&#160;<span class="preprocessor">                                   ((MODE) == TIM_EncoderMode_TI2) || \</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="../../d5/de2/group__TIM__Encoder__Mode.html#ga9dd5baa6b2a44e0f25068a650cbfdd1b">  784</a></span>&#160;<span class="preprocessor">                                   ((MODE) == TIM_EncoderMode_TI12))</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define TIM_EventSource_Update             ((uint16_t)0x0001)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define TIM_EventSource_CC1                ((uint16_t)0x0002)</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#ga5bff72fbe94b1ae5a710e402c9868b23">  796</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_CC2                ((uint16_t)0x0004)</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#gaa634c46d4ac521ad16e25be97b487e8a">  797</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_CC3                ((uint16_t)0x0008)</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#ga5e2082a09552acc9c7e9577f104ba15a">  798</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_CC4                ((uint16_t)0x0010)</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#gafeb8538e3b00d938e061e5051f83836b">  799</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_COM                ((uint16_t)0x0020)</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#gab60e3190e6c09d2d067f2c689d614979">  800</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_Trigger            ((uint16_t)0x0040)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#ga4c06981037fae91786f966aa9b4b3435">  801</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_Break              ((uint16_t)0x0080)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#ga24835bf5eac25eed90069208dce22564">  802</a></span>&#160;<span class="preprocessor">#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) &amp; (uint16_t)0xFF00) == 0x0000) &amp;&amp; ((SOURCE) != 0x0000))                                          </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="../../d0/d6b/group__TIM__Event__Source.html#gad6f9b5366d93c73ff005273c50c9f00a">  803</a></span>&#160;  </div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define TIM_UpdateSource_Global            ((uint16_t)0x0000) </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define TIM_UpdateSource_Regular           ((uint16_t)0x0001) </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || \</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">                                      ((SOURCE) == TIM_UpdateSource_Regular))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define TIM_OCPreload_Enable               ((uint16_t)0x0008)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define TIM_OCPreload_Disable              ((uint16_t)0x0000)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || \</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">                                       ((STATE) == TIM_OCPreload_Disable))</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="../../d7/db0/group__TIM__Output__Compare__Preload__State.html#gad647db2e7a89bd6db3c787680afccf8f">  830</a></span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define TIM_OCFast_Enable                  ((uint16_t)0x0004)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define TIM_OCFast_Disable                 ((uint16_t)0x0000)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || \</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">                                    ((STATE) == TIM_OCFast_Disable))</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="../../d8/d4f/group__TIM__Output__Compare__Fast__State.html#ga0cfb598c985363ee7004e52c97c524a3">  842</a></span>&#160;                                     </div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define TIM_OCClear_Enable                 ((uint16_t)0x0080)</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define TIM_OCClear_Disable                ((uint16_t)0x0000)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || \</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">                                     ((STATE) == TIM_OCClear_Disable))</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="../../d4/dbe/group__TIM__Output__Compare__Clear__State.html#ga1b7bce48b3e1478aad98c95fbbe7a6e0">  855</a></span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define TIM_TRGOSource_Reset               ((uint16_t)0x0000)</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define TIM_TRGOSource_Enable              ((uint16_t)0x0010)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define TIM_TRGOSource_Update              ((uint16_t)0x0020)</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define TIM_TRGOSource_OC1                 ((uint16_t)0x0030)</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#gafb039ed39279a4d1134b234797b1cdfb">  867</a></span>&#160;<span class="preprocessor">#define TIM_TRGOSource_OC1Ref              ((uint16_t)0x0040)</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#gaa228ba6cfafcf676e33e3ee35cb7fc1c">  868</a></span>&#160;<span class="preprocessor">#define TIM_TRGOSource_OC2Ref              ((uint16_t)0x0050)</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#ga8a73c717070ab1a0ef90326780f20aef">  869</a></span>&#160;<span class="preprocessor">#define TIM_TRGOSource_OC3Ref              ((uint16_t)0x0060)</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#ga2d044b472c021f5484b9f71eb9ca69f1">  870</a></span>&#160;<span class="preprocessor">#define TIM_TRGOSource_OC4Ref              ((uint16_t)0x0070)</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#ga7cb70a2a026dc02136bdbb3dcc483d6c">  871</a></span>&#160;<span class="preprocessor">#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || \</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#ga059f9f6cf96c833180eb3cdf5e56bd04">  872</a></span>&#160;<span class="preprocessor">                                    ((SOURCE) == TIM_TRGOSource_Enable) || \</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#ga40943bc1c3f22b983c683cbf0e87a218">  873</a></span>&#160;<span class="preprocessor">                                    ((SOURCE) == TIM_TRGOSource_Update) || \</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#gafc81561599199912d613c65f760919bc">  874</a></span>&#160;<span class="preprocessor">                                    ((SOURCE) == TIM_TRGOSource_OC1) || \</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="../../d2/d67/group__TIM__Trigger__Output__Source.html#gadf4e4e0422bd9c108b184884781d2d46">  875</a></span>&#160;<span class="preprocessor">                                    ((SOURCE) == TIM_TRGOSource_OC1Ref) || \</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">                                    ((SOURCE) == TIM_TRGOSource_OC2Ref) || \</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">                                    ((SOURCE) == TIM_TRGOSource_OC3Ref) || \</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">                                    ((SOURCE) == TIM_TRGOSource_OC4Ref))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define TIM_SlaveMode_Reset                ((uint16_t)0x0004)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define TIM_SlaveMode_Gated                ((uint16_t)0x0005)</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define TIM_SlaveMode_Trigger              ((uint16_t)0x0006)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define TIM_SlaveMode_External1            ((uint16_t)0x0007)</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="../../d6/d22/group__TIM__Slave__Mode.html#gaac1cec731f1a5e680a038c4f472f74af">  891</a></span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || \</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="../../d6/d22/group__TIM__Slave__Mode.html#ga1f36c870b926f70b32f274bbc0bc39a5">  892</a></span>&#160;<span class="preprocessor">                                 ((MODE) == TIM_SlaveMode_Gated) || \</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="../../d6/d22/group__TIM__Slave__Mode.html#ga9e7726c04ee1bafec97226f08adf5677">  893</a></span>&#160;<span class="preprocessor">                                 ((MODE) == TIM_SlaveMode_Trigger) || \</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="../../d6/d22/group__TIM__Slave__Mode.html#ga34427a693157ab177fead9871185bd35">  894</a></span>&#160;<span class="preprocessor">                                 ((MODE) == TIM_SlaveMode_External1))</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="../../d6/d22/group__TIM__Slave__Mode.html#ga7f0e666bc968c56df7f1f6c2465c89fb">  895</a></span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define TIM_MasterSlaveMode_Enable         ((uint16_t)0x0080)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define TIM_MasterSlaveMode_Disable        ((uint16_t)0x0000)</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">                                 ((STATE) == TIM_MasterSlaveMode_Disable))</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="../../dc/d80/group__TIM__Master__Slave__Mode.html#gaef5da910ae6952fce424b440ea39f69a">  907</a></span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define TIM2_TIM8_TRGO                     ((uint16_t)0x0000)</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define TIM2_ETH_PTP                       ((uint16_t)0x0400)</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define TIM2_USBFS_SOF                     ((uint16_t)0x0800)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define TIM2_USBHS_SOF                     ((uint16_t)0x0C00)</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga4382cc14c8c5fba6ea1826bbac1c661a">  918</a></span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga1136f862c583441e16dfd476bcd4d2dc">  919</a></span>&#160;<span class="preprocessor">#define TIM5_GPIO                          ((uint16_t)0x0000)</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#gaea7d327d7d540269ee321a0657c01cd0">  920</a></span>&#160;<span class="preprocessor">#define TIM5_LSI                           ((uint16_t)0x0040)</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga49b8df3318ad0bf238953a2d8c6742af">  921</a></span>&#160;<span class="preprocessor">#define TIM5_LSE                           ((uint16_t)0x0080)</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define TIM5_RTC                           ((uint16_t)0x00C0)</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga64d3cf8f3b833eea9e78c79ed1322f2a">  923</a></span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#gaf7e3c9769149255920a9088fd51c7e81">  924</a></span>&#160;<span class="preprocessor">#define TIM11_GPIO                         ((uint16_t)0x0000)</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga14bf08ccc822156ed44f9234825b6858">  925</a></span>&#160;<span class="preprocessor">#define TIM11_HSE                          ((uint16_t)0x0002)</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#gad95bd2157c29f94703c0942ca3d2b767">  926</a></span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP(TIM_REMAP)  (((TIM_REMAP) == TIM2_TIM8_TRGO)||\</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga96850a4ae7ae9590f1ab9c04ec32bb06">  928</a></span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM2_ETH_PTP)||\</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga1d6d3f53290050b59b202e6d72af673a">  929</a></span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM2_USBFS_SOF)||\</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM2_USBHS_SOF)||\</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="../../d4/d3a/group__TIM__Remap.html#ga7faab73212e996d8b49555d3ad5be965">  931</a></span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM5_GPIO)||\</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM5_LSI)||\</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM5_LSE)||\</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM5_RTC)||\</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM11_GPIO)||\</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">                                  ((TIM_REMAP) == TIM11_HSE))</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define TIM_FLAG_Update                    ((uint16_t)0x0001)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define TIM_FLAG_CC1                       ((uint16_t)0x0002)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define TIM_FLAG_CC2                       ((uint16_t)0x0004)</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define TIM_FLAG_CC3                       ((uint16_t)0x0008)</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#ga97eba66f792c88e08131bd0d2a0e530d">  949</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_CC4                       ((uint16_t)0x0010)</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#gaa7eb8be054b9bd217a9abb1c8687cc55">  950</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_COM                       ((uint16_t)0x0020)</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#ga9cae242f1c51b31839ffc5bc007c82a7">  951</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_Trigger                   ((uint16_t)0x0040)</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#ga052c380f922219659810e4fceb574a7c">  952</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_Break                     ((uint16_t)0x0080)</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#gafd0dc57b56941f8b8250d66e289542db">  953</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_CC1OF                     ((uint16_t)0x0200)</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#gad454d70205ce5bbf3b3c0e7e43d6df62">  954</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_CC2OF                     ((uint16_t)0x0400)</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#gaeca2f17eea738dbec7eee8ecbe442814">  955</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_CC3OF                     ((uint16_t)0x0800)</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#ga166571a1d5ca2bfca5d923eaa22f6deb">  956</a></span>&#160;<span class="preprocessor">#define TIM_FLAG_CC4OF                     ((uint16_t)0x1000)</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#ga38dfb7d1ed00af77d70bc3be28500108">  957</a></span>&#160;<span class="preprocessor">#define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || \</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#ga4df0c71d3e695c214d49802942e04590">  958</a></span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC1) || \</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#gac81f24eaffdf83c2db9d2e6078a00919">  959</a></span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC2) || \</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#gafc8b04654766d98ba2c6fed601895a20">  960</a></span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC3) || \</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="../../d8/d85/group__TIM__Flags.html#ga6406de8131ae53ee29740c3e8627b098">  961</a></span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC4) || \</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_COM) || \</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_Trigger) || \</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_Break) || \</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC1OF) || \</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC2OF) || \</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC3OF) || \</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">                               ((FLAG) == TIM_FLAG_CC4OF))</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) &lt;= 0xF) </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) &lt;= 0xF)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_1Byte           TIM_DMABurstLength_1Transfer</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_2Bytes          TIM_DMABurstLength_2Transfers</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_3Bytes          TIM_DMABurstLength_3Transfers</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_4Bytes          TIM_DMABurstLength_4Transfers</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#gad915c67fae262b887f4f074809448309"> 1000</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_5Bytes          TIM_DMABurstLength_5Transfers</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#gabed2d89b663148923f4a7ca63d62d947"> 1001</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_6Bytes          TIM_DMABurstLength_6Transfers</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#gad06dbc68a994da99b017a18a7197c0ad"> 1002</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_7Bytes          TIM_DMABurstLength_7Transfers</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga620ce560a1d7a6d6769cacd2a2ead48d"> 1003</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_8Bytes          TIM_DMABurstLength_8Transfers</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#gaf9ac4a4cfd3dcfb7ba859898e702c881"> 1004</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_9Bytes          TIM_DMABurstLength_9Transfers</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga7a9cc659b4fc010a31815254f6b57e3f"> 1005</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_10Bytes         TIM_DMABurstLength_10Transfers</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga5833cc5442c40a97a6a90bcd34a2e773"> 1006</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_11Bytes         TIM_DMABurstLength_11Transfers</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#gab7c002a9f06f7c238e15a0c61f047062"> 1007</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_12Bytes         TIM_DMABurstLength_12Transfers</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga2868d400329e705b89c1e425c9cb4fed"> 1008</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_13Bytes         TIM_DMABurstLength_13Transfers</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga99141ca3210700d07d098d161b42cdf3"> 1009</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_14Bytes         TIM_DMABurstLength_14Transfers</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga1a4ab1c8a8469f0d28aafb902615f6db"> 1010</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_15Bytes         TIM_DMABurstLength_15Transfers</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga41a8cee7ca5e9035a04c0920ab0f3f66"> 1011</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_16Bytes         TIM_DMABurstLength_16Transfers</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga79a0397f1c33cc2d0a8b5bdd94eca845"> 1012</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_17Bytes         TIM_DMABurstLength_17Transfers</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#gae1e210b9c3609e854e05c3594aa01c01"> 1013</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_18Bytes         TIM_DMABurstLength_18Transfers</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="../../d7/dd1/group__TIM__Legacy.html#ga3ca90d9fa3c80590175ba42baac57098"> 1014</a></span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span> </div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">/* TimeBase management ********************************************************/</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a>(<a class="code" href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_CounterMode);</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint32_t Counter);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint32_t Autoreload);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;uint32_t <a class="code" href="../../db/d27/group__TIM.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;uint16_t <a class="code" href="../../db/d27/group__TIM.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_UpdateSource);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OPMode);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_CKD);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* Output Compare management **************************************************/</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct);</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a>(<a class="code" href="../../d1/df6/structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint32_t Compare1);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint32_t Compare2);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint32_t Compare3);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint32_t Compare4);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload);</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity);</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/* Input Capture management ***************************************************/</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a>(<a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d3/d4b/structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;uint32_t <a class="code" href="../../db/d27/group__TIM.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;uint32_t <a class="code" href="../../db/d27/group__TIM.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;uint32_t <a class="code" href="../../db/d27/group__TIM.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;uint32_t <a class="code" href="../../db/d27/group__TIM.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">/* Advanced-control timers (TIM1 and TIM8) specific features ******************/</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a>(<a class="code" href="../../dd/d88/structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a>* TIM_BDTRInitStruct);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/* Interrupts, DMA and flags management ***************************************/</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_EventSource);</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<a class="code" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="../../db/d27/group__TIM.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<a class="code" href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="../../db/d27/group__TIM.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMASource, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">/* Clocks management **********************************************************/</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx);</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_TIxExternalCLKSource,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                                uint16_t TIM_ICPolarity, uint16_t ICFilter);</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                             uint16_t ExtTRGFilter);</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler, </div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter);</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/* Synchronization management *************************************************/</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_TRGOSource);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_SlaveMode);</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_MasterSlaveMode);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                   uint16_t ExtTRGFilter);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/* Specific interface management **********************************************/</span>   </div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_EncoderMode,</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/* Specific remapping management **********************************************/</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../db/d27/group__TIM.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a>(<a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Remap);</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;}</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__STM32F4xx_TIM_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group__Exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:857</div></div>
<div class="ttc" id="group__TIM_html_ga42c2d1025a3937c9d9f38631af86ffa4"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a></div><div class="ttdeci">void TIM_SelectHallSensor(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx&amp;#39;s Hall sensor interface. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:3122</div></div>
<div class="ttc" id="group__TIM_html_ga71ee9ce2c535ec0fb3fac5f9119221f7"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a></div><div class="ttdeci">uint32_t TIM_GetCapture3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 3 value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2061</div></div>
<div class="ttc" id="group__TIM_html_ga76f906383b8132ebe00dffadb70cf7f9"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a></div><div class="ttdeci">void TIM_SetIC3Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 3 prescaler. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2144</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a2baca9c02d214d3125635a74e8d9aee4"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:89</div></div>
<div class="ttc" id="group__TIM_html_ga64571ebbb58cac39a9e760050175f11c"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a></div><div class="ttdeci">void TIM_OC4Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:915</div></div>
<div class="ttc" id="group__Exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:859</div></div>
<div class="ttc" id="group__TIM_html_ga9e6a153dd6552e4e1188eba227316f7f"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a></div><div class="ttdeci">void TIM_ICInit(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1900</div></div>
<div class="ttc" id="group__TIM_html_ga4f58c12e6493a0d8b9555c9097b831d6"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a></div><div class="ttdeci">void TIM_ForcedOC1Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 1 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1124</div></div>
<div class="ttc" id="group__TIM_html_gaeee5fa66b26e7c6f71850272dc3028f3"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a></div><div class="ttdeci">void TIM_ClearOC4Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF4 signal on an external event. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1564</div></div>
<div class="ttc" id="group__TIM_html_ga6bd39ca543305ff0cd06fce0f678d94d"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a></div><div class="ttdeci">uint32_t TIM_GetCapture1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 1 value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2032</div></div>
<div class="ttc" id="group__TIM_html_gabef227d21d9e121e6a4ec5ab6223f5a9"><div class="ttname"><a href="../../db/d27/group__TIM.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a></div><div class="ttdeci">void TIM_ITRxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Configures the TIMx Internal Trigger as External Clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2704</div></div>
<div class="ttc" id="group__TIM_html_ga83fd58c9416802d9638bbe1715c98932"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a></div><div class="ttdeci">void TIM_TimeBaseInit(TIM_TypeDef *TIMx, TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeB...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:288</div></div>
<div class="ttc" id="group__TIM_html_ga8bf4dfb35ff0c7b494dd96579f50b1ec"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a></div><div class="ttdeci">void TIM_OC4PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR4. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1326</div></div>
<div class="ttc" id="group__TIM_html_ga2f19ce1d90990691cf037e419ba08003"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a></div><div class="ttdeci">void TIM_SelectSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)</div><div class="ttdoc">Selects the TIMx Slave Mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2959</div></div>
<div class="ttc" id="structTIM__ICInitTypeDef_html_a00b9a72e895a43dc18c69c96a149f080"><div class="ttname"><a href="../../d3/d4b/structTIM__ICInitTypeDef.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICInitTypeDef::TIM_ICSelection</a></div><div class="ttdeci">uint16_t TIM_ICSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:128</div></div>
<div class="ttc" id="group__TIM_html_ga48631e66c32bb905946664f4722b2546"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a></div><div class="ttdeci">void TIM_SetCompare1(TIM_TypeDef *TIMx, uint32_t Compare1)</div><div class="ttdoc">Sets the TIMx Capture Compare1 Register value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1060</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a01ccbaffccdb3068b8a60c912579b1a2"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a01ccbaffccdb3068b8a60c912579b1a2">TIM_BDTRInitTypeDef::TIM_DeadTime</a></div><div class="ttdeci">uint16_t TIM_DeadTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:155</div></div>
<div class="ttc" id="group__TIM_html_ga83ea0af5a7c1af521236ce5e4d2c42b0"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a></div><div class="ttdeci">void TIM_SelectOCxM(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</div><div class="ttdoc">Selects the TIM Output Compare Mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1014</div></div>
<div class="ttc" id="group__TIM_html_ga3ecc4647d9ede261beb5e0535cf29ebb"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a></div><div class="ttdeci">void TIM_CCxCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel x. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1786</div></div>
<div class="ttc" id="group__TIM_html_ga18173e7955a85d5c2598c643eada2692"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a></div><div class="ttdeci">void TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="ttdoc">Sets the TIMx Counter Register value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:409</div></div>
<div class="ttc" id="group__TIM_html_gad7156f84c436c8ac92cd789611826d09"><div class="ttname"><a href="../../db/d27/group__TIM.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a></div><div class="ttdeci">void TIM_DMAConfig(TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</div><div class="ttdoc">Configures the TIMx&amp;#39;s DMA interface. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2591</div></div>
<div class="ttc" id="group__TIM_html_ga3d2902b6fbab8dd55cd531055ffcc63d"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a></div><div class="ttdeci">void TIM_ForcedOC2Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 2 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1153</div></div>
<div class="ttc" id="group__TIM_html_ga4dcc3d11b670c381d0ff9cb7e9fd01e2"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a></div><div class="ttdeci">void TIM_SelectMasterSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)</div><div class="ttdoc">Sets or Resets the TIMx Master/Slave Mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2982</div></div>
<div class="ttc" id="group__TIM_html_ga4252583c6ae8a73d6fc66f7e951dbc35"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a></div><div class="ttdeci">void TIM_SelectInputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Selects the Input Trigger source. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2892</div></div>
<div class="ttc" id="group__TIM_html_ga0a935254e44312b1d78e8684a58db3c1"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a></div><div class="ttdeci">void TIM_CCPreloadControl(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Sets or Resets the TIM peripheral Capture Compare Preload Control bit. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2315</div></div>
<div class="ttc" id="group__TIM_html_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a></div><div class="ttdeci">void TIM_RemapConfig(TIM_TypeDef *TIMx, uint16_t TIM_Remap)</div><div class="ttdoc">Configures the TIM2, TIM5 and TIM11 Remapping input capabilities. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:3173</div></div>
<div class="ttc" id="group__TIM_html_ga1556a0b9a5d53506875fd7de0cbc6b1f"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a></div><div class="ttdeci">void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Fills each TIM_TimeBaseInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:340</div></div>
<div class="ttc" id="group__TIM_html_ga1659cc0ce503ac151568e0c7c02b1ba5"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a></div><div class="ttdeci">void TIM_DeInit(TIM_TypeDef *TIMx)</div><div class="ttdoc">Deinitializes the TIMx peripheral registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:200</div></div>
<div class="ttc" id="group__TIM_html_ga0827a0b411707304f76d33050727c24d"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a></div><div class="ttdeci">ITStatus TIM_GetITStatus(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Checks whether the TIM interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2513</div></div>
<div class="ttc" id="group__TIM_html_ga47c05638b93aabcd641dbc8859e1b2df"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a></div><div class="ttdeci">void TIM_ETRClockMode1Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode1. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2774</div></div>
<div class="ttc" id="group__TIM_html_ga20ef804dc32c723662d11ee7da3baab2"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a></div><div class="ttdeci">void TIM_SetClockDivision(TIM_TypeDef *TIMx, uint16_t TIM_CKD)</div><div class="ttdoc">Sets the TIMx Clock Division value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:572</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a8f34ad7bc4764bd3ff372cadde468072"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_BDTRInitTypeDef::TIM_OSSRState</a></div><div class="ttdeci">uint16_t TIM_OSSRState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:146</div></div>
<div class="ttc" id="stm32f4xx_8h_html"><div class="ttname"><a href="../../dc/dfd/stm32f4xx_8h.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="group__TIM_html_ga58279a04e8ea5333f1079d3cce8dde12"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a></div><div class="ttdeci">void TIM_OC4FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 4 Fast feature. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1446</div></div>
<div class="ttc" id="group__TIM_html_ga28745aaa549e2067e42c19569209e6c6"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a></div><div class="ttdeci">void TIM_SelectOutputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)</div><div class="ttdoc">Selects the TIMx Trigger Output Mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2935</div></div>
<div class="ttc" id="group__TIM_html_gaea0f49938cda8ae0738162194798afc6"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a></div><div class="ttdeci">void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Fills each TIM_BDTRInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2246</div></div>
<div class="ttc" id="group__TIM_html_ga2524cb5db14e388fb7f20c99fb3d58a5"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a></div><div class="ttdeci">uint32_t TIM_GetCapture2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 2 value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2047</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a2a28f2d62339e06caef12816e04a8f55"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:106</div></div>
<div class="ttc" id="group__TIM_html_ga3cb91578e7dd34ea7d09862482960445"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a></div><div class="ttdeci">void TIM_OC1NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 1N polarity. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1620</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a5731e4e786b66f35cfe4798d6157619e"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></div><div class="ttdeci">uint16_t TIM_BreakPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:162</div></div>
<div class="ttc" id="group__TIM_html_gaf0a0bbe74251e56d4b835d20b0a3aa63"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a></div><div class="ttdeci">void TIM_ForcedOC4Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 4 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1210</div></div>
<div class="ttc" id="group__TIM_html_ga38bd4ffda920dd4f7655a0a2c6100a6e"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a></div><div class="ttdeci">void TIM_GenerateEvent(TIM_TypeDef *TIMx, uint16_t TIM_EventSource)</div><div class="ttdoc">Configures the TIMx event to be generate by software. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2410</div></div>
<div class="ttc" id="group__TIM_html_gaa71f9296556310f85628d6c748a06475"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a></div><div class="ttdeci">void TIM_PWMIConfig(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measur...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1975</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_ad8891e3739a7db8a45343d4e2f9d2824"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_BDTRInitTypeDef::TIM_OSSIState</a></div><div class="ttdeci">uint16_t TIM_OSSIState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:149</div></div>
<div class="ttc" id="structTIM__ICInitTypeDef_html_a72539caa6e965e4fa89e3b21b188cf26"><div class="ttname"><a href="../../d3/d4b/structTIM__ICInitTypeDef.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICInitTypeDef::TIM_ICFilter</a></div><div class="ttdeci">uint16_t TIM_ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:134</div></div>
<div class="ttc" id="group__TIM_html_ga6831cacaac1ef50291af94db94450797"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a></div><div class="ttdeci">void TIM_OC2PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 2 polarity. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1647</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_ab4a2620c38029b136be560041173375d"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#ab4a2620c38029b136be560041173375d">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:96</div></div>
<div class="ttc" id="group__TIM_html_gac474ebc815d24c8a589969e0c68b27b0"><div class="ttname"><a href="../../db/d27/group__TIM.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a></div><div class="ttdeci">void TIM_ClearOC2Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF2 signal on an external event. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1506</div></div>
<div class="ttc" id="group__TIM_html_ga93941c1db20bf3794f377307df90a67b"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a></div><div class="ttdeci">void TIM_CounterModeConfig(TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)</div><div class="ttdoc">Specifies the TIMx Counter Mode to be used. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:383</div></div>
<div class="ttc" id="group__Exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group__TIM_html_ga0adcbbd5e838ec8642e7a9b80075f41f"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a></div><div class="ttdeci">FlagStatus TIM_GetFlagStatus(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Checks whether the specified TIM flag is set or not. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2443</div></div>
<div class="ttc" id="group__TIM_html_ga2bdc275bcbd2ce9d1ba632e6c89896b7"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a></div><div class="ttdeci">void TIM_Cmd(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM peripheral. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:592</div></div>
<div class="ttc" id="group__TIM_html_gac372fbbbbc20329802659dd6c6b4e051"><div class="ttname"><a href="../../db/d27/group__TIM.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a></div><div class="ttdeci">void TIM_SetCompare3(TIM_TypeDef *TIMx, uint32_t Compare3)</div><div class="ttdoc">Sets the TIMx Capture Compare3 Register value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1091</div></div>
<div class="ttc" id="structTIM__TimeBaseInitTypeDef_html_a6d3c8632780db819b2eb811e71ce251e"><div class="ttname"><a href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a6d3c8632780db819b2eb811e71ce251e">TIM_TimeBaseInitTypeDef::TIM_Prescaler</a></div><div class="ttdeci">uint16_t TIM_Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:57</div></div>
<div class="ttc" id="group__TIM_html_ga427eb6e533480e02a27cd0ca876183d6"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a></div><div class="ttdeci">uint16_t TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Prescaler value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:452</div></div>
<div class="ttc" id="group__TIM_html_ga99ba6c2afa87a239c9d32a49762b4245"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a></div><div class="ttdeci">void TIM_SetCompare4(TIM_TypeDef *TIMx, uint32_t Compare4)</div><div class="ttdoc">Sets the TIMx Capture Compare4 Register value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1106</div></div>
<div class="ttc" id="group__TIM_html_ga34e926cd8a99cfcc7480b2d6de5118b6"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a></div><div class="ttdeci">void TIM_ClearOC1Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF1 signal on an external event. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1476</div></div>
<div class="ttc" id="group__TIM_html_ga0f2c784271356d6b64b8c0da64dbdbc2"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a></div><div class="ttdeci">void TIM_SetIC4Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 4 prescaler. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2168</div></div>
<div class="ttc" id="group__TIM_html_gaec82031ca62f31f5483195c09752a83a"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a></div><div class="ttdeci">void TIM_OC1FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 1 Fast feature. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1355</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a933904d2f892d0b945a908b9257fe869"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#a933904d2f892d0b945a908b9257fe869">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:92</div></div>
<div class="ttc" id="group__TIM_html_ga42b44b9fc2b0798d733720dd6bac1ac0"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a></div><div class="ttdeci">void TIM_ARRPreloadConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables TIMx peripheral Preload register on ARR. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:522</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_ad4338ed2415b0d6d19589bf72b7ba3b0"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:86</div></div>
<div class="ttc" id="group__TIM_html_gac710acc5b682e892584fc6f089f61dc2"><div class="ttname"><a href="../../db/d27/group__TIM.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a></div><div class="ttdeci">void TIM_OC3NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 3N polarity. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1728</div></div>
<div class="ttc" id="group__TIM_html_ga420b022cbc71ac603b5dd4922687abb1"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a></div><div class="ttdeci">uint32_t TIM_GetCapture4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 4 value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2075</div></div>
<div class="ttc" id="group__TIM_html_ga3e59ebced2ab8e0b817c460f1670e97d"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a></div><div class="ttdeci">void TIM_CtrlPWMOutputs(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIM peripheral Main Outputs. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2265</div></div>
<div class="ttc" id="structTIM__ICInitTypeDef_html_ac61c7fc999ace295ac81b304cabd61e0"><div class="ttname"><a href="../../d3/d4b/structTIM__ICInitTypeDef.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICInitTypeDef::TIM_ICPrescaler</a></div><div class="ttdeci">uint16_t TIM_ICPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:131</div></div>
<div class="ttc" id="group__TIM_html_gaff2e7f9959b1b36e830df028c14accc8"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a></div><div class="ttdeci">void TIM_SelectCOM(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIM peripheral Commutation event. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2290</div></div>
<div class="ttc" id="group__TIM_html_ga5005dac8e4e8a4c7fc2a0ef05b77cc50"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a></div><div class="ttdeci">void TIM_ICStructInit(TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Fills each TIM_ICInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1956</div></div>
<div class="ttc" id="group__TIM_html_ga0bd9476a14bd346c319945ec4fa2bc67"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a></div><div class="ttdeci">void TIM_ClearOC3Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF3 signal on an external event. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1535</div></div>
<div class="ttc" id="structTIM__TimeBaseInitTypeDef_html_a81648259851390e090e1f507dfea7de8"><div class="ttname"><a href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a81648259851390e090e1f507dfea7de8">TIM_TimeBaseInitTypeDef::TIM_RepetitionCounter</a></div><div class="ttdeci">uint8_t TIM_RepetitionCounter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:70</div></div>
<div class="ttc" id="group__TIM_html_ga0a9cbcbab32326cbbdaf4c111f59ec20"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a></div><div class="ttdeci">void TIM_ETRClockMode2Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode2. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2821</div></div>
<div class="ttc" id="group__TIM_html_ga60e6c29ad8f919bef616cf8e3306dd64"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a></div><div class="ttdeci">void TIM_OC1PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR1. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1238</div></div>
<div class="ttc" id="group__TIM_html_ga1d7a8f952e209de142499e67a653fc1f"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a></div><div class="ttdeci">void TIM_UpdateRequestConfig(TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)</div><div class="ttdoc">Configures the TIMx Update Request Interrupt source. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:497</div></div>
<div class="ttc" id="structTIM__TimeBaseInitTypeDef_html"><div class="ttname"><a href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html">TIM_TimeBaseInitTypeDef</a></div><div class="ttdoc">TIM Time Base Init structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:55</div></div>
<div class="ttc" id="group__TIM_html_ga5273cb65acb885fe7982827b1c6b7d75"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a></div><div class="ttdeci">void TIM_SelectCCDMA(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIMx peripheral Capture Compare DMA source. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2644</div></div>
<div class="ttc" id="structTIM__ICInitTypeDef_html_ab9404ee3d95aaa7a478ed99562c736d2"><div class="ttname"><a href="../../d3/d4b/structTIM__ICInitTypeDef.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_ICInitTypeDef::TIM_Channel</a></div><div class="ttdeci">uint16_t TIM_Channel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:122</div></div>
<div class="ttc" id="group__TIM_html_gace2384dd33e849a054f61b8e1fc7e7c3"><div class="ttname"><a href="../../db/d27/group__TIM.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a></div><div class="ttdeci">void TIM_UpdateDisableConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or Disables the TIMx Update event. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:468</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a9fcf20632d0377727476a98f7183be56"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a9fcf20632d0377727476a98f7183be56">TIM_BDTRInitTypeDef::TIM_Break</a></div><div class="ttdeci">uint16_t TIM_Break</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:159</div></div>
<div class="ttc" id="group__TIM_html_ga70e3d6c09d55ee69002e154c85cd40e4"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a></div><div class="ttdeci">void TIM_ITConfig(TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM interrupts. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2372</div></div>
<div class="ttc" id="group__TIM_html_gaf0f684dea88e222de9689d8ed0ca8805"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a></div><div class="ttdeci">void TIM_SetIC1Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 1 prescaler. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2095</div></div>
<div class="ttc" id="group__TIM_html_ga3de36754f3ba5d46b9ef2bf8e77575c7"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a></div><div class="ttdeci">void TIM_SetCompare2(TIM_TypeDef *TIMx, uint32_t Compare2)</div><div class="ttdoc">Sets the TIMx Capture Compare2 Register value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1076</div></div>
<div class="ttc" id="group__TIM_html_ga45c6fd9041baf7f64c121e0172f305c7"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a></div><div class="ttdeci">void TIM_PrescalerConfig(TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</div><div class="ttdoc">Configures the TIMx Prescaler. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:360</div></div>
<div class="ttc" id="group__TIM_html_ga0fc7e76c47a3bd1ba1ebc71427832b51"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a></div><div class="ttdeci">void TIM_EncoderInterfaceConfig(TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</div><div class="ttdoc">Configures the TIMx Encoder Interface. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:3070</div></div>
<div class="ttc" id="group__TIM_html_gab2f3698e6e56bd9b0a4be7056ba789e1"><div class="ttname"><a href="../../db/d27/group__TIM.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a></div><div class="ttdeci">void TIM_OC3FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 3 Fast feature. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1416</div></div>
<div class="ttc" id="structTIM__ICInitTypeDef_html"><div class="ttname"><a href="../../d3/d4b/structTIM__ICInitTypeDef.html">TIM_ICInitTypeDef</a></div><div class="ttdoc">TIM Input Capture Init structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:119</div></div>
<div class="ttc" id="group__TIM_html_ga2017455121d910d6ff63ac6f219842c5"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a></div><div class="ttdeci">void TIM_OC2Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:754</div></div>
<div class="ttc" id="group__TIM_html_ga75b4614c6dd2cd52f2c5becdb6590c10"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a></div><div class="ttdeci">void TIM_OC2PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR2. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1268</div></div>
<div class="ttc" id="structTIM__TimeBaseInitTypeDef_html_a06a7f47b1ced6fa2227ec98a86eb391f"><div class="ttname"><a href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a06a7f47b1ced6fa2227ec98a86eb391f">TIM_TimeBaseInitTypeDef::TIM_Period</a></div><div class="ttdeci">uint32_t TIM_Period</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:63</div></div>
<div class="ttc" id="group__TIM_html_gafcdb6ff00158862aef7fed5e7a554a3e"><div class="ttname"><a href="../../db/d27/group__TIM.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a></div><div class="ttdeci">void TIM_OC1Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:673</div></div>
<div class="ttc" id="group__TIM_html_gaf460e7d9c9969044e364130e209937fc"><div class="ttname"><a href="../../db/d27/group__TIM.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a></div><div class="ttdeci">void TIM_TIxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)</div><div class="ttdoc">Configures the TIMx Trigger as External Clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2734</div></div>
<div class="ttc" id="structTIM__TypeDef_html"><div class="ttname"><a href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1859</div></div>
<div class="ttc" id="group__TIM_html_ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a></div><div class="ttdeci">void TIM_OC3Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:835</div></div>
<div class="ttc" id="structTIM__TimeBaseInitTypeDef_html_ab473f51adaa9474702e454fc8c24a407"><div class="ttname"><a href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#ab473f51adaa9474702e454fc8c24a407">TIM_TimeBaseInitTypeDef::TIM_ClockDivision</a></div><div class="ttdeci">uint16_t TIM_ClockDivision</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:67</div></div>
<div class="ttc" id="group__TIM_html_ga1ef43b03fe666495e80aac9741ae7ab0"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a></div><div class="ttdeci">void TIM_OC3PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 3 polarity. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1701</div></div>
<div class="ttc" id="group__TIM_html_ga46568c7b254941dc53e785342d60baf3"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a></div><div class="ttdeci">void TIM_ClearFlag(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Clears the TIMx&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2485</div></div>
<div class="ttc" id="group__TIM_html_ga2fa6ea3a89f446b52b4e699272b70cad"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a></div><div class="ttdeci">void TIM_OC2NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 2N polarity. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1674</div></div>
<div class="ttc" id="group__TIM_html_ga304ff7c8a1615498da749bf2507e9f2b"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a></div><div class="ttdeci">void TIM_CCxNCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel xN. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1816</div></div>
<div class="ttc" id="structTIM__ICInitTypeDef_html_a234c284efc36c0cc15a2ed0fb4435557"><div class="ttname"><a href="../../d3/d4b/structTIM__ICInitTypeDef.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICInitTypeDef::TIM_ICPolarity</a></div><div class="ttdeci">uint16_t TIM_ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:125</div></div>
<div class="ttc" id="group__TIM_html_gad678410f7c7244f83daad93ce9d1056e"><div class="ttname"><a href="../../db/d27/group__TIM.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a></div><div class="ttdeci">void TIM_OC4PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 4 polarity. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1755</div></div>
<div class="ttc" id="group__TIM_html_ga8bdde400b7a30f3e747fe8e4962c0abe"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a></div><div class="ttdeci">void TIM_ETRConfig(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the TIMx External Trigger (ETR). </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:3012</div></div>
<div class="ttc" id="group__TIM_html_ga8b2391685a519e60e596b7d596f86f09"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a></div><div class="ttdeci">void TIM_OC3PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR3. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1297</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a9ed3e2de4700d008729a916d8ba78486"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:99</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_aa5296a7b194d25b16899f6a98da01f03"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html#aa5296a7b194d25b16899f6a98da01f03">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></div><div class="ttdeci">uint16_t TIM_LOCKLevel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:152</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a3e47e672810747302c9d0626ae2ccb17"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:102</div></div>
<div class="ttc" id="group__TIM_html_gad6a388d498c7f299d00a9d0871943041"><div class="ttname"><a href="../../db/d27/group__TIM.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a></div><div class="ttdeci">void TIM_SetAutoreload(TIM_TypeDef *TIMx, uint32_t Autoreload)</div><div class="ttdoc">Sets the TIMx Autoreload Register value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:424</div></div>
<div class="ttc" id="group__TIM_html_ga03878f78163485c8a3508cff2111c297"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a></div><div class="ttdeci">void TIM_OC1PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 1 polarity. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1593</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html_a6cbbe6eb87c2ab49e4d68fa9703ce949"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:110</div></div>
<div class="ttc" id="group__TIM_html_ga2394f0221709c0659874f9a4184cf86e"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a></div><div class="ttdeci">void TIM_InternalClockConfig(TIM_TypeDef *TIMx)</div><div class="ttdoc">Configures the TIMx internal Clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2683</div></div>
<div class="ttc" id="group__TIM_html_ga920b0fb4ca44fceffd1c3e441feebd8f"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a></div><div class="ttdeci">void TIM_ForcedOC3Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 3 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1181</div></div>
<div class="ttc" id="structTIM__OCInitTypeDef_html"><div class="ttname"><a href="../../d1/df6/structTIM__OCInitTypeDef.html">TIM_OCInitTypeDef</a></div><div class="ttdoc">TIM Output Compare Init structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:84</div></div>
<div class="ttc" id="group__TIM_html_ga394683c78ae02837882e36014e11643e"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a></div><div class="ttdeci">void TIM_OCStructInit(TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Fills each TIM_OCInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:978</div></div>
<div class="ttc" id="group__TIM_html_ga413359c87f46c69f1ffe2dc8fb3a65e7"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a></div><div class="ttdeci">void TIM_OC2FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 2 Fast feature. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:1386</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a></div><div class="ttdoc">BDTR structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:143</div></div>
<div class="ttc" id="group__TIM_html_ga3df4ba3f0727f63ce621e2b2e6035d4f"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a></div><div class="ttdeci">void TIM_BDTRConfig(TIM_TypeDef *TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output ena...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2221</div></div>
<div class="ttc" id="group__TIM_html_ga9eb1e95af71ed380f51a2c6d585cc5d6"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a></div><div class="ttdeci">void TIM_ClearITPendingBit(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Clears the TIMx&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2554</div></div>
<div class="ttc" id="group__TIM_html_ga53607976e0866ab424e294cda9f6036e"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a></div><div class="ttdeci">uint32_t TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Counter value. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:438</div></div>
<div class="ttc" id="structTIM__TimeBaseInitTypeDef_html_a0de4138cd939566bc667f21df089e195"><div class="ttname"><a href="../../d2/d40/structTIM__TimeBaseInitTypeDef.html#a0de4138cd939566bc667f21df089e195">TIM_TimeBaseInitTypeDef::TIM_CounterMode</a></div><div class="ttdeci">uint16_t TIM_CounterMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:60</div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a6c056e29af67fd8a32919104ea48eea2"><div class="ttname"><a href="../../dd/d88/structTIM__BDTRInitTypeDef.html#a6c056e29af67fd8a32919104ea48eea2">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></div><div class="ttdeci">uint16_t TIM_AutomaticOutput</div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.h:165</div></div>
<div class="ttc" id="group__TIM_html_ga3cc4869b5fe73271808512c89322a325"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a></div><div class="ttdeci">void TIM_SetIC2Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 2 prescaler. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2120</div></div>
<div class="ttc" id="group__TIM_html_gadd2cca5fac6c1291dc4339098d5c9562"><div class="ttname"><a href="../../db/d27/group__TIM.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a></div><div class="ttdeci">void TIM_SelectOnePulseMode(TIM_TypeDef *TIMx, uint16_t TIM_OPMode)</div><div class="ttdoc">Selects the TIMx&amp;#39;s One Pulse Mode. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:549</div></div>
<div class="ttc" id="group__TIM_html_ga24700389cfa3ea9b42234933b23f1399"><div class="ttname"><a href="../../db/d27/group__TIM.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a></div><div class="ttdeci">void TIM_DMACmd(TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx&amp;#39;s DMA Requests. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_tim.c:2618</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
