
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v
# synth_design -part xc7z020clg484-3 -top host_interface -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top host_interface -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 219964 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.539 ; gain = 24.895 ; free physical = 253181 ; free virtual = 313924
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'host_interface' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v:2]
	Parameter AES_CR bound to: 4'b0000 
	Parameter AES_SR bound to: 4'b0001 
	Parameter AES_DINR bound to: 4'b0010 
	Parameter AES_DOUTR bound to: 4'b0011 
	Parameter AES_KEYR0 bound to: 4'b0100 
	Parameter AES_KEYR1 bound to: 4'b0101 
	Parameter AES_KEYR2 bound to: 4'b0110 
	Parameter AES_KEYR3 bound to: 4'b0111 
	Parameter AES_IVR0 bound to: 4'b1000 
	Parameter AES_IVR1 bound to: 4'b1001 
	Parameter AES_IVR2 bound to: 4'b1010 
	Parameter AES_IVR3 bound to: 4'b1011 
	Parameter ENCRYPTION bound to: 2'b00 
	Parameter KEY_DERIVATION bound to: 2'b01 
	Parameter DECRYPTION bound to: 2'b10 
	Parameter DECRYP_W_DERIV bound to: 2'b11 
	Parameter ECB bound to: 2'b00 
	Parameter CBC bound to: 2'b01 
	Parameter CTR bound to: 2'b10 
	Parameter AES_CR_RESET bound to: 13'b0000000000000 
	Parameter AES_SR_RESET bound to: 3'b000 
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
	Parameter IDLE bound to: 3'b000 
	Parameter INPUT bound to: 3'b001 
	Parameter START bound to: 3'b010 
	Parameter WAIT bound to: 3'b011 
	Parameter OUTPUT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v:353]
INFO: [Synth 8-6155] done synthesizing module 'host_interface' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 254043 ; free virtual = 314783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 254038 ; free virtual = 314778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.305 ; gain = 78.660 ; free physical = 254038 ; free virtual = 314778
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'host_interface'
INFO: [Synth 8-5544] ROM "first_block_clear" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_core" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "access_permission" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   INPUT |                              010 |                              001
                   START |                              001 |                              010
                    WAIT |                              011 |                              011
                  OUTPUT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'host_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.309 ; gain = 94.664 ; free physical = 253982 ; free virtual = 314725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module host_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254625 ; free virtual = 315342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254589 ; free virtual = 315301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254589 ; free virtual = 315301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254512 ; free virtual = 315224
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254510 ; free virtual = 315222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254506 ; free virtual = 315218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254505 ; free virtual = 315216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254500 ; free virtual = 315212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254495 ; free virtual = 315207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |    15|
|4     |LUT4 |    11|
|5     |LUT5 |    17|
|6     |LUT6 |    66|
|7     |FDCE |    18|
|8     |FDPE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   141|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254491 ; free virtual = 315203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254488 ; free virtual = 315200
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.949 ; gain = 228.305 ; free physical = 254496 ; free virtual = 315208
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.109 ; gain = 0.000 ; free physical = 254268 ; free virtual = 314985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.109 ; gain = 372.562 ; free physical = 254329 ; free virtual = 315041
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.762 ; gain = 563.652 ; free physical = 255469 ; free virtual = 316179
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports PCLK]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.762 ; gain = 0.000 ; free physical = 255465 ; free virtual = 316174
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.773 ; gain = 0.000 ; free physical = 255381 ; free virtual = 316086
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255813 ; free virtual = 316517

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c497717e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255815 ; free virtual = 316519

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c497717e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255667 ; free virtual = 316372
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c497717e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255667 ; free virtual = 316373
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c497717e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255670 ; free virtual = 316376
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c497717e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255667 ; free virtual = 316373
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c497717e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255667 ; free virtual = 316373
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c497717e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255670 ; free virtual = 316376
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255665 ; free virtual = 316372
Ending Logic Optimization Task | Checksum: c497717e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255670 ; free virtual = 316376

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c497717e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255669 ; free virtual = 316376

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c497717e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255667 ; free virtual = 316373

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255666 ; free virtual = 316372
Ending Netlist Obfuscation Task | Checksum: c497717e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255665 ; free virtual = 316371
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2496.809 ; gain = 0.000 ; free physical = 255663 ; free virtual = 316370
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c497717e
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module host_interface ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.789 ; gain = 0.000 ; free physical = 255655 ; free virtual = 316361
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.789 ; gain = 0.000 ; free physical = 255646 ; free virtual = 316352
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.498 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2512.789 ; gain = 0.000 ; free physical = 255609 ; free virtual = 316316
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2696.957 ; gain = 184.168 ; free physical = 255590 ; free virtual = 316296
Power optimization passes: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2696.957 ; gain = 184.168 ; free physical = 255588 ; free virtual = 316294

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255595 ; free virtual = 316302


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design host_interface ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 6 accepted clusters 6

Number of Slice Registers augmented: 0 newly gated: 4 Total: 21
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/8 RAMS dropped: 0/0 Clusters dropped: 0/6 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 108ad5203

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255522 ; free virtual = 316228
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 108ad5203
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2696.957 ; gain = 200.148 ; free physical = 255595 ; free virtual = 316301
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27976704 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 46724e1f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255631 ; free virtual = 316338
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 46724e1f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255628 ; free virtual = 316334
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 46724e1f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255631 ; free virtual = 316337
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 46724e1f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255628 ; free virtual = 316334
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 46724e1f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255631 ; free virtual = 316337

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255630 ; free virtual = 316337
Ending Netlist Obfuscation Task | Checksum: 46724e1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 255629 ; free virtual = 316335
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254839 ; free virtual = 315547
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19000801

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254839 ; free virtual = 315547
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254835 ; free virtual = 315543

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 07d2dc01

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254820 ; free virtual = 315529

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 4248cac1

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254812 ; free virtual = 315520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 4248cac1

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254811 ; free virtual = 315519
Phase 1 Placer Initialization | Checksum: 4248cac1

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254808 ; free virtual = 315516

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fb1bedd

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254786 ; free virtual = 315494

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254690 ; free virtual = 315399

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 24581713

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254703 ; free virtual = 315411
Phase 2 Global Placement | Checksum: aa72dec1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254698 ; free virtual = 315406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: aa72dec1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254697 ; free virtual = 315405

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 0f60c028

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254693 ; free virtual = 315401

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2746bc3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254692 ; free virtual = 315400

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7772c474

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254692 ; free virtual = 315400

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1187df036

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254649 ; free virtual = 315357

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 99440903

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254648 ; free virtual = 315356

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: aa28014d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254648 ; free virtual = 315356
Phase 3 Detail Placement | Checksum: aa28014d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254648 ; free virtual = 315356

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b07422fc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b07422fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254642 ; free virtual = 315350
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.677. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a307d406

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254641 ; free virtual = 315349
Phase 4.1 Post Commit Optimization | Checksum: 1a307d406

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254641 ; free virtual = 315349

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a307d406

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254643 ; free virtual = 315351

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a307d406

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254643 ; free virtual = 315351

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254643 ; free virtual = 315351
Phase 4.4 Final Placement Cleanup | Checksum: 11ba78dee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254642 ; free virtual = 315351
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11ba78dee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254643 ; free virtual = 315351
Ending Placer Task | Checksum: 5d6b3501

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254655 ; free virtual = 315363
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254655 ; free virtual = 315363
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254622 ; free virtual = 315330
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254600 ; free virtual = 315308
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 254518 ; free virtual = 315228
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5d6b3501 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "PADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWRITE" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWRITE". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PSEL" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PSEL". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PENABLE" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PENABLE". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "PCLK" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "PWDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ccf_set" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ccf_set". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PRESETn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PRESETn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "PWDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "PWDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_bus[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_bus[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_bus[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_bus[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_bus[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_bus[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: da4d6205

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252337 ; free virtual = 313053
Post Restoration Checksum: NetGraph: 93bd759a NumContArr: 468fec6b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: da4d6205

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252334 ; free virtual = 313050

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: da4d6205

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252312 ; free virtual = 313027

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: da4d6205

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252310 ; free virtual = 313026
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b4cf3f8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252252 ; free virtual = 312968
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.748  | TNS=0.000  | WHS=0.143  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 180a47d8f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252247 ; free virtual = 312962

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e9b2b6b1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252222 ; free virtual = 312938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 134c8c093

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252212 ; free virtual = 312928
Phase 4 Rip-up And Reroute | Checksum: 134c8c093

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252213 ; free virtual = 312929

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 134c8c093

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252215 ; free virtual = 312931

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 134c8c093

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252215 ; free virtual = 312931
Phase 5 Delay and Skew Optimization | Checksum: 134c8c093

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252215 ; free virtual = 312931

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12dd39a67

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252214 ; free virtual = 312930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.315  | TNS=0.000  | WHS=0.220  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12dd39a67

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252214 ; free virtual = 312929
Phase 6 Post Hold Fix | Checksum: 12dd39a67

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252214 ; free virtual = 312929

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0073004 %
  Global Horizontal Routing Utilization  = 0.00921231 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14b0faac0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252210 ; free virtual = 312926

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14b0faac0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252208 ; free virtual = 312924

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 185173fda

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252209 ; free virtual = 312925

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.315  | TNS=0.000  | WHS=0.220  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 185173fda

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252221 ; free virtual = 312937
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252254 ; free virtual = 312970

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252256 ; free virtual = 312971
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252248 ; free virtual = 312963
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252217 ; free virtual = 312935
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.957 ; gain = 0.000 ; free physical = 252216 ; free virtual = 312933
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "PCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2733.434 ; gain = 0.000 ; free physical = 252743 ; free virtual = 313456
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:14:14 2022...
