vendor_name = ModelSim
source_file = 1, D:/verilogLAB/lab3/test/test.sv
source_file = 1, D:/verilogLAB/lab3/test/Waveform.vwf
source_file = 1, D:/verilogLAB/lab3/test/db/test.cbx.xml
design_name = test
instance = comp, \res[0]~output\, res[0]~output, test, 1
instance = comp, \res[1]~output\, res[1]~output, test, 1
instance = comp, \res[2]~output\, res[2]~output, test, 1
instance = comp, \res[3]~output\, res[3]~output, test, 1
instance = comp, \res[4]~output\, res[4]~output, test, 1
instance = comp, \res[5]~output\, res[5]~output, test, 1
instance = comp, \res[6]~output\, res[6]~output, test, 1
instance = comp, \res[7]~output\, res[7]~output, test, 1
instance = comp, \res[8]~output\, res[8]~output, test, 1
instance = comp, \res[9]~output\, res[9]~output, test, 1
instance = comp, \res[10]~output\, res[10]~output, test, 1
instance = comp, \res[11]~output\, res[11]~output, test, 1
instance = comp, \res[12]~output\, res[12]~output, test, 1
instance = comp, \res[13]~output\, res[13]~output, test, 1
instance = comp, \res[14]~output\, res[14]~output, test, 1
instance = comp, \res[15]~output\, res[15]~output, test, 1
instance = comp, \a[0]~input\, a[0]~input, test, 1
instance = comp, \a[1]~input\, a[1]~input, test, 1
instance = comp, \a[2]~input\, a[2]~input, test, 1
instance = comp, \a[3]~input\, a[3]~input, test, 1
instance = comp, \a[4]~input\, a[4]~input, test, 1
instance = comp, \a[5]~input\, a[5]~input, test, 1
instance = comp, \a[6]~input\, a[6]~input, test, 1
instance = comp, \a[7]~input\, a[7]~input, test, 1
instance = comp, \b[0]~input\, b[0]~input, test, 1
instance = comp, \b[1]~input\, b[1]~input, test, 1
instance = comp, \b[2]~input\, b[2]~input, test, 1
instance = comp, \b[3]~input\, b[3]~input, test, 1
instance = comp, \b[4]~input\, b[4]~input, test, 1
instance = comp, \b[5]~input\, b[5]~input, test, 1
instance = comp, \b[6]~input\, b[6]~input, test, 1
instance = comp, \b[7]~input\, b[7]~input, test, 1
