#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x16a17a0 .scope module, "SB_IO" "SB_IO" 2 1;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x16a1b70 .param/str "IO_STANDARD" 0 2 16, "SB_LVCMOS";
P_0x16a1bb0 .param/l "NEG_TRIGGER" 0 2 15, C4<0>;
P_0x16a1bf0 .param/l "PIN_TYPE" 0 2 13, C4<000000>;
P_0x16a1c30 .param/l "PULLUP" 0 2 14, C4<0>;
o0x7fedc8ae7018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1695b00_0 .net "CLOCK_ENABLE", 0 0, o0x7fedc8ae7018;  0 drivers
o0x7fedc8ae7048 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c1050_0 .net "D_IN_0", 0 0, o0x7fedc8ae7048;  0 drivers
o0x7fedc8ae7078 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c1110_0 .net "D_IN_1", 0 0, o0x7fedc8ae7078;  0 drivers
o0x7fedc8ae70a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c11e0_0 .net "D_OUT_0", 0 0, o0x7fedc8ae70a8;  0 drivers
o0x7fedc8ae70d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c12a0_0 .net "D_OUT_1", 0 0, o0x7fedc8ae70d8;  0 drivers
o0x7fedc8ae7108 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c13b0_0 .net "INPUT_CLK", 0 0, o0x7fedc8ae7108;  0 drivers
o0x7fedc8ae7138 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c1470_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7fedc8ae7138;  0 drivers
o0x7fedc8ae7168 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c1530_0 .net "OUTPUT_CLK", 0 0, o0x7fedc8ae7168;  0 drivers
o0x7fedc8ae7198 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c15f0_0 .net "OUTPUT_ENABLE", 0 0, o0x7fedc8ae7198;  0 drivers
o0x7fedc8ae71c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x16c1740_0 .net "PACKAGE_PIN", 0 0, o0x7fedc8ae71c8;  0 drivers
S_0x16a0de0 .scope module, "main_tb" "main_tb" 3 9;
 .timescale -7 -8;
P_0x16a1280 .param/l "DURATION" 0 3 12, +C4<00000000000000000000000001100100>;
v0x16c27d0_0 .var "clk", 0 0;
v0x16c2890_0 .net "leds", 7 0, L_0x16c3250;  1 drivers
LS_0x16c3250_0_0 .concat8 [ 1 1 1 1], L_0x16c2fd0, L_0x16c2f30, L_0x16c2e20, L_0x16c2d50;
LS_0x16c3250_0_4 .concat8 [ 1 1 1 1], L_0x16c2bc0, L_0x16c2b20, L_0x16c2a50, L_0x16c2950;
L_0x16c3250 .concat8 [ 4 4 0 0], LS_0x16c3250_0_0, LS_0x16c3250_0_4;
S_0x16c19a0 .scope module, "UUT" "top" 3 23, 4 9 0, S_0x16a0de0;
 .timescale -7 -8;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "LED0"
    .port_info 2 /OUTPUT 1 "LED1"
    .port_info 3 /OUTPUT 1 "LED2"
    .port_info 4 /OUTPUT 1 "LED3"
    .port_info 5 /OUTPUT 1 "LED4"
    .port_info 6 /OUTPUT 1 "LED5"
    .port_info 7 /OUTPUT 1 "LED6"
    .port_info 8 /OUTPUT 1 "LED7"
P_0x16c1b40 .param/l "N" 0 4 20, +C4<00000000000000000000000000000001>;
v0x16c1d20_0 .net "CLK", 0 0, v0x16c27d0_0;  1 drivers
v0x16c1e00_0 .net "LED0", 0 0, L_0x16c2fd0;  1 drivers
v0x16c1ec0_0 .net "LED1", 0 0, L_0x16c2f30;  1 drivers
v0x16c1f90_0 .net "LED2", 0 0, L_0x16c2e20;  1 drivers
v0x16c2050_0 .net "LED3", 0 0, L_0x16c2d50;  1 drivers
v0x16c2160_0 .net "LED4", 0 0, L_0x16c2bc0;  1 drivers
v0x16c2220_0 .net "LED5", 0 0, L_0x16c2b20;  1 drivers
v0x16c22e0_0 .net "LED6", 0 0, L_0x16c2a50;  1 drivers
v0x16c23a0_0 .net "LED7", 0 0, L_0x16c2950;  1 drivers
v0x16c24f0_0 .net *"_s10", 7 0, L_0x16c31b0;  1 drivers
v0x16c25d0_0 .var "counter", 8 0;
E_0x16c1cc0 .event posedge, v0x16c1d20_0;
L_0x16c2950 .part L_0x16c31b0, 7, 1;
L_0x16c2a50 .part L_0x16c31b0, 6, 1;
L_0x16c2b20 .part L_0x16c31b0, 5, 1;
L_0x16c2bc0 .part L_0x16c31b0, 4, 1;
L_0x16c2d50 .part L_0x16c31b0, 3, 1;
L_0x16c2e20 .part L_0x16c31b0, 2, 1;
L_0x16c2f30 .part L_0x16c31b0, 1, 1;
L_0x16c2fd0 .part L_0x16c31b0, 0, 1;
L_0x16c31b0 .part v0x16c25d0_0, 1, 8;
    .scope S_0x16c19a0;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x16c25d0_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_0x16c19a0;
T_1 ;
    %wait E_0x16c1cc0;
    %load/vec4 v0x16c25d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x16c25d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x16a0de0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16c27d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x16a0de0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x16c27d0_0;
    %inv;
    %store/vec4 v0x16c27d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x16a0de0;
T_4 ;
    %vpi_call 3 39 "$dumpfile", "main_tb.vcd" {0 0 0};
    %vpi_call 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x16a0de0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 3 42 "$display", "End of simulation" {0 0 0};
    %vpi_call 3 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/home/obijuan/.apio/packages/toolchain-iverilog/vlib/system.v";
    "main_tb.v";
    "main.v";
