{"vcs1":{"timestamp_begin":1683091267.937352973, "rt":0.15, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683091267.556647441}
{"VCS_COMP_START_TIME": 1683091267.556647441}
{"VCS_COMP_END_TIME": 1683091268.165171049}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachineFPGA_test.sv m_design.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 322180}}
