{
  "module_name": "rockchip_lvds.h",
  "hash_id": "a29206292a132f92314e29cea0e5114c6834edfd0fd174fd8082c57fe38c3ad3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/rockchip/rockchip_lvds.h",
  "human_readable_source": " \n \n\n#ifndef _ROCKCHIP_LVDS_\n#define _ROCKCHIP_LVDS_\n\n#define RK3288_LVDS_CH0_REG0\t\t\t0x00\n#define RK3288_LVDS_CH0_REG0_LVDS_EN\t\tBIT(7)\n#define RK3288_LVDS_CH0_REG0_TTL_EN\t\tBIT(6)\n#define RK3288_LVDS_CH0_REG0_LANECK_EN\t\tBIT(5)\n#define RK3288_LVDS_CH0_REG0_LANE4_EN\t\tBIT(4)\n#define RK3288_LVDS_CH0_REG0_LANE3_EN\t\tBIT(3)\n#define RK3288_LVDS_CH0_REG0_LANE2_EN\t\tBIT(2)\n#define RK3288_LVDS_CH0_REG0_LANE1_EN\t\tBIT(1)\n#define RK3288_LVDS_CH0_REG0_LANE0_EN\t\tBIT(0)\n\n#define RK3288_LVDS_CH0_REG1\t\t\t0x04\n#define RK3288_LVDS_CH0_REG1_LANECK_BIAS\tBIT(5)\n#define RK3288_LVDS_CH0_REG1_LANE4_BIAS\t\tBIT(4)\n#define RK3288_LVDS_CH0_REG1_LANE3_BIAS\t\tBIT(3)\n#define RK3288_LVDS_CH0_REG1_LANE2_BIAS\t\tBIT(2)\n#define RK3288_LVDS_CH0_REG1_LANE1_BIAS\t\tBIT(1)\n#define RK3288_LVDS_CH0_REG1_LANE0_BIAS\t\tBIT(0)\n\n#define RK3288_LVDS_CH0_REG2\t\t\t0x08\n#define RK3288_LVDS_CH0_REG2_RESERVE_ON\t\tBIT(7)\n#define RK3288_LVDS_CH0_REG2_LANECK_LVDS_MODE\tBIT(6)\n#define RK3288_LVDS_CH0_REG2_LANE4_LVDS_MODE\tBIT(5)\n#define RK3288_LVDS_CH0_REG2_LANE3_LVDS_MODE\tBIT(4)\n#define RK3288_LVDS_CH0_REG2_LANE2_LVDS_MODE\tBIT(3)\n#define RK3288_LVDS_CH0_REG2_LANE1_LVDS_MODE\tBIT(2)\n#define RK3288_LVDS_CH0_REG2_LANE0_LVDS_MODE\tBIT(1)\n#define RK3288_LVDS_CH0_REG2_PLL_FBDIV8\t\tBIT(0)\n\n#define RK3288_LVDS_CH0_REG3\t\t\t0x0c\n#define RK3288_LVDS_CH0_REG3_PLL_FBDIV_MASK\t0xff\n\n#define RK3288_LVDS_CH0_REG4\t\t\t0x10\n#define RK3288_LVDS_CH0_REG4_LANECK_TTL_MODE\tBIT(5)\n#define RK3288_LVDS_CH0_REG4_LANE4_TTL_MODE\tBIT(4)\n#define RK3288_LVDS_CH0_REG4_LANE3_TTL_MODE\tBIT(3)\n#define RK3288_LVDS_CH0_REG4_LANE2_TTL_MODE\tBIT(2)\n#define RK3288_LVDS_CH0_REG4_LANE1_TTL_MODE\tBIT(1)\n#define RK3288_LVDS_CH0_REG4_LANE0_TTL_MODE\tBIT(0)\n\n#define RK3288_LVDS_CH0_REG5\t\t\t0x14\n#define RK3288_LVDS_CH0_REG5_LANECK_TTL_DATA\tBIT(5)\n#define RK3288_LVDS_CH0_REG5_LANE4_TTL_DATA\tBIT(4)\n#define RK3288_LVDS_CH0_REG5_LANE3_TTL_DATA\tBIT(3)\n#define RK3288_LVDS_CH0_REG5_LANE2_TTL_DATA\tBIT(2)\n#define RK3288_LVDS_CH0_REG5_LANE1_TTL_DATA\tBIT(1)\n#define RK3288_LVDS_CH0_REG5_LANE0_TTL_DATA\tBIT(0)\n\n#define RK3288_LVDS_CFG_REGC\t\t\t0x30\n#define RK3288_LVDS_CFG_REGC_PLL_ENABLE\t\t0x00\n#define RK3288_LVDS_CFG_REGC_PLL_DISABLE\t0xff\n\n#define RK3288_LVDS_CH0_REGD\t\t\t0x34\n#define RK3288_LVDS_CH0_REGD_PLL_PREDIV_MASK\t0x1f\n\n#define RK3288_LVDS_CH0_REG20\t\t\t0x80\n#define RK3288_LVDS_CH0_REG20_MSB\t\t0x45\n#define RK3288_LVDS_CH0_REG20_LSB\t\t0x44\n\n#define RK3288_LVDS_CFG_REG21\t\t\t0x84\n#define RK3288_LVDS_CFG_REG21_TX_ENABLE\t\t0x92\n#define RK3288_LVDS_CFG_REG21_TX_DISABLE\t0x00\n#define RK3288_LVDS_CH1_OFFSET\t\t\t0x100\n\n#define RK3288_LVDS_GRF_SOC_CON6\t\t0x025C\n#define RK3288_LVDS_GRF_SOC_CON7\t\t0x0260\n\n \n#define RK3288_LVDS_PLL_FBDIV_REG2(_fbd) \\\n\t\t(_fbd & BIT(8) ? RK3288_LVDS_CH0_REG2_PLL_FBDIV8 : 0)\n#define RK3288_LVDS_PLL_FBDIV_REG3(_fbd) \\\n\t\t(_fbd & RK3288_LVDS_CH0_REG3_PLL_FBDIV_MASK)\n#define RK3288_LVDS_PLL_PREDIV_REGD(_pd) \\\n\t\t(_pd & RK3288_LVDS_CH0_REGD_PLL_PREDIV_MASK)\n\n#define RK3288_LVDS_SOC_CON6_SEL_VOP_LIT\tBIT(3)\n\n#define LVDS_FMT_MASK\t\t\t\t(0x07 << 16)\n#define LVDS_MSB\t\t\t\tBIT(3)\n#define LVDS_DUAL\t\t\t\tBIT(4)\n#define LVDS_FMT_1\t\t\t\tBIT(5)\n#define LVDS_TTL_EN\t\t\t\tBIT(6)\n#define LVDS_START_PHASE_RST_1\t\t\tBIT(7)\n#define LVDS_DCLK_INV\t\t\t\tBIT(8)\n#define LVDS_CH0_EN\t\t\t\tBIT(11)\n#define LVDS_CH1_EN\t\t\t\tBIT(12)\n#define LVDS_PWRDN\t\t\t\tBIT(15)\n\n#define LVDS_24BIT\t\t\t\t(0 << 1)\n#define LVDS_18BIT\t\t\t\t(1 << 1)\n#define LVDS_FORMAT_VESA\t\t\t(0 << 0)\n#define LVDS_FORMAT_JEIDA\t\t\t(1 << 0)\n\n#define LVDS_VESA_24\t\t\t\t0\n#define LVDS_JEIDA_24\t\t\t\t1\n#define LVDS_VESA_18\t\t\t\t2\n#define LVDS_JEIDA_18\t\t\t\t3\n\n#define HIWORD_UPDATE(v, h, l)  ((GENMASK(h, l) << 16) | ((v) << (l)))\n\n#define PX30_LVDS_GRF_PD_VO_CON0\t\t0x434\n#define   PX30_LVDS_TIE_CLKS(val)\t\tHIWORD_UPDATE(val,  8,  8)\n#define   PX30_LVDS_INVERT_CLKS(val)\t\tHIWORD_UPDATE(val,  9,  9)\n#define   PX30_LVDS_INVERT_DCLK(val)\t\tHIWORD_UPDATE(val,  5,  5)\n\n#define PX30_LVDS_GRF_PD_VO_CON1\t\t0x438\n#define   PX30_LVDS_FORMAT(val)\t\t\tHIWORD_UPDATE(val, 14, 13)\n#define   PX30_LVDS_MODE_EN(val)\t\tHIWORD_UPDATE(val, 12, 12)\n#define   PX30_LVDS_MSBSEL(val)\t\t\tHIWORD_UPDATE(val, 11, 11)\n#define   PX30_LVDS_P2S_EN(val)\t\t\tHIWORD_UPDATE(val,  6,  6)\n#define   PX30_LVDS_VOP_SEL(val)\t\tHIWORD_UPDATE(val,  1,  1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}