
---------- Begin Simulation Statistics ----------
final_tick                               122824178065                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179059                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670512                       # Number of bytes of host memory used
host_op_rate                                   195932                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   558.47                       # Real time elapsed on the host
host_tick_rate                              219928284                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109423131                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.122824                       # Number of seconds simulated
sim_ticks                                122824178065                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109423131                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.841442                       # CPI: cycles per instruction
system.cpu.discardedOps                        458043                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        55399601                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.543053                       # IPC: instructions per cycle
system.cpu.numCycles                        184144195                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978365     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628137     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521778     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423131                       # Class of committed instruction
system.cpu.tickCycles                       128744594                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       565164                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2950864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5901841                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            907                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20413054                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16355274                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81067                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8754445                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8752993                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983414                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049613                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433630                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299768                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133862                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1106                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     33353123                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33353123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33356459                       # number of overall hits
system.cpu.dcache.overall_hits::total        33356459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1320046                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1320046                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1320053                       # number of overall misses
system.cpu.dcache.overall_misses::total       1320053                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27594451664                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27594451664                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27594451664                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27594451664                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34673169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34673169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34676512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34676512                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038068                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038068                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20904.159146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20904.159146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20904.048295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20904.048295                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       446735                       # number of writebacks
system.cpu.dcache.writebacks::total            446735                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       153934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       153934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       153934                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       153934                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1166112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1166112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1166115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1166115                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21491112186                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21491112186                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21491711152                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21491711152                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033628                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033628                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18429.715316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18429.715316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18430.181545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18430.181545                       # average overall mshr miss latency
system.cpu.dcache.replacements                1166079                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19218464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19218464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1257306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1257306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25438394174                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25438394174                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20475770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20475770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20232.460653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20232.460653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       129824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       129824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1127482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1127482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20125784530                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20125784530                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.055064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17850.204731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17850.204731                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14134659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14134659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2156057490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2156057490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34364.958400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34364.958400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38630                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38630                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1365327656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1365327656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35343.713590                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35343.713590                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002094                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002094                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       598966                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       598966                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 199655.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 199655.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       764382                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       764382                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000315                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000315                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 27299.357143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27299.357143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       727030                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       727030                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 25965.357143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25965.357143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.964320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34700610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1166143                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.756737                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            287477                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.964320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36020691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36020691                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49240952                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098220                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9757356                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     23891999                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23891999                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23891999                       # number of overall hits
system.cpu.icache.overall_hits::total        23891999                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1784839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1784839                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1784839                       # number of overall misses
system.cpu.icache.overall_misses::total       1784839                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  37130992218                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37130992218                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  37130992218                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37130992218                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25676838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25676838                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25676838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25676838                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.069512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.069512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069512                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20803.552711                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20803.552711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20803.552711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20803.552711                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1784780                       # number of writebacks
system.cpu.icache.writebacks::total           1784780                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1784839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1784839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1784839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1784839                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  34750016992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34750016992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  34750016992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34750016992                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.069512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.069512                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.069512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.069512                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19469.552711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19469.552711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19469.552711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19469.552711                       # average overall mshr miss latency
system.cpu.icache.replacements                1784780                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23891999                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23891999                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1784839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1784839                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  37130992218                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37130992218                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25676838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25676838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.069512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20803.552711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20803.552711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1784839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1784839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  34750016992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34750016992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.069512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.069512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19469.552711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19469.552711                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            58.995662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25676838                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1784839                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.386081                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            129398                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    58.995662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27461677                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27461677                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 122824178065                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423131                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1784583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1155191                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2939774                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1784583                       # number of overall hits
system.l2.overall_hits::.cpu.data             1155191                       # number of overall hits
system.l2.overall_hits::total                 2939774                       # number of overall hits
system.l2.demand_misses::.cpu.inst                256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10952                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               256                       # number of overall misses
system.l2.overall_misses::.cpu.data             10952                       # number of overall misses
system.l2.overall_misses::total                 11208                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34020335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1410609619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1444629954                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34020335                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1410609619                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1444629954                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1784839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1166143                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2950982                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1784839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1166143                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2950982                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.009392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.009392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 132891.933594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 128799.271275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128892.751071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 132891.933594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 128799.271275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128892.751071                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9793                       # number of writebacks
system.l2.writebacks::total                      9793                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11205                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11205                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30509852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1260140445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1290650297                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30509852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1260140445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1290650297                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.009389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003797                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.009389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003797                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 119179.109375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 115091.829847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115185.211691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 119179.109375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 115091.829847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115185.211691                       # average overall mshr miss latency
system.l2.replacements                          10974                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446735                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446735                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1530049                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1530049                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1530049                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1530049                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             33680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33680                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4970                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    645116397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     645116397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.128590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.128590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 129802.091952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129802.091952                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    576974568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    576974568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.128590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.128590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116091.462374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116091.462374                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1784583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1784583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34020335                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34020335                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1784839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1784839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 132891.933594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 132891.933594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30509852                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30509852                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 119179.109375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119179.109375                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1121511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1121511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    765493222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    765493222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1127493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1127493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 127966.101973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127966.101973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    683165877                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    683165877                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 114260.892624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114260.892624                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1007.413852                       # Cycle average of tags in use
system.l2.tags.total_refs                     5336601                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11998                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    444.790882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    115000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.311303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        35.047490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       957.055059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.034226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.934624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983803                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10685352                       # Number of tag accesses
system.l2.tags.data_accesses                 10685352                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     74950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     83506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002525460138                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3098                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3098                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              136885                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9793                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89640                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78344                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4086                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3394                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89640                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78344                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.615881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.573424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.628451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3095     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3098                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.185604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.097920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.089094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               60      1.94%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.03%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.13%      2.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.13%      2.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.16%      2.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.10%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.16%      2.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             2859     92.29%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.58%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              132      4.26%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                3      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3098                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  261504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5736960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5014016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     46.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  122814603280                       # Total gap between requests
system.mem_ctrls.avgGap                    5848871.48                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       131072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5344384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4795328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1067151.452303105732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 43512475.183605052531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 39042215.266950584948                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2048                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        87592                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        78344                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    114259784                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4657390273                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2759197596000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     55790.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     53171.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35219003.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       131072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5605888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5736960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5014016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5014016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          256                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        10949                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11205                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9793                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9793                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1067151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     45641567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         46708719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1067151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1067151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     40822712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        40822712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     40822712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1067151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     45641567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        87531430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                85554                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               74927                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4560                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3167512557                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             427770000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4771650057                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37023.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55773.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               75161                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              64515                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   493.669022                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   424.709400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   198.617097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2210     10.62%     10.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           39      0.19%     10.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           58      0.28%     11.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1943      9.34%     20.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        15030     72.24%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            6      0.03%     92.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            6      0.03%     92.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          491      2.36%     95.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1022      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5475456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4795328                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               44.579627                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               39.042215                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        75376980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        40063815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      307862520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     196976700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9695331360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  11346437670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  37609589760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59271638805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.573055                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  97644494333                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4101240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  21078443732                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        73170720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38891160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      302993040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     194142240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9695331360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  11004239310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  37897756800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59206524630                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   482.042913                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  98395838531                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4101240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  20327099534                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9793                       # Transaction distribution
system.membus.trans_dist::CleanEvict              347                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4970                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4970                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32550                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32550                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10750976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10750976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11205                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           343405640                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          375089125                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2912332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       456528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1784780                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          720525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38650                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1784839                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1127493                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5354458                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3498365                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8852823                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1827644928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    825793536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2653438464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10974                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5014016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2961956                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.191116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393181                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2395880     80.89%     80.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 566075     19.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2961956                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 122824178065                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        27751256027                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20238925451                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            16.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13224125579                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
