module sequence_detector_tb();
reg x,clk,rst;
wire y;
sequence_detector dut(y,x,clk,rst);
always #5 clk = ~clk;
initial
begin
#0 clk=1;rst=1'b1;x=0;
#9 rst = 0;x=1;
#10 x = 0;
#10 x = 1;
#10 x = 1;
#10 x = 0;
#10 x = 1;
#10 x = 1;
#10 x = 0;
#10 x = 1;
#10 x = 1;
#10 x = 0;
#10 x = 0;
#10 x = 1;
#10 x = 0;
#10 x = 1;
#10 x = 1;
#10 x = 0;
//#10 x = 16'b0110110110010110;
#11 $finish;
end
endmodule