Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov 28 12:03:31 2017
| Host         : DESKTOP-JUECRTH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_top_st_control_sets_placed.rpt
| Design       : pong_top_st
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |             157 |           51 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              52 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------+-------------------------------+------------------+----------------+
|            Clock Signal            |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                     |                               | reset_clk_IBUF                |                1 |              1 |
|  reset_reg_reg_i_1_n_0             | vsync_unit/v_count_reg0       | reset                         |                1 |              1 |
|  pong_grf_unit/move_reg[1]_i_1_n_0 |                               |                               |                1 |              2 |
|  refr_tick                         |                               |                               |                1 |              2 |
| ~ps2_rx_unit/btnreg_reg[1]_0       |                               |                               |                1 |              3 |
|  clk_IBUF_BUFG                     | ps2_rx_unit/n_reg[3]_i_1_n_0  | reset                         |                1 |              4 |
|  reset_reg_reg_i_1_n_0             | losses/dig1_reg[3]_i_1_n_0    | reset_reg_reg_rep_n_0         |                1 |              4 |
|  reset_reg_reg_i_1_n_0             | pong_grf_unit/E[0]            | reset_reg_reg_rep_n_0         |                1 |              4 |
|  reset_reg_reg_i_1_n_0             |                               |                               |                1 |              5 |
|  vsync_unit/video_on               |                               | vsync_unit/rgb_reg_reg[10][0] |                4 |              8 |
|  reset_reg_reg_i_1_n_0             | vsync_unit/E[0]               |                               |                3 |              8 |
|  reset_reg_reg_i_1_n_0             | vsync_unit/v_count_reg0       | reset_reg_reg_rep_n_0         |                4 |              9 |
|  clk_IBUF_BUFG                     | ps2_rx_unit/b_reg[10]_i_1_n_0 | reset                         |                3 |             10 |
|  reset_reg_reg_i_1_n_0             | vsync_unit/E[0]               | reset_reg_reg_rep_n_0         |                6 |             10 |
|  reset_reg_reg_i_1_n_0             | refr_tick                     | reset_reg_reg_rep_n_0         |                4 |             10 |
|  clk_IBUF_BUFG                     |                               | reset                         |                4 |             11 |
|  reset_reg_reg_i_1_n_0             |                               | reset_reg_reg_rep_n_0         |               16 |             59 |
|  reset_reg_reg_i_1_n_0             |                               | reset                         |               30 |             86 |
+------------------------------------+-------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     3 |
| 5      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     3 |
| 11     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


