// SPDX-License-Identifier: GPL-2.0
//
// Copyright 2016 Marek Vasut <marex@denx.de>

#include "imx6sx.dtsi"

/ {
	model = "Keith&Koep Trizeps VII SX SoM";
	compatible = "keithkoep,imx6sx-trizeps-vii", "fsl,imx6sx";

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg1>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			enable-active-low;
		};

		reg_usb_otg2_vbus: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg2>;
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
			enable-active-low;
		};
	};

	sound {
		compatible = "fsl,imx-audio-wm9712";
		model = "wm9712-audio";
		cpu-dai = <&ssi2>;
		audio-routing =
			"Headphone Jack", "HPOUTL",
			"Headphone Jack", "HPOUTR";
		mux-int-port = <2>;
		mux-ext-port = <5>;
	};
};

&audmux {
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy1>;
	status = "disabled";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@1 {
			reg = <1>;
		};

		ethphy2: ethernet-phy@2 {
			reg = <2>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy2>;
	status = "disabled";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	pmic@32 {
		compatible = "ricoh,rn5t618";
		reg = <0x32>;

		regulators {
			reg_DCDC1: DCDC1 {
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3500000>;
				regulator-ramp-delay = <6000>;
			};

			reg_DCDC2: DCDC2 {
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3500000>;
				regulator-ramp-delay = <6000>;
				regulator-boot-on;
				regulator-always-on;
			};

			reg_DCDC3: DCDC3 {
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3500000>;
				regulator-ramp-delay = <6000>;
			};
		};
	};

	24c02@51 {
		compatible = "microchip,24c02", "atmel,24c02";
		reg = <0x51>;
		/* This EEPROM is assembly-time option of the SoM */
		status = "disabled";
	};
};

&qspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi1>;
	status = "disabled";
	/* Flash is optional */
};

&reg_vdd1p1 {
	vin-supply = <&reg_DCDC3>;
};

&reg_vdd2p5 {
	vin-supply = <&reg_DCDC3>;
};

&reg_vdd3p0 {
	vin-supply = <&reg_DCDC3>;
};

&reg_arm {
	vin-supply = <&reg_DCDC1>;
};

&reg_soc {
	vin-supply = <&reg_DCDC1>;
};

&ssi2 {
	cell-index = <0>;
	pinctrl-names = "default", "ac97-running",
			"ac97-reset", "ac97-warm-reset";
	pinctrl-0 = <&pinctrl_audmux>;
	pinctrl-1 = <&pinctrl_audmux>;
	pinctrl-2 = <&pinctrl_ac97link_reset>;
	pinctrl-3 = <&pinctrl_ac97link_warm_reset>;
	/* sync, sdata, reset */
	ac97-gpios = <&gpio2 15 0 &gpio2 11 0 &gpio5 3 0>;
	fsl,mode = "ac97-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	uart-has-rtscts;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1_id>;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	vmmc-supply = <&reg_DCDC3>;
	bus-width = <4>;
	no-1-8-v;
	non-removable;
	status = "okay";
	cap-sdio-irq;
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	vmmc-supply = <&reg_DCDC3>;
	bus-width = <8>;	/* uSD is 4bit, eMMC is 8bit */
	no-1-8-v;
	status = "okay";
};

&iomuxc {
	imx6sx-trizeps-vii-sx {
		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW1__AUDMUX_AUD5_RXD	0x130b0
				MX6SX_PAD_KEY_COL0__AUDMUX_AUD5_TXC	0x130b0
				MX6SX_PAD_KEY_ROW0__AUDMUX_AUD5_TXD	0x110b0
				MX6SX_PAD_KEY_COL1__AUDMUX_AUD5_TXFS	0x130b0
				MX6SX_PAD_RGMII1_RD3__GPIO5_IO_3	0x1b0b1
			>;
		};

		pinctrl_ac97link_reset: audmuxgrp_reset {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW0__GPIO2_IO_15		0x1f071
				MX6SX_PAD_KEY_COL1__GPIO2_IO_11		0x1f071
				MX6SX_PAD_RGMII1_RD3__GPIO5_IO_3	0x1f071
			>;
		};

		pinctrl_ac97link_warm_reset: audmuxgrp_warmreset {
			fsl,pins = <
				MX6SX_PAD_KEY_COL1__GPIO2_IO_11		0x1f071
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO	0xa0b1
				MX6SX_PAD_ENET1_MDC__ENET1_MDC		0xa0b1
				MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC	0xa0b1
				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0	0xa0b1
				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1	0xa0b1
				MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2	0xa0b1
				MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3	0xa0b1
				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN	0xa0b1
				MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK	0x3081
				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0	0x3081
				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1	0x3081
				MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2	0x3081
				MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3	0x3081
				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN	0x3081
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC	0xa0b9
				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0	0xa0b1
				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1	0xa0b1
				MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2	0xa0b1
				MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3	0xa0b1
				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN	0xa0b1
				MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK	0x3081
				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0	0x3081
				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1	0x3081
				MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2	0x3081
				MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3	0x3081
				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN	0x3081
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO01__I2C1_SDA	0x4001b8b1
				MX6SX_PAD_GPIO1_IO00__I2C1_SCL	0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO03__I2C2_SDA	0x4001b8b1
				MX6SX_PAD_GPIO1_IO02__I2C2_SCL	0x4001b8b1
			>;
		};

		pinctrl_qspi1: qspi1grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_DATA0__QSPI1_A_DATA_0	0x70f1
				MX6SX_PAD_QSPI1A_DATA1__QSPI1_A_DATA_1	0x70f1
				MX6SX_PAD_QSPI1A_DATA2__QSPI1_A_DATA_2	0x70f1
				MX6SX_PAD_QSPI1A_DATA3__QSPI1_A_DATA_3	0x70f1
				MX6SX_PAD_QSPI1A_DQS__QSPI1_A_DQS	0x70f1
				MX6SX_PAD_QSPI1A_SCLK__QSPI1_A_SCLK	0x70f1
				MX6SX_PAD_QSPI1A_SS0_B__QSPI1_A_SS0_B	0x70f1
				MX6SX_PAD_QSPI1A_SS1_B__QSPI1_A_SS1_B	0x70f1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__UART1_TX		0x1b0b1
				MX6SX_PAD_GPIO1_IO05__UART1_RX		0x1b0b1
				MX6SX_PAD_ENET2_TX_CLK__UART1_CTS_B	0x1b0b1
				MX6SX_PAD_ENET2_RX_CLK__UART1_RTS_B	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO06__UART2_TX		0x1b0b1
				MX6SX_PAD_GPIO1_IO07__UART2_RX		0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW3__UART5_RX		0x1b0b1
				MX6SX_PAD_KEY_COL3__UART5_TX		0x1b0b1
				MX6SX_PAD_KEY_ROW2__UART5_CTS_B		0x1b0b1
				MX6SX_PAD_KEY_COL2__UART5_RTS_B		0x1b0b1
			>;
		};

		pinctrl_usb_otg1: usbotg1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9	0x10b0
			>;
		};

		pinctrl_usb_otg1_id: usbotg1idgrp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID	0x17059
			>;
		};

		pinctrl_usb_otg2: usbot2ggrp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO12__GPIO1_IO_12	0x10b0
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6SX_PAD_SD1_CMD__USDHC1_CMD		0x17059
				MX6SX_PAD_SD1_CLK__USDHC1_CLK		0x10059
				MX6SX_PAD_SD1_DATA0__USDHC1_DATA0	0x17059
				MX6SX_PAD_SD1_DATA1__USDHC1_DATA1	0x17059
				MX6SX_PAD_SD1_DATA2__USDHC1_DATA2	0x17059
				MX6SX_PAD_SD1_DATA3__USDHC1_DATA3	0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x17059
				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x10059
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x17059
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x17059
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x17059
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x17059
			>;
		};
	};
};
