/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Nov 23 01:10:04 2017
 *                 Full Compile MD5 Checksum  9c249593c44f5a3709c1aa2deb2a32b9
 *                     (minus title and desc)
 *                 MD5 Checksum               bedd24dac2c620a65db09cca853e657e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0 0x00204e0000 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1 0x00204e0004 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2 0x00204e0008 /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3 0x00204e000c /* [RW][32] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4 0x00204e0010 /* [RW][32] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5 0x00204e0014 /* [RW][32] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV              0x00204e0018 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_AVX_PLL_FRAC             0x00204e001c /* [RW][32] Fractional */
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN             0x00204e0020 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON        0x00204e0024 /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS      0x00204e0028 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC             0x00204e002c /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC2            0x00204e0030 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_AVX_PLL_PWRON            0x00204e0034 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET            0x00204e0038 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH 0x00204e003c /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW 0x00204e0040 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AVX_PLL_STATUS           0x00204e0044 /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0 0x00204e0048 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1 0x00204e004c /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2 0x00204e0050 /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3 0x00204e0054 /* [RW][32] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4 0x00204e0058 /* [RW][32] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5 0x00204e005c /* [RW][32] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV              0x00204e0060 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_CPU_PLL_FRAC             0x00204e0064 /* [RW][32] Fractional */
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN             0x00204e0068 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_CPU_PLL_LDO_PWRON        0x00204e006c /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS      0x00204e0070 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC             0x00204e0074 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC2            0x00204e0078 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_CPU_PLL_PWRON            0x00204e007c /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_CPU_PLL_RESET            0x00204e0080 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH 0x00204e0084 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW 0x00204e0088 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_CPU_PLL_STATUS           0x00204e008c /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0 0x00204e0090 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1 0x00204e0094 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2 0x00204e0098 /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3 0x00204e009c /* [RW][32] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4 0x00204e00a0 /* [RW][32] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5 0x00204e00a4 /* [RW][32] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV          0x00204e00a8 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN         0x00204e00ac /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LDO_PWRON    0x00204e00b0 /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS  0x00204e00b4 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC         0x00204e00b8 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2        0x00204e00bc /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRON        0x00204e00c0 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET        0x00204e00c4 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH 0x00204e00c8 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW 0x00204e00cc /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_STATUS       0x00204e00d0 /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0 0x00204e00d4 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1 0x00204e00d8 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV            0x00204e00dc /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN           0x00204e00e0 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON      0x00204e00e4 /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS    0x00204e00e8 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC           0x00204e00ec /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2          0x00204e00f0 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON          0x00204e00f4 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET          0x00204e00f8 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH 0x00204e00fc /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW 0x00204e0100 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS         0x00204e0104 /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0 0x00204e0108 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV              0x00204e010c /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_SC0_PLL_FRAC             0x00204e0110 /* [RW][32] Fractional */
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN             0x00204e0114 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON        0x00204e0118 /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS      0x00204e011c /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC             0x00204e0120 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC2            0x00204e0124 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_SC0_PLL_PWRON            0x00204e0128 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET            0x00204e012c /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH 0x00204e0130 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW 0x00204e0134 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC0_PLL_STATUS           0x00204e0138 /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0 0x00204e013c /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV              0x00204e0140 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_SC1_PLL_FRAC             0x00204e0144 /* [RW][32] Fractional */
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN             0x00204e0148 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON        0x00204e014c /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS      0x00204e0150 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC             0x00204e0154 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC2            0x00204e0158 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_SC1_PLL_PWRON            0x00204e015c /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET            0x00204e0160 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH 0x00204e0164 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW 0x00204e0168 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC1_PLL_STATUS           0x00204e016c /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_SYS0_PLL_BG_PWRON        0x00204e0170 /* [RW][32] Bandgap Power on */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0 0x00204e0174 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1 0x00204e0178 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2 0x00204e017c /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3 0x00204e0180 /* [RW][32] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4 0x00204e0184 /* [RW][32] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5 0x00204e0188 /* [RW][32] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV             0x00204e018c /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN            0x00204e0190 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_SYS0_PLL_HOLD_CH_ALL     0x00204e0194 /* [RW][32] Hold PLL all channels */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_CTRL        0x00204e0198 /* [RW][32] Ldo voltage control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_PWRON       0x00204e019c /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS     0x00204e01a0 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC            0x00204e01a4 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2           0x00204e01a8 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRON           0x00204e01ac /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_SYS0_PLL_RESET           0x00204e01b0 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH 0x00204e01b4 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW 0x00204e01b8 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS          0x00204e01bc /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0 0x00204e01c0 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1 0x00204e01c4 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV              0x00204e01c8 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_V3D_PLL_FRAC             0x00204e01cc /* [RW][32] Fractional */
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN             0x00204e01d0 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_V3D_PLL_LDO_PWRON        0x00204e01d4 /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS      0x00204e01d8 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC             0x00204e01dc /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC2            0x00204e01e0 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_V3D_PLL_PWRON            0x00204e01e4 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET            0x00204e01e8 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH 0x00204e01ec /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW 0x00204e01f0 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_V3D_PLL_STATUS           0x00204e01f4 /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON       0x00204e01f8 /* [RW][32] Bandgap Power on */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0 0x00204e01fc /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1 0x00204e0200 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2 0x00204e0204 /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV            0x00204e0208 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC           0x00204e020c /* [RW][32] Fractional */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN           0x00204e0210 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_HOLD_CH_ALL    0x00204e0214 /* [RW][32] Hold PLL all channels */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_CTRL       0x00204e0218 /* [RW][32] Ldo voltage control */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON      0x00204e021c /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS    0x00204e0220 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC           0x00204e0224 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC2          0x00204e0228 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON          0x00204e022c /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET          0x00204e0230 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH 0x00204e0234 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW 0x00204e0238 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_STATUS         0x00204e023c /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON       0x00204e0240 /* [RW][32] Bandgap Power on */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0 0x00204e0244 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1 0x00204e0248 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2 0x00204e024c /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV            0x00204e0250 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC           0x00204e0254 /* [RW][32] Fractional */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN           0x00204e0258 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_HOLD_CH_ALL    0x00204e025c /* [RW][32] Hold PLL all channels */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_CTRL       0x00204e0260 /* [RW][32] Ldo voltage control */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON      0x00204e0264 /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS    0x00204e0268 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC           0x00204e026c /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC2          0x00204e0270 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON          0x00204e0274 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET          0x00204e0278 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH 0x00204e027c /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW 0x00204e0280 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_STATUS         0x00204e0284 /* [RO][32] Status */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0 0x00204e0288 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1 0x00204e028c /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2 0x00204e0290 /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3 0x00204e0294 /* [RW][32] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4 0x00204e0298 /* [RW][32] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5 0x00204e029c /* [RW][32] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV              0x00204e02a0 /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN             0x00204e02a4 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL_XPT_PLL_LDO_PWRON        0x00204e02a8 /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS      0x00204e02ac /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC             0x00204e02b0 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC2            0x00204e02b4 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_XPT_PLL_PWRON            0x00204e02b8 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL_XPT_PLL_RESET            0x00204e02bc /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH 0x00204e02c0 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW 0x00204e02c4 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_XPT_PLL_STATUS           0x00204e02c8 /* [RO][32] Status */
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE 0x00204e02cc /* [RW][32] Aon sys aon inst clock enable */
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_STATUS 0x00204e02d0 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK 0x00204e02d4 /* [RW][32] Aon sys aon inst observe clock */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE         0x00204e02d8 /* [RW][32] Disable CLKGEN's clocks */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS  0x00204e02dc /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT            0x00204e02e0 /* [RW][32] Clkgen inst clock select */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL             0x00204e02e4 /* [RW][32] Clkgen inst ctrl */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL        0x00204e02e8 /* [RW][32] Clock Monitor Control */
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT      0x00204e02ec /* [RW][32] Clock Monitor Max Reference Count */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER    0x00204e02f0 /* [RO][32] Clock Monitor Reference Counter */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE       0x00204e02f4 /* [RO][32] Clock Monitor Reference Counter */
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER   0x00204e02f8 /* [RO][32] Clock Monitor View Counter */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE 0x00204e02fc /* [RW][32] Cpu orion top inst clock enable */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e0300 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_SELECT 0x00204e0304 /* [RW][32] Cpu orion top inst clock select */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK 0x00204e0308 /* [RW][32] Cpu orion top inst observe clock */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2    0x00204e030c /* [RW][32] Disable AVS_TOP 54MHz clocks during S2 standby. */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE 0x00204e0310 /* [RW][32] Secure AVS_TOP clock disable. Set at start-up to guarantee AVS_TOP is clock gated in S2 standby. */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT          0x00204e0314 /* [RW][32] Mux selects for Internal clocks */
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT          0x00204e0318 /* [RW][32] Mux selects for itu656_0 clocks */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION     0x00204e031c /* [RW][32] Select observation clk */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION     0x00204e0320 /* [RW][32] Select observation clk */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE            0x00204e0324 /* [RW][32] Disable PAD's clocks */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS     0x00204e0328 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_PAD_MUX_SELECT               0x00204e032c /* [RW][32] Mux selects for Pad clocks */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS     0x00204e0330 /* [RO][32] PLL_AVX Reset Status */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL 0x00204e0334 /* [RW][32] WFI PLL state machine controls. */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE 0x00204e0338 /* [RW][32] WFI SM MDIV Alternate */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS 0x00204e033c /* [RO][32] WFI PLL state machine status */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS 0x00204e0340 /* [RO][32] PLL_NETWORK Reset Status */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS   0x00204e0344 /* [RO][32] PLL_RAAGA Reset Status */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS     0x00204e0348 /* [RO][32] PLL_SC0 Reset Status */
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL       0x00204e034c /* [RW][32] PLL RDB Macro Disable */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS     0x00204e0350 /* [RO][32] PLL_SC1 Reset Status */
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL       0x00204e0354 /* [RW][32] PLL RDB Macro Disable */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE           0x00204e0358 /* [RW][32] Disable */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS     0x00204e035c /* [RO][32] PLL_V3D Reset Status */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS   0x00204e0360 /* [RO][32] PLL_VCXO0 Reset Status */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS   0x00204e0364 /* [RO][32] PLL_VCXO1 Reset Status */
#define BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL     0x00204e0368 /* [RW][32] Select clocks that can stay alive during power management standby mode. */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL             0x00204e036c /* [RW][32] PLL Alive in Standby Mode */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP           0x00204e0370 /* [RW][32] Power management LDO PLL */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT         0x00204e0374 /* [RW][32] Mux selects for Smartcard clocks */
#define BCHP_CLKGEN_SPARE                        0x00204e0378 /* [RW][32] Spares */
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE 0x00204e037c /* [RW][32] Disable STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST's clocks */
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS 0x00204e0380 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE 0x00204e0384 /* [RW][32] Stb bvn top inst clock enable */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e0388 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE 0x00204e038c /* [RW][32] Disable STB_CORE_XPT_HIF_INST's clocks */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS 0x00204e0390 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE 0x00204e0394 /* [RW][32] Stb core xpt hif inst clock enable */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS 0x00204e0398 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK 0x00204e039c /* [RW][32] Stb core xpt hif inst observe clock */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE 0x00204e03a0 /* [RW][32] Disable STB_DVP_HR_INST's clocks */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_STATUS 0x00204e03a4 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE 0x00204e03a8 /* [RW][32] Stb dvp hr inst clock enable */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0 0x00204e03ac /* [RW][32] Stb dvp hr inst clock enable0 */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS 0x00204e03b0 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2 0x00204e03b4 /* [RW][32] Stb dvp hr inst clock enable2 */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS 0x00204e03b8 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS 0x00204e03bc /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK 0x00204e03c0 /* [RW][32] Stb dvp hr inst observe clock */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE 0x00204e03c4 /* [RW][32] Disable STB_DVP_MHT_INST's clocks */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS 0x00204e03c8 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE 0x00204e03cc /* [RW][32] Stb dvp mht inst clock enable */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS 0x00204e03d0 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK 0x00204e03d4 /* [RW][32] Stb dvp mht inst observe clock */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE 0x00204e03d8 /* [RW][32] Disable STB_GENET_TOP_INST's clocks */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS 0x00204e03dc /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE 0x00204e03e0 /* [RW][32] Stb genet top inst clock enable */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e03e4 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT 0x00204e03e8 /* [RW][32] Stb genet top inst clock select */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0 0x00204e03ec /* [RW][32] Stb genet top inst clock select genet0 */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1 0x00204e03f0 /* [RW][32] Stb genet top inst clock select genet1 */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK 0x00204e03f4 /* [RW][32] Stb genet top inst observe clock */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE 0x00204e03f8 /* [RW][32] Stb hvdp0 top inst clock enable */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e03fc /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT 0x00204e0400 /* [RW][32] Stb hvdp0 top inst clock select */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK 0x00204e0404 /* [RW][32] Stb hvdp0 top inst observe clock */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE 0x00204e0408 /* [RW][32] Stb hvds0 top inst clock enable */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e040c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT 0x00204e0410 /* [RW][32] Stb hvds0 top inst clock select */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK 0x00204e0414 /* [RW][32] Stb hvds0 top inst observe clock */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE 0x00204e0418 /* [RW][32] Stb memsys 32 0 inst clock enable */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS 0x00204e041c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK 0x00204e0420 /* [RW][32] Stb memsys 32 0 inst observe clock */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_STATUS  0x00204e0424 /* [RO][32] Stb memsys 32 0 inst status */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE 0x00204e0428 /* [RW][32] Disable STB_PROD_OTP_INST's clocks */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS 0x00204e042c /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE 0x00204e0430 /* [RW][32] Stb prod otp inst clock enable */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS 0x00204e0434 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0 0x00204e0438 /* [RW][32] Stb raaga dsp top 0 inst clock enable aio raaga0 */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS 0x00204e043c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 0x00204e0440 /* [RW][32] Stb raaga dsp top 0 inst clock enable raaga0 */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS 0x00204e0444 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK 0x00204e0448 /* [RW][32] Stb raaga dsp top 0 inst observe clock */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0 0x00204e044c /* [RW][32] Stb raaga dsp top 0 inst raaga0 */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE 0x00204e0450 /* [RW][32] Disable STB_SATA3_PCIE_TOP_INST's clocks */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS 0x00204e0454 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0 0x00204e0458 /* [RW][32] Stb sata3 pcie top inst clock enable pcie0 */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS 0x00204e045c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30 0x00204e0460 /* [RW][32] Stb sata3 pcie top inst clock enable sata30 */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS 0x00204e0464 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30 0x00204e0468 /* [RW][32] Stb sata3 pcie top inst clock select sata30 */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK 0x00204e046c /* [RW][32] Stb sata3 pcie top inst observe clock */
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT 0x00204e0470 /* [RW][32] Stb sectop inst clock enable sectop xpt */
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS 0x00204e0474 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK 0x00204e0478 /* [RW][32] Stb sectop inst observe clock */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE 0x00204e047c /* [RW][32] Stb sfe top inst clock enable */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e0480 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK 0x00204e0484 /* [RW][32] Stb sfe top inst observe clock */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE 0x00204e0488 /* [RW][32] Disable STB_SYS_CTRL_INST's clocks */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS 0x00204e048c /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE 0x00204e0490 /* [RW][32] Stb sys ctrl inst clock enable */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS 0x00204e0494 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK 0x00204e0498 /* [RW][32] Stb sys ctrl inst observe clock */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE 0x00204e049c /* [RW][32] Disable STB_USB0_TOP_INST's clocks */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS 0x00204e04a0 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE 0x00204e04a4 /* [RW][32] Stb usb0 top inst clock enable */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e04a8 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20 0x00204e04ac /* [RW][32] Stb usb0 top inst clock enable usb20 */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS 0x00204e04b0 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30 0x00204e04b4 /* [RW][32] Stb usb0 top inst clock enable usb30 */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS 0x00204e04b8 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD 0x00204e04bc /* [RW][32] Stb usb0 top inst clock enable usbd */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS 0x00204e04c0 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK 0x00204e04c4 /* [RW][32] Stb usb0 top inst observe clock */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE 0x00204e04c8 /* [RW][32] Stb v3d top inst clock enable */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS 0x00204e04cc /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_SELECT 0x00204e04d0 /* [RW][32] Stb v3d top inst clock select */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK 0x00204e04d4 /* [RW][32] Stb v3d top inst observe clock */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE 0x00204e04d8 /* [RW][32] Disable STB_VEC_AIO_GFX_TOP_INST's clocks */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS 0x00204e04dc /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO 0x00204e04e0 /* [RW][32] Stb vec aio gfx top inst clock enable aio */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS 0x00204e04e4 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0 0x00204e04e8 /* [RW][32] Stb vec aio gfx top inst clock enable m2mc0 */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS 0x00204e04ec /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC 0x00204e04f0 /* [RW][32] Stb vec aio gfx top inst clock enable vdac */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS 0x00204e04f4 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC 0x00204e04f8 /* [RW][32] Stb vec aio gfx top inst clock enable vec */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO 0x00204e04fc /* [RW][32] Stb vec aio gfx top inst clock enable vec aio */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS 0x00204e0500 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS 0x00204e0504 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP 0x00204e0508 /* [RW][32] Stb vec aio gfx top inst clock enable vip */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS 0x00204e050c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_M2MC0 0x00204e0510 /* [RW][32] Stb vec aio gfx top inst m2mc0 */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK 0x00204e0514 /* [RW][32] Stb vec aio gfx top inst observe clock */
#define BCHP_CLKGEN_TESTPORT                     0x00204e0518 /* [RW][32] Special Testport Controls */
#define BCHP_CLKGEN_UART_0_CLOCK_MUX_SELECT      0x00204e051c /* [RW][32] Mux selects for Uart_0_Clock clocks */
#define BCHP_CLKGEN_UART_1_CLOCK_MUX_SELECT      0x00204e0520 /* [RW][32] Mux selects for Uart_1_Clock clocks */
#define BCHP_CLKGEN_UART_2_CLOCK_MUX_SELECT      0x00204e0524 /* [RW][32] Mux selects for Uart_2_Clock clocks */
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT    0x00204e0528 /* [RW][32] BVB clocks muxing */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY        0x00204e1000 /* [RW][32] Power management DVFS NDIV state machine fractional array. */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0     0x00204e1004 /* [RW][32] Power management DVFS NDIV state machine controls. */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1     0x00204e1008 /* [RW][32] Power management DVFS NDIV state machine controls. */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS       0x00204e100c /* [RO][32] Power management DVFS NDIV state machine status. */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K 0x00204e1010 /* [RW][32] PLL CHANNEL control CH 0 registers in separate 4K boundary */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K 0x00204e1014 /* [RW][32] PLL CHANNEL control CH 1 registers in separate 4K boundary */
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_4K           0x00204e1018 /* [RW][32] Multiplier in separate 4K boundary */

/***************************************************************************
 *PLL_AVX_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT  11

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT   1
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000064

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT  11

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT   1
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x00000064

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT  11

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT   1
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x00000065

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT  11

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT   1
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x00000064

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT  11

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT   1
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x00000087

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT  11

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT   1
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x00000064

/* CLKGEN :: PLL_AVX_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_reserved0_MASK                 0xffffc000
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_reserved0_SHIFT                14

/* CLKGEN :: PLL_AVX_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_PDIV_MASK                      0x00003c00
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_PDIV_SHIFT                     10
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_PDIV_DEFAULT                   0x00000003

/* CLKGEN :: PLL_AVX_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_NDIV_INT_MASK                  0x000003ff
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_NDIV_INT_SHIFT                 0
#define BCHP_CLKGEN_PLL_AVX_PLL_DIV_NDIV_INT_DEFAULT               0x000000c8

/***************************************************************************
 *PLL_AVX_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_AVX_PLL_FRAC_reserved0_MASK                0xfff00000
#define BCHP_CLKGEN_PLL_AVX_PLL_FRAC_reserved0_SHIFT               20

/* CLKGEN :: PLL_AVX_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_FRAC_FRAC_CONTROL_MASK             0x000fffff
#define BCHP_CLKGEN_PLL_AVX_PLL_FRAC_FRAC_CONTROL_SHIFT            0
#define BCHP_CLKGEN_PLL_AVX_PLL_FRAC_FRAC_CONTROL_DEFAULT          0x00000000

/***************************************************************************
 *PLL_AVX_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_reserved0_MASK                0xfffffc00
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_reserved0_SHIFT               10

/* CLKGEN :: PLL_AVX_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000003

/* CLKGEN :: PLL_AVX_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000038
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       3
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT     0x00000000

/* CLKGEN :: PLL_AVX_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_AVX_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_AVX_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_AVX_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_AVX_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_AVX_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000002
#define BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        1

/* CLKGEN :: PLL_AVX_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_AVX_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_VCO_RANGE_MASK                0xc0000000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_VCO_RANGE_SHIFT               30
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_VCO_RANGE_DEFAULT             0x00000002

/* CLKGEN :: PLL_AVX_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_VCO_FB_DIV2_MASK              0x20000000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_VCO_FB_DIV2_SHIFT             29
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_VCO_FB_DIV2_DEFAULT           0x00000001

/* CLKGEN :: PLL_AVX_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_UPDATE_MASK              0x10000000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_UPDATE_SHIFT             28
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_UPDATE_DEFAULT           0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_SELECT_MASK              0x0e000000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_SELECT_SHIFT             25
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_SELECT_DEFAULT           0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_RESET_MASK               0x01000000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_RESET_SHIFT              24
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_RESET_DEFAULT            0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_MODE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_MODE_SHIFT               22
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_STAT_MODE_DEFAULT             0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PWM_RATE_MASK                 0x00300000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PWM_RATE_SHIFT                20
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PWM_RATE_DEFAULT              0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_POST_CTRL_RESETB_MASK         0x000c0000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_POST_CTRL_RESETB_SHIFT        18
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_POST_CTRL_RESETB_DEFAULT      0x00000003

/* CLKGEN :: PLL_AVX_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PLLRESERVED2_MASK             0x00030000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PLLRESERVED2_SHIFT            16
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PLLRESERVED2_DEFAULT          0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PLLRESERVED1_MASK             0x00008000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PLLRESERVED1_SHIFT            15
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_PLLRESERVED1_DEFAULT          0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_NDIV_RELOCK_MASK              0x00004000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_NDIV_RELOCK_SHIFT             14
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_NDIV_RELOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_FAST_LOCK_MASK                0x00002000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_FAST_LOCK_SHIFT               13
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_FAST_LOCK_DEFAULT             0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT       0x00000000

/***************************************************************************
 *PLL_AVX_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC2_PLLRESERVED0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC2_PLLRESERVED0_SHIFT           2
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC2_PLLRESERVED0_DEFAULT         0x00000000

/* CLKGEN :: PLL_AVX_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC2_LDO_MASK                     0x00000003
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC2_LDO_SHIFT                    0
#define BCHP_CLKGEN_PLL_AVX_PLL_MISC2_LDO_DEFAULT                  0x00000001

/***************************************************************************
 *PLL_AVX_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_AVX_PLL_PWRON_reserved0_SHIFT              1

/* CLKGEN :: PLL_AVX_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_PWRON_PWRON_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_PWRON_PWRON_PLL_SHIFT              0
#define BCHP_CLKGEN_PLL_AVX_PLL_PWRON_PWRON_PLL_DEFAULT            0x00000001

/***************************************************************************
 *PLL_AVX_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_AVX_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETD_SHIFT                 1
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETD_DEFAULT               0x00000000

/* CLKGEN :: PLL_AVX_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETA_SHIFT                 0
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_RESETA_DEFAULT               0x00000000

/***************************************************************************
 *PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AVX_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_AVX_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_AVX_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_AVX_PLL_STATUS_reserved0_MASK              0xfffff000
#define BCHP_CLKGEN_PLL_AVX_PLL_STATUS_reserved0_SHIFT             12

/* CLKGEN :: PLL_AVX_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_STATUS_TEST_STATUS_MASK            0x00000fff
#define BCHP_CLKGEN_PLL_AVX_PLL_STATUS_TEST_STATUS_SHIFT           0

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK   0xfffffff8
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT  3

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [02:02] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000004
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 2
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000002
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 1
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK   0xfffffff8
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT  3

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000004
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 2
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 1
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT  11

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT   1
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x0000000b

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT  11

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT   1
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x0000000d

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT  11

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT   1
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x00000009

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT  11

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT   1
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x00000007

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_DIV :: reserved0 [31:04] */
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_reserved0_MASK                 0xfffffff0
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_reserved0_SHIFT                4

/* CLKGEN :: PLL_CPU_PLL_DIV :: PDIV [03:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_PDIV_MASK                      0x0000000f
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_PDIV_SHIFT                     0
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_PDIV_DEFAULT                   0x00000003

/***************************************************************************
 *PLL_CPU_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_CPU_PLL_FRAC_reserved0_MASK                0xfff00000
#define BCHP_CLKGEN_PLL_CPU_PLL_FRAC_reserved0_SHIFT               20

/* CLKGEN :: PLL_CPU_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_FRAC_FRAC_CONTROL_MASK             0x000fffff
#define BCHP_CLKGEN_PLL_CPU_PLL_FRAC_FRAC_CONTROL_SHIFT            0
#define BCHP_CLKGEN_PLL_CPU_PLL_FRAC_FRAC_CONTROL_DEFAULT          0x00000000

/***************************************************************************
 *PLL_CPU_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_reserved0_MASK                0xfffffc00
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_reserved0_SHIFT               10

/* CLKGEN :: PLL_CPU_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000003

/* CLKGEN :: PLL_CPU_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000038
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       3
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT     0x00000000

/* CLKGEN :: PLL_CPU_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_CPU_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_LDO_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_CPU_PLL_LDO_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_CPU_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_CPU_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_CPU_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_CPU_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000002
#define BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        1

/* CLKGEN :: PLL_CPU_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_CPU_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_VCO_RANGE_MASK                0xc0000000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_VCO_RANGE_SHIFT               30
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_VCO_RANGE_DEFAULT             0x00000002

/* CLKGEN :: PLL_CPU_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_VCO_FB_DIV2_MASK              0x20000000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_VCO_FB_DIV2_SHIFT             29
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_VCO_FB_DIV2_DEFAULT           0x00000001

/* CLKGEN :: PLL_CPU_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_UPDATE_MASK              0x10000000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_UPDATE_SHIFT             28
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_UPDATE_DEFAULT           0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_SELECT_MASK              0x0e000000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_SELECT_SHIFT             25
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_SELECT_DEFAULT           0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_RESET_MASK               0x01000000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_RESET_SHIFT              24
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_RESET_DEFAULT            0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_MODE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_MODE_SHIFT               22
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_STAT_MODE_DEFAULT             0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PWM_RATE_MASK                 0x00300000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PWM_RATE_SHIFT                20
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PWM_RATE_DEFAULT              0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_POST_CTRL_RESETB_MASK         0x000c0000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_POST_CTRL_RESETB_SHIFT        18
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_POST_CTRL_RESETB_DEFAULT      0x00000003

/* CLKGEN :: PLL_CPU_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PLLRESERVED2_MASK             0x00030000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PLLRESERVED2_SHIFT            16
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PLLRESERVED2_DEFAULT          0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PLLRESERVED1_MASK             0x00008000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PLLRESERVED1_SHIFT            15
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_PLLRESERVED1_DEFAULT          0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_NDIV_RELOCK_MASK              0x00004000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_NDIV_RELOCK_SHIFT             14
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_NDIV_RELOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_FAST_LOCK_MASK                0x00002000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_FAST_LOCK_SHIFT               13
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_FAST_LOCK_DEFAULT             0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT       0x00000000

/***************************************************************************
 *PLL_CPU_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC2_PLLRESERVED0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC2_PLLRESERVED0_SHIFT           2
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC2_PLLRESERVED0_DEFAULT         0x00000000

/* CLKGEN :: PLL_CPU_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC2_LDO_MASK                     0x00000003
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC2_LDO_SHIFT                    0
#define BCHP_CLKGEN_PLL_CPU_PLL_MISC2_LDO_DEFAULT                  0x00000001

/***************************************************************************
 *PLL_CPU_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_CPU_PLL_PWRON_reserved0_SHIFT              1

/* CLKGEN :: PLL_CPU_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_PWRON_PWRON_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_PWRON_PWRON_PLL_SHIFT              0
#define BCHP_CLKGEN_PLL_CPU_PLL_PWRON_PWRON_PLL_DEFAULT            0x00000001

/***************************************************************************
 *PLL_CPU_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_RESET :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_CPU_PLL_RESET_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_CPU_PLL_RESET_reserved0_SHIFT              1

/* CLKGEN :: PLL_CPU_PLL_RESET :: RESETD [00:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_RESET_RESETD_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_CPU_PLL_RESET_RESETD_SHIFT                 0
#define BCHP_CLKGEN_PLL_CPU_PLL_RESET_RESETD_DEFAULT               0x00000000

/***************************************************************************
 *PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_CPU_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_CPU_PLL_STATUS_reserved0_MASK              0xfffff000
#define BCHP_CLKGEN_PLL_CPU_PLL_STATUS_reserved0_SHIFT             12

/* CLKGEN :: PLL_CPU_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_STATUS_TEST_STATUS_MASK            0x00000fff
#define BCHP_CLKGEN_PLL_CPU_PLL_STATUS_TEST_STATUS_SHIFT           0

/***************************************************************************
 *PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK 0x000001fe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT 1
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000012

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK 0x000001fe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT 1
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x00000023

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT 11

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK 0x000001fe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT 1
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x00000009

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT 11

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK 0x000001fe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT 1
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x00000064

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT 11

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK 0x000001fe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT 1
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x00000064

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT 11

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK 0x000001fe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT 1
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x0000005a

/* CLKGEN :: PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_reserved0_MASK             0xffffc000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_reserved0_SHIFT            14

/* CLKGEN :: PLL_NETWORK_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_PDIV_MASK                  0x00003c00
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_PDIV_SHIFT                 10
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_PDIV_DEFAULT               0x00000003

/* CLKGEN :: PLL_NETWORK_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_NDIV_INT_MASK              0x000003ff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_NDIV_INT_SHIFT             0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_DIV_NDIV_INT_DEFAULT           0x0000007d

/***************************************************************************
 *PLL_NETWORK_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_reserved0_MASK            0xfffffc00
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_reserved0_SHIFT           10

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000003

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK    0x00000038
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT   3
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_NETWORK_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LDO_PWRON_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LDO_PWRON_reserved0_SHIFT      1

/* CLKGEN :: PLL_NETWORK_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK   0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT  0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT 0x00000001

/***************************************************************************
 *PLL_NETWORK_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_reserved0_SHIFT    2

/* CLKGEN :: PLL_NETWORK_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_LOST_MASK     0x00000002
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_LOST_SHIFT    1

/* CLKGEN :: PLL_NETWORK_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_MASK          0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS_LOCK_SHIFT         0

/***************************************************************************
 *PLL_NETWORK_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_RANGE_MASK            0xc0000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_RANGE_SHIFT           30
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_RANGE_DEFAULT         0x00000002

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_FB_DIV2_MASK          0x20000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_FB_DIV2_SHIFT         29
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_VCO_FB_DIV2_DEFAULT       0x00000001

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_UPDATE_MASK          0x10000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_UPDATE_SHIFT         28
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_UPDATE_DEFAULT       0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_SELECT_MASK          0x0e000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_SELECT_SHIFT         25
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_SELECT_DEFAULT       0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_RESET_MASK           0x01000000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_RESET_SHIFT          24
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_RESET_DEFAULT        0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_MODE_MASK            0x00c00000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_MODE_SHIFT           22
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_STAT_MODE_DEFAULT         0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PWM_RATE_MASK             0x00300000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PWM_RATE_SHIFT            20
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PWM_RATE_DEFAULT          0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_POST_CTRL_RESETB_MASK     0x000c0000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_POST_CTRL_RESETB_SHIFT    18
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_POST_CTRL_RESETB_DEFAULT  0x00000003

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PLLRESERVED2_MASK         0x00030000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PLLRESERVED2_SHIFT        16
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PLLRESERVED2_DEFAULT      0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PLLRESERVED1_MASK         0x00008000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PLLRESERVED1_SHIFT        15
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_PLLRESERVED1_DEFAULT      0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_NDIV_RELOCK_MASK          0x00004000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_NDIV_RELOCK_SHIFT         14
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_NDIV_RELOCK_DEFAULT       0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_FAST_LOCK_MASK            0x00002000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_FAST_LOCK_SHIFT           13
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_FAST_LOCK_DEFAULT         0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_MASK      0x00000fff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_SHIFT     0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT   0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_PLLRESERVED0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_PLLRESERVED0_SHIFT       2
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_PLLRESERVED0_DEFAULT     0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_LDO_MASK                 0x00000003
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_LDO_SHIFT                0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_MISC2_LDO_DEFAULT              0x00000001

/***************************************************************************
 *PLL_NETWORK_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_NETWORK_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRON_PWRON_PLL_MASK           0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRON_PWRON_PLL_SHIFT          0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_PWRON_PWRON_PLL_DEFAULT        0x00000001

/***************************************************************************
 *PLL_NETWORK_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_reserved0_SHIFT          2

/* CLKGEN :: PLL_NETWORK_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETD_MASK              0x00000002
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETD_SHIFT             1
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETD_DEFAULT           0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETA_MASK              0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETA_SHIFT             0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_RESETA_DEFAULT           0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_NETWORK_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_NETWORK_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_STATUS_reserved0_MASK          0xfffff000
#define BCHP_CLKGEN_PLL_NETWORK_PLL_STATUS_reserved0_SHIFT         12

/* CLKGEN :: PLL_NETWORK_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_STATUS_TEST_STATUS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_NETWORK_PLL_STATUS_TEST_STATUS_SHIFT       0

/***************************************************************************
 *PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT 1
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000057

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT 1
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x00000064

/* CLKGEN :: PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_RAAGA_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_MASK               0xffffc000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_SHIFT              14

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_MASK                    0x00003c00
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_SHIFT                   10
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_DEFAULT                 0x00000001

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_MASK                0x000003ff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_SHIFT               0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_DEFAULT             0x0000003c

/***************************************************************************
 *PLL_RAAGA_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_MASK              0xfffffc00
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_SHIFT             10

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000003

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000038
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     3
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT   0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_RAAGA_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_reserved0_SHIFT        1

/* CLKGEN :: PLL_RAAGA_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK     0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT    0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT  0x00000001

/***************************************************************************
 *PLL_RAAGA_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_SHIFT      2

/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_LOST_MASK       0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_LOST_SHIFT      1

/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_RAAGA_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_RANGE_MASK              0xc0000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_RANGE_SHIFT             30
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_RANGE_DEFAULT           0x00000002

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_FB_DIV2_MASK            0x20000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_FB_DIV2_SHIFT           29
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_FB_DIV2_DEFAULT         0x00000001

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_MASK            0x10000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_SHIFT           28
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_DEFAULT         0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_MASK            0x0e000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_SHIFT           25
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_DEFAULT         0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET_MASK             0x01000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET_SHIFT            24
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET_DEFAULT          0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_MASK              0x00c00000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_SHIFT             22
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_DEFAULT           0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_SHIFT              20
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_DEFAULT            0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_POST_CTRL_RESETB_MASK       0x000c0000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_POST_CTRL_RESETB_SHIFT      18
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_POST_CTRL_RESETB_DEFAULT    0x00000003

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PLLRESERVED2_MASK           0x00030000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PLLRESERVED2_SHIFT          16
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PLLRESERVED2_DEFAULT        0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PLLRESERVED1_MASK           0x00008000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PLLRESERVED1_SHIFT          15
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PLLRESERVED1_DEFAULT        0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_NDIV_RELOCK_MASK            0x00004000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_NDIV_RELOCK_SHIFT           14
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_NDIV_RELOCK_DEFAULT         0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_MASK              0x00002000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_SHIFT             13
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT     0x00000000

/***************************************************************************
 *PLL_RAAGA_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_PLLRESERVED0_MASK          0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_PLLRESERVED0_SHIFT         2
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_PLLRESERVED0_DEFAULT       0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_LDO_MASK                   0x00000003
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_LDO_SHIFT                  0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC2_LDO_DEFAULT                0x00000001

/***************************************************************************
 *PLL_RAAGA_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_reserved0_SHIFT            1

/* CLKGEN :: PLL_RAAGA_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_PWRON_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_PWRON_PLL_SHIFT            0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_PWRON_PLL_DEFAULT          0x00000001

/***************************************************************************
 *PLL_RAAGA_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_SHIFT               1
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_DEFAULT             0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_SHIFT               0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_DEFAULT             0x00000000

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_RAAGA_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_reserved0_MASK            0xfffff000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_reserved0_SHIFT           12

/* CLKGEN :: PLL_RAAGA_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_TEST_STATUS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS_TEST_STATUS_SHIFT         0

/***************************************************************************
 *PLL_SC0_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT  11

/* CLKGEN :: PLL_SC0_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC0_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC0_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT   1
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000030

/* CLKGEN :: PLL_SC0_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SC0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_reserved0_MASK                 0xffffc000
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_reserved0_SHIFT                14

/* CLKGEN :: PLL_SC0_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_PDIV_MASK                      0x00003c00
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_PDIV_SHIFT                     10
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_PDIV_DEFAULT                   0x00000001

/* CLKGEN :: PLL_SC0_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_NDIV_INT_MASK                  0x000003ff
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_NDIV_INT_SHIFT                 0
#define BCHP_CLKGEN_PLL_SC0_PLL_DIV_NDIV_INT_DEFAULT               0x00000018

/***************************************************************************
 *PLL_SC0_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_SC0_PLL_FRAC_reserved0_MASK                0xfff00000
#define BCHP_CLKGEN_PLL_SC0_PLL_FRAC_reserved0_SHIFT               20

/* CLKGEN :: PLL_SC0_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_FRAC_FRAC_CONTROL_MASK             0x000fffff
#define BCHP_CLKGEN_PLL_SC0_PLL_FRAC_FRAC_CONTROL_SHIFT            0
#define BCHP_CLKGEN_PLL_SC0_PLL_FRAC_FRAC_CONTROL_DEFAULT          0x00000000

/***************************************************************************
 *PLL_SC0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_reserved0_MASK                0xfffffc00
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_reserved0_SHIFT               10

/* CLKGEN :: PLL_SC0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000005

/* CLKGEN :: PLL_SC0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000038
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       3
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT     0x00000000

/* CLKGEN :: PLL_SC0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_SC0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_SC0_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_SC0_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_SC0_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_SC0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_SC0_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000002
#define BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        1

/* CLKGEN :: PLL_SC0_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_SC0_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_VCO_RANGE_MASK                0xc0000000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_VCO_RANGE_SHIFT               30
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_VCO_RANGE_DEFAULT             0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_VCO_FB_DIV2_MASK              0x20000000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_VCO_FB_DIV2_SHIFT             29
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_VCO_FB_DIV2_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_UPDATE_MASK              0x10000000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_UPDATE_SHIFT             28
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_UPDATE_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_SELECT_MASK              0x0e000000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_SELECT_SHIFT             25
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_SELECT_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_RESET_MASK               0x01000000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_RESET_SHIFT              24
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_RESET_DEFAULT            0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_MODE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_MODE_SHIFT               22
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_STAT_MODE_DEFAULT             0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PWM_RATE_MASK                 0x00300000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PWM_RATE_SHIFT                20
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PWM_RATE_DEFAULT              0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_POST_CTRL_RESETB_MASK         0x000c0000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_POST_CTRL_RESETB_SHIFT        18
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_POST_CTRL_RESETB_DEFAULT      0x00000003

/* CLKGEN :: PLL_SC0_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PLLRESERVED2_MASK             0x00030000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PLLRESERVED2_SHIFT            16
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PLLRESERVED2_DEFAULT          0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PLLRESERVED1_MASK             0x00008000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PLLRESERVED1_SHIFT            15
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_PLLRESERVED1_DEFAULT          0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_NDIV_RELOCK_MASK              0x00004000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_NDIV_RELOCK_SHIFT             14
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_NDIV_RELOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_FAST_LOCK_MASK                0x00002000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_FAST_LOCK_SHIFT               13
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_FAST_LOCK_DEFAULT             0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT       0x00000000

/***************************************************************************
 *PLL_SC0_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC2_PLLRESERVED0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC2_PLLRESERVED0_SHIFT           2
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC2_PLLRESERVED0_DEFAULT         0x00000000

/* CLKGEN :: PLL_SC0_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC2_LDO_MASK                     0x00000003
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC2_LDO_SHIFT                    0
#define BCHP_CLKGEN_PLL_SC0_PLL_MISC2_LDO_DEFAULT                  0x00000001

/***************************************************************************
 *PLL_SC0_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC0_PLL_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_SC0_PLL_PWRON_reserved0_SHIFT              1

/* CLKGEN :: PLL_SC0_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_PWRON_PWRON_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_SC0_PLL_PWRON_PWRON_PLL_SHIFT              0
#define BCHP_CLKGEN_PLL_SC0_PLL_PWRON_PWRON_PLL_DEFAULT            0x00000001

/***************************************************************************
 *PLL_SC0_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_SC0_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETD_SHIFT                 1
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETD_DEFAULT               0x00000000

/* CLKGEN :: PLL_SC0_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETA_SHIFT                 0
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETA_DEFAULT               0x00000000

/***************************************************************************
 *PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SC0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SC0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_SC0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SC0_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SC0_PLL_STATUS_reserved0_MASK              0xfffff000
#define BCHP_CLKGEN_PLL_SC0_PLL_STATUS_reserved0_SHIFT             12

/* CLKGEN :: PLL_SC0_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_STATUS_TEST_STATUS_MASK            0x00000fff
#define BCHP_CLKGEN_PLL_SC0_PLL_STATUS_TEST_STATUS_SHIFT           0

/***************************************************************************
 *PLL_SC1_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT  11

/* CLKGEN :: PLL_SC1_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC1_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC1_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT   1
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000030

/* CLKGEN :: PLL_SC1_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SC1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_reserved0_MASK                 0xffffc000
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_reserved0_SHIFT                14

/* CLKGEN :: PLL_SC1_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_PDIV_MASK                      0x00003c00
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_PDIV_SHIFT                     10
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_PDIV_DEFAULT                   0x00000001

/* CLKGEN :: PLL_SC1_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_NDIV_INT_MASK                  0x000003ff
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_NDIV_INT_SHIFT                 0
#define BCHP_CLKGEN_PLL_SC1_PLL_DIV_NDIV_INT_DEFAULT               0x00000018

/***************************************************************************
 *PLL_SC1_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_SC1_PLL_FRAC_reserved0_MASK                0xfff00000
#define BCHP_CLKGEN_PLL_SC1_PLL_FRAC_reserved0_SHIFT               20

/* CLKGEN :: PLL_SC1_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_FRAC_FRAC_CONTROL_MASK             0x000fffff
#define BCHP_CLKGEN_PLL_SC1_PLL_FRAC_FRAC_CONTROL_SHIFT            0
#define BCHP_CLKGEN_PLL_SC1_PLL_FRAC_FRAC_CONTROL_DEFAULT          0x00000000

/***************************************************************************
 *PLL_SC1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_reserved0_MASK                0xfffffc00
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_reserved0_SHIFT               10

/* CLKGEN :: PLL_SC1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000005

/* CLKGEN :: PLL_SC1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000038
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       3
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT     0x00000000

/* CLKGEN :: PLL_SC1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_SC1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_SC1_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_SC1_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_SC1_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_SC1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_SC1_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000002
#define BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        1

/* CLKGEN :: PLL_SC1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_SC1_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_VCO_RANGE_MASK                0xc0000000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_VCO_RANGE_SHIFT               30
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_VCO_RANGE_DEFAULT             0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_VCO_FB_DIV2_MASK              0x20000000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_VCO_FB_DIV2_SHIFT             29
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_VCO_FB_DIV2_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_UPDATE_MASK              0x10000000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_UPDATE_SHIFT             28
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_UPDATE_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_SELECT_MASK              0x0e000000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_SELECT_SHIFT             25
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_SELECT_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_RESET_MASK               0x01000000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_RESET_SHIFT              24
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_RESET_DEFAULT            0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_MODE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_MODE_SHIFT               22
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_STAT_MODE_DEFAULT             0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PWM_RATE_MASK                 0x00300000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PWM_RATE_SHIFT                20
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PWM_RATE_DEFAULT              0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_POST_CTRL_RESETB_MASK         0x000c0000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_POST_CTRL_RESETB_SHIFT        18
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_POST_CTRL_RESETB_DEFAULT      0x00000003

/* CLKGEN :: PLL_SC1_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PLLRESERVED2_MASK             0x00030000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PLLRESERVED2_SHIFT            16
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PLLRESERVED2_DEFAULT          0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PLLRESERVED1_MASK             0x00008000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PLLRESERVED1_SHIFT            15
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_PLLRESERVED1_DEFAULT          0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_NDIV_RELOCK_MASK              0x00004000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_NDIV_RELOCK_SHIFT             14
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_NDIV_RELOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_FAST_LOCK_MASK                0x00002000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_FAST_LOCK_SHIFT               13
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_FAST_LOCK_DEFAULT             0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT       0x00000000

/***************************************************************************
 *PLL_SC1_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC2_PLLRESERVED0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC2_PLLRESERVED0_SHIFT           2
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC2_PLLRESERVED0_DEFAULT         0x00000000

/* CLKGEN :: PLL_SC1_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC2_LDO_MASK                     0x00000003
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC2_LDO_SHIFT                    0
#define BCHP_CLKGEN_PLL_SC1_PLL_MISC2_LDO_DEFAULT                  0x00000001

/***************************************************************************
 *PLL_SC1_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC1_PLL_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_SC1_PLL_PWRON_reserved0_SHIFT              1

/* CLKGEN :: PLL_SC1_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_PWRON_PWRON_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_SC1_PLL_PWRON_PWRON_PLL_SHIFT              0
#define BCHP_CLKGEN_PLL_SC1_PLL_PWRON_PWRON_PLL_DEFAULT            0x00000001

/***************************************************************************
 *PLL_SC1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_SC1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETD_SHIFT                 1
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETD_DEFAULT               0x00000000

/* CLKGEN :: PLL_SC1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETA_SHIFT                 0
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETA_DEFAULT               0x00000000

/***************************************************************************
 *PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SC1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SC1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_SC1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SC1_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SC1_PLL_STATUS_reserved0_MASK              0xfffff000
#define BCHP_CLKGEN_PLL_SC1_PLL_STATUS_reserved0_SHIFT             12

/* CLKGEN :: PLL_SC1_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_STATUS_TEST_STATUS_MASK            0x00000fff
#define BCHP_CLKGEN_PLL_SC1_PLL_STATUS_TEST_STATUS_SHIFT           0

/***************************************************************************
 *PLL_SYS0_PLL_BG_PWRON - Bandgap Power on
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_BG_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_BG_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_BG_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_SYS0_PLL_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_BG_PWRON_BG_PWRON_PLL_MASK        0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_BG_PWRON_BG_PWRON_PLL_SHIFT       0
#define BCHP_CLKGEN_PLL_SYS0_PLL_BG_PWRON_BG_PWRON_PLL_DEFAULT     0x00000001

/***************************************************************************
 *PLL_SYS0_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK   0x000001fe
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT  1
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000006

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK   0x000001fe
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT  1
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x00000051

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK   0x000001fe
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT  1
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x0000000c

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK   0x000001fe
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT  1
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x00000090

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK   0x000001fe
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT  1
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x00000012

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK   0x000001fe
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT  1
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x00000027

/* CLKGEN :: PLL_SYS0_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_MASK                0xffffc000
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_SHIFT               14

/* CLKGEN :: PLL_SYS0_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_MASK                     0x00003c00
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_SHIFT                    10
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_DEFAULT                  0x00000001

/* CLKGEN :: PLL_SYS0_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_MASK                 0x000003ff
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_SHIFT                0
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_DEFAULT              0x00000048

/***************************************************************************
 *PLL_SYS0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_MASK               0xfffffc00
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_SHIFT              10

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000008

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000038
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      3
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT    0x00000000

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000003

/***************************************************************************
 *PLL_SYS0_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_HOLD_CH_ALL_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_HOLD_CH_ALL_reserved0_SHIFT       1

/* CLKGEN :: PLL_SYS0_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK      0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT     0
#define BCHP_CLKGEN_PLL_SYS0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT   0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_LDO_CTRL :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_CTRL_reserved0_MASK           0xffff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_CTRL_reserved0_SHIFT          16

/* CLKGEN :: PLL_SYS0_PLL_LDO_CTRL :: LDO_CTRL [15:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_CTRL_LDO_CTRL_MASK            0x0000ffff
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_CTRL_LDO_CTRL_SHIFT           0
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_CTRL_LDO_CTRL_DEFAULT         0x00005005

/***************************************************************************
 *PLL_SYS0_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_PWRON_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_PWRON_reserved0_SHIFT         1

/* CLKGEN :: PLL_SYS0_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK      0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT     0
#define BCHP_CLKGEN_PLL_SYS0_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT   0x00000001

/***************************************************************************
 *PLL_SYS0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       1

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL_SYS0_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCO_RANGE_LOW [31:31] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_RANGE_LOW_MASK           0x80000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_RANGE_LOW_SHIFT          31
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_RANGE_LOW_DEFAULT        0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCO_RANGE_HIGH [30:30] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_RANGE_HIGH_MASK          0x40000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_RANGE_HIGH_SHIFT         30
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_RANGE_HIGH_DEFAULT       0x00000001

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCO_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DIV2_MASK                0x20000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DIV2_SHIFT               29
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DIV2_DEFAULT             0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_MASK             0x10000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_SHIFT            28
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_DEFAULT          0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_MASK             0x0e000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_SHIFT            25
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_DEFAULT          0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET_MASK              0x01000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET_SHIFT             24
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET_DEFAULT           0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_MASK               0x00c00000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_SHIFT              22
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_DEFAULT            0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: REF_ALT_OFFS [21:21] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REF_ALT_OFFS_MASK            0x00200000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REF_ALT_OFFS_SHIFT           21
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REF_ALT_OFFS_DEFAULT         0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: PWM_RATE [20:19] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_MASK                0x00180000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_SHIFT               19
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_DEFAULT             0x00000001

/* CLKGEN :: PLL_SYS0_PLL_MISC :: POST_CTRL_RESETB [18:17] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POST_CTRL_RESETB_MASK        0x00060000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POST_CTRL_RESETB_SHIFT       17
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POST_CTRL_RESETB_DEFAULT     0x00000003

/* CLKGEN :: PLL_SYS0_PLL_MISC :: NDIV_RELOCK [16:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_MASK             0x00010000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_SHIFT            16
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_DEFAULT          0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: FAST_LOCK [15:15] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_MASK               0x00008000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_SHIFT              15
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_DEFAULT            0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DITHER_DISABLE [14:14] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DITHER_DISABLE_MASK          0x00004000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DITHER_DISABLE_SHIFT         14
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DITHER_DISABLE_DEFAULT       0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [13:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00002000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 13
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS [12:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00001ffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        1
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT      0x00000000

/* CLKGEN :: PLL_SYS0_PLL_MISC :: AUX_CTRL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_MASK                0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_SHIFT               0
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_DEFAULT             0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC2 :: PLLRESERVED0 [31:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_PLLRESERVED0_MASK           0xffffffff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_PLLRESERVED0_SHIFT          0
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_PLLRESERVED0_DEFAULT        0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRON_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRON_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRON_PWRON_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRON_PWRON_PLL_SHIFT             0
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRON_PWRON_PLL_DEFAULT           0x00000001

/***************************************************************************
 *PLL_SYS0_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_RESET :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_RESET_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_RESET_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_RESET :: RESETD [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_RESET_RESETD_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_RESET_RESETD_SHIFT                0
#define BCHP_CLKGEN_PLL_SYS0_PLL_RESET_RESETD_DEFAULT              0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS0_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL_SYS0_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_TEST_STATUS_MASK           0x00000fff
#define BCHP_CLKGEN_PLL_SYS0_PLL_STATUS_TEST_STATUS_SHIFT          0

/***************************************************************************
 *PLL_V3D_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT  11

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT   1
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000006

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_V3D_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT  11

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT   1
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x00000064

/* CLKGEN :: PLL_V3D_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_V3D_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_V3D_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_reserved0_MASK                 0xffffc000
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_reserved0_SHIFT                14

/* CLKGEN :: PLL_V3D_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_PDIV_MASK                      0x00003c00
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_PDIV_SHIFT                     10
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_PDIV_DEFAULT                   0x00000003

/* CLKGEN :: PLL_V3D_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_NDIV_INT_MASK                  0x000003ff
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_NDIV_INT_SHIFT                 0
#define BCHP_CLKGEN_PLL_V3D_PLL_DIV_NDIV_INT_DEFAULT               0x000000af

/***************************************************************************
 *PLL_V3D_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_V3D_PLL_FRAC_reserved0_MASK                0xfff00000
#define BCHP_CLKGEN_PLL_V3D_PLL_FRAC_reserved0_SHIFT               20

/* CLKGEN :: PLL_V3D_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_FRAC_FRAC_CONTROL_MASK             0x000fffff
#define BCHP_CLKGEN_PLL_V3D_PLL_FRAC_FRAC_CONTROL_SHIFT            0
#define BCHP_CLKGEN_PLL_V3D_PLL_FRAC_FRAC_CONTROL_DEFAULT          0x00000000

/***************************************************************************
 *PLL_V3D_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_reserved0_MASK                0xfffffc00
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_reserved0_SHIFT               10

/* CLKGEN :: PLL_V3D_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000003

/* CLKGEN :: PLL_V3D_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000038
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       3
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT     0x00000000

/* CLKGEN :: PLL_V3D_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_V3D_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_V3D_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_V3D_PLL_LDO_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_V3D_PLL_LDO_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_V3D_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_V3D_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_V3D_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_V3D_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_V3D_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000002
#define BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        1

/* CLKGEN :: PLL_V3D_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_V3D_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_VCO_RANGE_MASK                0xc0000000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_VCO_RANGE_SHIFT               30
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_VCO_RANGE_DEFAULT             0x00000002

/* CLKGEN :: PLL_V3D_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_VCO_FB_DIV2_MASK              0x20000000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_VCO_FB_DIV2_SHIFT             29
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_VCO_FB_DIV2_DEFAULT           0x00000001

/* CLKGEN :: PLL_V3D_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_UPDATE_MASK              0x10000000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_UPDATE_SHIFT             28
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_UPDATE_DEFAULT           0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_SELECT_MASK              0x0e000000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_SELECT_SHIFT             25
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_SELECT_DEFAULT           0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_RESET_MASK               0x01000000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_RESET_SHIFT              24
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_RESET_DEFAULT            0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_MODE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_MODE_SHIFT               22
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_STAT_MODE_DEFAULT             0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PWM_RATE_MASK                 0x00300000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PWM_RATE_SHIFT                20
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PWM_RATE_DEFAULT              0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_POST_CTRL_RESETB_MASK         0x000c0000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_POST_CTRL_RESETB_SHIFT        18
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_POST_CTRL_RESETB_DEFAULT      0x00000003

/* CLKGEN :: PLL_V3D_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PLLRESERVED2_MASK             0x00030000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PLLRESERVED2_SHIFT            16
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PLLRESERVED2_DEFAULT          0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PLLRESERVED1_MASK             0x00008000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PLLRESERVED1_SHIFT            15
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_PLLRESERVED1_DEFAULT          0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_NDIV_RELOCK_MASK              0x00004000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_NDIV_RELOCK_SHIFT             14
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_NDIV_RELOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_FAST_LOCK_MASK                0x00002000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_FAST_LOCK_SHIFT               13
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_FAST_LOCK_DEFAULT             0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT       0x00000000

/***************************************************************************
 *PLL_V3D_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC2_PLLRESERVED0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC2_PLLRESERVED0_SHIFT           2
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC2_PLLRESERVED0_DEFAULT         0x00000000

/* CLKGEN :: PLL_V3D_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC2_LDO_MASK                     0x00000003
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC2_LDO_SHIFT                    0
#define BCHP_CLKGEN_PLL_V3D_PLL_MISC2_LDO_DEFAULT                  0x00000001

/***************************************************************************
 *PLL_V3D_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_V3D_PLL_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_V3D_PLL_PWRON_reserved0_SHIFT              1

/* CLKGEN :: PLL_V3D_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_PWRON_PWRON_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_V3D_PLL_PWRON_PWRON_PLL_SHIFT              0
#define BCHP_CLKGEN_PLL_V3D_PLL_PWRON_PWRON_PLL_DEFAULT            0x00000001

/***************************************************************************
 *PLL_V3D_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_V3D_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_RESETD_SHIFT                 1
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_RESETD_DEFAULT               0x00000000

/* CLKGEN :: PLL_V3D_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_RESETA_SHIFT                 0
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_RESETA_DEFAULT               0x00000000

/***************************************************************************
 *PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_V3D_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_V3D_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_V3D_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_V3D_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_V3D_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_V3D_PLL_STATUS_reserved0_MASK              0xfffff000
#define BCHP_CLKGEN_PLL_V3D_PLL_STATUS_reserved0_SHIFT             12

/* CLKGEN :: PLL_V3D_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_STATUS_TEST_STATUS_MASK            0x00000fff
#define BCHP_CLKGEN_PLL_V3D_PLL_STATUS_TEST_STATUS_SHIFT           0

/***************************************************************************
 *PLL_VCXO0_PLL_BG_PWRON - Bandgap Power on
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_BG_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON_reserved0_SHIFT         1

/* CLKGEN :: PLL_VCXO0_PLL_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON_BG_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON_BG_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON_BG_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT 1
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000040

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT 1
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x000000fa

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT 11

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT 1
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x0000007d

/* CLKGEN :: PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_reserved0_MASK               0xffffc000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_reserved0_SHIFT              14

/* CLKGEN :: PLL_VCXO0_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_PDIV_MASK                    0x00003c00
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_PDIV_SHIFT                   10
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_PDIV_DEFAULT                 0x00000002

/* CLKGEN :: PLL_VCXO0_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_NDIV_INT_MASK                0x000003ff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_NDIV_INT_SHIFT               0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_DIV_NDIV_INT_DEFAULT             0x00000040

/***************************************************************************
 *PLL_VCXO0_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_reserved0_MASK              0xfff00000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_reserved0_SHIFT             20

/* CLKGEN :: PLL_VCXO0_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_FRAC_CONTROL_MASK           0x000fffff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_FRAC_CONTROL_SHIFT          0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_FRAC_FRAC_CONTROL_DEFAULT        0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_reserved0_MASK              0xfffffc00
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_reserved0_SHIFT             10

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000007

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000038
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     3
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT   0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000004

/***************************************************************************
 *PLL_VCXO0_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_HOLD_CH_ALL_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_HOLD_CH_ALL_reserved0_SHIFT      1

/* CLKGEN :: PLL_VCXO0_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK     0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT    0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT  0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_LDO_CTRL :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_CTRL_reserved0_MASK          0xffff0000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_CTRL_reserved0_SHIFT         16

/* CLKGEN :: PLL_VCXO0_PLL_LDO_CTRL :: LDO_CTRL [15:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_CTRL_LDO_CTRL_MASK           0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_CTRL_LDO_CTRL_SHIFT          0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_CTRL_LDO_CTRL_DEFAULT        0x00005005

/***************************************************************************
 *PLL_VCXO0_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_reserved0_SHIFT        1

/* CLKGEN :: PLL_VCXO0_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK     0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT    0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT  0x00000001

/***************************************************************************
 *PLL_VCXO0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_reserved0_SHIFT      2

/* CLKGEN :: PLL_VCXO0_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_LOCK_LOST_MASK       0x00000002
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_LOCK_LOST_SHIFT      1

/* CLKGEN :: PLL_VCXO0_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_VCXO0_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_MISC :: VCO_RANGE_LOW [31:31] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_RANGE_LOW_MASK          0x80000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_RANGE_LOW_SHIFT         31
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_RANGE_LOW_DEFAULT       0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: VCO_RANGE_HIGH [30:30] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_RANGE_HIGH_MASK         0x40000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_RANGE_HIGH_SHIFT        30
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_RANGE_HIGH_DEFAULT      0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: VCO_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_DIV2_MASK               0x20000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_DIV2_SHIFT              29
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_VCO_DIV2_DEFAULT            0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_UPDATE_MASK            0x10000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_UPDATE_SHIFT           28
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_UPDATE_DEFAULT         0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_SELECT_MASK            0x0e000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_SELECT_SHIFT           25
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_SELECT_DEFAULT         0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_RESET_MASK             0x01000000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_RESET_SHIFT            24
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_RESET_DEFAULT          0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_MODE_MASK              0x00c00000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_MODE_SHIFT             22
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_STAT_MODE_DEFAULT           0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: REF_ALT_OFFS [21:21] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_REF_ALT_OFFS_MASK           0x00200000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_REF_ALT_OFFS_SHIFT          21
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_REF_ALT_OFFS_DEFAULT        0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: PWM_RATE [20:19] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_PWM_RATE_MASK               0x00180000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_PWM_RATE_SHIFT              19
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_PWM_RATE_DEFAULT            0x00000003

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: POST_CTRL_RESETB [18:17] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_POST_CTRL_RESETB_MASK       0x00060000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_POST_CTRL_RESETB_SHIFT      17
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_POST_CTRL_RESETB_DEFAULT    0x00000003

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: NDIV_RELOCK [16:16] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_NDIV_RELOCK_MASK            0x00010000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_NDIV_RELOCK_SHIFT           16
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_NDIV_RELOCK_DEFAULT         0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: FAST_LOCK [15:15] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_FAST_LOCK_MASK              0x00008000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_FAST_LOCK_SHIFT             15
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_FAST_LOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: DITHER_DISABLE [14:14] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DITHER_DISABLE_MASK         0x00004000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DITHER_DISABLE_SHIFT        14
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DITHER_DISABLE_DEFAULT      0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [13:13] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00002000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 13
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: DCO_CTRL_BYPASS [12:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00001ffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       1
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT     0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_MISC :: AUX_CTRL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_AUX_CTRL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_AUX_CTRL_SHIFT              0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC_AUX_CTRL_DEFAULT            0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_MISC2 :: PLLRESERVED0 [31:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC2_PLLRESERVED0_MASK          0xffffffff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC2_PLLRESERVED0_SHIFT         0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_MISC2_PLLRESERVED0_DEFAULT       0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_reserved0_SHIFT            1

/* CLKGEN :: PLL_VCXO0_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_PWRON_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_PWRON_PLL_SHIFT            0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_PWRON_PLL_DEFAULT          0x00000001

/***************************************************************************
 *PLL_VCXO0_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_VCXO0_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_SHIFT               1
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_DEFAULT             0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_SHIFT               0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_DEFAULT             0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO0_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_STATUS_reserved0_MASK            0xfffff000
#define BCHP_CLKGEN_PLL_VCXO0_PLL_STATUS_reserved0_SHIFT           12

/* CLKGEN :: PLL_VCXO0_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_STATUS_TEST_STATUS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_VCXO0_PLL_STATUS_TEST_STATUS_SHIFT         0

/***************************************************************************
 *PLL_VCXO1_PLL_BG_PWRON - Bandgap Power on
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_BG_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON_reserved0_SHIFT         1

/* CLKGEN :: PLL_VCXO1_PLL_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON_BG_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON_BG_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON_BG_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT 1
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000040

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT 1
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x000000fa

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT 11

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK  0x000001fe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT 1
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x0000007d

/* CLKGEN :: PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_reserved0_MASK               0xffffc000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_reserved0_SHIFT              14

/* CLKGEN :: PLL_VCXO1_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_PDIV_MASK                    0x00003c00
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_PDIV_SHIFT                   10
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_PDIV_DEFAULT                 0x00000002

/* CLKGEN :: PLL_VCXO1_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_NDIV_INT_MASK                0x000003ff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_NDIV_INT_SHIFT               0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_DIV_NDIV_INT_DEFAULT             0x00000040

/***************************************************************************
 *PLL_VCXO1_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_reserved0_MASK              0xfff00000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_reserved0_SHIFT             20

/* CLKGEN :: PLL_VCXO1_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_FRAC_CONTROL_MASK           0x000fffff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_FRAC_CONTROL_SHIFT          0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_FRAC_FRAC_CONTROL_DEFAULT        0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_reserved0_MASK              0xfffffc00
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_reserved0_SHIFT             10

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000007

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000038
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     3
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT   0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000004

/***************************************************************************
 *PLL_VCXO1_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_HOLD_CH_ALL_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_HOLD_CH_ALL_reserved0_SHIFT      1

/* CLKGEN :: PLL_VCXO1_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK     0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT    0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT  0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_LDO_CTRL :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_CTRL_reserved0_MASK          0xffff0000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_CTRL_reserved0_SHIFT         16

/* CLKGEN :: PLL_VCXO1_PLL_LDO_CTRL :: LDO_CTRL [15:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_CTRL_LDO_CTRL_MASK           0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_CTRL_LDO_CTRL_SHIFT          0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_CTRL_LDO_CTRL_DEFAULT        0x00005005

/***************************************************************************
 *PLL_VCXO1_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_reserved0_SHIFT        1

/* CLKGEN :: PLL_VCXO1_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK     0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT    0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT  0x00000001

/***************************************************************************
 *PLL_VCXO1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_reserved0_SHIFT      2

/* CLKGEN :: PLL_VCXO1_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_LOCK_LOST_MASK       0x00000002
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_LOCK_LOST_SHIFT      1

/* CLKGEN :: PLL_VCXO1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_VCXO1_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_MISC :: VCO_RANGE_LOW [31:31] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_RANGE_LOW_MASK          0x80000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_RANGE_LOW_SHIFT         31
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_RANGE_LOW_DEFAULT       0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: VCO_RANGE_HIGH [30:30] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_RANGE_HIGH_MASK         0x40000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_RANGE_HIGH_SHIFT        30
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_RANGE_HIGH_DEFAULT      0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: VCO_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_DIV2_MASK               0x20000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_DIV2_SHIFT              29
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_VCO_DIV2_DEFAULT            0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_UPDATE_MASK            0x10000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_UPDATE_SHIFT           28
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_UPDATE_DEFAULT         0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_SELECT_MASK            0x0e000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_SELECT_SHIFT           25
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_SELECT_DEFAULT         0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_RESET_MASK             0x01000000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_RESET_SHIFT            24
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_RESET_DEFAULT          0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_MODE_MASK              0x00c00000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_MODE_SHIFT             22
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_STAT_MODE_DEFAULT           0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: REF_ALT_OFFS [21:21] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_REF_ALT_OFFS_MASK           0x00200000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_REF_ALT_OFFS_SHIFT          21
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_REF_ALT_OFFS_DEFAULT        0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: PWM_RATE [20:19] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_PWM_RATE_MASK               0x00180000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_PWM_RATE_SHIFT              19
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_PWM_RATE_DEFAULT            0x00000003

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: POST_CTRL_RESETB [18:17] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_POST_CTRL_RESETB_MASK       0x00060000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_POST_CTRL_RESETB_SHIFT      17
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_POST_CTRL_RESETB_DEFAULT    0x00000003

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: NDIV_RELOCK [16:16] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_NDIV_RELOCK_MASK            0x00010000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_NDIV_RELOCK_SHIFT           16
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_NDIV_RELOCK_DEFAULT         0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: FAST_LOCK [15:15] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_FAST_LOCK_MASK              0x00008000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_FAST_LOCK_SHIFT             15
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_FAST_LOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: DITHER_DISABLE [14:14] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DITHER_DISABLE_MASK         0x00004000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DITHER_DISABLE_SHIFT        14
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DITHER_DISABLE_DEFAULT      0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [13:13] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00002000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 13
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: DCO_CTRL_BYPASS [12:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00001ffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       1
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT     0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_MISC :: AUX_CTRL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_AUX_CTRL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_AUX_CTRL_SHIFT              0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC_AUX_CTRL_DEFAULT            0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_MISC2 :: PLLRESERVED0 [31:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC2_PLLRESERVED0_MASK          0xffffffff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC2_PLLRESERVED0_SHIFT         0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_MISC2_PLLRESERVED0_DEFAULT       0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_reserved0_SHIFT            1

/* CLKGEN :: PLL_VCXO1_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_PWRON_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_PWRON_PLL_SHIFT            0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_PWRON_PLL_DEFAULT          0x00000001

/***************************************************************************
 *PLL_VCXO1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_VCXO1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_SHIFT               1
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_DEFAULT             0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_SHIFT               0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_DEFAULT             0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_VCXO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_VCXO1_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_STATUS_reserved0_MASK            0xfffff000
#define BCHP_CLKGEN_PLL_VCXO1_PLL_STATUS_reserved0_SHIFT           12

/* CLKGEN :: PLL_VCXO1_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_STATUS_TEST_STATUS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_VCXO1_PLL_STATUS_TEST_STATUS_SHIFT         0

/***************************************************************************
 *PLL_XPT_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT  11

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT   1
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000008

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT  11

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT   1
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x0000000c

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT  11

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT   1
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x00000008

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT  11

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT   1
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x0000000c

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT  11

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT   1
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x0000000f

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK   0xfffff800
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT  11

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK    0x000001fe
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT   1
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x00000087

/* CLKGEN :: PLL_XPT_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_reserved0_MASK                 0xffffc000
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_reserved0_SHIFT                14

/* CLKGEN :: PLL_XPT_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_PDIV_MASK                      0x00003c00
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_PDIV_SHIFT                     10
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_PDIV_DEFAULT                   0x00000001

/* CLKGEN :: PLL_XPT_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_NDIV_INT_MASK                  0x000003ff
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_NDIV_INT_SHIFT                 0
#define BCHP_CLKGEN_PLL_XPT_PLL_DIV_NDIV_INT_DEFAULT               0x0000003c

/***************************************************************************
 *PLL_XPT_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_reserved0_MASK                0xfffffc00
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_reserved0_SHIFT               10

/* CLKGEN :: PLL_XPT_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000003

/* CLKGEN :: PLL_XPT_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000038
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       3
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT     0x00000000

/* CLKGEN :: PLL_XPT_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL_XPT_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_LDO_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL_XPT_PLL_LDO_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL_XPT_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK       0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT      0
#define BCHP_CLKGEN_PLL_XPT_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT    0x00000001

/***************************************************************************
 *PLL_XPT_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS_reserved0_SHIFT        2

/* CLKGEN :: PLL_XPT_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS_LOCK_LOST_MASK         0x00000002
#define BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS_LOCK_LOST_SHIFT        1

/* CLKGEN :: PLL_XPT_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_XPT_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_MISC :: VCO_RANGE [31:30] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_VCO_RANGE_MASK                0xc0000000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_VCO_RANGE_SHIFT               30
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_VCO_RANGE_DEFAULT             0x00000002

/* CLKGEN :: PLL_XPT_PLL_MISC :: VCO_FB_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_VCO_FB_DIV2_MASK              0x20000000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_VCO_FB_DIV2_SHIFT             29
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_VCO_FB_DIV2_DEFAULT           0x00000001

/* CLKGEN :: PLL_XPT_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_UPDATE_MASK              0x10000000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_UPDATE_SHIFT             28
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_UPDATE_DEFAULT           0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_SELECT_MASK              0x0e000000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_SELECT_SHIFT             25
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_SELECT_DEFAULT           0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_RESET_MASK               0x01000000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_RESET_SHIFT              24
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_RESET_DEFAULT            0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_MODE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_MODE_SHIFT               22
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_STAT_MODE_DEFAULT             0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: PWM_RATE [21:20] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PWM_RATE_MASK                 0x00300000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PWM_RATE_SHIFT                20
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PWM_RATE_DEFAULT              0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: POST_CTRL_RESETB [19:18] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_POST_CTRL_RESETB_MASK         0x000c0000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_POST_CTRL_RESETB_SHIFT        18
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_POST_CTRL_RESETB_DEFAULT      0x00000003

/* CLKGEN :: PLL_XPT_PLL_MISC :: PLLRESERVED2 [17:16] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PLLRESERVED2_MASK             0x00030000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PLLRESERVED2_SHIFT            16
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PLLRESERVED2_DEFAULT          0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: PLLRESERVED1 [15:15] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PLLRESERVED1_MASK             0x00008000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PLLRESERVED1_SHIFT            15
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_PLLRESERVED1_DEFAULT          0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: NDIV_RELOCK [14:14] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_NDIV_RELOCK_MASK              0x00004000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_NDIV_RELOCK_SHIFT             14
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_NDIV_RELOCK_DEFAULT           0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: FAST_LOCK [13:13] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_FAST_LOCK_MASK                0x00002000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_FAST_LOCK_SHIFT               13
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_FAST_LOCK_DEFAULT             0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT       0x00000000

/***************************************************************************
 *PLL_XPT_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_MISC2 :: PLLRESERVED0 [31:02] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC2_PLLRESERVED0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC2_PLLRESERVED0_SHIFT           2
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC2_PLLRESERVED0_DEFAULT         0x00000000

/* CLKGEN :: PLL_XPT_PLL_MISC2 :: LDO [01:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC2_LDO_MASK                     0x00000003
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC2_LDO_SHIFT                    0
#define BCHP_CLKGEN_PLL_XPT_PLL_MISC2_LDO_DEFAULT                  0x00000001

/***************************************************************************
 *PLL_XPT_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_XPT_PLL_PWRON_reserved0_SHIFT              1

/* CLKGEN :: PLL_XPT_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_PWRON_PWRON_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_PWRON_PWRON_PLL_SHIFT              0
#define BCHP_CLKGEN_PLL_XPT_PLL_PWRON_PWRON_PLL_DEFAULT            0x00000001

/***************************************************************************
 *PLL_XPT_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_RESET :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_XPT_PLL_RESET_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_XPT_PLL_RESET_reserved0_SHIFT              1

/* CLKGEN :: PLL_XPT_PLL_RESET :: RESETD [00:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_RESET_RESETD_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_XPT_PLL_RESET_RESETD_SHIFT                 0
#define BCHP_CLKGEN_PLL_XPT_PLL_RESET_RESETD_DEFAULT               0x00000000

/***************************************************************************
 *PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_XPT_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL_XPT_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL_XPT_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_XPT_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL_XPT_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_XPT_PLL_STATUS_reserved0_MASK              0xfffff000
#define BCHP_CLKGEN_PLL_XPT_PLL_STATUS_reserved0_SHIFT             12

/* CLKGEN :: PLL_XPT_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL_XPT_PLL_STATUS_TEST_STATUS_MASK            0x00000fff
#define BCHP_CLKGEN_PLL_XPT_PLL_STATUS_TEST_STATUS_SHIFT           0

/***************************************************************************
 *AON_SYS_AON_INST_CLOCK_ENABLE - Aon sys aon inst clock enable
 ***************************************************************************/
/* CLKGEN :: AON_SYS_AON_INST_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_reserved0_SHIFT  1

/* CLKGEN :: AON_SYS_AON_INST_CLOCK_ENABLE :: MPM_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_MPM_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_MPM_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_MPM_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *AON_SYS_AON_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: AON_SYS_AON_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: AON_SYS_AON_INST_CLOCK_ENABLE_STATUS :: MPM_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_STATUS_MPM_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_STATUS_MPM_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *AON_SYS_AON_INST_OBSERVE_CLOCK - Aon sys aon inst observe clock
 ***************************************************************************/
/* CLKGEN :: AON_SYS_AON_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: AON_SYS_AON_INST_OBSERVE_CLOCK :: MPM_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: AON_SYS_AON_INST_OBSERVE_CLOCK :: MPM_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: AON_SYS_AON_INST_OBSERVE_CLOCK :: MPM_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_AON_SYS_AON_INST_OBSERVE_CLOCK_MPM_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE - Disable CLKGEN's clocks
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_SHIFT           1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_OSC_DIGITAL_CLOCK [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_SHIFT 0
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_reserved0_SHIFT    1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE_STATUS :: DISABLE_OSC_DIGITAL_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_DISABLE_OSC_DIGITAL_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_DISABLE_OSC_DIGITAL_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *BSPI_CLOCK_SELECT - Clkgen inst clock select
 ***************************************************************************/
/* CLKGEN :: BSPI_CLOCK_SELECT :: reserved0 [31:03] */
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_reserved0_MASK               0xfffffff8
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_reserved0_SHIFT              3

/* CLKGEN :: BSPI_CLOCK_SELECT :: SPI_CLOCK_FREQ_SEL [02:01] */
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_SPI_CLOCK_FREQ_SEL_MASK      0x00000006
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_SPI_CLOCK_FREQ_SEL_SHIFT     1
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_SPI_CLOCK_FREQ_SEL_DEFAULT   0x00000000

/* CLKGEN :: BSPI_CLOCK_SELECT :: SPI_CLOCK_OVERRIDE_STRAP [00:00] */
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_SPI_CLOCK_OVERRIDE_STRAP_MASK 0x00000001
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_SPI_CLOCK_OVERRIDE_STRAP_SHIFT 0
#define BCHP_CLKGEN_BSPI_CLOCK_SELECT_SPI_CLOCK_OVERRIDE_STRAP_DEFAULT 0x00000000

/***************************************************************************
 *CLKGEN_INST_CTRL - Clkgen inst ctrl
 ***************************************************************************/
/* CLKGEN :: CLKGEN_INST_CTRL :: reserved0 [31:21] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_reserved0_MASK                0xffe00000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_reserved0_SHIFT               21

/* union - case bus [20:19] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_XPT_PLL_WRAPPER_CTRL [20:19] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_XPT_PLL_WRAPPER_CTRL_MASK 0x00180000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_XPT_PLL_WRAPPER_CTRL_SHIFT 19
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_XPT_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [20:19] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: XPT_PWRDN_PLL_REQ [20:20] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_XPT_PWRDN_PLL_REQ_MASK 0x00100000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_XPT_PWRDN_PLL_REQ_SHIFT 20
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_XPT_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: XPT_SW_SM_OVERRIDE [19:19] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_XPT_SW_SM_OVERRIDE_MASK 0x00080000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_XPT_SW_SM_OVERRIDE_SHIFT 19
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_XPT_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* union - case bus [18:17] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_VCXO1_PLL_WRAPPER_CTRL [18:17] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_VCXO1_PLL_WRAPPER_CTRL_MASK 0x00060000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_VCXO1_PLL_WRAPPER_CTRL_SHIFT 17
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_VCXO1_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [18:17] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: VCXO1_PWRDN_PLL_REQ [18:18] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VCXO1_PWRDN_PLL_REQ_MASK 0x00040000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VCXO1_PWRDN_PLL_REQ_SHIFT 18
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VCXO1_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: VXCO1_SW_SM_OVERRIDE [17:17] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VXCO1_SW_SM_OVERRIDE_MASK 0x00020000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VXCO1_SW_SM_OVERRIDE_SHIFT 17
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VXCO1_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* union - case bus [16:15] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_VCXO0_PLL_WRAPPER_CTRL [16:15] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_VCXO0_PLL_WRAPPER_CTRL_MASK 0x00018000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_VCXO0_PLL_WRAPPER_CTRL_SHIFT 15
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_VCXO0_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [16:15] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: VCXO0_PWRDN_PLL_REQ [16:16] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VCXO0_PWRDN_PLL_REQ_MASK 0x00010000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VCXO0_PWRDN_PLL_REQ_SHIFT 16
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VCXO0_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: VXCO0_SW_SM_OVERRIDE [15:15] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VXCO0_SW_SM_OVERRIDE_MASK 0x00008000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VXCO0_SW_SM_OVERRIDE_SHIFT 15
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_VXCO0_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* union - case bus [14:13] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_V3D_PLL_WRAPPER_CTRL [14:13] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_V3D_PLL_WRAPPER_CTRL_MASK 0x00006000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_V3D_PLL_WRAPPER_CTRL_SHIFT 13
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_V3D_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [14:13] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: V3D_PWRDN_PLL_REQ [14:14] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_V3D_PWRDN_PLL_REQ_MASK 0x00004000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_V3D_PWRDN_PLL_REQ_SHIFT 14
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_V3D_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: V3D_SW_SM_OVERRIDE [13:13] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_V3D_SW_SM_OVERRIDE_MASK 0x00002000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_V3D_SW_SM_OVERRIDE_SHIFT 13
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_V3D_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* union - case bus [12:11] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_SC1_PLL_WRAPPER_CTRL [12:11] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_SC1_PLL_WRAPPER_CTRL_MASK 0x00001800
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_SC1_PLL_WRAPPER_CTRL_SHIFT 11
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_SC1_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [12:11] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: SC1_PWRDN_PLL_REQ [12:12] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC1_PWRDN_PLL_REQ_MASK 0x00001000
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC1_PWRDN_PLL_REQ_SHIFT 12
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC1_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: SC1_SW_SM_OVERRIDE [11:11] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC1_SW_SM_OVERRIDE_MASK 0x00000800
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC1_SW_SM_OVERRIDE_SHIFT 11
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC1_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* union - case bus [10:09] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_SC0_PLL_WRAPPER_CTRL [10:09] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_SC0_PLL_WRAPPER_CTRL_MASK 0x00000600
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_SC0_PLL_WRAPPER_CTRL_SHIFT 9
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_SC0_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [10:09] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: SC0_PWRDN_PLL_REQ [10:10] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC0_PWRDN_PLL_REQ_MASK 0x00000400
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC0_PWRDN_PLL_REQ_SHIFT 10
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC0_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: SC0_SW_SM_OVERRIDE [09:09] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC0_SW_SM_OVERRIDE_MASK 0x00000200
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC0_SW_SM_OVERRIDE_SHIFT 9
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_SC0_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* union - case bus [08:07] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_RAAGA_PLL_WRAPPER_CTRL [08:07] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_RAAGA_PLL_WRAPPER_CTRL_MASK 0x00000180
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_RAAGA_PLL_WRAPPER_CTRL_SHIFT 7
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_RAAGA_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case big_blast [08:07] */
/* CLKGEN :: CLKGEN_INST_CTRL :: big_blast :: RAAGA_PWRDN_PLL_REQ [08:08] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RAAGA_PWRDN_PLL_REQ_MASK 0x00000100
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RAAGA_PWRDN_PLL_REQ_SHIFT 8
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RAAGA_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: big_blast :: RAAGA_SW_SM_OVERRIDE [07:07] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RAAGA_SW_SM_OVERRIDE_MASK 0x00000080
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RAAGA_SW_SM_OVERRIDE_SHIFT 7
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RAAGA_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* union - case bus [06:05] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_NETWORK_PLL_WRAPPER_CTRL [06:05] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_NETWORK_PLL_WRAPPER_CTRL_MASK 0x00000060
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_NETWORK_PLL_WRAPPER_CTRL_SHIFT 5
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_NETWORK_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case big_blast [06:05] */
/* CLKGEN :: CLKGEN_INST_CTRL :: big_blast :: RESERVED4 [06:06] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RESERVED4_MASK      0x00000040
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RESERVED4_SHIFT     6
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RESERVED4_DEFAULT   0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: big_blast :: RESERVED3 [05:05] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RESERVED3_MASK      0x00000020
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RESERVED3_SHIFT     5
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_big_blast_RESERVED3_DEFAULT   0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: RESERVED2 [04:04] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_RESERVED2_MASK                0x00000010
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_RESERVED2_SHIFT               4
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_RESERVED2_DEFAULT             0x00000000

/* union - case bus [03:02] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_CPU_PLL_WRAPPER_CTRL [03:02] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_CPU_PLL_WRAPPER_CTRL_MASK 0x0000000c
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_CPU_PLL_WRAPPER_CTRL_SHIFT 2
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_CPU_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [03:02] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: RESERVED1 [03:03] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_RESERVED1_MASK      0x00000008
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_RESERVED1_SHIFT     3
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_RESERVED1_DEFAULT   0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: RESERVED0 [02:02] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_RESERVED0_MASK      0x00000004
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_RESERVED0_SHIFT     2
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_RESERVED0_DEFAULT   0x00000000

/* union - case bus [01:00] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bus :: CG_AVX_PLL_WRAPPER_CTRL [01:00] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_AVX_PLL_WRAPPER_CTRL_MASK 0x00000003
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_AVX_PLL_WRAPPER_CTRL_SHIFT 0
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bus_CG_AVX_PLL_WRAPPER_CTRL_DEFAULT 0x00000000

/* union - case bit_blast [01:00] */
/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: AVX_PWRDN_PLL_REQ [01:01] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_AVX_PWRDN_PLL_REQ_MASK 0x00000002
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_AVX_PWRDN_PLL_REQ_SHIFT 1
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_AVX_PWRDN_PLL_REQ_DEFAULT 0x00000000

/* CLKGEN :: CLKGEN_INST_CTRL :: bit_blast :: AVX_SW_SM_OVERRIDE [00:00] */
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_AVX_SW_SM_OVERRIDE_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_AVX_SW_SM_OVERRIDE_SHIFT 0
#define BCHP_CLKGEN_CLKGEN_INST_CTRL_bit_blast_AVX_SW_SM_OVERRIDE_DEFAULT 0x00000000

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_CONTROL :: reserved0 [31:04] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_reserved0_MASK           0xfffffff0
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_reserved0_SHIFT          4

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK   0x00000008
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT  3
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_DEFAULT 0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK    0x00000004
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT   2
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_DEFAULT 0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK      0x00000002
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT     1
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_DEFAULT   0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK 0x00000001
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT 0
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK 0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT 0
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_DEFAULT 0xffffffff

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK  0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT 0

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Monitor Reference Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_REF_DONE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_reserved0_SHIFT         1

/* CLKGEN :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK     0x00000001
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT    0

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK 0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT 0

/***************************************************************************
 *CPU_ORION_TOP_INST_CLOCK_ENABLE - Cpu orion top inst clock enable
 ***************************************************************************/
/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 4

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE :: ORION_SCB_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_SCB_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_SCB_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE :: ORION_GISB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_GISB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_GISB_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE :: ORION_CPU_SECURE_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_CPU_SECURE_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_CPU_SECURE_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_CPU_SECURE_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE :: ORION_CPU_C_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_CPU_C_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_CPU_C_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_ORION_CPU_C_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:04] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 4

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS :: ORION_SCB_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_SCB_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS :: ORION_GISB_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_GISB_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS :: ORION_CPU_SECURE_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_CPU_SECURE_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_CPU_SECURE_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS :: ORION_CPU_C_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_CPU_C_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS_ORION_CPU_C_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *CPU_ORION_TOP_INST_CLOCK_SELECT - Cpu orion top inst clock select
 ***************************************************************************/
/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_SELECT :: reserved0 [31:01] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_SELECT_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_SELECT_reserved0_SHIFT 1

/* CLKGEN :: CPU_ORION_TOP_INST_CLOCK_SELECT :: ORION_ALT_PLL_CLOCK_SELECT [00:00] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_SELECT_ORION_ALT_PLL_CLOCK_SELECT_MASK 0x00000001
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_SELECT_ORION_ALT_PLL_CLOCK_SELECT_SHIFT 0
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_SELECT_ORION_ALT_PLL_CLOCK_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_ORION_TOP_INST_OBSERVE_CLOCK - Cpu orion top inst observe clock
 ***************************************************************************/
/* CLKGEN :: CPU_ORION_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: CPU_ORION_TOP_INST_OBSERVE_CLOCK :: ORION_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: CPU_ORION_TOP_INST_OBSERVE_CLOCK :: ORION_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: CPU_ORION_TOP_INST_OBSERVE_CLOCK :: ORION_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_CPU_ORION_TOP_INST_OBSERVE_CLOCK_ORION_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *DISABLE_AVS_TOP_DURING_S2 - Disable AVS_TOP 54MHz clocks during S2 standby.
 ***************************************************************************/
/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_reserved0_SHIFT      1

/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2 :: DISABLE_AVS_TOP [00:00] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_MASK 0x00000001
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_SHIFT 0
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_DEFAULT 0x00000000

/***************************************************************************
 *DISABLE_AVS_TOP_DURING_S2_SECURE - Secure AVS_TOP clock disable. Set at start-up to guarantee AVS_TOP is clock gated in S2 standby.
 ***************************************************************************/
/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2_SECURE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_reserved0_SHIFT 1

/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2_SECURE :: DISABLE_AVS_TOP_SECURE [00:00] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_MASK 0x00000001
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_SHIFT 0
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_DEFAULT 0x00000000

/***************************************************************************
 *INTERNAL_MUX_SELECT - Mux selects for Internal clocks
 ***************************************************************************/
/* CLKGEN :: INTERNAL_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_SHIFT            2

/* CLKGEN :: INTERNAL_MUX_SELECT :: AUDIO1_OSCREF_CMOS_CLOCK [01:01] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_AUDIO1_OSCREF_CMOS_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_AUDIO1_OSCREF_CMOS_CLOCK_SHIFT 1
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_AUDIO1_OSCREF_CMOS_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: INTERNAL_MUX_SELECT :: AUDIO0_OSCREF_CMOS_CLOCK [00:00] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_AUDIO0_OSCREF_CMOS_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_AUDIO0_OSCREF_CMOS_CLOCK_SHIFT 0
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_AUDIO0_OSCREF_CMOS_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *ITU656_0_MUX_SELECT - Mux selects for itu656_0 clocks
 ***************************************************************************/
/* CLKGEN :: ITU656_0_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_reserved0_SHIFT            2

/* CLKGEN :: ITU656_0_MUX_SELECT :: VEC_ITU656_0_CLOCK [01:01] */
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK_MASK    0x00000002
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK_SHIFT   1
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: ITU656_0_MUX_SELECT :: ENABLE_INVERT_VEC_ITU656_0_CLOCK [00:00] */
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_ENABLE_INVERT_VEC_ITU656_0_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_ENABLE_INVERT_VEC_ITU656_0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_ITU656_0_MUX_SELECT_ENABLE_INVERT_VEC_ITU656_0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLK_OUT0_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: reserved0 [31:09] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_reserved0_MASK        0xfffffe00
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_reserved0_SHIFT       9

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: SELECT_OBSERVE_CLK [08:08] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_MASK 0x00000100
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 8
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: OBSERVE_MUX_SELECT [07:01] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_MASK 0x000000fe
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLK_OUT1_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: reserved0 [31:09] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_reserved0_MASK        0xfffffe00
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_reserved0_SHIFT       9

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: SELECT_OBSERVE_CLK [08:08] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_MASK 0x00000100
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 8
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: OBSERVE_MUX_SELECT [07:01] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_MASK 0x000000fe
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLOCK_DISABLE - Disable PAD's clocks
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_MASK               0xfffffff8
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_SHIFT              3

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_SC_CLOCK [02:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_SC_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_SC_CLOCK_SHIFT 2
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_SC_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_reserved0_MASK        0xfffffff8
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_reserved0_SHIFT       3

/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: DISABLE_PAD_OUTPUT_SC_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_SC_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_SC_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *PAD_MUX_SELECT - Mux selects for Pad clocks
 ***************************************************************************/
/* CLKGEN :: PAD_MUX_SELECT :: reserved0 [31:05] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_MASK                  0xffffffe0
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_SHIFT                 5

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_SC_CLOCK [04:04] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_SC_CLOCK_MASK        0x00000010
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_SC_CLOCK_SHIFT       4
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_SC_CLOCK_DEFAULT     0x00000000

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK_OUT1_CLOCK [03:03] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_MASK  0x00000008
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_SHIFT 3
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK_OUT0_CLOCK [02:02] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_MASK  0x00000004
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_SHIFT 2
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_MUX_SELECT :: ENABLE_INVERT_PAD_OUTPUT_CLK_OUT1_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_ENABLE_INVERT_PAD_OUTPUT_CLK_OUT1_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PAD_MUX_SELECT_ENABLE_INVERT_PAD_OUTPUT_CLK_OUT1_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PAD_MUX_SELECT_ENABLE_INVERT_PAD_OUTPUT_CLK_OUT1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_MUX_SELECT :: ENABLE_INVERT_PAD_OUTPUT_CLK_OUT0_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_ENABLE_INVERT_PAD_OUTPUT_CLK_OUT0_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PAD_MUX_SELECT_ENABLE_INVERT_PAD_OUTPUT_CLK_OUT0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PAD_MUX_SELECT_ENABLE_INVERT_PAD_OUTPUT_CLK_OUT0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PLL_AVX_PLL_RESET_STATUS - PLL_AVX Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_AVX_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_AVX_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_AVX_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_CPU_CHANNEL0_WFI_SM_CONTROL - WFI PLL state machine controls.
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_CONTROL :: reserved0 [31:18] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_reserved0_MASK 0xfffc0000
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_reserved0_SHIFT 18

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_CONTROL :: TIME_COUNT [17:08] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_TIME_COUNT_MASK 0x0003ff00
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_TIME_COUNT_SHIFT 8
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_TIME_COUNT_DEFAULT 0x00000144

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_CONTROL :: FSM_DIV_VALUE [07:03] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_FSM_DIV_VALUE_MASK 0x000000f8
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_FSM_DIV_VALUE_SHIFT 3
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_FSM_DIV_VALUE_DEFAULT 0x00000008

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_CONTROL :: ENABLE_FSM [02:02] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_ENABLE_FSM_MASK 0x00000004
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_ENABLE_FSM_SHIFT 2
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_ENABLE_FSM_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_CONTROL :: ARMSYSIDLE_INPUT_SELECT [01:00] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_ARMSYSIDLE_INPUT_SELECT_MASK 0x00000003
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_ARMSYSIDLE_INPUT_SELECT_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_CONTROL_ARMSYSIDLE_INPUT_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE - WFI SM MDIV Alternate
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT9 [31:28] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT9_MASK 0xf0000000
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT9_SHIFT 28
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT9_DEFAULT 0x0000000d

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT8 [27:24] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT8_MASK 0x0f000000
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT8_SHIFT 24
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT8_DEFAULT 0x0000000c

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT7 [23:20] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT7_MASK 0x00f00000
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT7_SHIFT 20
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT7_DEFAULT 0x0000000a

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT6 [19:16] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT6_MASK 0x000f0000
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT6_SHIFT 16
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT6_DEFAULT 0x00000009

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT5 [15:12] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT5_MASK 0x0000f000
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT5_SHIFT 12
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT5_DEFAULT 0x00000007

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT4 [11:08] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT4_MASK 0x00000f00
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT4_SHIFT 8
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT4_DEFAULT 0x00000006

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT3 [07:04] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT3_MASK 0x000000f0
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT3_SHIFT 4
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT3_DEFAULT 0x00000004

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE :: MDIV_ALT2 [03:00] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT2_MASK 0x0000000f
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT2_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_MDIV_ALTERNATE_MDIV_ALT2_DEFAULT 0x00000003

/***************************************************************************
 *PLL_CPU_CHANNEL0_WFI_SM_STATUS - WFI PLL state machine status
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_STATUS :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS_reserved0_MASK  0xffffe000
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS_reserved0_SHIFT 13

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_STATUS :: MDIV_CHANNEL0 [12:05] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS_MDIV_CHANNEL0_MASK 0x00001fe0
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS_MDIV_CHANNEL0_SHIFT 5

/* CLKGEN :: PLL_CPU_CHANNEL0_WFI_SM_STATUS :: CURRENT_STATE [04:00] */
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS_CURRENT_STATE_MASK 0x0000001f
#define BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS_CURRENT_STATE_SHIFT 0

/***************************************************************************
 *PLL_NETWORK_PLL_RESET_STATUS - PLL_NETWORK Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_NETWORK_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS_reserved0_SHIFT   2

/* CLKGEN :: PLL_NETWORK_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_NETWORK_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_RESET_STATUS - PLL_RAAGA Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS_reserved0_SHIFT     2

/* CLKGEN :: PLL_RAAGA_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_RAAGA_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_SC0_PLL_RESET_STATUS - PLL_SC0 Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_SC0_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_SC0_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_SC0_RDB_MACRO_CTRL - PLL RDB Macro Disable
 ***************************************************************************/
/* CLKGEN :: PLL_SC0_RDB_MACRO_CTRL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_reserved0_MASK          0xffffffe0
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_reserved0_SHIFT         5

/* CLKGEN :: PLL_SC0_RDB_MACRO_CTRL :: PLL_SC0_OPTIONS_DISABLE_RDB_MACRO [04:04] */
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_PLL_SC0_OPTIONS_DISABLE_RDB_MACRO_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_PLL_SC0_OPTIONS_DISABLE_RDB_MACRO_SHIFT 4
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_PLL_SC0_OPTIONS_DISABLE_RDB_MACRO_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC0_RDB_MACRO_CTRL :: OPTIONS [03:00] */
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_OPTIONS_MASK            0x0000000f
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_OPTIONS_SHIFT           0
#define BCHP_CLKGEN_PLL_SC0_RDB_MACRO_CTRL_OPTIONS_DEFAULT         0x00000000

/***************************************************************************
 *PLL_SC1_PLL_RESET_STATUS - PLL_SC1 Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_SC1_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_SC1_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_SC1_RDB_MACRO_CTRL - PLL RDB Macro Disable
 ***************************************************************************/
/* CLKGEN :: PLL_SC1_RDB_MACRO_CTRL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_reserved0_MASK          0xffffffe0
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_reserved0_SHIFT         5

/* CLKGEN :: PLL_SC1_RDB_MACRO_CTRL :: PLL_SC1_OPTIONS_DISABLE_RDB_MACRO [04:04] */
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_PLL_SC1_OPTIONS_DISABLE_RDB_MACRO_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_PLL_SC1_OPTIONS_DISABLE_RDB_MACRO_SHIFT 4
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_PLL_SC1_OPTIONS_DISABLE_RDB_MACRO_DEFAULT 0x00000000

/* CLKGEN :: PLL_SC1_RDB_MACRO_CTRL :: OPTIONS [03:00] */
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_OPTIONS_MASK            0x0000000f
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_OPTIONS_SHIFT           0
#define BCHP_CLKGEN_PLL_SC1_RDB_MACRO_CTRL_OPTIONS_DEFAULT         0x00000000

/***************************************************************************
 *PLL_STRAP_OVERRIDE - Disable
 ***************************************************************************/
/* CLKGEN :: PLL_STRAP_OVERRIDE :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_reserved0_SHIFT             1

/* CLKGEN :: PLL_STRAP_OVERRIDE :: STRAP_HIFSPI_DISABLE [00:00] */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_HIFSPI_DISABLE_MASK   0x00000001
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_HIFSPI_DISABLE_SHIFT  0
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_HIFSPI_DISABLE_DEFAULT 0x00000000

/***************************************************************************
 *PLL_V3D_PLL_RESET_STATUS - PLL_V3D Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_V3D_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_V3D_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_V3D_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_VCXO0_PLL_RESET_STATUS - PLL_VCXO0 Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO0_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS_reserved0_SHIFT     2

/* CLKGEN :: PLL_VCXO0_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_VCXO0_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_VCXO1_PLL_RESET_STATUS - PLL_VCXO1 Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO1_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS_reserved0_SHIFT     2

/* CLKGEN :: PLL_VCXO1_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL_VCXO1_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PM_CLOCK_Async_ALIVE_SEL - Select clocks that can stay alive during power management standby mode.
 ***************************************************************************/
/* CLKGEN :: PM_CLOCK_Async_ALIVE_SEL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL_reserved0_SHIFT       1

/* CLKGEN :: PM_CLOCK_Async_ALIVE_SEL :: CLOCK_Async_CG_XPT_HIF [00:00] */
#define BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL_CLOCK_Async_CG_XPT_HIF_MASK 0x00000001
#define BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL_CLOCK_Async_CG_XPT_HIF_SHIFT 0
#define BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL_CLOCK_Async_CG_XPT_HIF_DEFAULT 0x00000000

/***************************************************************************
 *PM_PLL_ALIVE_SEL - PLL Alive in Standby Mode
 ***************************************************************************/
/* CLKGEN :: PM_PLL_ALIVE_SEL :: reserved0 [31:04] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_reserved0_MASK                0xfffffff0
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_reserved0_SHIFT               4

/* CLKGEN :: PM_PLL_ALIVE_SEL :: memsys0_PLL [03:03] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_memsys0_PLL_MASK              0x00000008
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_memsys0_PLL_SHIFT             3
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_memsys0_PLL_DEFAULT           0x00000000

/* CLKGEN :: PM_PLL_ALIVE_SEL :: PLL_XPT [02:02] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_XPT_MASK                  0x00000004
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_XPT_SHIFT                 2
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_XPT_DEFAULT               0x00000000

/* CLKGEN :: PM_PLL_ALIVE_SEL :: PLL_SYS0 [01:01] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_SYS0_MASK                 0x00000002
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_SYS0_SHIFT                1
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_SYS0_DEFAULT              0x00000000

/* CLKGEN :: PM_PLL_ALIVE_SEL :: PLL_CPU [00:00] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_CPU_MASK                  0x00000001
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_CPU_SHIFT                 0
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_CPU_DEFAULT               0x00000000

/***************************************************************************
 *PM_PLL_LDO_POWERUP - Power management LDO PLL
 ***************************************************************************/
/* CLKGEN :: PM_PLL_LDO_POWERUP :: reserved0 [31:08] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_reserved0_MASK              0xffffff00
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_reserved0_SHIFT             8

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL_VCXO1 [07:07] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO1_MASK    0x00000080
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO1_SHIFT   7
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO1_DEFAULT 0x00000000

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL_VCXO0 [06:06] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO0_MASK    0x00000040
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO0_SHIFT   6
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO0_DEFAULT 0x00000000

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL_V3D [05:05] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_V3D_MASK      0x00000020
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_V3D_SHIFT     5
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_V3D_DEFAULT   0x00000001

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL_SC1 [04:04] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC1_MASK      0x00000010
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC1_SHIFT     4
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC1_DEFAULT   0x00000000

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL_SC0 [03:03] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC0_MASK      0x00000008
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC0_SHIFT     3
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_SC0_DEFAULT   0x00000000

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL_RAAGA [02:02] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_RAAGA_MASK    0x00000004
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_RAAGA_SHIFT   2
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_RAAGA_DEFAULT 0x00000000

/* CLKGEN :: PM_PLL_LDO_POWERUP :: RESERVED [01:01] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_RESERVED_MASK               0x00000002
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_RESERVED_SHIFT              1

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL_AVX [00:00] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_AVX_MASK      0x00000001
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_AVX_SHIFT     0
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_AVX_DEFAULT   0x00000000

/***************************************************************************
 *SMARTCARD_MUX_SELECT - Mux selects for Smartcard clocks
 ***************************************************************************/
/* CLKGEN :: SMARTCARD_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_SHIFT           2

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC1_CLOCK [01:01] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_MASK            0x00000002
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_SHIFT           1
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_DEFAULT         0x00000000

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC0_CLOCK [00:00] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_MASK            0x00000001
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_SHIFT           0
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_DEFAULT         0x00000000

/***************************************************************************
 *SPARE - Spares
 ***************************************************************************/
/* union - case bus [31:12] */
/* CLKGEN :: SPARE :: bus :: SPARE_RESET_LOW [31:12] */
#define BCHP_CLKGEN_SPARE_bus_SPARE_RESET_LOW_MASK                 0xfffff000
#define BCHP_CLKGEN_SPARE_bus_SPARE_RESET_LOW_SHIFT                12
#define BCHP_CLKGEN_SPARE_bus_SPARE_RESET_LOW_DEFAULT              0x00000000

/* union - case bit_blast [31:12] */
/* CLKGEN :: SPARE :: bit_blast :: RESERVED1 [31:20] */
#define BCHP_CLKGEN_SPARE_bit_blast_RESERVED1_MASK                 0xfff00000
#define BCHP_CLKGEN_SPARE_bit_blast_RESERVED1_SHIFT                20

/* CLKGEN :: SPARE :: bit_blast :: ISO_CLOCK_PLL_NETWORK [19:19] */
#define BCHP_CLKGEN_SPARE_bit_blast_ISO_CLOCK_PLL_NETWORK_MASK     0x00080000
#define BCHP_CLKGEN_SPARE_bit_blast_ISO_CLOCK_PLL_NETWORK_SHIFT    19
#define BCHP_CLKGEN_SPARE_bit_blast_ISO_CLOCK_PLL_NETWORK_DEFAULT  0x00000000

/* CLKGEN :: SPARE :: bit_blast :: NETWORK_PWRDN_PLL_REQ [18:18] */
#define BCHP_CLKGEN_SPARE_bit_blast_NETWORK_PWRDN_PLL_REQ_MASK     0x00040000
#define BCHP_CLKGEN_SPARE_bit_blast_NETWORK_PWRDN_PLL_REQ_SHIFT    18
#define BCHP_CLKGEN_SPARE_bit_blast_NETWORK_PWRDN_PLL_REQ_DEFAULT  0x00000000

/* CLKGEN :: SPARE :: bit_blast :: NETWORK_SW_SM_OVERRIDE [17:17] */
#define BCHP_CLKGEN_SPARE_bit_blast_NETWORK_SW_SM_OVERRIDE_MASK    0x00020000
#define BCHP_CLKGEN_SPARE_bit_blast_NETWORK_SW_SM_OVERRIDE_SHIFT   17
#define BCHP_CLKGEN_SPARE_bit_blast_NETWORK_SW_SM_OVERRIDE_DEFAULT 0x00000000

/* CLKGEN :: SPARE :: bit_blast :: RESERVED0 [16:16] */
#define BCHP_CLKGEN_SPARE_bit_blast_RESERVED0_MASK                 0x00010000
#define BCHP_CLKGEN_SPARE_bit_blast_RESERVED0_SHIFT                16
#define BCHP_CLKGEN_SPARE_bit_blast_RESERVED0_DEFAULT              0x00000000

/* CLKGEN :: SPARE :: bit_blast :: PLLCPU_SW_SM_OVERRIDE [15:15] */
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_SW_SM_OVERRIDE_MASK     0x00008000
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_SW_SM_OVERRIDE_SHIFT    15
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_SW_SM_OVERRIDE_DEFAULT  0x00000000

/* CLKGEN :: SPARE :: bit_blast :: PLLCPU_DRESET_STATUS [14:14] */
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_DRESET_STATUS_MASK      0x00004000
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_DRESET_STATUS_SHIFT     14
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_DRESET_STATUS_DEFAULT   0x00000000

/* CLKGEN :: SPARE :: bit_blast :: PLLCPU_ARESET_STATUS [13:13] */
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_ARESET_STATUS_MASK      0x00002000
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_ARESET_STATUS_SHIFT     13
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_ARESET_STATUS_DEFAULT   0x00000000

/* CLKGEN :: SPARE :: bit_blast :: PLLCPU_ARESET [12:12] */
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_ARESET_MASK             0x00001000
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_ARESET_SHIFT            12
#define BCHP_CLKGEN_SPARE_bit_blast_PLLCPU_ARESET_DEFAULT          0x00000000

/* CLKGEN :: SPARE :: SPARE_RESET_HIGH [11:00] */
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_MASK                    0x00000fff
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_SHIFT                   0
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_DEFAULT                 0x00000000

/***************************************************************************
 *STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE - Disable STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_reserved0_SHIFT 1

/* CLKGEN :: STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE :: DISABLE_ADC_4P5_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_DISABLE_ADC_4P5_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_DISABLE_ADC_4P5_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_DISABLE_ADC_4P5_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS :: DISABLE_ADC_4P5_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS_DISABLE_ADC_4P5_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS_DISABLE_ADC_4P5_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_BVN_TOP_INST_CLOCK_ENABLE - Stb bvn top inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_reserved0_MASK   0xffffffe0
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT  5

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE :: BVNT_SCB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_SCB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_SCB_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE :: BVNT_GISB_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_GISB_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_GISB_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE :: BVNT_BVB_648_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_BVB_648_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_BVB_648_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_BVB_648_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE :: BVNT_BVB_324_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_BVB_324_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_BVB_324_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT_BVB_324_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE :: BVNT54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_BVNT54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 5

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS :: BVNT_SCB_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_SCB_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS :: BVNT_GISB_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_GISB_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS :: BVNT_BVB_648_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_BVB_648_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_BVB_648_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS :: BVNT_BVB_324_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_BVB_324_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT_BVB_324_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS :: BVNT54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS_BVNT54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_CORE_XPT_HIF_INST_CLOCK_DISABLE - Disable STB_CORE_XPT_HIF_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: reserved0 [31:11] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_reserved0_SHIFT 11

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_XPT_81_CLOCK [10:10] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_SHIFT 10
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_XPT_54_CLOCK [09:09] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_MASK 0x00000200
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_SHIFT 9
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_XPT_40P5_CLOCK [08:08] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_MASK 0x00000100
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_SHIFT 8
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_XPT_27_CLOCK [07:07] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_MASK 0x00000080
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_SHIFT 7
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_XPT_20P25_CLOCK [06:06] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_MASK 0x00000040
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_SHIFT 6
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_NAND_DDR_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_NAND_DDR_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_NAND_DDR_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_NAND_DDR_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_HIF_SPI_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_HIF_SDIO_EMMC_CLOCK [03:03] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_EMMC_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_EMMC_CLOCK_SHIFT 3
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_EMMC_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_HIF_SDIO_CARD_CLOCK [02:02] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_CARD_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_CARD_CLOCK_SHIFT 2
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_SDIO_CARD_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_HIF_EBI_CLOCK [01:01] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_EBI_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_EBI_CLOCK_SHIFT 1
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_EBI_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE :: DISABLE_HIF_ALWAYSON_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_ALWAYSON_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_ALWAYSON_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_DISABLE_HIF_ALWAYSON_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:11] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffff800
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 11

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_XPT_81_CLOCK_STATUS [10:10] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_81_CLOCK_STATUS_MASK 0x00000400
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_81_CLOCK_STATUS_SHIFT 10

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_XPT_54_CLOCK_STATUS [09:09] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_54_CLOCK_STATUS_MASK 0x00000200
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_54_CLOCK_STATUS_SHIFT 9

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_XPT_40P5_CLOCK_STATUS [08:08] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_40P5_CLOCK_STATUS_MASK 0x00000100
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_40P5_CLOCK_STATUS_SHIFT 8

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_XPT_27_CLOCK_STATUS [07:07] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_27_CLOCK_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_27_CLOCK_STATUS_SHIFT 7

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_XPT_20P25_CLOCK_STATUS [06:06] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_20P25_CLOCK_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_XPT_20P25_CLOCK_STATUS_SHIFT 6

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_NAND_DDR_CLOCK_STATUS [05:05] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_NAND_DDR_CLOCK_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_NAND_DDR_CLOCK_STATUS_SHIFT 5

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_HIF_SPI_CLOCK_STATUS [04:04] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_SPI_CLOCK_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_SPI_CLOCK_STATUS_SHIFT 4

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_HIF_SDIO_EMMC_CLOCK_STATUS [03:03] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_SDIO_EMMC_CLOCK_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_SDIO_EMMC_CLOCK_STATUS_SHIFT 3

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_HIF_SDIO_CARD_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_SDIO_CARD_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_SDIO_CARD_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_HIF_EBI_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_EBI_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_EBI_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS :: DISABLE_HIF_ALWAYSON_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_ALWAYSON_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS_DISABLE_HIF_ALWAYSON_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_CORE_XPT_HIF_INST_CLOCK_ENABLE - Stb core xpt hif inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_reserved0_SHIFT 5

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE :: XPT_HIF_SCB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_SCB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_SCB_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE :: XPT_HIF_GISB_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_GISB_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_GISB_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE :: XPT_HIF_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_HIF_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE :: XPT_CORE_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_CORE_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_CORE_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_CORE_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE :: XPT_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 5

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS :: XPT_HIF_SCB_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_HIF_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_HIF_SCB_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS :: XPT_HIF_GISB_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_HIF_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_HIF_GISB_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS :: XPT_HIF_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_HIF_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_HIF_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS :: XPT_CORE_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_CORE_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_CORE_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS :: XPT_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS_XPT_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK - Stb core xpt hif inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK :: reserved0 [31:12] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffff000
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_reserved0_SHIFT 12

/* CLKGEN :: STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK :: XPT_ENABLE_OBSERVE_CLOCK [11:11] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_ENABLE_OBSERVE_CLOCK_MASK 0x00000800
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_ENABLE_OBSERVE_CLOCK_SHIFT 11
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK :: XPT_ENABLE_DIVIDER_OBSERVE_CLOCK [10:10] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 10
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK :: XPT_CONTROL_OBSERVE_CLOCK [09:06] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_CONTROL_OBSERVE_CLOCK_MASK 0x000003c0
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_CONTROL_OBSERVE_CLOCK_SHIFT 6
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_XPT_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK :: HIF_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK :: HIF_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK :: HIF_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_OBSERVE_CLOCK_HIF_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_DISABLE - Disable STB_DVP_HR_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_reserved0_SHIFT  1

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_DISABLE :: DISABLE_DVPHR_ALWAYSON_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_DISABLE_DVPHR_ALWAYSON_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_DISABLE_DVPHR_ALWAYSON_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_DISABLE_DVPHR_ALWAYSON_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_DISABLE_STATUS :: DISABLE_DVPHR_ALWAYSON_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_STATUS_DISABLE_DVPHR_ALWAYSON_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_STATUS_DISABLE_DVPHR_ALWAYSON_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_ENABLE - Stb dvp hr inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_reserved0_MASK    0xffffffe0
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_reserved0_SHIFT   5

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE :: DVPHR_RBUS_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_RBUS_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_RBUS_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_RBUS_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE :: DVPHR_HD_DVI_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_HD_DVI_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_HD_DVI_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_HD_DVI_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE :: DVPHR_BVB_648_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_648_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_648_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_648_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE :: DVPHR_BVB_324_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_324_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_324_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_324_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE :: DVPHR_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_DVPHR_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_ENABLE0 - Stb dvp hr inst clock enable0
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE0 :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_reserved0_SHIFT  1

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE0 :: DVPHR_108_CLOCK_ENABLE0 [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_DVPHR_108_CLOCK_ENABLE0_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_DVPHR_108_CLOCK_ENABLE0_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_DVPHR_108_CLOCK_ENABLE0_DEFAULT 0x00000001

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS :: DVPHR_108_CLOCK_ENABLE0_STATUS [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS_DVPHR_108_CLOCK_ENABLE0_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS_DVPHR_108_CLOCK_ENABLE0_STATUS_SHIFT 0

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_ENABLE2 - Stb dvp hr inst clock enable2
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_reserved0_SHIFT  1

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE2 :: DVPHR_108_CLOCK_ENABLE2 [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_DVPHR_108_CLOCK_ENABLE2_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_DVPHR_108_CLOCK_ENABLE2_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_DVPHR_108_CLOCK_ENABLE2_DEFAULT 0x00000001

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS :: DVPHR_108_CLOCK_ENABLE2_STATUS [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS_DVPHR_108_CLOCK_ENABLE2_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS_DVPHR_108_CLOCK_ENABLE2_STATUS_SHIFT 0

/***************************************************************************
 *STB_DVP_HR_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 5

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE_STATUS :: DVPHR_RBUS_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_RBUS_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_RBUS_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE_STATUS :: DVPHR_HD_DVI_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_HD_DVI_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_HD_DVI_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE_STATUS :: DVPHR_BVB_648_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_BVB_648_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_BVB_648_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE_STATUS :: DVPHR_BVB_324_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_BVB_324_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_BVB_324_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_DVP_HR_INST_CLOCK_ENABLE_STATUS :: DVPHR_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS_DVPHR_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_DVP_HR_INST_OBSERVE_CLOCK - Stb dvp hr inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_DVP_HR_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_reserved0_MASK   0xffffffc0
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_reserved0_SHIFT  6

/* CLKGEN :: STB_DVP_HR_INST_OBSERVE_CLOCK :: DVPHR_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_DVP_HR_INST_OBSERVE_CLOCK :: DVPHR_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_DVP_HR_INST_OBSERVE_CLOCK :: DVPHR_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_HR_INST_OBSERVE_CLOCK_DVPHR_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_DVP_MHT_INST_CLOCK_DISABLE - Disable STB_DVP_MHT_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_reserved0_SHIFT 1

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_DISABLE :: DISABLE_DVPMHT_IIC_MASTER_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_DISABLE_DVPMHT_IIC_MASTER_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_DISABLE_DVPMHT_IIC_MASTER_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_DISABLE_DVPMHT_IIC_MASTER_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS :: DISABLE_DVPMHT_IIC_MASTER_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS_DISABLE_DVPMHT_IIC_MASTER_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS_DISABLE_DVPMHT_IIC_MASTER_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_DVP_MHT_INST_CLOCK_ENABLE - Stb dvp mht inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_reserved0_MASK   0xfffffff0
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_reserved0_SHIFT  4

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE :: DVPMHT_54_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPMHT_54_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPMHT_54_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPMHT_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE :: DVPMHT_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPMHT_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPMHT_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPMHT_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE :: DVPHT_BVB_324_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPHT_BVB_324_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPHT_BVB_324_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPHT_BVB_324_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE :: DVPHT_648_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPHT_648_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPHT_648_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_DVPHT_648_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:04] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 4

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS :: DVPMHT_54_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPMHT_54_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPMHT_54_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS :: DVPMHT_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPMHT_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPMHT_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS :: DVPHT_BVB_324_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPHT_BVB_324_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPHT_BVB_324_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS :: DVPHT_648_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPHT_648_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS_DVPHT_648_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_DVP_MHT_INST_OBSERVE_CLOCK - Stb dvp mht inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_DVP_MHT_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_DVP_MHT_INST_OBSERVE_CLOCK :: DVPHT_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_DVP_MHT_INST_OBSERVE_CLOCK :: DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_DVP_MHT_INST_OBSERVE_CLOCK :: DVPHT_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_DVP_MHT_INST_OBSERVE_CLOCK_DVPHT_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_GENET_TOP_INST_CLOCK_DISABLE - Disable STB_GENET_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT 8

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_SLOW_CLOCK [07:07] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_MASK 0x00000080
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_SHIFT 7
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_PM_CLOCK [06:06] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_PM_CLOCK_MASK 0x00000040
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_PM_CLOCK_SHIFT 6
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_PM_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_FAST_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_FAST_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_FAST_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_FAST_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET1_ALWAYSON_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_ALWAYSON_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_ALWAYSON_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET1_ALWAYSON_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET0_SYSTEM_SLOW_CLOCK [03:03] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_SHIFT 3
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET0_SYSTEM_PM_CLOCK [02:02] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_PM_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_PM_CLOCK_SHIFT 2
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_PM_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET0_SYSTEM_FAST_CLOCK [01:01] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_FAST_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_FAST_CLOCK_SHIFT 1
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_FAST_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE :: DISABLE_GENET0_ALWAYSON_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_ALWAYSON_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_ALWAYSON_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_DISABLE_GENET0_ALWAYSON_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET1_SYSTEM_SLOW_CLOCK_STATUS [07:07] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_STATUS_SHIFT 7

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET1_SYSTEM_PM_CLOCK_STATUS [06:06] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_SYSTEM_PM_CLOCK_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_SYSTEM_PM_CLOCK_STATUS_SHIFT 6

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET1_SYSTEM_FAST_CLOCK_STATUS [05:05] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_SYSTEM_FAST_CLOCK_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_SYSTEM_FAST_CLOCK_STATUS_SHIFT 5

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET1_ALWAYSON_CLOCK_STATUS [04:04] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_ALWAYSON_CLOCK_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET1_ALWAYSON_CLOCK_STATUS_SHIFT 4

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET0_SYSTEM_SLOW_CLOCK_STATUS [03:03] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_STATUS_SHIFT 3

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET0_SYSTEM_PM_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_SYSTEM_PM_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_SYSTEM_PM_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET0_SYSTEM_FAST_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_SYSTEM_FAST_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_SYSTEM_FAST_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_GENET0_ALWAYSON_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_ALWAYSON_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_GENET0_ALWAYSON_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_GENET_TOP_INST_CLOCK_ENABLE - Stb genet top inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: reserved0 [31:20] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_reserved0_MASK 0xfff00000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 20

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET_SCB_CLOCK_ENABLE [19:19] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_MASK 0x00080000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_SHIFT 19
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET_54_CLOCK_ENABLE [18:18] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET_54_CLOCK_ENABLE_MASK 0x00040000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET_54_CLOCK_ENABLE_SHIFT 18
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE [17:17] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00020000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 17
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE [16:16] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00010000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 16
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_SCB_CLOCK_ENABLE [15:15] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_SCB_CLOCK_ENABLE_MASK 0x00008000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_SCB_CLOCK_ENABLE_SHIFT 15
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_L2INTR_CLOCK_ENABLE [14:14] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_L2INTR_CLOCK_ENABLE_MASK 0x00004000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_L2INTR_CLOCK_ENABLE_SHIFT 14
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_L2INTR_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_HFB_CLOCK_ENABLE [13:13] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_HFB_CLOCK_ENABLE_MASK 0x00002000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_HFB_CLOCK_ENABLE_SHIFT 13
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_HFB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_GMII_CLOCK_ENABLE [12:12] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_GMII_CLOCK_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_GMII_CLOCK_ENABLE_SHIFT 12
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_GMII_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_GISB_CLOCK_ENABLE [11:11] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_GISB_CLOCK_ENABLE_MASK 0x00000800
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_GISB_CLOCK_ENABLE_SHIFT 11
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_EEE_CLOCK_ENABLE [10:10] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_EEE_CLOCK_ENABLE_MASK 0x00000400
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_EEE_CLOCK_ENABLE_SHIFT 10
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_EEE_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET1_CLK_250_CLOCK_ENABLE [09:09] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_CLK_250_CLOCK_ENABLE_MASK 0x00000200
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_CLK_250_CLOCK_ENABLE_SHIFT 9
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET1_CLK_250_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE [08:08] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00000100
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 8
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_SCB_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_SCB_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_SCB_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_L2INTR_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_L2INTR_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_L2INTR_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_L2INTR_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_HFB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_HFB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_HFB_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_HFB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_GMII_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_GMII_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_GMII_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_GMII_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_GISB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_GISB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_GISB_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_EEE_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_EEE_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_EEE_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_EEE_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE :: GENET0_CLK_250_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_CLK_250_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_CLK_250_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_GENET0_CLK_250_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:20] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfff00000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 20

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET_SCB_CLOCK_ENABLE_STATUS [19:19] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET_SCB_CLOCK_ENABLE_STATUS_MASK 0x00080000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET_SCB_CLOCK_ENABLE_STATUS_SHIFT 19

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET_54_CLOCK_ENABLE_STATUS [18:18] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET_54_CLOCK_ENABLE_STATUS_MASK 0x00040000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET_54_CLOCK_ENABLE_STATUS_SHIFT 18

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_STATUS [17:17] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_STATUS_MASK 0x00020000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_STATUS_SHIFT 17

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_STATUS [16:16] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_STATUS_MASK 0x00010000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_STATUS_SHIFT 16

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_SCB_CLOCK_ENABLE_STATUS [15:15] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_SCB_CLOCK_ENABLE_STATUS_MASK 0x00008000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_SCB_CLOCK_ENABLE_STATUS_SHIFT 15

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_L2INTR_CLOCK_ENABLE_STATUS [14:14] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_L2INTR_CLOCK_ENABLE_STATUS_MASK 0x00004000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_L2INTR_CLOCK_ENABLE_STATUS_SHIFT 14

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_HFB_CLOCK_ENABLE_STATUS [13:13] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_HFB_CLOCK_ENABLE_STATUS_MASK 0x00002000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_HFB_CLOCK_ENABLE_STATUS_SHIFT 13

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_GMII_CLOCK_ENABLE_STATUS [12:12] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_GMII_CLOCK_ENABLE_STATUS_MASK 0x00001000
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_GMII_CLOCK_ENABLE_STATUS_SHIFT 12

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_GISB_CLOCK_ENABLE_STATUS [11:11] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000800
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_GISB_CLOCK_ENABLE_STATUS_SHIFT 11

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_EEE_CLOCK_ENABLE_STATUS [10:10] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_EEE_CLOCK_ENABLE_STATUS_MASK 0x00000400
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_EEE_CLOCK_ENABLE_STATUS_SHIFT 10

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET1_CLK_250_CLOCK_ENABLE_STATUS [09:09] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_CLK_250_CLOCK_ENABLE_STATUS_MASK 0x00000200
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET1_CLK_250_CLOCK_ENABLE_STATUS_SHIFT 9

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_STATUS [08:08] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_STATUS_MASK 0x00000100
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_STATUS_SHIFT 8

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_SCB_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_SCB_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_L2INTR_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_L2INTR_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_L2INTR_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_HFB_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_HFB_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_HFB_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_GMII_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_GMII_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_GMII_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_GISB_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_GISB_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_EEE_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_EEE_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_EEE_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS :: GENET0_CLK_250_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_CLK_250_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS_GENET0_CLK_250_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_GENET_TOP_INST_CLOCK_SELECT - Stb genet top inst clock select
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_SELECT :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_reserved0_SHIFT 1

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_SELECT :: GENET0_CLOCK_SELECT [00:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_CLOCK_SELECT_MASK 0x00000001
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_CLOCK_SELECT_SHIFT 0
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_CLOCK_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *STB_GENET_TOP_INST_CLOCK_SELECT_GENET0 - Stb genet top inst clock select genet0
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_SELECT_GENET0 :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_reserved0_SHIFT 1

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_SELECT_GENET0 :: GENET0_GMII_CLOCK_SELECT_GENET0 [00:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_GENET0_GMII_CLOCK_SELECT_GENET0_MASK 0x00000001
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_GENET0_GMII_CLOCK_SELECT_GENET0_SHIFT 0
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET0_GENET0_GMII_CLOCK_SELECT_GENET0_DEFAULT 0x00000000

/***************************************************************************
 *STB_GENET_TOP_INST_CLOCK_SELECT_GENET1 - Stb genet top inst clock select genet1
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_SELECT_GENET1 :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_reserved0_SHIFT 2

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_SELECT_GENET1 :: GENET1_GMII_CLOCK_SELECT_GENET1 [01:01] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_GENET1_GMII_CLOCK_SELECT_GENET1_MASK 0x00000002
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_GENET1_GMII_CLOCK_SELECT_GENET1_SHIFT 1
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_GENET1_GMII_CLOCK_SELECT_GENET1_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_CLOCK_SELECT_GENET1 :: GENET1_CLOCK_SELECT_GENET1 [00:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_GENET1_CLOCK_SELECT_GENET1_MASK 0x00000001
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_GENET1_CLOCK_SELECT_GENET1_SHIFT 0
#define BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_SELECT_GENET1_GENET1_CLOCK_SELECT_GENET1_DEFAULT 0x00000000

/***************************************************************************
 *STB_GENET_TOP_INST_OBSERVE_CLOCK - Stb genet top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_GENET_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_GENET_TOP_INST_OBSERVE_CLOCK :: GENET_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_OBSERVE_CLOCK :: GENET_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_GENET_TOP_INST_OBSERVE_CLOCK :: GENET_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_GENET_TOP_INST_OBSERVE_CLOCK_GENET_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_HVDP0_TOP_INST_CLOCK_ENABLE - Stb hvdp0 top inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: reserved0 [31:10] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffc00
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 10

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_SID_CLOCK_ENABLE [09:09] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SID_CLOCK_ENABLE_MASK 0x00000200
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SID_CLOCK_ENABLE_SHIFT 9
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SID_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_SCB_SID_CLOCK_ENABLE [08:08] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_SID_CLOCK_ENABLE_MASK 0x00000100
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_SID_CLOCK_ENABLE_SHIFT 8
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_SID_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_SCB_COM_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_COM_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_COM_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_COM_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_SCB_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_GISB_SID_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_GISB_SID_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_GISB_SID_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_GISB_SID_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_GISB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_GISB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_GISB_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_CPU_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_CPU_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_CPU_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_CPU_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_CORE_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_CORE_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_CORE_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_CORE_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE :: HVDP0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_HVDP0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:10] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffc00
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 10

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_SID_CLOCK_ENABLE_STATUS [09:09] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SID_CLOCK_ENABLE_STATUS_MASK 0x00000200
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SID_CLOCK_ENABLE_STATUS_SHIFT 9

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_SCB_SID_CLOCK_ENABLE_STATUS [08:08] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SCB_SID_CLOCK_ENABLE_STATUS_MASK 0x00000100
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SCB_SID_CLOCK_ENABLE_STATUS_SHIFT 8

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_SCB_COM_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SCB_COM_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SCB_COM_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_SCB_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_SCB_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_GISB_SID_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_GISB_SID_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_GISB_SID_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_GISB_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_GISB_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_CPU_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_CPU_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_CPU_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_CORE_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_CORE_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_CORE_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDP0_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS_HVDP0_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_HVDP0_TOP_INST_CLOCK_SELECT - Stb hvdp0 top inst clock select
 ***************************************************************************/
/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_SELECT :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_reserved0_SHIFT 3

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_SELECT :: HVDP0_SID_CLOCK_SELECT [02:02] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_SID_CLOCK_SELECT_MASK 0x00000004
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_SID_CLOCK_SELECT_SHIFT 2
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_SID_CLOCK_SELECT_DEFAULT 0x00000000

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_SELECT :: HVDP0_CPU_CLOCK_SELECT [01:01] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_CPU_CLOCK_SELECT_MASK 0x00000002
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_CPU_CLOCK_SELECT_SHIFT 1
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_CPU_CLOCK_SELECT_DEFAULT 0x00000000

/* CLKGEN :: STB_HVDP0_TOP_INST_CLOCK_SELECT :: HVDP0_CORE_CLOCK_SELECT [00:00] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_CORE_CLOCK_SELECT_MASK 0x00000001
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_CORE_CLOCK_SELECT_SHIFT 0
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_SELECT_HVDP0_CORE_CLOCK_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *STB_HVDP0_TOP_INST_OBSERVE_CLOCK - Stb hvdp0 top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_HVDP0_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_HVDP0_TOP_INST_OBSERVE_CLOCK :: HVDP0_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_HVDP0_TOP_INST_OBSERVE_CLOCK :: HVDP0_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_HVDP0_TOP_INST_OBSERVE_CLOCK :: HVDP0_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_HVDP0_TOP_INST_OBSERVE_CLOCK_HVDP0_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_HVDS0_TOP_INST_CLOCK_ENABLE - Stb hvds0 top inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 6

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE :: HVDS0_SCB_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_SCB_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_SCB_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE :: HVDS0_GISB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_GISB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_GISB_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE :: HVDS0_CPU_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_CPU_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_CPU_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_CPU_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE :: HVDS0_CORE_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_CORE_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_CORE_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_CORE_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE :: HVDS0_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE :: HVDS0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_HVDS0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 6

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDS0_SCB_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_SCB_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDS0_GISB_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_GISB_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDS0_CPU_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_CPU_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_CPU_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDS0_CORE_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_CORE_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_CORE_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDS0_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS :: HVDS0_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS_HVDS0_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_HVDS0_TOP_INST_CLOCK_SELECT - Stb hvds0 top inst clock select
 ***************************************************************************/
/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_reserved0_SHIFT 2

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_SELECT :: HVDS0_CPU_CLOCK_SELECT [01:01] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_HVDS0_CPU_CLOCK_SELECT_MASK 0x00000002
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_HVDS0_CPU_CLOCK_SELECT_SHIFT 1
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_HVDS0_CPU_CLOCK_SELECT_DEFAULT 0x00000000

/* CLKGEN :: STB_HVDS0_TOP_INST_CLOCK_SELECT :: HVDS0_CORE_CLOCK_SELECT [00:00] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_HVDS0_CORE_CLOCK_SELECT_MASK 0x00000001
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_HVDS0_CORE_CLOCK_SELECT_SHIFT 0
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_SELECT_HVDS0_CORE_CLOCK_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *STB_HVDS0_TOP_INST_OBSERVE_CLOCK - Stb hvds0 top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_HVDS0_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_HVDS0_TOP_INST_OBSERVE_CLOCK :: HVDS0_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_HVDS0_TOP_INST_OBSERVE_CLOCK :: HVDS0_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_HVDS0_TOP_INST_OBSERVE_CLOCK :: HVDS0_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_HVDS0_TOP_INST_OBSERVE_CLOCK_HVDS0_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_MEMSYS_32_0_INST_CLOCK_ENABLE - Stb memsys 32 0 inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE :: MEMSYS0_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_SCB_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE :: MEMSYS0_GISB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_GISB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_GISB_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE :: MEMSYS0_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_MEMSYS0_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS :: MEMSYS0_SCB_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_MEMSYS0_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_MEMSYS0_SCB_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS :: MEMSYS0_GISB_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_MEMSYS0_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_MEMSYS0_GISB_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS :: MEMSYS0_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_MEMSYS0_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS_MEMSYS0_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_MEMSYS_32_0_INST_OBSERVE_CLOCK - Stb memsys 32 0 inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_MEMSYS_32_0_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_MEMSYS_32_0_INST_OBSERVE_CLOCK :: MEMSYS0_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_MEMSYS_32_0_INST_OBSERVE_CLOCK :: MEMSYS0_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_MEMSYS_32_0_INST_OBSERVE_CLOCK :: MEMSYS0_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_OBSERVE_CLOCK_MEMSYS0_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_MEMSYS_32_0_INST_STATUS - Stb memsys 32 0 inst status
 ***************************************************************************/
/* CLKGEN :: STB_MEMSYS_32_0_INST_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_STATUS_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_STATUS_reserved0_SHIFT    1

/* CLKGEN :: STB_MEMSYS_32_0_INST_STATUS :: MEMSYS0_PLL_LOCKED_STATUS [00:00] */
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_STATUS_MEMSYS0_PLL_LOCKED_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_MEMSYS_32_0_INST_STATUS_MEMSYS0_PLL_LOCKED_STATUS_SHIFT 0

/***************************************************************************
 *STB_PROD_OTP_INST_CLOCK_DISABLE - Disable STB_PROD_OTP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_DISABLE :: DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK [01:01] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_DISABLE :: DISABLE_POTP_ALWAYSON_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_DISABLE_POTP_ALWAYSON_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_DISABLE_POTP_ALWAYSON_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_DISABLE_POTP_ALWAYSON_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS :: DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS_DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS_DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS :: DISABLE_POTP_ALWAYSON_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS_DISABLE_POTP_ALWAYSON_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS_DISABLE_POTP_ALWAYSON_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_PROD_OTP_INST_CLOCK_ENABLE - Stb prod otp inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_reserved0_MASK  0xfffffffc
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_reserved0_SHIFT 2

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_ENABLE :: POTP_GISB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_POTP_GISB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_POTP_GISB_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_POTP_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_ENABLE :: POTP_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_POTP_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_POTP_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_POTP_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS :: POTP_GISB_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS_POTP_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS_POTP_GISB_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS :: POTP_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS_POTP_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS_POTP_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0 - Stb raaga dsp top 0 inst clock enable aio raaga0
 ***************************************************************************/
/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0 :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_reserved0_SHIFT 1

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0 :: DSP_CLOCK_ENABLE_AIO_RAAGA0 [00:00] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_DSP_CLOCK_ENABLE_AIO_RAAGA0_MASK 0x00000001
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_DSP_CLOCK_ENABLE_AIO_RAAGA0_SHIFT 0
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_DSP_CLOCK_ENABLE_AIO_RAAGA0_DEFAULT 0x00000001

/***************************************************************************
 *STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS :: DSP_CLOCK_ENABLE_AIO_RAAGA0_STATUS [00:00] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS_DSP_CLOCK_ENABLE_AIO_RAAGA0_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS_DSP_CLOCK_ENABLE_AIO_RAAGA0_STATUS_SHIFT 0

/***************************************************************************
 *STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 - Stb raaga dsp top 0 inst clock enable raaga0
 ***************************************************************************/
/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_reserved0_SHIFT 5

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 :: SYSTEM_SCB_CLOCK_ENABLE_RAAGA0 [04:04] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_SCB_CLOCK_ENABLE_RAAGA0_MASK 0x00000010
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_SCB_CLOCK_ENABLE_RAAGA0_SHIFT 4
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_SCB_CLOCK_ENABLE_RAAGA0_DEFAULT 0x00000001

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 :: SYSTEM_GISB_CLOCK_ENABLE_RAAGA0 [03:03] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_GISB_CLOCK_ENABLE_RAAGA0_MASK 0x00000008
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_GISB_CLOCK_ENABLE_RAAGA0_SHIFT 3
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_GISB_CLOCK_ENABLE_RAAGA0_DEFAULT 0x00000001

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 :: SYSTEM_54_CLOCK_ENABLE_RAAGA0 [02:02] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_54_CLOCK_ENABLE_RAAGA0_MASK 0x00000004
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_54_CLOCK_ENABLE_RAAGA0_SHIFT 2
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_54_CLOCK_ENABLE_RAAGA0_DEFAULT 0x00000001

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 :: SYSTEM_108_CLOCK_ENABLE_RAAGA0 [01:01] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_108_CLOCK_ENABLE_RAAGA0_MASK 0x00000002
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_108_CLOCK_ENABLE_RAAGA0_SHIFT 1
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_SYSTEM_108_CLOCK_ENABLE_RAAGA0_DEFAULT 0x00000001

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0 :: DSP_CLOCK_ENABLE_RAAGA0 [00:00] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_DSP_CLOCK_ENABLE_RAAGA0_MASK 0x00000001
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_DSP_CLOCK_ENABLE_RAAGA0_SHIFT 0
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_DSP_CLOCK_ENABLE_RAAGA0_DEFAULT 0x00000001

/***************************************************************************
 *STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_reserved0_SHIFT 5

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_RAAGA0_STATUS [04:04] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_SCB_CLOCK_ENABLE_RAAGA0_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_SCB_CLOCK_ENABLE_RAAGA0_STATUS_SHIFT 4

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS :: SYSTEM_GISB_CLOCK_ENABLE_RAAGA0_STATUS [03:03] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_GISB_CLOCK_ENABLE_RAAGA0_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_GISB_CLOCK_ENABLE_RAAGA0_STATUS_SHIFT 3

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS :: SYSTEM_54_CLOCK_ENABLE_RAAGA0_STATUS [02:02] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_54_CLOCK_ENABLE_RAAGA0_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_54_CLOCK_ENABLE_RAAGA0_STATUS_SHIFT 2

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS :: SYSTEM_108_CLOCK_ENABLE_RAAGA0_STATUS [01:01] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_108_CLOCK_ENABLE_RAAGA0_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_SYSTEM_108_CLOCK_ENABLE_RAAGA0_STATUS_SHIFT 1

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS :: DSP_CLOCK_ENABLE_RAAGA0_STATUS [00:00] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_DSP_CLOCK_ENABLE_RAAGA0_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS_DSP_CLOCK_ENABLE_RAAGA0_STATUS_SHIFT 0

/***************************************************************************
 *STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK - Stb raaga dsp top 0 inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK :: RAAGA0_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK :: RAAGA0_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK :: RAAGA0_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_OBSERVE_CLOCK_RAAGA0_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_RAAGA_DSP_TOP_0_INST_RAAGA0 - Stb raaga dsp top 0 inst raaga0
 ***************************************************************************/
/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_RAAGA0 :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0_reserved0_SHIFT 1

/* CLKGEN :: STB_RAAGA_DSP_TOP_0_INST_RAAGA0 :: DSP_CLOCK_SELECT_RAAGA0 [00:00] */
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0_DSP_CLOCK_SELECT_RAAGA0_MASK 0x00000001
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0_DSP_CLOCK_SELECT_RAAGA0_SHIFT 0
#define BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_RAAGA0_DSP_CLOCK_SELECT_RAAGA0_DEFAULT 0x00000000

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE - Disable STB_SATA3_PCIE_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT 1

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE :: DISABLE_PCIE0_ALWAYSON_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_DISABLE_PCIE0_ALWAYSON_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_DISABLE_PCIE0_ALWAYSON_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_DISABLE_PCIE0_ALWAYSON_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_PCIE0_ALWAYSON_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_PCIE0_ALWAYSON_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_PCIE0_ALWAYSON_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0 - Stb sata3 pcie top inst clock enable pcie0
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0 :: reserved0 [31:04] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_reserved0_SHIFT 4

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0 :: SYSTEM_SCB_CLOCK_ENABLE_PCIE0 [03:03] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_SCB_CLOCK_ENABLE_PCIE0_MASK 0x00000008
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_SCB_CLOCK_ENABLE_PCIE0_SHIFT 3
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_SCB_CLOCK_ENABLE_PCIE0_DEFAULT 0x00000001

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0 :: SYSTEM_GISB_CLOCK_ENABLE_PCIE0 [02:02] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_GISB_CLOCK_ENABLE_PCIE0_MASK 0x00000004
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_GISB_CLOCK_ENABLE_PCIE0_SHIFT 2
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_GISB_CLOCK_ENABLE_PCIE0_DEFAULT 0x00000001

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0 :: SYSTEM_54_CLOCK_ENABLE_PCIE0 [01:01] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_54_CLOCK_ENABLE_PCIE0_MASK 0x00000002
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_54_CLOCK_ENABLE_PCIE0_SHIFT 1
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_54_CLOCK_ENABLE_PCIE0_DEFAULT 0x00000001

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0 :: SYSTEM_108_CLOCK_ENABLE_PCIE0 [00:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_108_CLOCK_ENABLE_PCIE0_MASK 0x00000001
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_108_CLOCK_ENABLE_PCIE0_SHIFT 0
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_SYSTEM_108_CLOCK_ENABLE_PCIE0_DEFAULT 0x00000001

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS :: reserved0 [31:04] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_reserved0_SHIFT 4

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_PCIE0_STATUS [03:03] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_SCB_CLOCK_ENABLE_PCIE0_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_SCB_CLOCK_ENABLE_PCIE0_STATUS_SHIFT 3

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS :: SYSTEM_GISB_CLOCK_ENABLE_PCIE0_STATUS [02:02] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_GISB_CLOCK_ENABLE_PCIE0_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_GISB_CLOCK_ENABLE_PCIE0_STATUS_SHIFT 2

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS :: SYSTEM_54_CLOCK_ENABLE_PCIE0_STATUS [01:01] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_54_CLOCK_ENABLE_PCIE0_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_54_CLOCK_ENABLE_PCIE0_STATUS_SHIFT 1

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS :: SYSTEM_108_CLOCK_ENABLE_PCIE0_STATUS [00:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_108_CLOCK_ENABLE_PCIE0_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS_SYSTEM_108_CLOCK_ENABLE_PCIE0_STATUS_SHIFT 0

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30 - Stb sata3 pcie top inst clock enable sata30
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30 :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_reserved0_SHIFT 3

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30 :: SYSTEM_SCB_CLOCK_ENABLE_SATA30 [02:02] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_SCB_CLOCK_ENABLE_SATA30_MASK 0x00000004
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_SCB_CLOCK_ENABLE_SATA30_SHIFT 2
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_SCB_CLOCK_ENABLE_SATA30_DEFAULT 0x00000001

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30 :: SYSTEM_GISB_CLOCK_ENABLE_SATA30 [01:01] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_GISB_CLOCK_ENABLE_SATA30_MASK 0x00000002
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_GISB_CLOCK_ENABLE_SATA30_SHIFT 1
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_GISB_CLOCK_ENABLE_SATA30_DEFAULT 0x00000001

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30 :: SYSTEM_54_CLOCK_ENABLE_SATA30 [00:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_54_CLOCK_ENABLE_SATA30_MASK 0x00000001
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_54_CLOCK_ENABLE_SATA30_SHIFT 0
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_SYSTEM_54_CLOCK_ENABLE_SATA30_DEFAULT 0x00000001

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_reserved0_SHIFT 3

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_SATA30_STATUS [02:02] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_SYSTEM_SCB_CLOCK_ENABLE_SATA30_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_SYSTEM_SCB_CLOCK_ENABLE_SATA30_STATUS_SHIFT 2

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS :: SYSTEM_GISB_CLOCK_ENABLE_SATA30_STATUS [01:01] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_SYSTEM_GISB_CLOCK_ENABLE_SATA30_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_SYSTEM_GISB_CLOCK_ENABLE_SATA30_STATUS_SHIFT 1

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS :: SYSTEM_54_CLOCK_ENABLE_SATA30_STATUS [00:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_SYSTEM_54_CLOCK_ENABLE_SATA30_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS_SYSTEM_54_CLOCK_ENABLE_SATA30_STATUS_SHIFT 0

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30 - Stb sata3 pcie top inst clock select sata30
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30 :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30_reserved0_SHIFT 3

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30 :: REF_CLOCK_SELECT_SATA30 [02:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30_REF_CLOCK_SELECT_SATA30_MASK 0x00000007
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30_REF_CLOCK_SELECT_SATA30_SHIFT 0
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_SELECT_SATA30_REF_CLOCK_SELECT_SATA30_DEFAULT 0x00000000

/***************************************************************************
 *STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK - Stb sata3 pcie top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:12] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffff000
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 12

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK :: SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK [11:11] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000800
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 11
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA3_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK :: SATA3_CONTROL_OBSERVE_CLOCK [10:07] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA3_CONTROL_OBSERVE_CLOCK_MASK 0x00000780
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA3_CONTROL_OBSERVE_CLOCK_SHIFT 7
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA3_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK :: SATA30_ENABLE_OBSERVE_CLOCK [06:06] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA30_ENABLE_OBSERVE_CLOCK_MASK 0x00000040
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA30_ENABLE_OBSERVE_CLOCK_SHIFT 6
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_SATA30_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK :: PCIE0_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK :: PCIE0_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK :: PCIE0_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_OBSERVE_CLOCK_PCIE0_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT - Stb sectop inst clock enable sectop xpt
 ***************************************************************************/
/* CLKGEN :: STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_reserved0_SHIFT 1

/* CLKGEN :: STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT :: XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT [00:00] */
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_MASK 0x00000001
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_SHIFT 0
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_DEFAULT 0x00000001

/***************************************************************************
 *STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS :: XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_STATUS [00:00] */
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_STATUS_SHIFT 0

/***************************************************************************
 *STB_SECTOP_INST_OBSERVE_CLOCK - Stb sectop inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_SECTOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_reserved0_MASK   0xffffffc0
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_reserved0_SHIFT  6

/* CLKGEN :: STB_SECTOP_INST_OBSERVE_CLOCK :: SECTOP_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SECTOP_INST_OBSERVE_CLOCK :: SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SECTOP_INST_OBSERVE_CLOCK :: SECTOP_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_SECTOP_INST_OBSERVE_CLOCK_SECTOP_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_SFE_TOP_INST_CLOCK_ENABLE - Stb sfe top inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_reserved0_MASK   0xfffffff8
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT  3

/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE :: SFE_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_SCB_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE :: SFE_GISB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_GISB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_GISB_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE :: SFE_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_SFE_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS :: SFE_SCB_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_SFE_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_SFE_SCB_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS :: SFE_GISB_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_SFE_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_SFE_GISB_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS :: SFE_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_SFE_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS_SFE_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_SFE_TOP_INST_OBSERVE_CLOCK - Stb sfe top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_SFE_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_SFE_TOP_INST_OBSERVE_CLOCK :: SFE_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SFE_TOP_INST_OBSERVE_CLOCK :: SFE_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SFE_TOP_INST_OBSERVE_CLOCK :: SFE_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_SFE_TOP_INST_OBSERVE_CLOCK_SFE_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_SYS_CTRL_INST_CLOCK_DISABLE - Disable STB_SYS_CTRL_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_reserved0_SHIFT 8

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SYSCTRL_UPG_CLOCK [07:07] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UPG_CLOCK_MASK 0x00000080
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UPG_CLOCK_SHIFT 7
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UPG_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SYSCTRL_UART_2_CLOCK [06:06] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_2_CLOCK_MASK 0x00000040
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_2_CLOCK_SHIFT 6
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_2_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SYSCTRL_UART_1_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_1_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_1_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SYSCTRL_UART_0_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_0_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_0_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SYSCTRL_UART_0_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SC1_CLOCK [03:03] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_SHIFT 3
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_SC0_CLOCK [02:02] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_SHIFT 2
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_AVSTOP_PVTMON_CLOCK [01:01] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_AVSTOP_PVTMON_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_AVSTOP_PVTMON_CLOCK_SHIFT 1
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_AVSTOP_PVTMON_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE :: DISABLE_AVSTOP_27_UART_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_AVSTOP_27_UART_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_AVSTOP_27_UART_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_AVSTOP_27_UART_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_SYSCTRL_UPG_CLOCK_STATUS [07:07] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UPG_CLOCK_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UPG_CLOCK_STATUS_SHIFT 7

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_SYSCTRL_UART_2_CLOCK_STATUS [06:06] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UART_2_CLOCK_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UART_2_CLOCK_STATUS_SHIFT 6

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_SYSCTRL_UART_1_CLOCK_STATUS [05:05] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UART_1_CLOCK_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UART_1_CLOCK_STATUS_SHIFT 5

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_SYSCTRL_UART_0_CLOCK_STATUS [04:04] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UART_0_CLOCK_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SYSCTRL_UART_0_CLOCK_STATUS_SHIFT 4

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_SC1_CLOCK_STATUS [03:03] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SC1_CLOCK_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SC1_CLOCK_STATUS_SHIFT 3

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_SC0_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SC0_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_SC0_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_AVSTOP_PVTMON_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_AVSTOP_PVTMON_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_AVSTOP_PVTMON_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS :: DISABLE_AVSTOP_27_UART_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_AVSTOP_27_UART_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS_DISABLE_AVSTOP_27_UART_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_SYS_CTRL_INST_CLOCK_ENABLE - Stb sys ctrl inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_reserved0_MASK  0xfffffffc
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_reserved0_SHIFT 2

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_ENABLE :: WLAN_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_WLAN_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_WLAN_SCB_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_WLAN_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_ENABLE :: WLAN_GISB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_WLAN_GISB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_WLAN_GISB_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_WLAN_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS :: WLAN_SCB_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS_WLAN_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS_WLAN_SCB_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS :: WLAN_GISB_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS_WLAN_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS_WLAN_GISB_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_SYS_CTRL_INST_OBSERVE_CLOCK - Stb sys ctrl inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_SYS_CTRL_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_SYS_CTRL_INST_OBSERVE_CLOCK :: AVS_TOP_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_OBSERVE_CLOCK :: AVS_TOP_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_SYS_CTRL_INST_OBSERVE_CLOCK :: AVS_TOP_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_SYS_CTRL_INST_OBSERVE_CLOCK_AVS_TOP_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_DISABLE - Disable STB_USB0_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT 1

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_DISABLE :: DISABLE_USB0_FREERUN_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_DISABLE_USB0_FREERUN_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_DISABLE_USB0_FREERUN_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_DISABLE_USB0_FREERUN_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_USB0_FREERUN_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_USB0_FREERUN_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_USB0_FREERUN_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE - Stb usb0 top inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE :: USB0_GISB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB0_GISB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB0_GISB_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB0_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS :: USB0_GISB_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS_USB0_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS_USB0_GISB_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE_USB20 - Stb usb0 top inst clock enable usb20
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20 :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_reserved0_SHIFT 3

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20 :: SYSTEM_SCB_CLOCK_ENABLE_USB20 [02:02] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_SCB_CLOCK_ENABLE_USB20_MASK 0x00000004
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_SCB_CLOCK_ENABLE_USB20_SHIFT 2
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_SCB_CLOCK_ENABLE_USB20_DEFAULT 0x00000001

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20 :: SYSTEM_54_CLOCK_ENABLE_USB20 [01:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_54_CLOCK_ENABLE_USB20_MASK 0x00000002
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_54_CLOCK_ENABLE_USB20_SHIFT 1
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_54_CLOCK_ENABLE_USB20_DEFAULT 0x00000001

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20 :: SYSTEM_108_CLOCK_ENABLE_USB20 [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_108_CLOCK_ENABLE_USB20_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_108_CLOCK_ENABLE_USB20_SHIFT 0
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_SYSTEM_108_CLOCK_ENABLE_USB20_DEFAULT 0x00000001

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_reserved0_SHIFT 3

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_USB20_STATUS [02:02] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_SYSTEM_SCB_CLOCK_ENABLE_USB20_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_SYSTEM_SCB_CLOCK_ENABLE_USB20_STATUS_SHIFT 2

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS :: SYSTEM_54_CLOCK_ENABLE_USB20_STATUS [01:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_SYSTEM_54_CLOCK_ENABLE_USB20_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_SYSTEM_54_CLOCK_ENABLE_USB20_STATUS_SHIFT 1

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS :: SYSTEM_108_CLOCK_ENABLE_USB20_STATUS [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_SYSTEM_108_CLOCK_ENABLE_USB20_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS_SYSTEM_108_CLOCK_ENABLE_USB20_STATUS_SHIFT 0

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE_USB30 - Stb usb0 top inst clock enable usb30
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB30 :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_reserved0_SHIFT 2

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB30 :: SYSTEM_SCB_CLOCK_ENABLE_USB30 [01:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_SYSTEM_SCB_CLOCK_ENABLE_USB30_MASK 0x00000002
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_SYSTEM_SCB_CLOCK_ENABLE_USB30_SHIFT 1
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_SYSTEM_SCB_CLOCK_ENABLE_USB30_DEFAULT 0x00000001

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB30 :: SYSTEM_108_CLOCK_ENABLE_USB30 [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_SYSTEM_108_CLOCK_ENABLE_USB30_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_SYSTEM_108_CLOCK_ENABLE_USB30_SHIFT 0
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_SYSTEM_108_CLOCK_ENABLE_USB30_DEFAULT 0x00000001

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_USB30_STATUS [01:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS_SYSTEM_SCB_CLOCK_ENABLE_USB30_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS_SYSTEM_SCB_CLOCK_ENABLE_USB30_STATUS_SHIFT 1

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS :: SYSTEM_108_CLOCK_ENABLE_USB30_STATUS [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS_SYSTEM_108_CLOCK_ENABLE_USB30_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS_SYSTEM_108_CLOCK_ENABLE_USB30_STATUS_SHIFT 0

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE_USBD - Stb usb0 top inst clock enable usbd
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USBD :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_reserved0_SHIFT 2

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USBD :: SYSTEM_SCB_CLOCK_ENABLE_USBD [01:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_SYSTEM_SCB_CLOCK_ENABLE_USBD_MASK 0x00000002
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_SYSTEM_SCB_CLOCK_ENABLE_USBD_SHIFT 1
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_SYSTEM_SCB_CLOCK_ENABLE_USBD_DEFAULT 0x00000001

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USBD :: SYSTEM_108_CLOCK_ENABLE_USBD [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_SYSTEM_108_CLOCK_ENABLE_USBD_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_SYSTEM_108_CLOCK_ENABLE_USBD_SHIFT 0
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_SYSTEM_108_CLOCK_ENABLE_USBD_DEFAULT 0x00000001

/***************************************************************************
 *STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_USBD_STATUS [01:01] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS_SYSTEM_SCB_CLOCK_ENABLE_USBD_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS_SYSTEM_SCB_CLOCK_ENABLE_USBD_STATUS_SHIFT 1

/* CLKGEN :: STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS :: SYSTEM_108_CLOCK_ENABLE_USBD_STATUS [00:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS_SYSTEM_108_CLOCK_ENABLE_USBD_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS_SYSTEM_108_CLOCK_ENABLE_USBD_STATUS_SHIFT 0

/***************************************************************************
 *STB_USB0_TOP_INST_OBSERVE_CLOCK - Stb usb0 top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_USB0_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xffffffc0
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_USB0_TOP_INST_OBSERVE_CLOCK :: USB0_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_USB0_TOP_INST_OBSERVE_CLOCK :: USB0_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_USB0_TOP_INST_OBSERVE_CLOCK :: USB0_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_USB0_TOP_INST_OBSERVE_CLOCK_USB0_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_V3D_TOP_INST_CLOCK_ENABLE - Stb v3d top inst clock enable
 ***************************************************************************/
/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_reserved0_MASK   0xffffffe0
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT  5

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE :: V3D_SCB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_SCB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_SCB_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_SCB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE :: V3D_GISB_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE :: V3D_GISB_2ND_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_2ND_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_2ND_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_2ND_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE :: V3D_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE :: V3D_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_V3D_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 5

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS :: V3D_SCB_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_SCB_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_SCB_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS :: V3D_GISB_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_GISB_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_GISB_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS :: V3D_GISB_2ND_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_GISB_2ND_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_GISB_2ND_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS :: V3D_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS :: V3D_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS_V3D_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *STB_V3D_TOP_INST_CLOCK_SELECT - Stb v3d top inst clock select
 ***************************************************************************/
/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_SELECT_reserved0_MASK   0xfffffffc
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_SELECT_reserved0_SHIFT  2

/* CLKGEN :: STB_V3D_TOP_INST_CLOCK_SELECT :: V3D_CORE_CLOCK_SELECT [01:00] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_SELECT_V3D_CORE_CLOCK_SELECT_MASK 0x00000003
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_SELECT_V3D_CORE_CLOCK_SELECT_SHIFT 0
#define BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_SELECT_V3D_CORE_CLOCK_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *STB_V3D_TOP_INST_OBSERVE_CLOCK - Stb v3d top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_V3D_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_reserved0_MASK  0xffffffc0
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 6

/* CLKGEN :: STB_V3D_TOP_INST_OBSERVE_CLOCK :: V3D_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_V3D_TOP_INST_OBSERVE_CLOCK :: V3D_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_V3D_TOP_INST_OBSERVE_CLOCK :: V3D_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_V3D_TOP_INST_OBSERVE_CLOCK_V3D_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE - Disable STB_VEC_AIO_GFX_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE :: DISABLE_VEC_ITU656_0_CLOCK [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_ITU656_0_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_ITU656_0_CLOCK_SHIFT 1
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_ITU656_0_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE :: DISABLE_QDAC_DACADC_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_QDAC_DACADC_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_QDAC_DACADC_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_QDAC_DACADC_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_VEC_ITU656_0_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_VEC_ITU656_0_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_VEC_ITU656_0_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_QDAC_DACADC_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_QDAC_DACADC_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_QDAC_DACADC_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO - Stb vec aio gfx top inst clock enable aio
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO :: SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO_SHIFT 1
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO :: ALTERNATE_108_CLOCK_ENABLE_AIO [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_ALTERNATE_108_CLOCK_ENABLE_AIO_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_ALTERNATE_108_CLOCK_ENABLE_AIO_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_ALTERNATE_108_CLOCK_ENABLE_AIO_DEFAULT 0x00000001

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS :: SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO_STATUS [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS_SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS_SYSTEM_ALTERNATE_SCB_CLOCK_ENABLE_AIO_STATUS_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS :: ALTERNATE_108_CLOCK_ENABLE_AIO_STATUS [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS_ALTERNATE_108_CLOCK_ENABLE_AIO_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS_ALTERNATE_108_CLOCK_ENABLE_AIO_STATUS_SHIFT 0

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0 - Stb vec aio gfx top inst clock enable m2mc0
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0 :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_reserved0_SHIFT 3

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0 :: SYSTEM_SCB_CLOCK_ENABLE_M2MC0 [02:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_SCB_CLOCK_ENABLE_M2MC0_MASK 0x00000004
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_SCB_CLOCK_ENABLE_M2MC0_SHIFT 2
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_SCB_CLOCK_ENABLE_M2MC0_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0 :: SYSTEM_GISB_CLOCK_ENABLE_M2MC0 [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_GISB_CLOCK_ENABLE_M2MC0_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_GISB_CLOCK_ENABLE_M2MC0_SHIFT 1
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_GISB_CLOCK_ENABLE_M2MC0_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0 :: SYSTEM_CLOCK_ENABLE_M2MC0 [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_CLOCK_ENABLE_M2MC0_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_CLOCK_ENABLE_M2MC0_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_SYSTEM_CLOCK_ENABLE_M2MC0_DEFAULT 0x00000001

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_reserved0_SHIFT 3

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_M2MC0_STATUS [02:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_SYSTEM_SCB_CLOCK_ENABLE_M2MC0_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_SYSTEM_SCB_CLOCK_ENABLE_M2MC0_STATUS_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS :: SYSTEM_GISB_CLOCK_ENABLE_M2MC0_STATUS [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_SYSTEM_GISB_CLOCK_ENABLE_M2MC0_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_SYSTEM_GISB_CLOCK_ENABLE_M2MC0_STATUS_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS :: SYSTEM_CLOCK_ENABLE_M2MC0_STATUS [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_SYSTEM_CLOCK_ENABLE_M2MC0_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS_SYSTEM_CLOCK_ENABLE_M2MC0_STATUS_SHIFT 0

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC - Stb vec aio gfx top inst clock enable vdac
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC :: SYSTEM_BVB_216_CLOCK_ENABLE_VDAC [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_SYSTEM_BVB_216_CLOCK_ENABLE_VDAC_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_SYSTEM_BVB_216_CLOCK_ENABLE_VDAC_SHIFT 1
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_SYSTEM_BVB_216_CLOCK_ENABLE_VDAC_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC :: QDAC_BVB_216_CLOCK_ENABLE_VDAC [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_QDAC_BVB_216_CLOCK_ENABLE_VDAC_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_QDAC_BVB_216_CLOCK_ENABLE_VDAC_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_QDAC_BVB_216_CLOCK_ENABLE_VDAC_DEFAULT 0x00000001

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS :: SYSTEM_BVB_216_CLOCK_ENABLE_VDAC_STATUS [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS_SYSTEM_BVB_216_CLOCK_ENABLE_VDAC_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS_SYSTEM_BVB_216_CLOCK_ENABLE_VDAC_STATUS_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS :: QDAC_BVB_216_CLOCK_ENABLE_VDAC_STATUS [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS_QDAC_BVB_216_CLOCK_ENABLE_VDAC_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS_QDAC_BVB_216_CLOCK_ENABLE_VDAC_STATUS_SHIFT 0

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC - Stb vec aio gfx top inst clock enable vec
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_reserved0_SHIFT 5

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC :: SYSTEM_SCB_CLOCK_ENABLE_VEC [04:04] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_SCB_CLOCK_ENABLE_VEC_MASK 0x00000010
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_SCB_CLOCK_ENABLE_VEC_SHIFT 4
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_SCB_CLOCK_ENABLE_VEC_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC :: SYSTEM_BVB_648_CLOCK_ENABLE_VEC [03:03] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_648_CLOCK_ENABLE_VEC_MASK 0x00000008
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_648_CLOCK_ENABLE_VEC_SHIFT 3
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_648_CLOCK_ENABLE_VEC_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC :: SYSTEM_BVB_324_CLOCK_ENABLE_VEC [02:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_324_CLOCK_ENABLE_VEC_MASK 0x00000004
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_324_CLOCK_ENABLE_VEC_SHIFT 2
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_324_CLOCK_ENABLE_VEC_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC :: SYSTEM_BVB_216_CLOCK_ENABLE_VEC [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_216_CLOCK_ENABLE_VEC_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_216_CLOCK_ENABLE_VEC_SHIFT 1
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_BVB_216_CLOCK_ENABLE_VEC_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC :: SYSTEM_108_CLOCK_ENABLE_VEC [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_108_CLOCK_ENABLE_VEC_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_108_CLOCK_ENABLE_VEC_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_SYSTEM_108_CLOCK_ENABLE_VEC_DEFAULT 0x00000001

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO - Stb vec aio gfx top inst clock enable vec aio
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_reserved0_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO :: SYSTEM_54_CLOCK_ENABLE_VEC_AIO [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_SYSTEM_54_CLOCK_ENABLE_VEC_AIO_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_SYSTEM_54_CLOCK_ENABLE_VEC_AIO_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_SYSTEM_54_CLOCK_ENABLE_VEC_AIO_DEFAULT 0x00000001

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS_reserved0_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS :: SYSTEM_54_CLOCK_ENABLE_VEC_AIO_STATUS [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS_SYSTEM_54_CLOCK_ENABLE_VEC_AIO_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS_SYSTEM_54_CLOCK_ENABLE_VEC_AIO_STATUS_SHIFT 0

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_reserved0_SHIFT 5

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_VEC_STATUS [04:04] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_SCB_CLOCK_ENABLE_VEC_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_SCB_CLOCK_ENABLE_VEC_STATUS_SHIFT 4

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS :: SYSTEM_BVB_648_CLOCK_ENABLE_VEC_STATUS [03:03] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_BVB_648_CLOCK_ENABLE_VEC_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_BVB_648_CLOCK_ENABLE_VEC_STATUS_SHIFT 3

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS :: SYSTEM_BVB_324_CLOCK_ENABLE_VEC_STATUS [02:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_BVB_324_CLOCK_ENABLE_VEC_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_BVB_324_CLOCK_ENABLE_VEC_STATUS_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS :: SYSTEM_BVB_216_CLOCK_ENABLE_VEC_STATUS [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_BVB_216_CLOCK_ENABLE_VEC_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_BVB_216_CLOCK_ENABLE_VEC_STATUS_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS :: SYSTEM_108_CLOCK_ENABLE_VEC_STATUS [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_108_CLOCK_ENABLE_VEC_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS_SYSTEM_108_CLOCK_ENABLE_VEC_STATUS_SHIFT 0

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP - Stb vec aio gfx top inst clock enable vip
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP :: SYSTEM_SCB_CLOCK_ENABLE_VIP [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_SYSTEM_SCB_CLOCK_ENABLE_VIP_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_SYSTEM_SCB_CLOCK_ENABLE_VIP_SHIFT 1
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_SYSTEM_SCB_CLOCK_ENABLE_VIP_DEFAULT 0x00000001

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP :: SYSTEM_BVB_216_CLOCK_ENABLE_VIP [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_SYSTEM_BVB_216_CLOCK_ENABLE_VIP_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_SYSTEM_BVB_216_CLOCK_ENABLE_VIP_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_SYSTEM_BVB_216_CLOCK_ENABLE_VIP_DEFAULT 0x00000001

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS_reserved0_SHIFT 2

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS :: SYSTEM_SCB_CLOCK_ENABLE_VIP_STATUS [01:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS_SYSTEM_SCB_CLOCK_ENABLE_VIP_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS_SYSTEM_SCB_CLOCK_ENABLE_VIP_STATUS_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS :: SYSTEM_BVB_216_CLOCK_ENABLE_VIP_STATUS [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS_SYSTEM_BVB_216_CLOCK_ENABLE_VIP_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS_SYSTEM_BVB_216_CLOCK_ENABLE_VIP_STATUS_SHIFT 0

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_M2MC0 - Stb vec aio gfx top inst m2mc0
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_M2MC0 :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_M2MC0_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_M2MC0_reserved0_SHIFT 1

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_M2MC0 :: CLOCK_SELECT_M2MC0 [00:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_M2MC0_CLOCK_SELECT_M2MC0_MASK 0x00000001
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_M2MC0_CLOCK_SELECT_M2MC0_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_M2MC0_CLOCK_SELECT_M2MC0_DEFAULT 0x00000000

/***************************************************************************
 *STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK - Stb vec aio gfx top inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:18] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffc0000
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 18

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: VEC_ENABLE_OBSERVE_CLOCK [17:17] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_ENABLE_OBSERVE_CLOCK_MASK 0x00020000
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_ENABLE_OBSERVE_CLOCK_SHIFT 17
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: VEC_ENABLE_DIVIDER_OBSERVE_CLOCK [16:16] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00010000
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 16
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: VEC_CONTROL_OBSERVE_CLOCK [15:12] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_CONTROL_OBSERVE_CLOCK_MASK 0x0000f000
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_CONTROL_OBSERVE_CLOCK_SHIFT 12
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_VEC_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: GFX_ENABLE_OBSERVE_CLOCK [11:11] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_ENABLE_OBSERVE_CLOCK_MASK 0x00000800
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_ENABLE_OBSERVE_CLOCK_SHIFT 11
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: GFX_ENABLE_DIVIDER_OBSERVE_CLOCK [10:10] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 10
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: GFX_CONTROL_OBSERVE_CLOCK [09:06] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_CONTROL_OBSERVE_CLOCK_MASK 0x000003c0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_CONTROL_OBSERVE_CLOCK_SHIFT 6
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_GFX_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: AIO_ENABLE_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_ENABLE_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_ENABLE_OBSERVE_CLOCK_SHIFT 5
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: AIO_ENABLE_DIVIDER_OBSERVE_CLOCK [04:04] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 4
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_ENABLE_DIVIDER_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK :: AIO_CONTROL_OBSERVE_CLOCK [03:00] */
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_CONTROL_OBSERVE_CLOCK_MASK 0x0000000f
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_CONTROL_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_OBSERVE_CLOCK_AIO_CONTROL_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *TESTPORT - Special Testport Controls
 ***************************************************************************/
/* CLKGEN :: TESTPORT :: reserved0 [31:04] */
#define BCHP_CLKGEN_TESTPORT_reserved0_MASK                        0xfffffff0
#define BCHP_CLKGEN_TESTPORT_reserved0_SHIFT                       4

/* CLKGEN :: TESTPORT :: PLL_TEST_STATUS_SELECT [03:00] */
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_MASK           0x0000000f
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_SHIFT          0
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_DEFAULT        0x00000000

/***************************************************************************
 *UART_0_CLOCK_MUX_SELECT - Mux selects for Uart_0_Clock clocks
 ***************************************************************************/
/* CLKGEN :: UART_0_CLOCK_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_UART_0_CLOCK_MUX_SELECT_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_UART_0_CLOCK_MUX_SELECT_reserved0_SHIFT        2

/* CLKGEN :: UART_0_CLOCK_MUX_SELECT :: SYSCTRL_UART_0_CLOCK [01:00] */
#define BCHP_CLKGEN_UART_0_CLOCK_MUX_SELECT_SYSCTRL_UART_0_CLOCK_MASK 0x00000003
#define BCHP_CLKGEN_UART_0_CLOCK_MUX_SELECT_SYSCTRL_UART_0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_UART_0_CLOCK_MUX_SELECT_SYSCTRL_UART_0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *UART_1_CLOCK_MUX_SELECT - Mux selects for Uart_1_Clock clocks
 ***************************************************************************/
/* CLKGEN :: UART_1_CLOCK_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_UART_1_CLOCK_MUX_SELECT_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_UART_1_CLOCK_MUX_SELECT_reserved0_SHIFT        2

/* CLKGEN :: UART_1_CLOCK_MUX_SELECT :: SYSCTRL_UART_1_CLOCK [01:00] */
#define BCHP_CLKGEN_UART_1_CLOCK_MUX_SELECT_SYSCTRL_UART_1_CLOCK_MASK 0x00000003
#define BCHP_CLKGEN_UART_1_CLOCK_MUX_SELECT_SYSCTRL_UART_1_CLOCK_SHIFT 0
#define BCHP_CLKGEN_UART_1_CLOCK_MUX_SELECT_SYSCTRL_UART_1_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *UART_2_CLOCK_MUX_SELECT - Mux selects for Uart_2_Clock clocks
 ***************************************************************************/
/* CLKGEN :: UART_2_CLOCK_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_UART_2_CLOCK_MUX_SELECT_reserved0_MASK         0xfffffffc
#define BCHP_CLKGEN_UART_2_CLOCK_MUX_SELECT_reserved0_SHIFT        2

/* CLKGEN :: UART_2_CLOCK_MUX_SELECT :: SYSCTRL_UART_2_CLOCK [01:00] */
#define BCHP_CLKGEN_UART_2_CLOCK_MUX_SELECT_SYSCTRL_UART_2_CLOCK_MASK 0x00000003
#define BCHP_CLKGEN_UART_2_CLOCK_MUX_SELECT_SYSCTRL_UART_2_CLOCK_SHIFT 0
#define BCHP_CLKGEN_UART_2_CLOCK_MUX_SELECT_SYSCTRL_UART_2_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_CLKGEN_BVB_MUX_SELECT - BVB clocks muxing
 ***************************************************************************/
/* CLKGEN :: STB_CLKGEN_BVB_MUX_SELECT :: reserved0 [31:05] */
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_reserved0_MASK       0xffffffe0
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_reserved0_SHIFT      5

/* CLKGEN :: STB_CLKGEN_BVB_MUX_SELECT :: CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT [04:03] */
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT_MASK 0x00000018
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT_SHIFT 3
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT_DEFAULT 0x00000001

/* CLKGEN :: STB_CLKGEN_BVB_MUX_SELECT :: CLKGEN_BVB_2X_FREQ_BVN [02:01] */
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_BVN_MASK 0x00000006
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_BVN_SHIFT 1
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_BVN_DEFAULT 0x00000001

/* CLKGEN :: STB_CLKGEN_BVB_MUX_SELECT :: CLKGEN_BVB_1X_FREQ [00:00] */
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_1X_FREQ_MASK 0x00000001
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_1X_FREQ_SHIFT 0
#define BCHP_CLKGEN_STB_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_1X_FREQ_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CPU_DVFS_SM_ARRAY - Power management DVFS NDIV state machine fractional array.
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: reserved0 [31:27] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_reserved0_MASK           0xf8000000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_reserved0_SHIFT          27

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY_UPPER_INDEX [26:24] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY_UPPER_INDEX_MASK 0x07000000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY_UPPER_INDEX_SHIFT 24
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY_UPPER_INDEX_DEFAULT 0x00000002

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY7 [23:21] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY7_MASK         0x00e00000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY7_SHIFT        21
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY7_DEFAULT      0x00000000

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY6 [20:18] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY6_MASK         0x001c0000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY6_SHIFT        18
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY6_DEFAULT      0x00000000

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY5 [17:15] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY5_MASK         0x00038000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY5_SHIFT        15
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY5_DEFAULT      0x00000000

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY4 [14:12] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY4_MASK         0x00007000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY4_SHIFT        12
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY4_DEFAULT      0x00000000

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY3 [11:09] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY3_MASK         0x00000e00
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY3_SHIFT        9
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY3_DEFAULT      0x00000000

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY2 [08:06] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY2_MASK         0x000001c0
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY2_SHIFT        6
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY2_DEFAULT      0x00000005

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY1 [05:03] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY1_MASK         0x00000038
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY1_SHIFT        3
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY1_DEFAULT      0x00000002

/* CLKGEN :: PLL_CPU_DVFS_SM_ARRAY :: FRAC_ARRAY0 [02:00] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY0_MASK         0x00000007
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY0_SHIFT        0
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_ARRAY_FRAC_ARRAY0_DEFAULT      0x00000000

/***************************************************************************
 *PLL_CPU_DVFS_SM_CONTROL0 - Power management DVFS NDIV state machine controls.
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_DVFS_SM_CONTROL0 :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_reserved0_MASK        0xfffffff8
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_reserved0_SHIFT       3

/* CLKGEN :: PLL_CPU_DVFS_SM_CONTROL0 :: USE_NDIV_FROM_SM [02:02] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_USE_NDIV_FROM_SM_MASK 0x00000004
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_USE_NDIV_FROM_SM_SHIFT 2
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_USE_NDIV_FROM_SM_DEFAULT 0x00000000

/* CLKGEN :: PLL_CPU_DVFS_SM_CONTROL0 :: INCREMENT [01:01] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_INCREMENT_MASK        0x00000002
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_INCREMENT_SHIFT       1
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_INCREMENT_DEFAULT     0x00000001

/* CLKGEN :: PLL_CPU_DVFS_SM_CONTROL0 :: GOTO_IDLE [00:00] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_GOTO_IDLE_MASK        0x00000001
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_GOTO_IDLE_SHIFT       0
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL0_GOTO_IDLE_DEFAULT     0x00000001

/***************************************************************************
 *PLL_CPU_DVFS_SM_CONTROL1 - Power management DVFS NDIV state machine controls.
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_DVFS_SM_CONTROL1 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_reserved0_MASK        0xff000000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_reserved0_SHIFT       24

/* CLKGEN :: PLL_CPU_DVFS_SM_CONTROL1 :: TIMER_VALUE [23:10] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_TIMER_VALUE_MASK      0x00fffc00
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_TIMER_VALUE_SHIFT     10
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_TIMER_VALUE_DEFAULT   0x00000438

/* CLKGEN :: PLL_CPU_DVFS_SM_CONTROL1 :: NDIV_TARGET [09:00] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_NDIV_TARGET_MASK      0x000003ff
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_NDIV_TARGET_SHIFT     0
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_CONTROL1_NDIV_TARGET_DEFAULT   0x00000040

/***************************************************************************
 *PLL_CPU_DVFS_SM_STATUS - Power management DVFS NDIV state machine status.
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_DVFS_SM_STATUS :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_reserved0_MASK          0x80000000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_reserved0_SHIFT         31

/* CLKGEN :: PLL_CPU_DVFS_SM_STATUS :: NDIV_INT [30:21] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_NDIV_INT_MASK           0x7fe00000
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_NDIV_INT_SHIFT          21

/* CLKGEN :: PLL_CPU_DVFS_SM_STATUS :: NDIV_FRAC [20:01] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_NDIV_FRAC_MASK          0x001ffffe
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_NDIV_FRAC_SHIFT         1

/* CLKGEN :: PLL_CPU_DVFS_SM_STATUS :: CURRENT_STATE [00:00] */
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_CURRENT_STATE_MASK      0x00000001
#define BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS_CURRENT_STATE_SHIFT     0

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K - PLL CHANNEL control CH 0 registers in separate 4K boundary
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K_reserved0_SHIFT 8

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K_MDIV_CH0_MASK 0x000000ff
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K_MDIV_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0_4K_MDIV_CH0_DEFAULT 0x0000000a

/***************************************************************************
 *PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K - PLL CHANNEL control CH 1 registers in separate 4K boundary
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K_reserved0_SHIFT 8

/* CLKGEN :: PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K :: MDIV_CH1 [07:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K_MDIV_CH1_MASK 0x000000ff
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K_MDIV_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_1_4K_MDIV_CH1_DEFAULT 0x0000000a

/***************************************************************************
 *PLL_CPU_PLL_DIV_4K - Multiplier in separate 4K boundary
 ***************************************************************************/
/* CLKGEN :: PLL_CPU_PLL_DIV_4K :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_4K_reserved0_MASK              0xfffffc00
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_4K_reserved0_SHIFT             10

/* CLKGEN :: PLL_CPU_PLL_DIV_4K :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_4K_NDIV_INT_MASK               0x000003ff
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_4K_NDIV_INT_SHIFT              0
#define BCHP_CLKGEN_PLL_CPU_PLL_DIV_4K_NDIV_INT_DEFAULT            0x000000a7

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
