Job <84716571> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on odcphy-vg-1110.internal.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_4_synp.tcl -log Bundle_4.log -zlog 1 
# start time is Wed May 14 18:56:33 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : alb_mss_mem_lat_0000
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : alb_mss_mem_lat_0000
#   step REPORT : [39.350] Instance count of module alb_mss_mem_lat_0000 is 1
#   step REPORT : [6.1822] Got memory alb_mss_mem_lat_0000.i_bdel_mem (1024 x 2) with 1 read port(s), 1 write port(s), and 0 RW port(s)
#   step REPORT : [6.1822] Got memory alb_mss_mem_lat_0000.i_rdel_mem (1024 x 131) with 1 read port(s), 1 write port(s), and 0 RW port(s)
#   step REPORT : 
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | type | total bits  | width |   depth  |           PORTS           | Memory name
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | zMem |        2048 |     2 |     1024 |  CW: 1   NCW: 0   R: 1    |alb_mss_mem_lat_0000.i_bdel_mem
#   step REPORT : | zMem |      134144 |   131 |     1024 |  CW: 1   NCW: 0   R: 1    |alb_mss_mem_lat_0000.i_rdel_mem
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : 
#   step REPORT : [6.1691] Total net count: 14218
#   step REPORT : [6.1690] There are 19 levels of combinational cells
#   step REPORT : [6.1689] There are 7 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 59
#   step REPORT : [6.1695] 3-input LUTs: 69
#   step REPORT : [6.1695] 4-input LUTs: 13
#   step REPORT : [6.1695] 5-input LUTs: 37
#   step REPORT : [6.1695] 6-input LUTs: 3385
#   step REPORT : [6.1696] Total LUT area: 3563
#   step REPORT : [6.1697] State    : 2149
#   step REPORT : [6.1697]   (FF)   : 2149
#   step REPORT : [6.1697] CARRY    : 8
#   step REPORT : [6.1697] MUXFn    : 18
#   step REPORT : [6.1697] +CSA LUTs: 2894
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.006 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_mem_lat_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                2149 |                6421 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 698 |                  20 |                   0 |                   0 |                   0 || alb_mss_mem_lat_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_mem_lat_0000' to 'edif/alb_mss_mem_lat_0000/alb_mss_mem_lat_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_mem_lat_0000/alb_mss_mem_lat_0000.edf.gz'
#   step SERIALIZE : #bytes in: 454735, #bytes out: 142984, compression ratio: 3.180321
#   step REPORT : [87.28] Resource usage for alb_mss_mem_lat_0000: 1.786s 128.2M

                                    ZeBu (R)
                                      zMem

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zMem -createList -addScript ../../../../additionalZmemCommandFile.tcl -addScript ../../../../utf_generatefiles/zMem_config.tcl -debug -newLatency ../alb_mss_mem_lat_0000.zmem 

# start time is Wed May 14 18:56:36 2025




# Build Date : May  7 2024 - 21:34:25
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 5005.67 Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz
#            Load: 9.94 10.21 9.34 14/1935 1925292
#            Hostname: odcphy-vg-1110   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 772413 MB Free: 655924 MB
#            Swap space: 262143 MB Free Swap space: 258798 MB
#            VmSize: 181 MB VmPeak: 181 MB
# Disk Space Total: 5000 GB Available: 553 GB Used: 4447 GB
#            Free inodes: 11745928
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step DEFINE : Latency is using 4-bits-16-values encoding
#   step DEFINE : Evaluate additionnal script '../../../../additionalZmemCommandFile.tcl'.
#   step DEFINE : Evaluate additionnal script '../../../../utf_generatefiles/zMem_config.tcl'.
#   step DEFINE : Global debug mode is ON
#   step DEFINE : New memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem depth 1024
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem width     2
#   step DEFINE : New port : 'w0' 'w' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
#   step DEFINE : New port : 'r1' 'r' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
#   step DEFINE : New memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem depth 1024
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem width   131
#   step DEFINE : New port : 'w0' 'w' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
#   step DEFINE : New port : 'r1' 'r' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'bram' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'uram' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'ramlut' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'zrm' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Type 'bram' has been chosen for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
OptionsDB Info : DB ./options.db not available, loading the default values ..
OptionsDB Warning : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
OptionsDB Info : Default value(false) overwritten with true for ztdb_rb_api
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step MEMORY CHECK : Fast clock used for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step ZMEM : Non-Optimizable zview instances used in module 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step MEMORY MAPPING :   RAMB36E1    1
#   step RESOURCE CHECK :   REG   10
#   step RESOURCE CHECK :   LUT   0 (RAMLUT: 0)
#   step RESOURCE CHECK :   BRAM  1
#   step RESOURCE CHECK :   URAM  0
#   step ZMEM : Fast system clock 'clk_100' is used for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
#   step SERIALIZE : writing netlist 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem' into znl file 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem.edf.gz'
#   step SERIALIZE : #bytes in: 5388, #bytes out: 2396, compression ratio: 2.248748
#   step GENERATE : generating vhdl wrapper 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem.vhd'
#   step GENERATE : generating vhdl wrapper 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_bbx.vhd'
#   step GENERATE : generating verilog wrapper 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem.v'
#   step GENERATE : generating verilog wrapper 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_bbx.v'
#   step VERILOG GENERATOR : writing netlist 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem' into verilog file 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_gates.v'
#   step GENERATE : generating verilog wrapper 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_gates_ins.v'
#   step GENERATE : generating report file 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem_report.log'
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'bram' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'uram' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'ramlut' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'zrm' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step AUTOMATIC TYPE SELECTION : Type 'bram' has been chosen for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step MEMORY CHECK : Fast clock used for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step ZMEM : Non-Optimizable zview instances used in module 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step MEMORY MAPPING :   RAMB36E1    4
#   step RESOURCE CHECK :   REG   10
#   step RESOURCE CHECK :   LUT   0 (RAMLUT: 0)
#   step RESOURCE CHECK :   BRAM  4
#   step RESOURCE CHECK :   URAM  0
#   step ZMEM : Fast system clock 'clk_100' is used for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
#   step SERIALIZE : writing netlist 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem' into znl file 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem.edf.gz'
#   step SERIALIZE : #bytes in: 18715, #bytes out: 6117, compression ratio: 3.059506
#   step GENERATE : generating vhdl wrapper 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem.vhd'
#   step GENERATE : generating vhdl wrapper 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_bbx.vhd'
#   step GENERATE : generating verilog wrapper 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem.v'
#   step GENERATE : generating verilog wrapper 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_bbx.v'
#   step VERILOG GENERATOR : writing netlist 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem' into verilog file 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_gates.v'
#   step GENERATE : generating verilog wrapper 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_gates_ins.v'
#   step GENERATE : generating report file 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem_report.log'

#   exec summary :    0 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m0.214s, sys 0m0.72s
#   exec summary : Total memory: 505668 kB - RSS memory: 138944 kB - Data memory: 126320 kB
#   exec summary : Successful execution

# end time is Wed May 14 18:56:37 2025
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 1 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_4,alb_mss_mem_lat_0000,
Got following -X option = show_times
#     Wed May 14 18:56:37 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-14 18:56:37.276104] [0x0000155555409780] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-14 18:56:37.276567] [0x0000155555409780] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-14 18:56:37.286505] [0x0000155555409780] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-14 18:56:37.287439] [0x0000155555409780] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-14 18:56:37.288393] [0x0000155555409780] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-14 18:56:37.289318] [0x0000155555409780] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-14 18:56:37.290490] [0x0000155555409780] [info]    #      : Populating Dfs Table

### Wed May 14 18:56:37 2025 : RTL Deserialized
### Wed May 14 18:56:37 2025 : Starting CHUNK Population
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_mem_lat_0000
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module alb_mss_mem_lat_0000
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module alb_mss_mem_lat_0000
### Wed May 14 18:56:37 2025(+0s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Wed May 14 18:56:37 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_4,alb_mss_mem_lat_0000,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m4.65190s
#   exec summary : Total memory: 163000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:37 EEST 2025
zFe exit status: 0
command exit code is '0'
