int F_1 ( T_1 * V_1 )\r\n{\r\nif ( ! F_2 ( ( unsigned char * ) V_1 ) )\r\nreturn - V_2 ;\r\nswitch ( V_1 [ 0 ] >> 8 ) {\r\ncase 0x0c :\r\ncase 0x0b :\r\ncase 0x83 :\r\ncase 0x44 :\r\ncase 0xac :\r\ncase 0xad :\r\nreturn - V_2 ;\r\ncase 0xc6 :\r\nswitch ( V_1 [ 0 ] & 0x0f ) {\r\ncase 0x00 :\r\nreturn - V_2 ;\r\n}\r\n}\r\nswitch ( V_1 [ 0 ] ) {\r\ncase 0x0101 :\r\ncase 0xb25a :\r\ncase 0xb240 :\r\ncase 0xb258 :\r\ncase 0xb218 :\r\ncase 0xb228 :\r\ncase 0xb98d :\r\ncase 0xe560 :\r\ncase 0xe561 :\r\ncase 0xb2f8 :\r\nreturn - V_2 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_3 ( T_1 * V_1 )\r\n{\r\nint V_3 = V_4 ;\r\nswitch ( V_1 [ 0 ] >> 8 ) {\r\ncase 0x05 :\r\ncase 0x0d :\r\nV_3 = V_5 ;\r\nif ( ( V_1 [ 0 ] & 0x0f ) == 0 )\r\nV_3 |= V_6 ;\r\nbreak;\r\ncase 0x06 :\r\ncase 0x07 :\r\nV_3 = V_6 ;\r\nbreak;\r\ncase 0x45 :\r\ncase 0x4d :\r\nV_3 = V_5 ;\r\nbreak;\r\ncase 0x47 :\r\ncase 0x46 :\r\ncase 0x86 :\r\ncase 0x87 :\r\nV_3 = V_6 ;\r\nbreak;\r\ncase 0x82 :\r\nV_3 = V_7 ;\r\nbreak;\r\ncase 0xb2 :\r\nif ( ( V_1 [ 0 ] & 0xff ) == 0xb2 )\r\nV_3 = V_7 ;\r\nbreak;\r\ncase 0xa7 :\r\nif ( ( V_1 [ 0 ] & 0x0f ) == 0x05 )\r\nV_3 |= V_5 ;\r\nbreak;\r\ncase 0xc0 :\r\nif ( ( V_1 [ 0 ] & 0x0f ) == 0x05 )\r\nV_3 |= V_5 ;\r\nbreak;\r\ncase 0xeb :\r\nswitch ( V_1 [ 2 ] & 0xff ) {\r\ncase 0x44 :\r\ncase 0x45 :\r\nV_3 = V_6 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 0xe3 :\r\nif ( ( V_1 [ 2 ] & 0xff ) == 0x46 )\r\nV_3 = V_6 ;\r\nbreak;\r\ncase 0xec :\r\nswitch ( V_1 [ 2 ] & 0xff ) {\r\ncase 0xe5 :\r\ncase 0xe6 :\r\ncase 0xf6 :\r\ncase 0xf7 :\r\ncase 0xfc :\r\ncase 0xfd :\r\ncase 0xfe :\r\ncase 0xff :\r\nV_3 = V_6 ;\r\nbreak;\r\n}\r\nbreak;\r\n}\r\nreturn V_3 ;\r\n}\r\nint F_4 ( T_1 * V_1 )\r\n{\r\nswitch ( V_1 [ 0 ] >> 8 ) {\r\ncase 0xc0 :\r\nif ( ( V_1 [ 0 ] & 0x0f ) == 0x00 )\r\nreturn true ;\r\nbreak;\r\ncase 0xc4 :\r\nswitch ( V_1 [ 0 ] & 0x0f ) {\r\ncase 0x02 :\r\ncase 0x04 :\r\ncase 0x05 :\r\ncase 0x06 :\r\ncase 0x07 :\r\ncase 0x08 :\r\ncase 0x0b :\r\ncase 0x0c :\r\ncase 0x0d :\r\ncase 0x0e :\r\ncase 0x0f :\r\nreturn true ;\r\n}\r\nbreak;\r\ncase 0xc6 :\r\nswitch ( V_1 [ 0 ] & 0x0f ) {\r\ncase 0x02 :\r\ncase 0x04 :\r\ncase 0x05 :\r\ncase 0x06 :\r\ncase 0x07 :\r\ncase 0x08 :\r\ncase 0x0a :\r\ncase 0x0c :\r\ncase 0x0d :\r\ncase 0x0e :\r\ncase 0x0f :\r\nreturn true ;\r\n}\r\nbreak;\r\n}\r\nreturn false ;\r\n}
