
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af24  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800b104  0800b104  0000c104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b254  0800b254  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b254  0800b254  0000c254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b25c  0800b25c  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b25c  0800b25c  0000c25c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b260  0800b260  0000c260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b264  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002060  200001d4  0800b438  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002234  0800b438  0000d234  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ee9  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dbe  00000000  00000000  000250ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  00028eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d14  00000000  00000000  0002a010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005a9c  00000000  00000000  0002ad24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018514  00000000  00000000  000307c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eed5c  00000000  00000000  00048cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137a30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a3c  00000000  00000000  00137a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0013c4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b0ec 	.word	0x0800b0ec

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800b0ec 	.word	0x0800b0ec

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000270 	.word	0x20000270
 8000658:	200001f0 	.word	0x200001f0

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f001 fcf2 	bl	8002084 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000270 	.word	0x20000270
 80006ac:	200001f0 	.word	0x200001f0

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f000 fe82 	bl	80013be <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	481d      	ldr	r0, [pc, #116]	@ (8000734 <main+0x84>)
 80006c0:	f7ff ff9c 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c4:	f000 f83a 	bl	800073c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c8:	f000 f904 	bl	80008d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80006cc:	f000 f8d0 	bl	8000870 <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d0:	f009 fb4e 	bl	8009d70 <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f87e 	bl	80007d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RS485_Setup(GPIOA, GPIO_PIN_4);
 80006d8:	2110      	movs	r1, #16
 80006da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006de:	f000 fd55 	bl	800118c <RS485_Setup>
  io_digital_write(0, GPIO_PIN_RESET);
 80006e2:	2100      	movs	r1, #0
 80006e4:	2000      	movs	r0, #0
 80006e6:	f7ff ffb9 	bl	800065c <io_digital_write>
  HAL_Delay(5000);
 80006ea:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006ee:	f000 fed7 	bl	80014a0 <HAL_Delay>

  uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 80006f2:	4a11      	ldr	r2, [pc, #68]	@ (8000738 <main+0x88>)
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006fa:	e883 0003 	stmia.w	r3, {r0, r1}
  uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 80006fe:	2308      	movs	r3, #8
 8000700:	81fb      	strh	r3, [r7, #14]
	while(1) {
		//uint8_t msg[] = "Hello from STM32!\r\n";
		//RS485_Transmit(msg, sizeof(msg) - 1);

		// Simualate receiving modbus frame
		modbus_handle_frame(modbus_frame, frame_len);
 8000702:	89fa      	ldrh	r2, [r7, #14]
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	4611      	mov	r1, r2
 8000708:	4618      	mov	r0, r3
 800070a:	f000 fae1 	bl	8000cd0 <modbus_handle_frame>

		// Flash on-board LED to signify non-stuck while loop (was crashing in previous tests trying to implement DMA RS485)
		io_digital_write(0, GPIO_PIN_SET);
 800070e:	2101      	movs	r1, #1
 8000710:	2000      	movs	r0, #0
 8000712:	f7ff ffa3 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 8000716:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800071a:	f000 fec1 	bl	80014a0 <HAL_Delay>
		io_digital_write(0, GPIO_PIN_RESET);
 800071e:	2100      	movs	r1, #0
 8000720:	2000      	movs	r0, #0
 8000722:	f7ff ff9b 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 8000726:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800072a:	f000 feb9 	bl	80014a0 <HAL_Delay>
		modbus_handle_frame(modbus_frame, frame_len);
 800072e:	bf00      	nop
 8000730:	e7e7      	b.n	8000702 <main+0x52>
 8000732:	bf00      	nop
 8000734:	48000800 	.word	0x48000800
 8000738:	0800b104 	.word	0x0800b104

0800073c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b094      	sub	sp, #80	@ 0x50
 8000740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000742:	f107 0318 	add.w	r3, r7, #24
 8000746:	2238      	movs	r2, #56	@ 0x38
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f00a f850 	bl	800a7f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000762:	f003 f9a9 	bl	8003ab8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000766:	2301      	movs	r3, #1
 8000768:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800076a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800076e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000770:	2302      	movs	r3, #2
 8000772:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000774:	2303      	movs	r3, #3
 8000776:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000778:	2301      	movs	r3, #1
 800077a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 800077c:	2324      	movs	r3, #36	@ 0x24
 800077e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000780:	2302      	movs	r3, #2
 8000782:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000784:	2306      	movs	r3, #6
 8000786:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000788:	2302      	movs	r3, #2
 800078a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	f107 0318 	add.w	r3, r7, #24
 8000790:	4618      	mov	r0, r3
 8000792:	f003 fa45 	bl	8003c20 <HAL_RCC_OscConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800079c:	f000 f8fa 	bl	8000994 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a0:	230f      	movs	r3, #15
 80007a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a4:	2303      	movs	r3, #3
 80007a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80007a8:	2380      	movs	r3, #128	@ 0x80
 80007aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	2102      	movs	r1, #2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f003 fd42 	bl	8004244 <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007c6:	f000 f8e5 	bl	8000994 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	@ 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007d8:	4b23      	ldr	r3, [pc, #140]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007da:	4a24      	ldr	r2, [pc, #144]	@ (800086c <MX_USART2_UART_Init+0x98>)
 80007dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80007de:	4b22      	ldr	r3, [pc, #136]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80007e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007e6:	4b20      	ldr	r3, [pc, #128]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 80007ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007f2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 80007fc:	220c      	movs	r2, #12
 80007fe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000800:	4b19      	ldr	r3, [pc, #100]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000802:	2200      	movs	r2, #0
 8000804:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000806:	4b18      	ldr	r3, [pc, #96]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800080c:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000812:	4b15      	ldr	r3, [pc, #84]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000814:	2200      	movs	r2, #0
 8000816:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000818:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 800081a:	2200      	movs	r2, #0
 800081c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800081e:	4812      	ldr	r0, [pc, #72]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000820:	f004 f97a 	bl	8004b18 <HAL_UART_Init>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800082a:	f000 f8b3 	bl	8000994 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800082e:	2100      	movs	r1, #0
 8000830:	480d      	ldr	r0, [pc, #52]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000832:	f005 fea0 	bl	8006576 <HAL_UARTEx_SetTxFifoThreshold>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 800083c:	f000 f8aa 	bl	8000994 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000840:	2100      	movs	r1, #0
 8000842:	4809      	ldr	r0, [pc, #36]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000844:	f005 fed5 	bl	80065f2 <HAL_UARTEx_SetRxFifoThreshold>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800084e:	f000 f8a1 	bl	8000994 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	@ (8000868 <MX_USART2_UART_Init+0x94>)
 8000854:	f005 fe56 	bl	8006504 <HAL_UARTEx_DisableFifoMode>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800085e:	f000 f899 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000274 	.word	0x20000274
 800086c:	40004400 	.word	0x40004400

08000870 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000876:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800087a:	4a15      	ldr	r2, [pc, #84]	@ (80008d0 <MX_DMA_Init+0x60>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	6493      	str	r3, [r2, #72]	@ 0x48
 8000882:	4b13      	ldr	r3, [pc, #76]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000886:	f003 0304 	and.w	r3, r3, #4
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800088e:	4b10      	ldr	r3, [pc, #64]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000892:	4a0f      	ldr	r2, [pc, #60]	@ (80008d0 <MX_DMA_Init+0x60>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6493      	str	r3, [r2, #72]	@ 0x48
 800089a:	4b0d      	ldr	r3, [pc, #52]	@ (80008d0 <MX_DMA_Init+0x60>)
 800089c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	603b      	str	r3, [r7, #0]
 80008a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2101      	movs	r1, #1
 80008aa:	200b      	movs	r0, #11
 80008ac:	f000 fef5 	bl	800169a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008b0:	200b      	movs	r0, #11
 80008b2:	f000 ff0c 	bl	80016ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2101      	movs	r1, #1
 80008ba:	200c      	movs	r0, #12
 80008bc:	f000 feed 	bl	800169a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008c0:	200c      	movs	r0, #12
 80008c2:	f000 ff04 	bl	80016ce <HAL_NVIC_EnableIRQ>

}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40021000 	.word	0x40021000

080008d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b088      	sub	sp, #32
 80008d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008da:	f107 030c 	add.w	r3, r7, #12
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ea:	4b28      	ldr	r3, [pc, #160]	@ (800098c <MX_GPIO_Init+0xb8>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ee:	4a27      	ldr	r2, [pc, #156]	@ (800098c <MX_GPIO_Init+0xb8>)
 80008f0:	f043 0320 	orr.w	r3, r3, #32
 80008f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f6:	4b25      	ldr	r3, [pc, #148]	@ (800098c <MX_GPIO_Init+0xb8>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	f003 0320 	and.w	r3, r3, #32
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	4b22      	ldr	r3, [pc, #136]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000906:	4a21      	ldr	r2, [pc, #132]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090e:	4b1f      	ldr	r3, [pc, #124]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091a:	4b1c      	ldr	r3, [pc, #112]	@ (800098c <MX_GPIO_Init+0xb8>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	4a1b      	ldr	r2, [pc, #108]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000920:	f043 0304 	orr.w	r3, r3, #4
 8000924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000926:	4b19      	ldr	r3, [pc, #100]	@ (800098c <MX_GPIO_Init+0xb8>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092a:	f003 0304 	and.w	r3, r3, #4
 800092e:	603b      	str	r3, [r7, #0]
 8000930:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	2130      	movs	r1, #48	@ 0x30
 8000936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800093a:	f001 fba3 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2140      	movs	r1, #64	@ 0x40
 8000942:	4813      	ldr	r0, [pc, #76]	@ (8000990 <MX_GPIO_Init+0xbc>)
 8000944:	f001 fb9e 	bl	8002084 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000948:	2330      	movs	r3, #48	@ 0x30
 800094a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094c:	2301      	movs	r3, #1
 800094e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	4619      	mov	r1, r3
 800095e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000962:	f001 fa0d 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000966:	2340      	movs	r3, #64	@ 0x40
 8000968:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096a:	2301      	movs	r3, #1
 800096c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	4619      	mov	r1, r3
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_GPIO_Init+0xbc>)
 800097e:	f001 f9ff 	bl	8001d80 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000982:	bf00      	nop
 8000984:	3720      	adds	r7, #32
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	48000800 	.word	0x48000800

08000994 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
	...

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	4b0f      	ldr	r3, [pc, #60]	@ (80009e8 <HAL_MspInit+0x44>)
 80009ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ae:	4a0e      	ldr	r2, [pc, #56]	@ (80009e8 <HAL_MspInit+0x44>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80009b6:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <HAL_MspInit+0x44>)
 80009b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c2:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <HAL_MspInit+0x44>)
 80009c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009c6:	4a08      	ldr	r2, [pc, #32]	@ (80009e8 <HAL_MspInit+0x44>)
 80009c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <HAL_MspInit+0x44>)
 80009d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009da:	f003 f911 	bl	8003c00 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40021000 	.word	0x40021000

080009ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b09e      	sub	sp, #120	@ 0x78
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	60da      	str	r2, [r3, #12]
 8000a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a04:	f107 0310 	add.w	r3, r7, #16
 8000a08:	2254      	movs	r2, #84	@ 0x54
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f009 feef 	bl	800a7f0 <memset>
  if(huart->Instance==USART2)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a4e      	ldr	r2, [pc, #312]	@ (8000b50 <HAL_UART_MspInit+0x164>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	f040 8094 	bne.w	8000b46 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a26:	f107 0310 	add.w	r3, r7, #16
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f003 fe26 	bl	800467c <HAL_RCCEx_PeriphCLKConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a36:	f7ff ffad 	bl	8000994 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a3a:	4b46      	ldr	r3, [pc, #280]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a3e:	4a45      	ldr	r2, [pc, #276]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a46:	4b43      	ldr	r3, [pc, #268]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b40      	ldr	r3, [pc, #256]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a3f      	ldr	r2, [pc, #252]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b54 <HAL_UART_MspInit+0x168>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a6a:	230c      	movs	r3, #12
 8000a6c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a7a:	2307      	movs	r3, #7
 8000a7c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a82:	4619      	mov	r1, r3
 8000a84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a88:	f001 f97a 	bl	8001d80 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000a8c:	4b32      	ldr	r3, [pc, #200]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000a8e:	4a33      	ldr	r2, [pc, #204]	@ (8000b5c <HAL_UART_MspInit+0x170>)
 8000a90:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000a92:	4b31      	ldr	r3, [pc, #196]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000a94:	221a      	movs	r2, #26
 8000a96:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a98:	4b2f      	ldr	r3, [pc, #188]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a9e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000aa4:	4b2c      	ldr	r3, [pc, #176]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000aa6:	2280      	movs	r2, #128	@ 0x80
 8000aa8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000aaa:	4b2b      	ldr	r3, [pc, #172]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ab0:	4b29      	ldr	r3, [pc, #164]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ab6:	4b28      	ldr	r3, [pc, #160]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000abc:	4b26      	ldr	r3, [pc, #152]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000abe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ac2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ac4:	4824      	ldr	r0, [pc, #144]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ac6:	f000 fe1d 	bl	8001704 <HAL_DMA_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000ad0:	f7ff ff60 	bl	8000994 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a20      	ldr	r2, [pc, #128]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ad8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000adc:	4a1e      	ldr	r2, [pc, #120]	@ (8000b58 <HAL_UART_MspInit+0x16c>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8000b64 <HAL_UART_MspInit+0x178>)
 8000ae6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000aea:	221b      	movs	r2, #27
 8000aec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000aee:	4b1c      	ldr	r3, [pc, #112]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000af0:	2210      	movs	r2, #16
 8000af2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000af4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000afa:	4b19      	ldr	r3, [pc, #100]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000afc:	2280      	movs	r2, #128	@ 0x80
 8000afe:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b00:	4b17      	ldr	r3, [pc, #92]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b06:	4b16      	ldr	r3, [pc, #88]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b0c:	4b14      	ldr	r3, [pc, #80]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000b12:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b18:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b1a:	4811      	ldr	r0, [pc, #68]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b1c:	f000 fdf2 	bl	8001704 <HAL_DMA_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000b26:	f7ff ff35 	bl	8000994 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b2e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000b30:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <HAL_UART_MspInit+0x174>)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2102      	movs	r1, #2
 8000b3a:	2026      	movs	r0, #38	@ 0x26
 8000b3c:	f000 fdad 	bl	800169a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b40:	2026      	movs	r0, #38	@ 0x26
 8000b42:	f000 fdc4 	bl	80016ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b46:	bf00      	nop
 8000b48:	3778      	adds	r7, #120	@ 0x78
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40004400 	.word	0x40004400
 8000b54:	40021000 	.word	0x40021000
 8000b58:	20000308 	.word	0x20000308
 8000b5c:	40020008 	.word	0x40020008
 8000b60:	20000368 	.word	0x20000368
 8000b64:	4002001c 	.word	0x4002001c

08000b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <NMI_Handler+0x4>

08000b70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <HardFault_Handler+0x4>

08000b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <MemManage_Handler+0x4>

08000b80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <BusFault_Handler+0x4>

08000b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <UsageFault_Handler+0x4>

08000b90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr

08000bba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bbe:	f000 fc51 	bl	8001464 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000bcc:	4802      	ldr	r0, [pc, #8]	@ (8000bd8 <DMA1_Channel1_IRQHandler+0x10>)
 8000bce:	f000 ff7c 	bl	8001aca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000308 	.word	0x20000308

08000bdc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000be0:	4802      	ldr	r0, [pc, #8]	@ (8000bec <DMA1_Channel2_IRQHandler+0x10>)
 8000be2:	f000 ff72 	bl	8001aca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000368 	.word	0x20000368

08000bf0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000bf4:	4802      	ldr	r0, [pc, #8]	@ (8000c00 <USB_LP_IRQHandler+0x10>)
 8000bf6:	f001 fb4d 	bl	8002294 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20001bf0 	.word	0x20001bf0

08000c04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c08:	480c      	ldr	r0, [pc, #48]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c0a:	f004 f963 	bl	8004ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	69db      	ldr	r3, [r3, #28]
 8000c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c18:	2b40      	cmp	r3, #64	@ 0x40
 8000c1a:	d10d      	bne.n	8000c38 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000c1c:	4b07      	ldr	r3, [pc, #28]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2240      	movs	r2, #64	@ 0x40
 8000c22:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000c24:	4b05      	ldr	r3, [pc, #20]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <USART2_IRQHandler+0x38>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c32:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000c34:	f000 fb84 	bl	8001340 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000274 	.word	0x20000274

08000c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <_sbrk+0x5c>)
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <_sbrk+0x60>)
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c54:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <_sbrk+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d102      	bne.n	8000c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <_sbrk+0x64>)
 8000c5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ca8 <_sbrk+0x68>)
 8000c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c62:	4b10      	ldr	r3, [pc, #64]	@ (8000ca4 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d207      	bcs.n	8000c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c70:	f009 fdc6 	bl	800a800 <__errno>
 8000c74:	4603      	mov	r3, r0
 8000c76:	220c      	movs	r2, #12
 8000c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	e009      	b.n	8000c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ca4 <_sbrk+0x64>)
 8000c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c92:	68fb      	ldr	r3, [r7, #12]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20020000 	.word	0x20020000
 8000ca0:	00000400 	.word	0x00000400
 8000ca4:	200003c8 	.word	0x200003c8
 8000ca8:	20002238 	.word	0x20002238

08000cac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <SystemInit+0x20>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ccc <SystemInit+0x20>)
 8000cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b0cd      	sub	sp, #308	@ 0x134
 8000cd4:	af04      	add	r7, sp, #16
 8000cd6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000cda:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000cde:	6018      	str	r0, [r3, #0]
 8000ce0:	460a      	mov	r2, r1
 8000ce2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ce6:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000cea:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8000cec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000cf0:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000cf4:	881a      	ldrh	r2, [r3, #0]
 8000cf6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000cfa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	4619      	mov	r1, r3
 8000d04:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d08:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d18:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	3302      	adds	r3, #2
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	461c      	mov	r4, r3
 8000d24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d28:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	3303      	adds	r3, #3
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	9303      	str	r3, [sp, #12]
 8000d34:	9402      	str	r4, [sp, #8]
 8000d36:	9001      	str	r0, [sp, #4]
 8000d38:	9100      	str	r1, [sp, #0]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	4acb      	ldr	r2, [pc, #812]	@ (800106c <modbus_handle_frame+0x39c>)
 8000d3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d42:	48cb      	ldr	r0, [pc, #812]	@ (8001070 <modbus_handle_frame+0x3a0>)
 8000d44:	f009 fd1e 	bl	800a784 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8000d48:	48c9      	ldr	r0, [pc, #804]	@ (8001070 <modbus_handle_frame+0x3a0>)
 8000d4a:	f7ff fa69 	bl	8000220 <strlen>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	48c6      	ldr	r0, [pc, #792]	@ (8001070 <modbus_handle_frame+0x3a0>)
 8000d56:	f009 f8c9 	bl	8009eec <CDC_Transmit_FS>

	if (len < 6) return;
 8000d5a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d5e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000d62:	881b      	ldrh	r3, [r3, #0]
 8000d64:	2b05      	cmp	r3, #5
 8000d66:	f240 8177 	bls.w	8001058 <modbus_handle_frame+0x388>

	uint8_t address = frame[0];
 8000d6a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d6e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint8_t function = frame[1];
 8000d7a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d7e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	785b      	ldrb	r3, [r3, #1]
 8000d86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8000d8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	f040 8164 	bne.w	800105c <modbus_handle_frame+0x38c>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[7] << 8) | frame[6]; // MODBUS sends LSB first (unlike address, function)
 8000d94:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000d98:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	3307      	adds	r3, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	021b      	lsls	r3, r3, #8
 8000da6:	b21a      	sxth	r2, r3
 8000da8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000dac:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	3306      	adds	r3, #6
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	b21b      	sxth	r3, r3
 8000db8:	4313      	orrs	r3, r2
 8000dba:	b21b      	sxth	r3, r3
 8000dbc:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
	uint16_t calculated_crc = modbus_crc16(frame, len);
 8000dc0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000dc4:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000dc8:	881a      	ldrh	r2, [r3, #0]
 8000dca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000dce:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	6818      	ldr	r0, [r3, #0]
 8000dd6:	f000 f953 	bl	8001080 <modbus_crc16>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
	if (received_crc != calculated_crc) {
 8000de0:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8000de4:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000de8:	429a      	cmp	r2, r3
 8000dea:	f040 8139 	bne.w	8001060 <modbus_handle_frame+0x390>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8000dee:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8000df2:	2b03      	cmp	r3, #3
 8000df4:	d003      	beq.n	8000dfe <modbus_handle_frame+0x12e>
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	f000 80dc 	beq.w	8000fb4 <modbus_handle_frame+0x2e4>
 8000dfc:	e123      	b.n	8001046 <modbus_handle_frame+0x376>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8000dfe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e02:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	3302      	adds	r3, #2
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b21b      	sxth	r3, r3
 8000e0e:	021b      	lsls	r3, r3, #8
 8000e10:	b21a      	sxth	r2, r3
 8000e12:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e16:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	3303      	adds	r3, #3
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	4313      	orrs	r3, r2
 8000e24:	b21b      	sxth	r3, r3
 8000e26:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8000e2a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e2e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	3304      	adds	r3, #4
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	b21b      	sxth	r3, r3
 8000e3a:	021b      	lsls	r3, r3, #8
 8000e3c:	b21a      	sxth	r2, r3
 8000e3e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e42:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	3305      	adds	r3, #5
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	b21b      	sxth	r3, r3
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > 125) {
 8000e56:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d003      	beq.n	8000e66 <modbus_handle_frame+0x196>
 8000e5e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000e62:	2b7d      	cmp	r3, #125	@ 0x7d
 8000e64:	d908      	bls.n	8000e78 <modbus_handle_frame+0x1a8>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8000e66:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000e6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e6e:	2203      	movs	r2, #3
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 f952 	bl	800111a <send_exception>
				return;
 8000e76:	e0f4      	b.n	8001062 <modbus_handle_frame+0x392>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8000e78:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 8000e7c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000e80:	4413      	add	r3, r2
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	3b01      	subs	r3, #1
 8000e86:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

			// Check if endAddress is outside the stored registers
			if (endAddress > MODBUS_REGISTER_COUNT) {
 8000e8a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000e8e:	2b20      	cmp	r3, #32
 8000e90:	d908      	bls.n	8000ea4 <modbus_handle_frame+0x1d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8000e92:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000e96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 f93c 	bl	800111a <send_exception>
				return;
 8000ea2:	e0de      	b.n	8001062 <modbus_handle_frame+0x392>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8000ea4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ea8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8000eb0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000eb4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000eb8:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8000ebc:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount;
 8000ebe:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ec8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000ecc:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8000ece:	2303      	movs	r3, #3
 8000ed0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000eda:	e02f      	b.n	8000f3c <modbus_handle_frame+0x26c>
				responseLen++;
 8000edc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 8000ee6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000eea:	4a62      	ldr	r2, [pc, #392]	@ (8001074 <modbus_handle_frame+0x3a4>)
 8000eec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ef0:	0a1b      	lsrs	r3, r3, #8
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000ef8:	b2d1      	uxtb	r1, r2
 8000efa:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000efe:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000f02:	54d1      	strb	r1, [r2, r3]
				responseLen++;
 8000f04:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000f08:	3301      	adds	r3, #1
 8000f0a:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 8000f0e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000f12:	4a58      	ldr	r2, [pc, #352]	@ (8001074 <modbus_handle_frame+0x3a4>)
 8000f14:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000f18:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000f1c:	b2d1      	uxtb	r1, r2
 8000f1e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000f22:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000f26:	54d1      	strb	r1, [r2, r3]

				startAddress++;
 8000f28:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			for (int i = 0; i < regCount; i++) {
 8000f32:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000f36:	3301      	adds	r3, #1
 8000f38:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000f3c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f40:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000f44:	429a      	cmp	r2, r3
 8000f46:	dbc9      	blt.n	8000edc <modbus_handle_frame+0x20c>
			}

			//debug
			static char debug_msg_response[256];
			snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Response len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", responseLen, responseData[0], responseData[1], responseData[2], responseData[3]);
 8000f48:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8000f4c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f50:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	4619      	mov	r1, r3
 8000f58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f5c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f60:	785b      	ldrb	r3, [r3, #1]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f68:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f6c:	789b      	ldrb	r3, [r3, #2]
 8000f6e:	461c      	mov	r4, r3
 8000f70:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f74:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f78:	78db      	ldrb	r3, [r3, #3]
 8000f7a:	9303      	str	r3, [sp, #12]
 8000f7c:	9402      	str	r4, [sp, #8]
 8000f7e:	9001      	str	r0, [sp, #4]
 8000f80:	9100      	str	r1, [sp, #0]
 8000f82:	4613      	mov	r3, r2
 8000f84:	4a3c      	ldr	r2, [pc, #240]	@ (8001078 <modbus_handle_frame+0x3a8>)
 8000f86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f8a:	483c      	ldr	r0, [pc, #240]	@ (800107c <modbus_handle_frame+0x3ac>)
 8000f8c:	f009 fbfa 	bl	800a784 <sniprintf>
			CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));
 8000f90:	483a      	ldr	r0, [pc, #232]	@ (800107c <modbus_handle_frame+0x3ac>)
 8000f92:	f7ff f945 	bl	8000220 <strlen>
 8000f96:	4603      	mov	r3, r0
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4837      	ldr	r0, [pc, #220]	@ (800107c <modbus_handle_frame+0x3ac>)
 8000f9e:	f008 ffa5 	bl	8009eec <CDC_Transmit_FS>


			send_response(responseData, responseLen);
 8000fa2:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8000fa6:	f107 0308 	add.w	r3, r7, #8
 8000faa:	4611      	mov	r1, r2
 8000fac:	4618      	mov	r0, r3
 8000fae:	f000 f8a5 	bl	80010fc <send_response>
 8000fb2:	e056      	b.n	8001062 <modbus_handle_frame+0x392>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8000fb4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fb8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fcc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3303      	adds	r3, #3
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b21b      	sxth	r3, r3
 8000fdc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8000fe0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fe4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	3304      	adds	r3, #4
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21a      	sxth	r2, r3
 8000ff4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ff8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3305      	adds	r3, #5
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	b21b      	sxth	r3, r3
 8001004:	4313      	orrs	r3, r2
 8001006:	b21b      	sxth	r3, r3
 8001008:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 800100c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001010:	2b1f      	cmp	r3, #31
 8001012:	d908      	bls.n	8001026 <modbus_handle_frame+0x356>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001014:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8001018:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800101c:	2202      	movs	r2, #2
 800101e:	4618      	mov	r0, r3
 8001020:	f000 f87b 	bl	800111a <send_exception>
				return;
 8001024:	e01d      	b.n	8001062 <modbus_handle_frame+0x392>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 8001026:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800102a:	4912      	ldr	r1, [pc, #72]	@ (8001074 <modbus_handle_frame+0x3a4>)
 800102c:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8001030:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back the original request (to say it was successful)
 8001034:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001038:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800103c:	2106      	movs	r1, #6
 800103e:	6818      	ldr	r0, [r3, #0]
 8001040:	f000 f85c 	bl	80010fc <send_response>
			break;
 8001044:	e00d      	b.n	8001062 <modbus_handle_frame+0x392>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8001046:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 800104a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800104e:	2201      	movs	r2, #1
 8001050:	4618      	mov	r0, r3
 8001052:	f000 f862 	bl	800111a <send_exception>
			break;
 8001056:	e004      	b.n	8001062 <modbus_handle_frame+0x392>
	if (len < 6) return;
 8001058:	bf00      	nop
 800105a:	e002      	b.n	8001062 <modbus_handle_frame+0x392>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 800105c:	bf00      	nop
 800105e:	e000      	b.n	8001062 <modbus_handle_frame+0x392>
		return;
 8001060:	bf00      	nop
	}
}
 8001062:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	bf00      	nop
 800106c:	0800b10c 	.word	0x0800b10c
 8001070:	2000040c 	.word	0x2000040c
 8001074:	200003cc 	.word	0x200003cc
 8001078:	0800b150 	.word	0x0800b150
 800107c:	2000050c 	.word	0x2000050c

08001080 <modbus_crc16>:
	return modbus_holding_registers;
}

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 800108c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001090:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8001092:	2300      	movs	r3, #0
 8001094:	81bb      	strh	r3, [r7, #12]
 8001096:	e026      	b.n	80010e6 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8001098:	89bb      	ldrh	r3, [r7, #12]
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	461a      	mov	r2, r3
 80010a2:	89fb      	ldrh	r3, [r7, #14]
 80010a4:	4053      	eors	r3, r2
 80010a6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80010a8:	2300      	movs	r3, #0
 80010aa:	72fb      	strb	r3, [r7, #11]
 80010ac:	e015      	b.n	80010da <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80010ae:	89fb      	ldrh	r3, [r7, #14]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d00a      	beq.n	80010ce <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80010b8:	89fb      	ldrh	r3, [r7, #14]
 80010ba:	085b      	lsrs	r3, r3, #1
 80010bc:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80010be:	89fb      	ldrh	r3, [r7, #14]
 80010c0:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80010c4:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80010c8:	43db      	mvns	r3, r3
 80010ca:	81fb      	strh	r3, [r7, #14]
 80010cc:	e002      	b.n	80010d4 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80010ce:	89fb      	ldrh	r3, [r7, #14]
 80010d0:	085b      	lsrs	r3, r3, #1
 80010d2:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80010d4:	7afb      	ldrb	r3, [r7, #11]
 80010d6:	3301      	adds	r3, #1
 80010d8:	72fb      	strb	r3, [r7, #11]
 80010da:	7afb      	ldrb	r3, [r7, #11]
 80010dc:	2b07      	cmp	r3, #7
 80010de:	d9e6      	bls.n	80010ae <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80010e0:	89bb      	ldrh	r3, [r7, #12]
 80010e2:	3301      	adds	r3, #1
 80010e4:	81bb      	strh	r3, [r7, #12]
 80010e6:	89ba      	ldrh	r2, [r7, #12]
 80010e8:	887b      	ldrh	r3, [r7, #2]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d3d4      	bcc.n	8001098 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 80010ee:	89fb      	ldrh	r3, [r7, #14]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3714      	adds	r7, #20
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	807b      	strh	r3, [r7, #2]
	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001108:	887b      	ldrh	r3, [r7, #2]
 800110a:	4619      	mov	r1, r3
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f000 f863 	bl	80011d8 <RS485_Transmit>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 800111a:	b580      	push	{r7, lr}
 800111c:	b084      	sub	sp, #16
 800111e:	af00      	add	r7, sp, #0
 8001120:	4603      	mov	r3, r0
 8001122:	71fb      	strb	r3, [r7, #7]
 8001124:	460b      	mov	r3, r1
 8001126:	71bb      	strb	r3, [r7, #6]
 8001128:	4613      	mov	r3, r2
 800112a:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[3]; // length is only 3 bytes (address|function|exception)
	exceptionFrame[0] = address;
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	733b      	strb	r3, [r7, #12]
	exceptionFrame[1] = function;
 8001130:	79bb      	ldrb	r3, [r7, #6]
 8001132:	737b      	strb	r3, [r7, #13]
	exceptionFrame[2] = exception;
 8001134:	797b      	ldrb	r3, [r7, #5]
 8001136:	73bb      	strb	r3, [r7, #14]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 3);
 8001138:	f107 030c 	add.w	r3, r7, #12
 800113c:	2103      	movs	r1, #3
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f84a 	bl	80011d8 <RS485_Transmit>
}
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8001150:	4b04      	ldr	r3, [pc, #16]	@ (8001164 <RS485_SetTransmitMode+0x18>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a04      	ldr	r2, [pc, #16]	@ (8001168 <RS485_SetTransmitMode+0x1c>)
 8001156:	8811      	ldrh	r1, [r2, #0]
 8001158:	2201      	movs	r2, #1
 800115a:	4618      	mov	r0, r3
 800115c:	f000 ff92 	bl	8002084 <HAL_GPIO_WritePin>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	2000060c 	.word	0x2000060c
 8001168:	20000610 	.word	0x20000610

0800116c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8001170:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <RS485_SetReceiveMode+0x18>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <RS485_SetReceiveMode+0x1c>)
 8001176:	8811      	ldrh	r1, [r2, #0]
 8001178:	2200      	movs	r2, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f000 ff82 	bl	8002084 <HAL_GPIO_WritePin>
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	2000060c 	.word	0x2000060c
 8001188:	20000610 	.word	0x20000610

0800118c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 8001198:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <RS485_Setup+0x38>)
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 800119e:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <RS485_Setup+0x3c>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80011a4:	4a09      	ldr	r2, [pc, #36]	@ (80011cc <RS485_Setup+0x40>)
 80011a6:	887b      	ldrh	r3, [r7, #2]
 80011a8:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80011aa:	f7ff ffdf 	bl	800116c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80011ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011b2:	4907      	ldr	r1, [pc, #28]	@ (80011d0 <RS485_Setup+0x44>)
 80011b4:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <RS485_Setup+0x48>)
 80011b6:	f005 fa5a 	bl	800666e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000716 	.word	0x20000716
 80011c8:	2000060c 	.word	0x2000060c
 80011cc:	20000610 	.word	0x20000610
 80011d0:	20000614 	.word	0x20000614
 80011d4:	20000274 	.word	0x20000274

080011d8 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	460b      	mov	r3, r1
 80011e2:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 80011e4:	4b22      	ldr	r3, [pc, #136]	@ (8001270 <RS485_Transmit+0x98>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d13b      	bne.n	8001266 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 80011ee:	4b21      	ldr	r3, [pc, #132]	@ (8001274 <RS485_Transmit+0x9c>)
 80011f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011f4:	2b20      	cmp	r3, #32
 80011f6:	d104      	bne.n	8001202 <RS485_Transmit+0x2a>
 80011f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001274 <RS485_Transmit+0x9c>)
 80011fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d005      	beq.n	800120e <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8001202:	481c      	ldr	r0, [pc, #112]	@ (8001274 <RS485_Transmit+0x9c>)
 8001204:	f003 fd58 	bl	8004cb8 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 8001208:	481a      	ldr	r0, [pc, #104]	@ (8001274 <RS485_Transmit+0x9c>)
 800120a:	f003 fc85 	bl	8004b18 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 800120e:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <RS485_Transmit+0x98>)
 8001210:	2201      	movs	r2, #1
 8001212:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8001214:	f7ff ff9a 	bl	800114c <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8001218:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <RS485_Transmit+0x9c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4b15      	ldr	r3, [pc, #84]	@ (8001274 <RS485_Transmit+0x9c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001226:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 8001228:	887b      	ldrh	r3, [r7, #2]
 800122a:	461a      	mov	r2, r3
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	4811      	ldr	r0, [pc, #68]	@ (8001274 <RS485_Transmit+0x9c>)
 8001230:	f003 fcc2 	bl	8004bb8 <HAL_UART_Transmit_DMA>
 8001234:	4603      	mov	r3, r0
 8001236:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d014      	beq.n	8001268 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 800123e:	f7ff ff95 	bl	800116c <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 8001242:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <RS485_Transmit+0x98>)
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8001248:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <RS485_Transmit+0x9c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <RS485_Transmit+0x9c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001256:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001258:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800125c:	4906      	ldr	r1, [pc, #24]	@ (8001278 <RS485_Transmit+0xa0>)
 800125e:	4805      	ldr	r0, [pc, #20]	@ (8001274 <RS485_Transmit+0x9c>)
 8001260:	f005 fa05 	bl	800666e <HAL_UARTEx_ReceiveToIdle_DMA>
 8001264:	e000      	b.n	8001268 <RS485_Transmit+0x90>
    	return;
 8001266:	bf00      	nop
	}
}
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000716 	.word	0x20000716
 8001274:	20000274 	.word	0x20000274
 8001278:	20000614 	.word	0x20000614

0800127c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 800127c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001280:	b085      	sub	sp, #20
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	460b      	mov	r3, r1
 8001288:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a23      	ldr	r2, [pc, #140]	@ (800131c <HAL_UARTEx_RxEventCallback+0xa0>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d13d      	bne.n	8001310 <HAL_UARTEx_RxEventCallback+0x94>
 8001294:	466b      	mov	r3, sp
 8001296:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 8001298:	4a21      	ldr	r2, [pc, #132]	@ (8001320 <HAL_UARTEx_RxEventCallback+0xa4>)
 800129a:	887b      	ldrh	r3, [r7, #2]
 800129c:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 800129e:	8879      	ldrh	r1, [r7, #2]
 80012a0:	460b      	mov	r3, r1
 80012a2:	3b01      	subs	r3, #1
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	b28b      	uxth	r3, r1
 80012a8:	2200      	movs	r2, #0
 80012aa:	4698      	mov	r8, r3
 80012ac:	4691      	mov	r9, r2
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	f04f 0300 	mov.w	r3, #0
 80012b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80012ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80012be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80012c2:	b28b      	uxth	r3, r1
 80012c4:	2200      	movs	r2, #0
 80012c6:	461c      	mov	r4, r3
 80012c8:	4615      	mov	r5, r2
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	00eb      	lsls	r3, r5, #3
 80012d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012d8:	00e2      	lsls	r2, r4, #3
 80012da:	460b      	mov	r3, r1
 80012dc:	3307      	adds	r3, #7
 80012de:	08db      	lsrs	r3, r3, #3
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	ebad 0d03 	sub.w	sp, sp, r3
 80012e6:	466b      	mov	r3, sp
 80012e8:	3300      	adds	r3, #0
 80012ea:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 80012ec:	887b      	ldrh	r3, [r7, #2]
 80012ee:	461a      	mov	r2, r3
 80012f0:	490c      	ldr	r1, [pc, #48]	@ (8001324 <HAL_UARTEx_RxEventCallback+0xa8>)
 80012f2:	68b8      	ldr	r0, [r7, #8]
 80012f4:	f009 fab0 	bl	800a858 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	4619      	mov	r1, r3
 80012fc:	68b8      	ldr	r0, [r7, #8]
 80012fe:	f7ff fce7 	bl	8000cd0 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001302:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001306:	4907      	ldr	r1, [pc, #28]	@ (8001324 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001308:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HAL_UARTEx_RxEventCallback+0xac>)
 800130a:	f005 f9b0 	bl	800666e <HAL_UARTEx_ReceiveToIdle_DMA>
 800130e:	46b5      	mov	sp, r6
	}
}
 8001310:	bf00      	nop
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800131a:	bf00      	nop
 800131c:	40004400 	.word	0x40004400
 8001320:	20000714 	.word	0x20000714
 8001324:	20000614 	.word	0x20000614
 8001328:	20000274 	.word	0x20000274

0800132c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8001344:	f7ff ff12 	bl	800116c <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 8001348:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <RS485_TCCallback+0x20>)
 800134a:	2200      	movs	r2, #0
 800134c:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800134e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001352:	4904      	ldr	r1, [pc, #16]	@ (8001364 <RS485_TCCallback+0x24>)
 8001354:	4804      	ldr	r0, [pc, #16]	@ (8001368 <RS485_TCCallback+0x28>)
 8001356:	f005 f98a 	bl	800666e <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000716 	.word	0x20000716
 8001364:	20000614 	.word	0x20000614
 8001368:	20000274 	.word	0x20000274

0800136c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800136c:	480d      	ldr	r0, [pc, #52]	@ (80013a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800136e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001370:	f7ff fc9c 	bl	8000cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001376:	490d      	ldr	r1, [pc, #52]	@ (80013ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001378:	4a0d      	ldr	r2, [pc, #52]	@ (80013b0 <LoopForever+0xe>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800137c:	e002      	b.n	8001384 <LoopCopyDataInit>

0800137e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001382:	3304      	adds	r3, #4

08001384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001388:	d3f9      	bcc.n	800137e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138a:	4a0a      	ldr	r2, [pc, #40]	@ (80013b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800138c:	4c0a      	ldr	r4, [pc, #40]	@ (80013b8 <LoopForever+0x16>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001390:	e001      	b.n	8001396 <LoopFillZerobss>

08001392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001394:	3204      	adds	r2, #4

08001396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001398:	d3fb      	bcc.n	8001392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800139a:	f009 fa37 	bl	800a80c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800139e:	f7ff f987 	bl	80006b0 <main>

080013a2 <LoopForever>:

LoopForever:
    b LoopForever
 80013a2:	e7fe      	b.n	80013a2 <LoopForever>
  ldr   r0, =_estack
 80013a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013ac:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80013b0:	0800b264 	.word	0x0800b264
  ldr r2, =_sbss
 80013b4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80013b8:	20002234 	.word	0x20002234

080013bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013bc:	e7fe      	b.n	80013bc <ADC1_2_IRQHandler>

080013be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b082      	sub	sp, #8
 80013c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013c4:	2300      	movs	r3, #0
 80013c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c8:	2003      	movs	r0, #3
 80013ca:	f000 f95b 	bl	8001684 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013ce:	200f      	movs	r0, #15
 80013d0:	f000 f80e 	bl	80013f0 <HAL_InitTick>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d002      	beq.n	80013e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	71fb      	strb	r3, [r7, #7]
 80013de:	e001      	b.n	80013e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013e0:	f7ff fae0 	bl	80009a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013e4:	79fb      	ldrb	r3, [r7, #7]

}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013f8:	2300      	movs	r3, #0
 80013fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80013fc:	4b16      	ldr	r3, [pc, #88]	@ (8001458 <HAL_InitTick+0x68>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d022      	beq.n	800144a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001404:	4b15      	ldr	r3, [pc, #84]	@ (800145c <HAL_InitTick+0x6c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b13      	ldr	r3, [pc, #76]	@ (8001458 <HAL_InitTick+0x68>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001410:	fbb1 f3f3 	udiv	r3, r1, r3
 8001414:	fbb2 f3f3 	udiv	r3, r2, r3
 8001418:	4618      	mov	r0, r3
 800141a:	f000 f966 	bl	80016ea <HAL_SYSTICK_Config>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d10f      	bne.n	8001444 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b0f      	cmp	r3, #15
 8001428:	d809      	bhi.n	800143e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800142a:	2200      	movs	r2, #0
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	f04f 30ff 	mov.w	r0, #4294967295
 8001432:	f000 f932 	bl	800169a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001436:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <HAL_InitTick+0x70>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6013      	str	r3, [r2, #0]
 800143c:	e007      	b.n	800144e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	73fb      	strb	r3, [r7, #15]
 8001442:	e004      	b.n	800144e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	73fb      	strb	r3, [r7, #15]
 8001448:	e001      	b.n	800144e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800144e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000008 	.word	0x20000008
 800145c:	20000000 	.word	0x20000000
 8001460:	20000004 	.word	0x20000004

08001464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001468:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <HAL_IncTick+0x1c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <HAL_IncTick+0x20>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4413      	add	r3, r2
 8001472:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <HAL_IncTick+0x1c>)
 8001474:	6013      	str	r3, [r2, #0]
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	20000718 	.word	0x20000718
 8001484:	20000008 	.word	0x20000008

08001488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return uwTick;
 800148c:	4b03      	ldr	r3, [pc, #12]	@ (800149c <HAL_GetTick+0x14>)
 800148e:	681b      	ldr	r3, [r3, #0]
}
 8001490:	4618      	mov	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	20000718 	.word	0x20000718

080014a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014a8:	f7ff ffee 	bl	8001488 <HAL_GetTick>
 80014ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014b8:	d004      	beq.n	80014c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <HAL_Delay+0x40>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	4413      	add	r3, r2
 80014c2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014c4:	bf00      	nop
 80014c6:	f7ff ffdf 	bl	8001488 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d8f7      	bhi.n	80014c6 <HAL_Delay+0x26>
  {
  }
}
 80014d6:	bf00      	nop
 80014d8:	bf00      	nop
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000008 	.word	0x20000008

080014e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <__NVIC_SetPriorityGrouping+0x44>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014fa:	68ba      	ldr	r2, [r7, #8]
 80014fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001500:	4013      	ands	r3, r2
 8001502:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800150c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001510:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001516:	4a04      	ldr	r2, [pc, #16]	@ (8001528 <__NVIC_SetPriorityGrouping+0x44>)
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	60d3      	str	r3, [r2, #12]
}
 800151c:	bf00      	nop
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001530:	4b04      	ldr	r3, [pc, #16]	@ (8001544 <__NVIC_GetPriorityGrouping+0x18>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	0a1b      	lsrs	r3, r3, #8
 8001536:	f003 0307 	and.w	r3, r3, #7
}
 800153a:	4618      	mov	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	2b00      	cmp	r3, #0
 8001558:	db0b      	blt.n	8001572 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	f003 021f 	and.w	r2, r3, #31
 8001560:	4907      	ldr	r1, [pc, #28]	@ (8001580 <__NVIC_EnableIRQ+0x38>)
 8001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001566:	095b      	lsrs	r3, r3, #5
 8001568:	2001      	movs	r0, #1
 800156a:	fa00 f202 	lsl.w	r2, r0, r2
 800156e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	e000e100 	.word	0xe000e100

08001584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	6039      	str	r1, [r7, #0]
 800158e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001594:	2b00      	cmp	r3, #0
 8001596:	db0a      	blt.n	80015ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	b2da      	uxtb	r2, r3
 800159c:	490c      	ldr	r1, [pc, #48]	@ (80015d0 <__NVIC_SetPriority+0x4c>)
 800159e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a2:	0112      	lsls	r2, r2, #4
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	440b      	add	r3, r1
 80015a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015ac:	e00a      	b.n	80015c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	b2da      	uxtb	r2, r3
 80015b2:	4908      	ldr	r1, [pc, #32]	@ (80015d4 <__NVIC_SetPriority+0x50>)
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	f003 030f 	and.w	r3, r3, #15
 80015ba:	3b04      	subs	r3, #4
 80015bc:	0112      	lsls	r2, r2, #4
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	440b      	add	r3, r1
 80015c2:	761a      	strb	r2, [r3, #24]
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	e000e100 	.word	0xe000e100
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d8:	b480      	push	{r7}
 80015da:	b089      	sub	sp, #36	@ 0x24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f003 0307 	and.w	r3, r3, #7
 80015ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f1c3 0307 	rsb	r3, r3, #7
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	bf28      	it	cs
 80015f6:	2304      	movcs	r3, #4
 80015f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	3304      	adds	r3, #4
 80015fe:	2b06      	cmp	r3, #6
 8001600:	d902      	bls.n	8001608 <NVIC_EncodePriority+0x30>
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	3b03      	subs	r3, #3
 8001606:	e000      	b.n	800160a <NVIC_EncodePriority+0x32>
 8001608:	2300      	movs	r3, #0
 800160a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800160c:	f04f 32ff 	mov.w	r2, #4294967295
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	43da      	mvns	r2, r3
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	401a      	ands	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001620:	f04f 31ff 	mov.w	r1, #4294967295
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	fa01 f303 	lsl.w	r3, r1, r3
 800162a:	43d9      	mvns	r1, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001630:	4313      	orrs	r3, r2
         );
}
 8001632:	4618      	mov	r0, r3
 8001634:	3724      	adds	r7, #36	@ 0x24
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001650:	d301      	bcc.n	8001656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001652:	2301      	movs	r3, #1
 8001654:	e00f      	b.n	8001676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001656:	4a0a      	ldr	r2, [pc, #40]	@ (8001680 <SysTick_Config+0x40>)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	3b01      	subs	r3, #1
 800165c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800165e:	210f      	movs	r1, #15
 8001660:	f04f 30ff 	mov.w	r0, #4294967295
 8001664:	f7ff ff8e 	bl	8001584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001668:	4b05      	ldr	r3, [pc, #20]	@ (8001680 <SysTick_Config+0x40>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800166e:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <SysTick_Config+0x40>)
 8001670:	2207      	movs	r2, #7
 8001672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	e000e010 	.word	0xe000e010

08001684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff ff29 	bl	80014e4 <__NVIC_SetPriorityGrouping>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b086      	sub	sp, #24
 800169e:	af00      	add	r7, sp, #0
 80016a0:	4603      	mov	r3, r0
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	607a      	str	r2, [r7, #4]
 80016a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016a8:	f7ff ff40 	bl	800152c <__NVIC_GetPriorityGrouping>
 80016ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	68b9      	ldr	r1, [r7, #8]
 80016b2:	6978      	ldr	r0, [r7, #20]
 80016b4:	f7ff ff90 	bl	80015d8 <NVIC_EncodePriority>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016be:	4611      	mov	r1, r2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff5f 	bl	8001584 <__NVIC_SetPriority>
}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff33 	bl	8001548 <__NVIC_EnableIRQ>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff ffa4 	bl	8001640 <SysTick_Config>
 80016f8:	4603      	mov	r3, r0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d101      	bne.n	8001716 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e08d      	b.n	8001832 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	461a      	mov	r2, r3
 800171c:	4b47      	ldr	r3, [pc, #284]	@ (800183c <HAL_DMA_Init+0x138>)
 800171e:	429a      	cmp	r2, r3
 8001720:	d80f      	bhi.n	8001742 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	4b45      	ldr	r3, [pc, #276]	@ (8001840 <HAL_DMA_Init+0x13c>)
 800172a:	4413      	add	r3, r2
 800172c:	4a45      	ldr	r2, [pc, #276]	@ (8001844 <HAL_DMA_Init+0x140>)
 800172e:	fba2 2303 	umull	r2, r3, r2, r3
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	009a      	lsls	r2, r3, #2
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a42      	ldr	r2, [pc, #264]	@ (8001848 <HAL_DMA_Init+0x144>)
 800173e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001740:	e00e      	b.n	8001760 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	461a      	mov	r2, r3
 8001748:	4b40      	ldr	r3, [pc, #256]	@ (800184c <HAL_DMA_Init+0x148>)
 800174a:	4413      	add	r3, r2
 800174c:	4a3d      	ldr	r2, [pc, #244]	@ (8001844 <HAL_DMA_Init+0x140>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	091b      	lsrs	r3, r3, #4
 8001754:	009a      	lsls	r2, r3, #2
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a3c      	ldr	r2, [pc, #240]	@ (8001850 <HAL_DMA_Init+0x14c>)
 800175e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2202      	movs	r2, #2
 8001764:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800177a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001784:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001790:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800179c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f000 fa82 	bl	8001cbc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80017c0:	d102      	bne.n	80017c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80017dc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d010      	beq.n	8001808 <HAL_DMA_Init+0x104>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d80c      	bhi.n	8001808 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 faa2 	bl	8001d38 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	e008      	b.n	800181a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2200      	movs	r2, #0
 8001812:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2201      	movs	r2, #1
 8001824:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40020407 	.word	0x40020407
 8001840:	bffdfff8 	.word	0xbffdfff8
 8001844:	cccccccd 	.word	0xcccccccd
 8001848:	40020000 	.word	0x40020000
 800184c:	bffdfbf8 	.word	0xbffdfbf8
 8001850:	40020400 	.word	0x40020400

08001854 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
 8001860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001862:	2300      	movs	r3, #0
 8001864:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800186c:	2b01      	cmp	r3, #1
 800186e:	d101      	bne.n	8001874 <HAL_DMA_Start_IT+0x20>
 8001870:	2302      	movs	r3, #2
 8001872:	e066      	b.n	8001942 <HAL_DMA_Start_IT+0xee>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b01      	cmp	r3, #1
 8001886:	d155      	bne.n	8001934 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2202      	movs	r2, #2
 800188c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2200      	movs	r2, #0
 8001894:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f022 0201 	bic.w	r2, r2, #1
 80018a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	68b9      	ldr	r1, [r7, #8]
 80018ac:	68f8      	ldr	r0, [r7, #12]
 80018ae:	f000 f9c7 	bl	8001c40 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d008      	beq.n	80018cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f042 020e 	orr.w	r2, r2, #14
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	e00f      	b.n	80018ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 0204 	bic.w	r2, r2, #4
 80018da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f042 020a 	orr.w	r2, r2, #10
 80018ea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d007      	beq.n	800190a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001904:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001908:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800190e:	2b00      	cmp	r3, #0
 8001910:	d007      	beq.n	8001922 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800191c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001920:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f042 0201 	orr.w	r2, r2, #1
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	e005      	b.n	8001940 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2200      	movs	r2, #0
 8001938:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800193c:	2302      	movs	r3, #2
 800193e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001940:	7dfb      	ldrb	r3, [r7, #23]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800194a:	b480      	push	{r7}
 800194c:	b085      	sub	sp, #20
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001952:	2300      	movs	r3, #0
 8001954:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d005      	beq.n	800196e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2204      	movs	r2, #4
 8001966:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	73fb      	strb	r3, [r7, #15]
 800196c:	e037      	b.n	80019de <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 020e 	bic.w	r2, r2, #14
 800197c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001988:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800198c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 0201 	bic.w	r2, r2, #1
 800199c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a2:	f003 021f 	and.w	r2, r3, #31
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	2101      	movs	r1, #1
 80019ac:	fa01 f202 	lsl.w	r2, r1, r2
 80019b0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80019ba:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d00c      	beq.n	80019de <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019d2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80019dc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2201      	movs	r2, #1
 80019e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80019ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a04:	2300      	movs	r3, #0
 8001a06:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d00d      	beq.n	8001a30 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2204      	movs	r2, #4
 8001a18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	73fb      	strb	r3, [r7, #15]
 8001a2e:	e047      	b.n	8001ac0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f022 020e 	bic.w	r2, r2, #14
 8001a3e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 0201 	bic.w	r2, r2, #1
 8001a4e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a64:	f003 021f 	and.w	r2, r3, #31
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a72:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a7c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00c      	beq.n	8001aa0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a94:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a9e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	4798      	blx	r3
    }
  }
  return status;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae6:	f003 031f 	and.w	r3, r3, #31
 8001aea:	2204      	movs	r2, #4
 8001aec:	409a      	lsls	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4013      	ands	r3, r2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d026      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x7a>
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d021      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0320 	and.w	r3, r3, #32
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d107      	bne.n	8001b1e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f022 0204 	bic.w	r2, r2, #4
 8001b1c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b22:	f003 021f 	and.w	r2, r3, #31
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	2104      	movs	r1, #4
 8001b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b30:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d071      	beq.n	8001c1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001b42:	e06c      	b.n	8001c1e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b48:	f003 031f 	and.w	r3, r3, #31
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	409a      	lsls	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4013      	ands	r3, r2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d02e      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d029      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0320 	and.w	r3, r3, #32
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d10b      	bne.n	8001b88 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 020a 	bic.w	r2, r2, #10
 8001b7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8c:	f003 021f 	and.w	r2, r3, #31
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b94:	2102      	movs	r1, #2
 8001b96:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d038      	beq.n	8001c1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001bb4:	e033      	b.n	8001c1e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bba:	f003 031f 	and.w	r3, r3, #31
 8001bbe:	2208      	movs	r2, #8
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d02a      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d025      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 020e 	bic.w	r2, r2, #14
 8001be2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be8:	f003 021f 	and.w	r2, r3, #31
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d004      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c1e:	bf00      	nop
 8001c20:	bf00      	nop
}
 8001c22:	3710      	adds	r7, #16
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
 8001c4c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c56:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d004      	beq.n	8001c6a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c68:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6e:	f003 021f 	and.w	r2, r3, #31
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	2101      	movs	r1, #1
 8001c78:	fa01 f202 	lsl.w	r2, r1, r2
 8001c7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	2b10      	cmp	r3, #16
 8001c8c:	d108      	bne.n	8001ca0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c9e:	e007      	b.n	8001cb0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	60da      	str	r2, [r3, #12]
}
 8001cb0:	bf00      	nop
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b087      	sub	sp, #28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b16      	ldr	r3, [pc, #88]	@ (8001d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d802      	bhi.n	8001cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001cd0:	4b15      	ldr	r3, [pc, #84]	@ (8001d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	e001      	b.n	8001cda <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001cd6:	4b15      	ldr	r3, [pc, #84]	@ (8001d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001cd8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	3b08      	subs	r3, #8
 8001ce6:	4a12      	ldr	r2, [pc, #72]	@ (8001d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cec:	091b      	lsrs	r3, r3, #4
 8001cee:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf4:	089b      	lsrs	r3, r3, #2
 8001cf6:	009a      	lsls	r2, r3, #2
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a0b      	ldr	r2, [pc, #44]	@ (8001d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001d06:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f003 031f 	and.w	r3, r3, #31
 8001d0e:	2201      	movs	r2, #1
 8001d10:	409a      	lsls	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001d16:	bf00      	nop
 8001d18:	371c      	adds	r7, #28
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40020407 	.word	0x40020407
 8001d28:	40020800 	.word	0x40020800
 8001d2c:	40020820 	.word	0x40020820
 8001d30:	cccccccd 	.word	0xcccccccd
 8001d34:	40020880 	.word	0x40020880

08001d38 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001d4c:	4413      	add	r3, r2
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	461a      	mov	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a08      	ldr	r2, [pc, #32]	@ (8001d7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001d5a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	f003 031f 	and.w	r3, r3, #31
 8001d64:	2201      	movs	r2, #1
 8001d66:	409a      	lsls	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001d6c:	bf00      	nop
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr
 8001d78:	1000823f 	.word	0x1000823f
 8001d7c:	40020940 	.word	0x40020940

08001d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d8e:	e15a      	b.n	8002046 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	2101      	movs	r1, #1
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 814c 	beq.w	8002040 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d005      	beq.n	8001dc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d130      	bne.n	8001e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	2203      	movs	r2, #3
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001df6:	2201      	movs	r2, #1
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	4013      	ands	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	091b      	lsrs	r3, r3, #4
 8001e0c:	f003 0201 	and.w	r2, r3, #1
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d017      	beq.n	8001e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	2203      	movs	r2, #3
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d123      	bne.n	8001eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	08da      	lsrs	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3208      	adds	r2, #8
 8001e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	220f      	movs	r2, #15
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	691a      	ldr	r2, [r3, #16]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	08da      	lsrs	r2, r3, #3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3208      	adds	r2, #8
 8001eac:	6939      	ldr	r1, [r7, #16]
 8001eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f003 0203 	and.w	r2, r3, #3
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 80a6 	beq.w	8002040 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef4:	4b5b      	ldr	r3, [pc, #364]	@ (8002064 <HAL_GPIO_Init+0x2e4>)
 8001ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef8:	4a5a      	ldr	r2, [pc, #360]	@ (8002064 <HAL_GPIO_Init+0x2e4>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f00:	4b58      	ldr	r3, [pc, #352]	@ (8002064 <HAL_GPIO_Init+0x2e4>)
 8001f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f0c:	4a56      	ldr	r2, [pc, #344]	@ (8002068 <HAL_GPIO_Init+0x2e8>)
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	089b      	lsrs	r3, r3, #2
 8001f12:	3302      	adds	r3, #2
 8001f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	220f      	movs	r2, #15
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f36:	d01f      	beq.n	8001f78 <HAL_GPIO_Init+0x1f8>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a4c      	ldr	r2, [pc, #304]	@ (800206c <HAL_GPIO_Init+0x2ec>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d019      	beq.n	8001f74 <HAL_GPIO_Init+0x1f4>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a4b      	ldr	r2, [pc, #300]	@ (8002070 <HAL_GPIO_Init+0x2f0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d013      	beq.n	8001f70 <HAL_GPIO_Init+0x1f0>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8002074 <HAL_GPIO_Init+0x2f4>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d00d      	beq.n	8001f6c <HAL_GPIO_Init+0x1ec>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a49      	ldr	r2, [pc, #292]	@ (8002078 <HAL_GPIO_Init+0x2f8>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d007      	beq.n	8001f68 <HAL_GPIO_Init+0x1e8>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a48      	ldr	r2, [pc, #288]	@ (800207c <HAL_GPIO_Init+0x2fc>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d101      	bne.n	8001f64 <HAL_GPIO_Init+0x1e4>
 8001f60:	2305      	movs	r3, #5
 8001f62:	e00a      	b.n	8001f7a <HAL_GPIO_Init+0x1fa>
 8001f64:	2306      	movs	r3, #6
 8001f66:	e008      	b.n	8001f7a <HAL_GPIO_Init+0x1fa>
 8001f68:	2304      	movs	r3, #4
 8001f6a:	e006      	b.n	8001f7a <HAL_GPIO_Init+0x1fa>
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e004      	b.n	8001f7a <HAL_GPIO_Init+0x1fa>
 8001f70:	2302      	movs	r3, #2
 8001f72:	e002      	b.n	8001f7a <HAL_GPIO_Init+0x1fa>
 8001f74:	2301      	movs	r3, #1
 8001f76:	e000      	b.n	8001f7a <HAL_GPIO_Init+0x1fa>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	f002 0203 	and.w	r2, r2, #3
 8001f80:	0092      	lsls	r2, r2, #2
 8001f82:	4093      	lsls	r3, r2
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f8a:	4937      	ldr	r1, [pc, #220]	@ (8002068 <HAL_GPIO_Init+0x2e8>)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	089b      	lsrs	r3, r3, #2
 8001f90:	3302      	adds	r3, #2
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f98:	4b39      	ldr	r3, [pc, #228]	@ (8002080 <HAL_GPIO_Init+0x300>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fbc:	4a30      	ldr	r2, [pc, #192]	@ (8002080 <HAL_GPIO_Init+0x300>)
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8002080 <HAL_GPIO_Init+0x300>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fe6:	4a26      	ldr	r2, [pc, #152]	@ (8002080 <HAL_GPIO_Init+0x300>)
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001fec:	4b24      	ldr	r3, [pc, #144]	@ (8002080 <HAL_GPIO_Init+0x300>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002010:	4a1b      	ldr	r2, [pc, #108]	@ (8002080 <HAL_GPIO_Init+0x300>)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002016:	4b1a      	ldr	r3, [pc, #104]	@ (8002080 <HAL_GPIO_Init+0x300>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800203a:	4a11      	ldr	r2, [pc, #68]	@ (8002080 <HAL_GPIO_Init+0x300>)
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	3301      	adds	r3, #1
 8002044:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	fa22 f303 	lsr.w	r3, r2, r3
 8002050:	2b00      	cmp	r3, #0
 8002052:	f47f ae9d 	bne.w	8001d90 <HAL_GPIO_Init+0x10>
  }
}
 8002056:	bf00      	nop
 8002058:	bf00      	nop
 800205a:	371c      	adds	r7, #28
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	40021000 	.word	0x40021000
 8002068:	40010000 	.word	0x40010000
 800206c:	48000400 	.word	0x48000400
 8002070:	48000800 	.word	0x48000800
 8002074:	48000c00 	.word	0x48000c00
 8002078:	48001000 	.word	0x48001000
 800207c:	48001400 	.word	0x48001400
 8002080:	40010400 	.word	0x40010400

08002084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	460b      	mov	r3, r1
 800208e:	807b      	strh	r3, [r7, #2]
 8002090:	4613      	mov	r3, r2
 8002092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002094:	787b      	ldrb	r3, [r7, #1]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800209a:	887a      	ldrh	r2, [r7, #2]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020a0:	e002      	b.n	80020a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020a2:	887a      	ldrh	r2, [r7, #2]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e0c0      	b.n	8002248 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d106      	bne.n	80020e0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f008 f84e 	bl	800a17c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2203      	movs	r2, #3
 80020e4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f004 fb78 	bl	80067e2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020f2:	2300      	movs	r3, #0
 80020f4:	73fb      	strb	r3, [r7, #15]
 80020f6:	e03e      	b.n	8002176 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80020f8:	7bfa      	ldrb	r2, [r7, #15]
 80020fa:	6879      	ldr	r1, [r7, #4]
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	440b      	add	r3, r1
 8002106:	3311      	adds	r3, #17
 8002108:	2201      	movs	r2, #1
 800210a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800210c:	7bfa      	ldrb	r2, [r7, #15]
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	4613      	mov	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	440b      	add	r3, r1
 800211a:	3310      	adds	r3, #16
 800211c:	7bfa      	ldrb	r2, [r7, #15]
 800211e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002120:	7bfa      	ldrb	r2, [r7, #15]
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	440b      	add	r3, r1
 800212e:	3313      	adds	r3, #19
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002134:	7bfa      	ldrb	r2, [r7, #15]
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	4613      	mov	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	440b      	add	r3, r1
 8002142:	3320      	adds	r3, #32
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002148:	7bfa      	ldrb	r2, [r7, #15]
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	440b      	add	r3, r1
 8002156:	3324      	adds	r3, #36	@ 0x24
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	440b      	add	r3, r1
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002170:	7bfb      	ldrb	r3, [r7, #15]
 8002172:	3301      	adds	r3, #1
 8002174:	73fb      	strb	r3, [r7, #15]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	791b      	ldrb	r3, [r3, #4]
 800217a:	7bfa      	ldrb	r2, [r7, #15]
 800217c:	429a      	cmp	r2, r3
 800217e:	d3bb      	bcc.n	80020f8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002180:	2300      	movs	r3, #0
 8002182:	73fb      	strb	r3, [r7, #15]
 8002184:	e044      	b.n	8002210 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002186:	7bfa      	ldrb	r2, [r7, #15]
 8002188:	6879      	ldr	r1, [r7, #4]
 800218a:	4613      	mov	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	440b      	add	r3, r1
 8002194:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002198:	2200      	movs	r2, #0
 800219a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800219c:	7bfa      	ldrb	r2, [r7, #15]
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	4613      	mov	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	4413      	add	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	440b      	add	r3, r1
 80021aa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021ae:	7bfa      	ldrb	r2, [r7, #15]
 80021b0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021b2:	7bfa      	ldrb	r2, [r7, #15]
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	4613      	mov	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	440b      	add	r3, r1
 80021c0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021c8:	7bfa      	ldrb	r2, [r7, #15]
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	440b      	add	r3, r1
 80021d6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021de:	7bfa      	ldrb	r2, [r7, #15]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	440b      	add	r3, r1
 80021ec:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80021f4:	7bfa      	ldrb	r2, [r7, #15]
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	440b      	add	r3, r1
 8002202:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	3301      	adds	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	791b      	ldrb	r3, [r3, #4]
 8002214:	7bfa      	ldrb	r2, [r7, #15]
 8002216:	429a      	cmp	r2, r3
 8002218:	d3b5      	bcc.n	8002186 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6818      	ldr	r0, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3304      	adds	r3, #4
 8002222:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002226:	f004 faf7 	bl	8006818 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	7a9b      	ldrb	r3, [r3, #10]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d102      	bne.n	8002246 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f001 fc0e 	bl	8003a62 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_PCD_Start+0x16>
 8002262:	2302      	movs	r3, #2
 8002264:	e012      	b.n	800228c <HAL_PCD_Start+0x3c>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f004 fa9e 	bl	80067b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4618      	mov	r0, r3
 800227e:	f006 f87b 	bl	8008378 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f006 f880 	bl	80083a6 <USB_ReadInterrupts>
 80022a6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 fb06 	bl	80028c4 <PCD_EP_ISR_Handler>

    return;
 80022b8:	e110      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d013      	beq.n	80022ec <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022d6:	b292      	uxth	r2, r2
 80022d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f007 ffde 	bl	800a29e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80022e2:	2100      	movs	r1, #0
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f000 f8fc 	bl	80024e2 <HAL_PCD_SetAddress>

    return;
 80022ea:	e0f7      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d00c      	beq.n	8002310 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022fe:	b29a      	uxth	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002308:	b292      	uxth	r2, r2
 800230a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800230e:	e0e5      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00c      	beq.n	8002334 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002322:	b29a      	uxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800232c:	b292      	uxth	r2, r2
 800232e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002332:	e0d3      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d034      	beq.n	80023a8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002346:	b29a      	uxth	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0204 	bic.w	r2, r2, #4
 8002350:	b292      	uxth	r2, r2
 8002352:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800235e:	b29a      	uxth	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0208 	bic.w	r2, r2, #8
 8002368:	b292      	uxth	r2, r2
 800236a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002374:	2b01      	cmp	r3, #1
 8002376:	d107      	bne.n	8002388 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002380:	2100      	movs	r1, #0
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f008 f97e 	bl	800a684 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f007 ffc1 	bl	800a310 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002396:	b29a      	uxth	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80023a0:	b292      	uxth	r2, r2
 80023a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80023a6:	e099      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d027      	beq.n	8002402 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f042 0208 	orr.w	r2, r2, #8
 80023c4:	b292      	uxth	r2, r2
 80023c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023dc:	b292      	uxth	r2, r2
 80023de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f042 0204 	orr.w	r2, r2, #4
 80023f4:	b292      	uxth	r2, r2
 80023f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f007 ff6e 	bl	800a2dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002400:	e06c      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002408:	2b00      	cmp	r3, #0
 800240a:	d040      	beq.n	800248e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002414:	b29a      	uxth	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800241e:	b292      	uxth	r2, r2
 8002420:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d12b      	bne.n	8002486 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002436:	b29a      	uxth	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f042 0204 	orr.w	r2, r2, #4
 8002440:	b292      	uxth	r2, r2
 8002442:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800244e:	b29a      	uxth	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f042 0208 	orr.w	r2, r2, #8
 8002458:	b292      	uxth	r2, r2
 800245a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800246e:	b29b      	uxth	r3, r3
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800247c:	2101      	movs	r1, #1
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f008 f900 	bl	800a684 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002484:	e02a      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f007 ff28 	bl	800a2dc <HAL_PCD_SuspendCallback>
    return;
 800248c:	e026      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00f      	beq.n	80024b8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024aa:	b292      	uxth	r2, r2
 80024ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f007 fee6 	bl	800a282 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80024b6:	e011      	b.n	80024dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00c      	beq.n	80024dc <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024d4:	b292      	uxth	r2, r2
 80024d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80024da:	bf00      	nop
  }
}
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	460b      	mov	r3, r1
 80024ec:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d101      	bne.n	80024fc <HAL_PCD_SetAddress+0x1a>
 80024f8:	2302      	movs	r3, #2
 80024fa:	e012      	b.n	8002522 <HAL_PCD_SetAddress+0x40>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	78fa      	ldrb	r2, [r7, #3]
 8002508:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	78fa      	ldrb	r2, [r7, #3]
 8002510:	4611      	mov	r1, r2
 8002512:	4618      	mov	r0, r3
 8002514:	f005 ff1c 	bl	8008350 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b084      	sub	sp, #16
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
 8002532:	4608      	mov	r0, r1
 8002534:	4611      	mov	r1, r2
 8002536:	461a      	mov	r2, r3
 8002538:	4603      	mov	r3, r0
 800253a:	70fb      	strb	r3, [r7, #3]
 800253c:	460b      	mov	r3, r1
 800253e:	803b      	strh	r3, [r7, #0]
 8002540:	4613      	mov	r3, r2
 8002542:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002548:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800254c:	2b00      	cmp	r3, #0
 800254e:	da0e      	bge.n	800256e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002550:	78fb      	ldrb	r3, [r7, #3]
 8002552:	f003 0207 	and.w	r2, r3, #7
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	3310      	adds	r3, #16
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	4413      	add	r3, r2
 8002564:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2201      	movs	r2, #1
 800256a:	705a      	strb	r2, [r3, #1]
 800256c:	e00e      	b.n	800258c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800256e:	78fb      	ldrb	r3, [r7, #3]
 8002570:	f003 0207 	and.w	r2, r3, #7
 8002574:	4613      	mov	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	4413      	add	r3, r2
 8002584:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800258c:	78fb      	ldrb	r3, [r7, #3]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	b2da      	uxtb	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002598:	883b      	ldrh	r3, [r7, #0]
 800259a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	78ba      	ldrb	r2, [r7, #2]
 80025a6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80025a8:	78bb      	ldrb	r3, [r7, #2]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d102      	bne.n	80025b4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d101      	bne.n	80025c2 <HAL_PCD_EP_Open+0x98>
 80025be:	2302      	movs	r3, #2
 80025c0:	e00e      	b.n	80025e0 <HAL_PCD_EP_Open+0xb6>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2201      	movs	r2, #1
 80025c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68f9      	ldr	r1, [r7, #12]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f004 f93f 	bl	8006854 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80025de:	7afb      	ldrb	r3, [r7, #11]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	da0e      	bge.n	800261a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025fc:	78fb      	ldrb	r3, [r7, #3]
 80025fe:	f003 0207 	and.w	r2, r3, #7
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	3310      	adds	r3, #16
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	4413      	add	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2201      	movs	r2, #1
 8002616:	705a      	strb	r2, [r3, #1]
 8002618:	e00e      	b.n	8002638 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800261a:	78fb      	ldrb	r3, [r7, #3]
 800261c:	f003 0207 	and.w	r2, r3, #7
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	4413      	add	r3, r2
 8002630:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2200      	movs	r2, #0
 8002636:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002638:	78fb      	ldrb	r3, [r7, #3]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	b2da      	uxtb	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800264a:	2b01      	cmp	r3, #1
 800264c:	d101      	bne.n	8002652 <HAL_PCD_EP_Close+0x6a>
 800264e:	2302      	movs	r3, #2
 8002650:	e00e      	b.n	8002670 <HAL_PCD_EP_Close+0x88>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2201      	movs	r2, #1
 8002656:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68f9      	ldr	r1, [r7, #12]
 8002660:	4618      	mov	r0, r3
 8002662:	f004 fddf 	bl	8007224 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	607a      	str	r2, [r7, #4]
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	460b      	mov	r3, r1
 8002686:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002688:	7afb      	ldrb	r3, [r7, #11]
 800268a:	f003 0207 	and.w	r2, r3, #7
 800268e:	4613      	mov	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4413      	add	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	4413      	add	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	2200      	movs	r2, #0
 80026b0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	2200      	movs	r2, #0
 80026b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026b8:	7afb      	ldrb	r3, [r7, #11]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6979      	ldr	r1, [r7, #20]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f004 ff97 	bl	80075fe <USB_EPStartXfer>

  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	460b      	mov	r3, r1
 80026e4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80026e6:	78fb      	ldrb	r3, [r7, #3]
 80026e8:	f003 0207 	and.w	r2, r3, #7
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	4613      	mov	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	4413      	add	r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	440b      	add	r3, r1
 80026f8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80026fc:	681b      	ldr	r3, [r3, #0]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b086      	sub	sp, #24
 800270e:	af00      	add	r7, sp, #0
 8002710:	60f8      	str	r0, [r7, #12]
 8002712:	607a      	str	r2, [r7, #4]
 8002714:	603b      	str	r3, [r7, #0]
 8002716:	460b      	mov	r3, r1
 8002718:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800271a:	7afb      	ldrb	r3, [r7, #11]
 800271c:	f003 0207 	and.w	r2, r3, #7
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	3310      	adds	r3, #16
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	4413      	add	r3, r2
 800272e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	2200      	movs	r2, #0
 800274e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2201      	movs	r2, #1
 8002754:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002756:	7afb      	ldrb	r3, [r7, #11]
 8002758:	f003 0307 	and.w	r3, r3, #7
 800275c:	b2da      	uxtb	r2, r3
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6979      	ldr	r1, [r7, #20]
 8002768:	4618      	mov	r0, r3
 800276a:	f004 ff48 	bl	80075fe <USB_EPStartXfer>

  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	460b      	mov	r3, r1
 8002782:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002784:	78fb      	ldrb	r3, [r7, #3]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	7912      	ldrb	r2, [r2, #4]
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e03e      	b.n	8002814 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002796:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800279a:	2b00      	cmp	r3, #0
 800279c:	da0e      	bge.n	80027bc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800279e:	78fb      	ldrb	r3, [r7, #3]
 80027a0:	f003 0207 	and.w	r2, r3, #7
 80027a4:	4613      	mov	r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	3310      	adds	r3, #16
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	4413      	add	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2201      	movs	r2, #1
 80027b8:	705a      	strb	r2, [r3, #1]
 80027ba:	e00c      	b.n	80027d6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	4613      	mov	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4413      	add	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	4413      	add	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2201      	movs	r2, #1
 80027da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d101      	bne.n	80027f6 <HAL_PCD_EP_SetStall+0x7e>
 80027f2:	2302      	movs	r3, #2
 80027f4:	e00e      	b.n	8002814 <HAL_PCD_EP_SetStall+0x9c>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68f9      	ldr	r1, [r7, #12]
 8002804:	4618      	mov	r0, r3
 8002806:	f005 fca9 	bl	800815c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	f003 030f 	and.w	r3, r3, #15
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	7912      	ldrb	r2, [r2, #4]
 8002832:	4293      	cmp	r3, r2
 8002834:	d901      	bls.n	800283a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e040      	b.n	80028bc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800283a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800283e:	2b00      	cmp	r3, #0
 8002840:	da0e      	bge.n	8002860 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002842:	78fb      	ldrb	r3, [r7, #3]
 8002844:	f003 0207 	and.w	r2, r3, #7
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	3310      	adds	r3, #16
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	4413      	add	r3, r2
 8002856:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	705a      	strb	r2, [r3, #1]
 800285e:	e00e      	b.n	800287e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002860:	78fb      	ldrb	r3, [r7, #3]
 8002862:	f003 0207 	and.w	r2, r3, #7
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	4413      	add	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2200      	movs	r2, #0
 8002882:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002884:	78fb      	ldrb	r3, [r7, #3]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	b2da      	uxtb	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002896:	2b01      	cmp	r3, #1
 8002898:	d101      	bne.n	800289e <HAL_PCD_EP_ClrStall+0x82>
 800289a:	2302      	movs	r3, #2
 800289c:	e00e      	b.n	80028bc <HAL_PCD_EP_ClrStall+0xa0>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68f9      	ldr	r1, [r7, #12]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f005 fca6 	bl	80081fe <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b092      	sub	sp, #72	@ 0x48
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80028cc:	e333      	b.n	8002f36 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80028d6:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80028d8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f003 030f 	and.w	r3, r3, #15
 80028e0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80028e4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f040 8108 	bne.w	8002afe <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80028ee:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80028f0:	f003 0310 	and.w	r3, r3, #16
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d14c      	bne.n	8002992 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	b29b      	uxth	r3, r3
 8002900:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002908:	813b      	strh	r3, [r7, #8]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	893b      	ldrh	r3, [r7, #8]
 8002910:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002914:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002918:	b29b      	uxth	r3, r3
 800291a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	3310      	adds	r3, #16
 8002920:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800292a:	b29b      	uxth	r3, r3
 800292c:	461a      	mov	r2, r3
 800292e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4413      	add	r3, r2
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	6812      	ldr	r2, [r2, #0]
 800293a:	4413      	add	r3, r2
 800293c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002948:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800294a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800294c:	695a      	ldr	r2, [r3, #20]
 800294e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	441a      	add	r2, r3
 8002954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002956:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002958:	2100      	movs	r1, #0
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f007 fc77 	bl	800a24e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	7b1b      	ldrb	r3, [r3, #12]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 82e5 	beq.w	8002f36 <PCD_EP_ISR_Handler+0x672>
 800296c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	2b00      	cmp	r3, #0
 8002972:	f040 82e0 	bne.w	8002f36 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	7b1b      	ldrb	r3, [r3, #12]
 800297a:	b2db      	uxtb	r3, r3
 800297c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002980:	b2da      	uxtb	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	731a      	strb	r2, [r3, #12]
 8002990:	e2d1      	b.n	8002f36 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002998:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80029a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80029a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d032      	beq.n	8002a12 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	461a      	mov	r2, r3
 80029b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	4413      	add	r3, r2
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	4413      	add	r3, r2
 80029c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80029d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029d2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6818      	ldr	r0, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80029de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80029e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	f005 fd30 	bl	800844c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80029f8:	4013      	ands	r3, r2
 80029fa:	817b      	strh	r3, [r7, #10]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	897a      	ldrh	r2, [r7, #10]
 8002a02:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a06:	b292      	uxth	r2, r2
 8002a08:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f007 fbf2 	bl	800a1f4 <HAL_PCD_SetupStageCallback>
 8002a10:	e291      	b.n	8002f36 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002a12:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f280 828d 	bge.w	8002f36 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002a28:	4013      	ands	r3, r2
 8002a2a:	81fb      	strh	r3, [r7, #14]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	89fa      	ldrh	r2, [r7, #14]
 8002a32:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a36:	b292      	uxth	r2, r2
 8002a38:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	461a      	mov	r2, r3
 8002a46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	4413      	add	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	4413      	add	r3, r2
 8002a54:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a60:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002a62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d019      	beq.n	8002a9e <PCD_EP_ISR_Handler+0x1da>
 8002a6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d015      	beq.n	8002a9e <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6818      	ldr	r0, [r3, #0]
 8002a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a78:	6959      	ldr	r1, [r3, #20]
 8002a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a7c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002a7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a80:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	f005 fce2 	bl	800844c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002a88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a8a:	695a      	ldr	r2, [r3, #20]
 8002a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	441a      	add	r2, r3
 8002a92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a94:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002a96:	2100      	movs	r1, #0
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f007 fbbd 	bl	800a218 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	881b      	ldrh	r3, [r3, #0]
 8002aa4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002aa6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f040 8242 	bne.w	8002f36 <PCD_EP_ISR_Handler+0x672>
 8002ab2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002ab4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002ab8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002abc:	f000 823b 	beq.w	8002f36 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	881b      	ldrh	r3, [r3, #0]
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002acc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ad0:	81bb      	strh	r3, [r7, #12]
 8002ad2:	89bb      	ldrh	r3, [r7, #12]
 8002ad4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002ad8:	81bb      	strh	r3, [r7, #12]
 8002ada:	89bb      	ldrh	r3, [r7, #12]
 8002adc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ae0:	81bb      	strh	r3, [r7, #12]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	89bb      	ldrh	r3, [r7, #12]
 8002ae8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002aec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002af0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	8013      	strh	r3, [r2, #0]
 8002afc:	e21b      	b.n	8002f36 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	461a      	mov	r2, r3
 8002b04:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002b10:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f280 80f1 	bge.w	8002cfc <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002b30:	4013      	ands	r3, r2
 8002b32:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002b44:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002b48:	b292      	uxth	r2, r2
 8002b4a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002b4c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	00db      	lsls	r3, r3, #3
 8002b58:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	4413      	add	r3, r2
 8002b60:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b64:	7b1b      	ldrb	r3, [r3, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d123      	bne.n	8002bb2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	461a      	mov	r2, r3
 8002b76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	4413      	add	r3, r2
 8002b84:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b8e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8002b92:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	f000 808b 	beq.w	8002cb2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ba2:	6959      	ldr	r1, [r3, #20]
 8002ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ba6:	88da      	ldrh	r2, [r3, #6]
 8002ba8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002bac:	f005 fc4e 	bl	800844c <USB_ReadPMA>
 8002bb0:	e07f      	b.n	8002cb2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bb4:	78db      	ldrb	r3, [r3, #3]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d109      	bne.n	8002bce <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002bba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f9c6 	bl	8002f52 <HAL_PCD_EP_DB_Receive>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002bcc:	e071      	b.n	8002cb2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002be4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002be8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	441a      	add	r2, r3
 8002bf8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002bfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c06:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	461a      	mov	r2, r3
 8002c14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	881b      	ldrh	r3, [r3, #0]
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d022      	beq.n	8002c6e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	461a      	mov	r2, r3
 8002c34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	4413      	add	r3, r2
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6812      	ldr	r2, [r2, #0]
 8002c40:	4413      	add	r3, r2
 8002c42:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c46:	881b      	ldrh	r3, [r3, #0]
 8002c48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c4c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002c50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d02c      	beq.n	8002cb2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6818      	ldr	r0, [r3, #0]
 8002c5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c5e:	6959      	ldr	r1, [r3, #20]
 8002c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c62:	891a      	ldrh	r2, [r3, #8]
 8002c64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002c68:	f005 fbf0 	bl	800844c <USB_ReadPMA>
 8002c6c:	e021      	b.n	8002cb2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	461a      	mov	r2, r3
 8002c7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4413      	add	r3, r2
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c92:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002c96:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d009      	beq.n	8002cb2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6818      	ldr	r0, [r3, #0]
 8002ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ca4:	6959      	ldr	r1, [r3, #20]
 8002ca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ca8:	895a      	ldrh	r2, [r3, #10]
 8002caa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002cae:	f005 fbcd 	bl	800844c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cb4:	69da      	ldr	r2, [r3, #28]
 8002cb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002cba:	441a      	add	r2, r3
 8002cbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cbe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002cc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cc2:	695a      	ldr	r2, [r3, #20]
 8002cc4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002cc8:	441a      	add	r2, r3
 8002cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ccc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002cce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <PCD_EP_ISR_Handler+0x41e>
 8002cd6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d206      	bcs.n	8002cf0 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002ce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f007 fa95 	bl	800a218 <HAL_PCD_DataOutStageCallback>
 8002cee:	e005      	b.n	8002cfc <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f004 fc81 	bl	80075fe <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002cfc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 8117 	beq.w	8002f36 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8002d08:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4413      	add	r3, r2
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	3310      	adds	r3, #16
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	4413      	add	r3, r2
 8002d1a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d36:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	441a      	add	r2, r3
 8002d46:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002d48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002d54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d56:	78db      	ldrb	r3, [r3, #3]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	f040 80a1 	bne.w	8002ea0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8002d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d60:	2200      	movs	r2, #0
 8002d62:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002d64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d66:	7b1b      	ldrb	r3, [r3, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 8092 	beq.w	8002e92 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002d6e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d046      	beq.n	8002e06 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d7a:	785b      	ldrb	r3, [r3, #1]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d126      	bne.n	8002dce <PCD_EP_ISR_Handler+0x50a>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	617b      	str	r3, [r7, #20]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	461a      	mov	r2, r3
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	4413      	add	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]
 8002d98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	00da      	lsls	r2, r3, #3
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	4413      	add	r3, r2
 8002da2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002da6:	613b      	str	r3, [r7, #16]
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	801a      	strh	r2, [r3, #0]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	801a      	strh	r2, [r3, #0]
 8002dcc:	e061      	b.n	8002e92 <PCD_EP_ISR_Handler+0x5ce>
 8002dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dd0:	785b      	ldrb	r3, [r3, #1]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d15d      	bne.n	8002e92 <PCD_EP_ISR_Handler+0x5ce>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	61fb      	str	r3, [r7, #28]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	461a      	mov	r2, r3
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	4413      	add	r3, r2
 8002dec:	61fb      	str	r3, [r7, #28]
 8002dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	00da      	lsls	r2, r3, #3
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	4413      	add	r3, r2
 8002df8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002dfc:	61bb      	str	r3, [r7, #24]
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	2200      	movs	r2, #0
 8002e02:	801a      	strh	r2, [r3, #0]
 8002e04:	e045      	b.n	8002e92 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e0e:	785b      	ldrb	r3, [r3, #1]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d126      	bne.n	8002e62 <PCD_EP_ISR_Handler+0x59e>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	461a      	mov	r2, r3
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	4413      	add	r3, r2
 8002e2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	00da      	lsls	r2, r3, #3
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	4413      	add	r3, r2
 8002e36:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002e3a:	623b      	str	r3, [r7, #32]
 8002e3c:	6a3b      	ldr	r3, [r7, #32]
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	801a      	strh	r2, [r3, #0]
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	6a3b      	ldr	r3, [r7, #32]
 8002e5e:	801a      	strh	r2, [r3, #0]
 8002e60:	e017      	b.n	8002e92 <PCD_EP_ISR_Handler+0x5ce>
 8002e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e64:	785b      	ldrb	r3, [r3, #1]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d113      	bne.n	8002e92 <PCD_EP_ISR_Handler+0x5ce>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	461a      	mov	r2, r3
 8002e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e78:	4413      	add	r3, r2
 8002e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	00da      	lsls	r2, r3, #3
 8002e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e84:	4413      	add	r3, r2
 8002e86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e8e:	2200      	movs	r2, #0
 8002e90:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	4619      	mov	r1, r3
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f007 f9d8 	bl	800a24e <HAL_PCD_DataInStageCallback>
 8002e9e:	e04a      	b.n	8002f36 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002ea0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d13f      	bne.n	8002f2a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	6812      	ldr	r2, [r2, #0]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ece:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8002ed0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ed2:	699a      	ldr	r2, [r3, #24]
 8002ed4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d906      	bls.n	8002ee8 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8002eda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002edc:	699a      	ldr	r2, [r3, #24]
 8002ede:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002ee0:	1ad2      	subs	r2, r2, r3
 8002ee2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ee4:	619a      	str	r2, [r3, #24]
 8002ee6:	e002      	b.n	8002eee <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002ee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eea:	2200      	movs	r2, #0
 8002eec:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002eee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d106      	bne.n	8002f04 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	4619      	mov	r1, r3
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f007 f9a6 	bl	800a24e <HAL_PCD_DataInStageCallback>
 8002f02:	e018      	b.n	8002f36 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002f04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f06:	695a      	ldr	r2, [r3, #20]
 8002f08:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002f0a:	441a      	add	r2, r3
 8002f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f0e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f12:	69da      	ldr	r2, [r3, #28]
 8002f14:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002f16:	441a      	add	r2, r3
 8002f18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f1a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002f22:	4618      	mov	r0, r3
 8002f24:	f004 fb6b 	bl	80075fe <USB_EPStartXfer>
 8002f28:	e005      	b.n	8002f36 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002f2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 f917 	bl	8003164 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	b21b      	sxth	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f6ff acc3 	blt.w	80028ce <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3748      	adds	r7, #72	@ 0x48
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b088      	sub	sp, #32
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	60f8      	str	r0, [r7, #12]
 8002f5a:	60b9      	str	r1, [r7, #8]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002f60:	88fb      	ldrh	r3, [r7, #6]
 8002f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d07c      	beq.n	8003064 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	461a      	mov	r2, r3
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	4413      	add	r3, r2
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	6812      	ldr	r2, [r2, #0]
 8002f82:	4413      	add	r3, r2
 8002f84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002f88:	881b      	ldrh	r3, [r3, #0]
 8002f8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f8e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	699a      	ldr	r2, [r3, #24]
 8002f94:	8b7b      	ldrh	r3, [r7, #26]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d306      	bcc.n	8002fa8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	699a      	ldr	r2, [r3, #24]
 8002f9e:	8b7b      	ldrh	r3, [r7, #26]
 8002fa0:	1ad2      	subs	r2, r2, r3
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	619a      	str	r2, [r3, #24]
 8002fa6:	e002      	b.n	8002fae <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	2200      	movs	r2, #0
 8002fac:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d123      	bne.n	8002ffe <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002fcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fd0:	833b      	strh	r3, [r7, #24]
 8002fd2:	8b3b      	ldrh	r3, [r7, #24]
 8002fd4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002fd8:	833b      	strh	r3, [r7, #24]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	441a      	add	r2, r3
 8002fe8:	8b3b      	ldrh	r3, [r7, #24]
 8002fea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002fee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ff2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ff6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003004:	2b00      	cmp	r3, #0
 8003006:	d01f      	beq.n	8003048 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	461a      	mov	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	881b      	ldrh	r3, [r3, #0]
 8003018:	b29b      	uxth	r3, r3
 800301a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800301e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003022:	82fb      	strh	r3, [r7, #22]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	461a      	mov	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	441a      	add	r2, r3
 8003032:	8afb      	ldrh	r3, [r7, #22]
 8003034:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003038:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800303c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003040:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003044:	b29b      	uxth	r3, r3
 8003046:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003048:	8b7b      	ldrh	r3, [r7, #26]
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 8085 	beq.w	800315a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6818      	ldr	r0, [r3, #0]
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	6959      	ldr	r1, [r3, #20]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	891a      	ldrh	r2, [r3, #8]
 800305c:	8b7b      	ldrh	r3, [r7, #26]
 800305e:	f005 f9f5 	bl	800844c <USB_ReadPMA>
 8003062:	e07a      	b.n	800315a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800306c:	b29b      	uxth	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4413      	add	r3, r2
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	4413      	add	r3, r2
 800307e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003082:	881b      	ldrh	r3, [r3, #0]
 8003084:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003088:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	699a      	ldr	r2, [r3, #24]
 800308e:	8b7b      	ldrh	r3, [r7, #26]
 8003090:	429a      	cmp	r2, r3
 8003092:	d306      	bcc.n	80030a2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	699a      	ldr	r2, [r3, #24]
 8003098:	8b7b      	ldrh	r3, [r7, #26]
 800309a:	1ad2      	subs	r2, r2, r3
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	619a      	str	r2, [r3, #24]
 80030a0:	e002      	b.n	80030a8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	2200      	movs	r2, #0
 80030a6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d123      	bne.n	80030f8 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	461a      	mov	r2, r3
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4413      	add	r3, r2
 80030be:	881b      	ldrh	r3, [r3, #0]
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80030c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030ca:	83fb      	strh	r3, [r7, #30]
 80030cc:	8bfb      	ldrh	r3, [r7, #30]
 80030ce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80030d2:	83fb      	strh	r3, [r7, #30]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	461a      	mov	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	441a      	add	r2, r3
 80030e2:	8bfb      	ldrh	r3, [r7, #30]
 80030e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80030e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80030ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80030f8:	88fb      	ldrh	r3, [r7, #6]
 80030fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d11f      	bne.n	8003142 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	461a      	mov	r2, r3
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	4413      	add	r3, r2
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	b29b      	uxth	r3, r3
 8003114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003118:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800311c:	83bb      	strh	r3, [r7, #28]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	441a      	add	r2, r3
 800312c:	8bbb      	ldrh	r3, [r7, #28]
 800312e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003132:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003136:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800313a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800313e:	b29b      	uxth	r3, r3
 8003140:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003142:	8b7b      	ldrh	r3, [r7, #26]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d008      	beq.n	800315a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6818      	ldr	r0, [r3, #0]
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	6959      	ldr	r1, [r3, #20]
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	895a      	ldrh	r2, [r3, #10]
 8003154:	8b7b      	ldrh	r3, [r7, #26]
 8003156:	f005 f979 	bl	800844c <USB_ReadPMA>
    }
  }

  return count;
 800315a:	8b7b      	ldrh	r3, [r7, #26]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3720      	adds	r7, #32
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b0a6      	sub	sp, #152	@ 0x98
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	4613      	mov	r3, r2
 8003170:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 81f7 	beq.w	800356c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003186:	b29b      	uxth	r3, r3
 8003188:	461a      	mov	r2, r3
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	4413      	add	r3, r2
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	6812      	ldr	r2, [r2, #0]
 8003196:	4413      	add	r3, r2
 8003198:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031a2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	699a      	ldr	r2, [r3, #24]
 80031aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d907      	bls.n	80031c2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	699a      	ldr	r2, [r3, #24]
 80031b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80031ba:	1ad2      	subs	r2, r2, r3
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	619a      	str	r2, [r3, #24]
 80031c0:	e002      	b.n	80031c8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	2200      	movs	r2, #0
 80031c6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f040 80e1 	bne.w	8003394 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	785b      	ldrb	r3, [r3, #1]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d126      	bne.n	8003228 <HAL_PCD_EP_DB_Transmit+0xc4>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	633b      	str	r3, [r7, #48]	@ 0x30
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	461a      	mov	r2, r3
 80031ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ee:	4413      	add	r3, r2
 80031f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	00da      	lsls	r2, r3, #3
 80031f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fa:	4413      	add	r3, r2
 80031fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003200:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003204:	881b      	ldrh	r3, [r3, #0]
 8003206:	b29b      	uxth	r3, r3
 8003208:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800320c:	b29a      	uxth	r2, r3
 800320e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003210:	801a      	strh	r2, [r3, #0]
 8003212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003214:	881b      	ldrh	r3, [r3, #0]
 8003216:	b29b      	uxth	r3, r3
 8003218:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800321c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003220:	b29a      	uxth	r2, r3
 8003222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003224:	801a      	strh	r2, [r3, #0]
 8003226:	e01a      	b.n	800325e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	785b      	ldrb	r3, [r3, #1]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d116      	bne.n	800325e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800323e:	b29b      	uxth	r3, r3
 8003240:	461a      	mov	r2, r3
 8003242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003244:	4413      	add	r3, r2
 8003246:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	00da      	lsls	r2, r3, #3
 800324e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003250:	4413      	add	r3, r2
 8003252:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003256:	637b      	str	r3, [r7, #52]	@ 0x34
 8003258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800325a:	2200      	movs	r2, #0
 800325c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	785b      	ldrb	r3, [r3, #1]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d126      	bne.n	80032ba <HAL_PCD_EP_DB_Transmit+0x156>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	623b      	str	r3, [r7, #32]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800327a:	b29b      	uxth	r3, r3
 800327c:	461a      	mov	r2, r3
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	4413      	add	r3, r2
 8003282:	623b      	str	r3, [r7, #32]
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	00da      	lsls	r2, r3, #3
 800328a:	6a3b      	ldr	r3, [r7, #32]
 800328c:	4413      	add	r3, r2
 800328e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003292:	61fb      	str	r3, [r7, #28]
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	881b      	ldrh	r3, [r3, #0]
 8003298:	b29b      	uxth	r3, r3
 800329a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800329e:	b29a      	uxth	r2, r3
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	801a      	strh	r2, [r3, #0]
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	801a      	strh	r2, [r3, #0]
 80032b8:	e017      	b.n	80032ea <HAL_PCD_EP_DB_Transmit+0x186>
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	785b      	ldrb	r3, [r3, #1]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d113      	bne.n	80032ea <HAL_PCD_EP_DB_Transmit+0x186>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	461a      	mov	r2, r3
 80032ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d0:	4413      	add	r3, r2
 80032d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	00da      	lsls	r2, r3, #3
 80032da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032dc:	4413      	add	r3, r2
 80032de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80032e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80032e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e6:	2200      	movs	r2, #0
 80032e8:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	78db      	ldrb	r3, [r3, #3]
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d123      	bne.n	800333a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	461a      	mov	r2, r3
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	881b      	ldrh	r3, [r3, #0]
 8003302:	b29b      	uxth	r3, r3
 8003304:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003308:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800330c:	837b      	strh	r3, [r7, #26]
 800330e:	8b7b      	ldrh	r3, [r7, #26]
 8003310:	f083 0320 	eor.w	r3, r3, #32
 8003314:	837b      	strh	r3, [r7, #26]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	461a      	mov	r2, r3
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	441a      	add	r2, r3
 8003324:	8b7b      	ldrh	r3, [r7, #26]
 8003326:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800332a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800332e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003336:	b29b      	uxth	r3, r3
 8003338:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	4619      	mov	r1, r3
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f006 ff84 	bl	800a24e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003346:	88fb      	ldrh	r3, [r7, #6]
 8003348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d01f      	beq.n	8003390 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	881b      	ldrh	r3, [r3, #0]
 8003360:	b29b      	uxth	r3, r3
 8003362:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800336a:	833b      	strh	r3, [r7, #24]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	461a      	mov	r2, r3
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	441a      	add	r2, r3
 800337a:	8b3b      	ldrh	r3, [r7, #24]
 800337c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003380:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003384:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800338c:	b29b      	uxth	r3, r3
 800338e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003390:	2300      	movs	r3, #0
 8003392:	e31f      	b.n	80039d4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003394:	88fb      	ldrh	r3, [r7, #6]
 8003396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d021      	beq.n	80033e2 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	881b      	ldrh	r3, [r3, #0]
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033b8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	441a      	add	r2, r3
 80033ca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80033ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80033d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80033d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033de:	b29b      	uxth	r3, r3
 80033e0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	f040 82ca 	bne.w	8003982 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80033f6:	441a      	add	r2, r3
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	69da      	ldr	r2, [r3, #28]
 8003400:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003404:	441a      	add	r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	6a1a      	ldr	r2, [r3, #32]
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	429a      	cmp	r2, r3
 8003414:	d309      	bcc.n	800342a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	6a1a      	ldr	r2, [r3, #32]
 8003420:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003422:	1ad2      	subs	r2, r2, r3
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	621a      	str	r2, [r3, #32]
 8003428:	e015      	b.n	8003456 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d107      	bne.n	8003442 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003432:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003436:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003440:	e009      	b.n	8003456 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	2200      	movs	r2, #0
 8003454:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	785b      	ldrb	r3, [r3, #1]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d15f      	bne.n	800351e <HAL_PCD_EP_DB_Transmit+0x3ba>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	643b      	str	r3, [r7, #64]	@ 0x40
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800346c:	b29b      	uxth	r3, r3
 800346e:	461a      	mov	r2, r3
 8003470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003472:	4413      	add	r3, r2
 8003474:	643b      	str	r3, [r7, #64]	@ 0x40
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	00da      	lsls	r2, r3, #3
 800347c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800347e:	4413      	add	r3, r2
 8003480:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003484:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	b29b      	uxth	r3, r3
 800348c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003490:	b29a      	uxth	r2, r3
 8003492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003494:	801a      	strh	r2, [r3, #0]
 8003496:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10a      	bne.n	80034b2 <HAL_PCD_EP_DB_Transmit+0x34e>
 800349c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034ae:	801a      	strh	r2, [r3, #0]
 80034b0:	e051      	b.n	8003556 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80034b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80034b6:	d816      	bhi.n	80034e6 <HAL_PCD_EP_DB_Transmit+0x382>
 80034b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034ba:	085b      	lsrs	r3, r3, #1
 80034bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80034be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d002      	beq.n	80034ce <HAL_PCD_EP_DB_Transmit+0x36a>
 80034c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034ca:	3301      	adds	r3, #1
 80034cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80034ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034d0:	881b      	ldrh	r3, [r3, #0]
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	029b      	lsls	r3, r3, #10
 80034da:	b29b      	uxth	r3, r3
 80034dc:	4313      	orrs	r3, r2
 80034de:	b29a      	uxth	r2, r3
 80034e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e2:	801a      	strh	r2, [r3, #0]
 80034e4:	e037      	b.n	8003556 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80034e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034e8:	095b      	lsrs	r3, r3, #5
 80034ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80034ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034ee:	f003 031f 	and.w	r3, r3, #31
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d102      	bne.n	80034fc <HAL_PCD_EP_DB_Transmit+0x398>
 80034f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034f8:	3b01      	subs	r3, #1
 80034fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80034fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	b29a      	uxth	r2, r3
 8003502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003504:	b29b      	uxth	r3, r3
 8003506:	029b      	lsls	r3, r3, #10
 8003508:	b29b      	uxth	r3, r3
 800350a:	4313      	orrs	r3, r2
 800350c:	b29b      	uxth	r3, r3
 800350e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003512:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003516:	b29a      	uxth	r2, r3
 8003518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800351a:	801a      	strh	r2, [r3, #0]
 800351c:	e01b      	b.n	8003556 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	785b      	ldrb	r3, [r3, #1]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d117      	bne.n	8003556 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003534:	b29b      	uxth	r3, r3
 8003536:	461a      	mov	r2, r3
 8003538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800353a:	4413      	add	r3, r2
 800353c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	00da      	lsls	r2, r3, #3
 8003544:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003546:	4413      	add	r3, r2
 8003548:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800354c:	647b      	str	r3, [r7, #68]	@ 0x44
 800354e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003550:	b29a      	uxth	r2, r3
 8003552:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003554:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	6959      	ldr	r1, [r3, #20]
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	891a      	ldrh	r2, [r3, #8]
 8003562:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003564:	b29b      	uxth	r3, r3
 8003566:	f004 ff2e 	bl	80083c6 <USB_WritePMA>
 800356a:	e20a      	b.n	8003982 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003574:	b29b      	uxth	r3, r3
 8003576:	461a      	mov	r2, r3
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	4413      	add	r3, r2
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	4413      	add	r3, r2
 8003586:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800358a:	881b      	ldrh	r3, [r3, #0]
 800358c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003590:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	699a      	ldr	r2, [r3, #24]
 8003598:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800359c:	429a      	cmp	r2, r3
 800359e:	d307      	bcc.n	80035b0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	699a      	ldr	r2, [r3, #24]
 80035a4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80035a8:	1ad2      	subs	r2, r2, r3
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	619a      	str	r2, [r3, #24]
 80035ae:	e002      	b.n	80035b6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2200      	movs	r2, #0
 80035b4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f040 80f6 	bne.w	80037ac <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	785b      	ldrb	r3, [r3, #1]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d126      	bne.n	8003616 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	677b      	str	r3, [r7, #116]	@ 0x74
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035dc:	4413      	add	r3, r2
 80035de:	677b      	str	r3, [r7, #116]	@ 0x74
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	00da      	lsls	r2, r3, #3
 80035e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035e8:	4413      	add	r3, r2
 80035ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80035ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80035f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035f2:	881b      	ldrh	r3, [r3, #0]
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035fe:	801a      	strh	r2, [r3, #0]
 8003600:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	b29b      	uxth	r3, r3
 8003606:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800360a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800360e:	b29a      	uxth	r2, r3
 8003610:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003612:	801a      	strh	r2, [r3, #0]
 8003614:	e01a      	b.n	800364c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	785b      	ldrb	r3, [r3, #1]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d116      	bne.n	800364c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800362c:	b29b      	uxth	r3, r3
 800362e:	461a      	mov	r2, r3
 8003630:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003632:	4413      	add	r3, r2
 8003634:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	00da      	lsls	r2, r3, #3
 800363c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800363e:	4413      	add	r3, r2
 8003640:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003644:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003646:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003648:	2200      	movs	r2, #0
 800364a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	785b      	ldrb	r3, [r3, #1]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d12f      	bne.n	80036bc <HAL_PCD_EP_DB_Transmit+0x558>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800366c:	b29b      	uxth	r3, r3
 800366e:	461a      	mov	r2, r3
 8003670:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003674:	4413      	add	r3, r2
 8003676:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	00da      	lsls	r2, r3, #3
 8003680:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003684:	4413      	add	r3, r2
 8003686:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800368a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800368e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003692:	881b      	ldrh	r3, [r3, #0]
 8003694:	b29b      	uxth	r3, r3
 8003696:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800369a:	b29a      	uxth	r2, r3
 800369c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036a0:	801a      	strh	r2, [r3, #0]
 80036a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036a6:	881b      	ldrh	r3, [r3, #0]
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036b8:	801a      	strh	r2, [r3, #0]
 80036ba:	e01c      	b.n	80036f6 <HAL_PCD_EP_DB_Transmit+0x592>
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	785b      	ldrb	r3, [r3, #1]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d118      	bne.n	80036f6 <HAL_PCD_EP_DB_Transmit+0x592>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	461a      	mov	r2, r3
 80036d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036d4:	4413      	add	r3, r2
 80036d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	00da      	lsls	r2, r3, #3
 80036e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036e4:	4413      	add	r3, r2
 80036e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80036ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036f2:	2200      	movs	r2, #0
 80036f4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	78db      	ldrb	r3, [r3, #3]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d127      	bne.n	800374e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4413      	add	r3, r2
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	b29b      	uxth	r3, r3
 8003710:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003718:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800371c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003720:	f083 0320 	eor.w	r3, r3, #32
 8003724:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	461a      	mov	r2, r3
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	441a      	add	r2, r3
 8003736:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800373a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800373e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003742:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800374a:	b29b      	uxth	r3, r3
 800374c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	4619      	mov	r1, r3
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f006 fd7a 	bl	800a24e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800375a:	88fb      	ldrh	r3, [r7, #6]
 800375c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d121      	bne.n	80037a8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	461a      	mov	r2, r3
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	b29b      	uxth	r3, r3
 8003776:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800377a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800377e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	441a      	add	r2, r3
 8003790:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8003794:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003798:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800379c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	e113      	b.n	80039d4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80037ac:	88fb      	ldrh	r3, [r7, #6]
 80037ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d121      	bne.n	80037fa <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	461a      	mov	r2, r3
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	4413      	add	r3, r2
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037d0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	461a      	mov	r2, r3
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	441a      	add	r2, r3
 80037e2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80037e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80037ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80037ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003800:	2b01      	cmp	r3, #1
 8003802:	f040 80be 	bne.w	8003982 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	695a      	ldr	r2, [r3, #20]
 800380a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800380e:	441a      	add	r2, r3
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	69da      	ldr	r2, [r3, #28]
 8003818:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800381c:	441a      	add	r2, r3
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	6a1a      	ldr	r2, [r3, #32]
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	429a      	cmp	r2, r3
 800382c:	d309      	bcc.n	8003842 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	6a1a      	ldr	r2, [r3, #32]
 8003838:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800383a:	1ad2      	subs	r2, r2, r3
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	621a      	str	r2, [r3, #32]
 8003840:	e015      	b.n	800386e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d107      	bne.n	800385a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800384a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800384e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003858:	e009      	b.n	800386e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2200      	movs	r2, #0
 8003864:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	785b      	ldrb	r3, [r3, #1]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d15f      	bne.n	800393c <HAL_PCD_EP_DB_Transmit+0x7d8>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800388a:	b29b      	uxth	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003890:	4413      	add	r3, r2
 8003892:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	00da      	lsls	r2, r3, #3
 800389a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800389c:	4413      	add	r3, r2
 800389e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80038a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80038a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038a6:	881b      	ldrh	r3, [r3, #0]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038b2:	801a      	strh	r2, [r3, #0]
 80038b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10a      	bne.n	80038d0 <HAL_PCD_EP_DB_Transmit+0x76c>
 80038ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	b29b      	uxth	r3, r3
 80038c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038cc:	801a      	strh	r2, [r3, #0]
 80038ce:	e04e      	b.n	800396e <HAL_PCD_EP_DB_Transmit+0x80a>
 80038d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80038d4:	d816      	bhi.n	8003904 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80038d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038d8:	085b      	lsrs	r3, r3, #1
 80038da:	663b      	str	r3, [r7, #96]	@ 0x60
 80038dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d002      	beq.n	80038ec <HAL_PCD_EP_DB_Transmit+0x788>
 80038e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038e8:	3301      	adds	r3, #1
 80038ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80038ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038ee:	881b      	ldrh	r3, [r3, #0]
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	029b      	lsls	r3, r3, #10
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	4313      	orrs	r3, r2
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003900:	801a      	strh	r2, [r3, #0]
 8003902:	e034      	b.n	800396e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003904:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	663b      	str	r3, [r7, #96]	@ 0x60
 800390a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800390c:	f003 031f 	and.w	r3, r3, #31
 8003910:	2b00      	cmp	r3, #0
 8003912:	d102      	bne.n	800391a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003914:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003916:	3b01      	subs	r3, #1
 8003918:	663b      	str	r3, [r7, #96]	@ 0x60
 800391a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800391c:	881b      	ldrh	r3, [r3, #0]
 800391e:	b29a      	uxth	r2, r3
 8003920:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003922:	b29b      	uxth	r3, r3
 8003924:	029b      	lsls	r3, r3, #10
 8003926:	b29b      	uxth	r3, r3
 8003928:	4313      	orrs	r3, r2
 800392a:	b29b      	uxth	r3, r3
 800392c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003930:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003934:	b29a      	uxth	r2, r3
 8003936:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003938:	801a      	strh	r2, [r3, #0]
 800393a:	e018      	b.n	800396e <HAL_PCD_EP_DB_Transmit+0x80a>
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	785b      	ldrb	r3, [r3, #1]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d114      	bne.n	800396e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800394c:	b29b      	uxth	r3, r3
 800394e:	461a      	mov	r2, r3
 8003950:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003952:	4413      	add	r3, r2
 8003954:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	00da      	lsls	r2, r3, #3
 800395c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800395e:	4413      	add	r3, r2
 8003960:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003964:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003966:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003968:	b29a      	uxth	r2, r3
 800396a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800396c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6818      	ldr	r0, [r3, #0]
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	6959      	ldr	r1, [r3, #20]
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	895a      	ldrh	r2, [r3, #10]
 800397a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800397c:	b29b      	uxth	r3, r3
 800397e:	f004 fd22 	bl	80083c6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	b29b      	uxth	r3, r3
 8003994:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003998:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800399c:	82fb      	strh	r3, [r7, #22]
 800399e:	8afb      	ldrh	r3, [r7, #22]
 80039a0:	f083 0310 	eor.w	r3, r3, #16
 80039a4:	82fb      	strh	r3, [r7, #22]
 80039a6:	8afb      	ldrh	r3, [r7, #22]
 80039a8:	f083 0320 	eor.w	r3, r3, #32
 80039ac:	82fb      	strh	r3, [r7, #22]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	461a      	mov	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	441a      	add	r2, r3
 80039bc:	8afb      	ldrh	r3, [r7, #22]
 80039be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80039c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80039c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3798      	adds	r7, #152	@ 0x98
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80039dc:	b480      	push	{r7}
 80039de:	b087      	sub	sp, #28
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	607b      	str	r3, [r7, #4]
 80039e6:	460b      	mov	r3, r1
 80039e8:	817b      	strh	r3, [r7, #10]
 80039ea:	4613      	mov	r3, r2
 80039ec:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80039ee:	897b      	ldrh	r3, [r7, #10]
 80039f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00b      	beq.n	8003a12 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039fa:	897b      	ldrh	r3, [r7, #10]
 80039fc:	f003 0207 	and.w	r2, r3, #7
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	00db      	lsls	r3, r3, #3
 8003a08:	3310      	adds	r3, #16
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]
 8003a10:	e009      	b.n	8003a26 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003a12:	897a      	ldrh	r2, [r7, #10]
 8003a14:	4613      	mov	r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	4413      	add	r3, r2
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	4413      	add	r3, r2
 8003a24:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003a26:	893b      	ldrh	r3, [r7, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d107      	bne.n	8003a3c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	80da      	strh	r2, [r3, #6]
 8003a3a:	e00b      	b.n	8003a54 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	0c1b      	lsrs	r3, r3, #16
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	371c      	adds	r7, #28
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr

08003a62 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b085      	sub	sp, #20
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	f043 0301 	orr.w	r3, r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	f043 0302 	orr.w	r3, r3, #2
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d141      	bne.n	8003b4a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ac6:	4b4b      	ldr	r3, [pc, #300]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ad2:	d131      	bne.n	8003b38 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ad4:	4b47      	ldr	r3, [pc, #284]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ada:	4a46      	ldr	r2, [pc, #280]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003adc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ae0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ae4:	4b43      	ldr	r3, [pc, #268]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003aec:	4a41      	ldr	r2, [pc, #260]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003af2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003af4:	4b40      	ldr	r3, [pc, #256]	@ (8003bf8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2232      	movs	r2, #50	@ 0x32
 8003afa:	fb02 f303 	mul.w	r3, r2, r3
 8003afe:	4a3f      	ldr	r2, [pc, #252]	@ (8003bfc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b00:	fba2 2303 	umull	r2, r3, r2, r3
 8003b04:	0c9b      	lsrs	r3, r3, #18
 8003b06:	3301      	adds	r3, #1
 8003b08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b0a:	e002      	b.n	8003b12 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b12:	4b38      	ldr	r3, [pc, #224]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b1e:	d102      	bne.n	8003b26 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f2      	bne.n	8003b0c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b26:	4b33      	ldr	r3, [pc, #204]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b32:	d158      	bne.n	8003be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e057      	b.n	8003be8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b38:	4b2e      	ldr	r3, [pc, #184]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b3e:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003b48:	e04d      	b.n	8003be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b50:	d141      	bne.n	8003bd6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b52:	4b28      	ldr	r3, [pc, #160]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b5e:	d131      	bne.n	8003bc4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b60:	4b24      	ldr	r3, [pc, #144]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b66:	4a23      	ldr	r2, [pc, #140]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b70:	4b20      	ldr	r3, [pc, #128]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b78:	4a1e      	ldr	r2, [pc, #120]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b80:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2232      	movs	r2, #50	@ 0x32
 8003b86:	fb02 f303 	mul.w	r3, r2, r3
 8003b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003bfc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	0c9b      	lsrs	r3, r3, #18
 8003b92:	3301      	adds	r3, #1
 8003b94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b96:	e002      	b.n	8003b9e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b9e:	4b15      	ldr	r3, [pc, #84]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003baa:	d102      	bne.n	8003bb2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1f2      	bne.n	8003b98 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bb2:	4b10      	ldr	r3, [pc, #64]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bbe:	d112      	bne.n	8003be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e011      	b.n	8003be8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bca:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003bd4:	e007      	b.n	8003be6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003bd6:	4b07      	ldr	r3, [pc, #28]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003bde:	4a05      	ldr	r2, [pc, #20]	@ (8003bf4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003be4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	40007000 	.word	0x40007000
 8003bf8:	20000000 	.word	0x20000000
 8003bfc:	431bde83 	.word	0x431bde83

08003c00 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003c04:	4b05      	ldr	r3, [pc, #20]	@ (8003c1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	4a04      	ldr	r2, [pc, #16]	@ (8003c1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c0e:	6093      	str	r3, [r2, #8]
}
 8003c10:	bf00      	nop
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	40007000 	.word	0x40007000

08003c20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e2fe      	b.n	8004230 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d075      	beq.n	8003d2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c3e:	4b97      	ldr	r3, [pc, #604]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 030c 	and.w	r3, r3, #12
 8003c46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c48:	4b94      	ldr	r3, [pc, #592]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f003 0303 	and.w	r3, r3, #3
 8003c50:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	2b0c      	cmp	r3, #12
 8003c56:	d102      	bne.n	8003c5e <HAL_RCC_OscConfig+0x3e>
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	2b03      	cmp	r3, #3
 8003c5c:	d002      	beq.n	8003c64 <HAL_RCC_OscConfig+0x44>
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d10b      	bne.n	8003c7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c64:	4b8d      	ldr	r3, [pc, #564]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d05b      	beq.n	8003d28 <HAL_RCC_OscConfig+0x108>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d157      	bne.n	8003d28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e2d9      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c84:	d106      	bne.n	8003c94 <HAL_RCC_OscConfig+0x74>
 8003c86:	4b85      	ldr	r3, [pc, #532]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a84      	ldr	r2, [pc, #528]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c90:	6013      	str	r3, [r2, #0]
 8003c92:	e01d      	b.n	8003cd0 <HAL_RCC_OscConfig+0xb0>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c9c:	d10c      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x98>
 8003c9e:	4b7f      	ldr	r3, [pc, #508]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a7e      	ldr	r2, [pc, #504]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003ca4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	4b7c      	ldr	r3, [pc, #496]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a7b      	ldr	r2, [pc, #492]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb4:	6013      	str	r3, [r2, #0]
 8003cb6:	e00b      	b.n	8003cd0 <HAL_RCC_OscConfig+0xb0>
 8003cb8:	4b78      	ldr	r3, [pc, #480]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a77      	ldr	r2, [pc, #476]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc2:	6013      	str	r3, [r2, #0]
 8003cc4:	4b75      	ldr	r3, [pc, #468]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a74      	ldr	r2, [pc, #464]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003cca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d013      	beq.n	8003d00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd8:	f7fd fbd6 	bl	8001488 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ce0:	f7fd fbd2 	bl	8001488 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b64      	cmp	r3, #100	@ 0x64
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e29e      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cf2:	4b6a      	ldr	r3, [pc, #424]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d0f0      	beq.n	8003ce0 <HAL_RCC_OscConfig+0xc0>
 8003cfe:	e014      	b.n	8003d2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d00:	f7fd fbc2 	bl	8001488 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d08:	f7fd fbbe 	bl	8001488 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b64      	cmp	r3, #100	@ 0x64
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e28a      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d1a:	4b60      	ldr	r3, [pc, #384]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1f0      	bne.n	8003d08 <HAL_RCC_OscConfig+0xe8>
 8003d26:	e000      	b.n	8003d2a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d075      	beq.n	8003e22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d36:	4b59      	ldr	r3, [pc, #356]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 030c 	and.w	r3, r3, #12
 8003d3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d40:	4b56      	ldr	r3, [pc, #344]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	2b0c      	cmp	r3, #12
 8003d4e:	d102      	bne.n	8003d56 <HAL_RCC_OscConfig+0x136>
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d002      	beq.n	8003d5c <HAL_RCC_OscConfig+0x13c>
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	d11f      	bne.n	8003d9c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d5c:	4b4f      	ldr	r3, [pc, #316]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d005      	beq.n	8003d74 <HAL_RCC_OscConfig+0x154>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e25d      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d74:	4b49      	ldr	r3, [pc, #292]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	4946      	ldr	r1, [pc, #280]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d88:	4b45      	ldr	r3, [pc, #276]	@ (8003ea0 <HAL_RCC_OscConfig+0x280>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f7fd fb2f 	bl	80013f0 <HAL_InitTick>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d043      	beq.n	8003e20 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e249      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d023      	beq.n	8003dec <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003da4:	4b3d      	ldr	r3, [pc, #244]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a3c      	ldr	r2, [pc, #240]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db0:	f7fd fb6a 	bl	8001488 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003db8:	f7fd fb66 	bl	8001488 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e232      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dca:	4b34      	ldr	r3, [pc, #208]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0f0      	beq.n	8003db8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd6:	4b31      	ldr	r3, [pc, #196]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	061b      	lsls	r3, r3, #24
 8003de4:	492d      	ldr	r1, [pc, #180]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	604b      	str	r3, [r1, #4]
 8003dea:	e01a      	b.n	8003e22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dec:	4b2b      	ldr	r3, [pc, #172]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a2a      	ldr	r2, [pc, #168]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003df2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fd fb46 	bl	8001488 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e00:	f7fd fb42 	bl	8001488 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e20e      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e12:	4b22      	ldr	r3, [pc, #136]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x1e0>
 8003e1e:	e000      	b.n	8003e22 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e20:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d041      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d01c      	beq.n	8003e70 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e36:	4b19      	ldr	r3, [pc, #100]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e3c:	4a17      	ldr	r2, [pc, #92]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003e3e:	f043 0301 	orr.w	r3, r3, #1
 8003e42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e46:	f7fd fb1f 	bl	8001488 <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e4e:	f7fd fb1b 	bl	8001488 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e1e7      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e60:	4b0e      	ldr	r3, [pc, #56]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0ef      	beq.n	8003e4e <HAL_RCC_OscConfig+0x22e>
 8003e6e:	e020      	b.n	8003eb2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e70:	4b0a      	ldr	r3, [pc, #40]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e76:	4a09      	ldr	r2, [pc, #36]	@ (8003e9c <HAL_RCC_OscConfig+0x27c>)
 8003e78:	f023 0301 	bic.w	r3, r3, #1
 8003e7c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e80:	f7fd fb02 	bl	8001488 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e86:	e00d      	b.n	8003ea4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e88:	f7fd fafe 	bl	8001488 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d906      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e1ca      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
 8003e9a:	bf00      	nop
 8003e9c:	40021000 	.word	0x40021000
 8003ea0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ea4:	4b8c      	ldr	r3, [pc, #560]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1ea      	bne.n	8003e88 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0304 	and.w	r3, r3, #4
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 80a6 	beq.w	800400c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ec4:	4b84      	ldr	r3, [pc, #528]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x2b4>
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e000      	b.n	8003ed6 <HAL_RCC_OscConfig+0x2b6>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00d      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eda:	4b7f      	ldr	r3, [pc, #508]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ede:	4a7e      	ldr	r2, [pc, #504]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003ee0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ee4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ee6:	4b7c      	ldr	r3, [pc, #496]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ef6:	4b79      	ldr	r3, [pc, #484]	@ (80040dc <HAL_RCC_OscConfig+0x4bc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d118      	bne.n	8003f34 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f02:	4b76      	ldr	r3, [pc, #472]	@ (80040dc <HAL_RCC_OscConfig+0x4bc>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a75      	ldr	r2, [pc, #468]	@ (80040dc <HAL_RCC_OscConfig+0x4bc>)
 8003f08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f0e:	f7fd fabb 	bl	8001488 <HAL_GetTick>
 8003f12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f14:	e008      	b.n	8003f28 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f16:	f7fd fab7 	bl	8001488 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d901      	bls.n	8003f28 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e183      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f28:	4b6c      	ldr	r3, [pc, #432]	@ (80040dc <HAL_RCC_OscConfig+0x4bc>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0f0      	beq.n	8003f16 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d108      	bne.n	8003f4e <HAL_RCC_OscConfig+0x32e>
 8003f3c:	4b66      	ldr	r3, [pc, #408]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f42:	4a65      	ldr	r2, [pc, #404]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f4c:	e024      	b.n	8003f98 <HAL_RCC_OscConfig+0x378>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	2b05      	cmp	r3, #5
 8003f54:	d110      	bne.n	8003f78 <HAL_RCC_OscConfig+0x358>
 8003f56:	4b60      	ldr	r3, [pc, #384]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5c:	4a5e      	ldr	r2, [pc, #376]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f5e:	f043 0304 	orr.w	r3, r3, #4
 8003f62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f66:	4b5c      	ldr	r3, [pc, #368]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f6c:	4a5a      	ldr	r2, [pc, #360]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f6e:	f043 0301 	orr.w	r3, r3, #1
 8003f72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f76:	e00f      	b.n	8003f98 <HAL_RCC_OscConfig+0x378>
 8003f78:	4b57      	ldr	r3, [pc, #348]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f7e:	4a56      	ldr	r2, [pc, #344]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f80:	f023 0301 	bic.w	r3, r3, #1
 8003f84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f88:	4b53      	ldr	r3, [pc, #332]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8e:	4a52      	ldr	r2, [pc, #328]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003f90:	f023 0304 	bic.w	r3, r3, #4
 8003f94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d016      	beq.n	8003fce <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa0:	f7fd fa72 	bl	8001488 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fa6:	e00a      	b.n	8003fbe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa8:	f7fd fa6e 	bl	8001488 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e138      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fbe:	4b46      	ldr	r3, [pc, #280]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0ed      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x388>
 8003fcc:	e015      	b.n	8003ffa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fce:	f7fd fa5b 	bl	8001488 <HAL_GetTick>
 8003fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fd4:	e00a      	b.n	8003fec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fd6:	f7fd fa57 	bl	8001488 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e121      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003fec:	4b3a      	ldr	r3, [pc, #232]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8003fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1ed      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ffa:	7ffb      	ldrb	r3, [r7, #31]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d105      	bne.n	800400c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004000:	4b35      	ldr	r3, [pc, #212]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8004002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004004:	4a34      	ldr	r2, [pc, #208]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8004006:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800400a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0320 	and.w	r3, r3, #32
 8004014:	2b00      	cmp	r3, #0
 8004016:	d03c      	beq.n	8004092 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d01c      	beq.n	800405a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004020:	4b2d      	ldr	r3, [pc, #180]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8004022:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004026:	4a2c      	ldr	r2, [pc, #176]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8004028:	f043 0301 	orr.w	r3, r3, #1
 800402c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004030:	f7fd fa2a 	bl	8001488 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004038:	f7fd fa26 	bl	8001488 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e0f2      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800404a:	4b23      	ldr	r3, [pc, #140]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 800404c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0ef      	beq.n	8004038 <HAL_RCC_OscConfig+0x418>
 8004058:	e01b      	b.n	8004092 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800405a:	4b1f      	ldr	r3, [pc, #124]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 800405c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004060:	4a1d      	ldr	r2, [pc, #116]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8004062:	f023 0301 	bic.w	r3, r3, #1
 8004066:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406a:	f7fd fa0d 	bl	8001488 <HAL_GetTick>
 800406e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004070:	e008      	b.n	8004084 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004072:	f7fd fa09 	bl	8001488 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d901      	bls.n	8004084 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e0d5      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004084:	4b14      	ldr	r3, [pc, #80]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 8004086:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1ef      	bne.n	8004072 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 80c9 	beq.w	800422e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800409c:	4b0e      	ldr	r3, [pc, #56]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f003 030c 	and.w	r3, r3, #12
 80040a4:	2b0c      	cmp	r3, #12
 80040a6:	f000 8083 	beq.w	80041b0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d15e      	bne.n	8004170 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040b2:	4b09      	ldr	r3, [pc, #36]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a08      	ldr	r2, [pc, #32]	@ (80040d8 <HAL_RCC_OscConfig+0x4b8>)
 80040b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040be:	f7fd f9e3 	bl	8001488 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040c4:	e00c      	b.n	80040e0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040c6:	f7fd f9df 	bl	8001488 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d905      	bls.n	80040e0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e0ab      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
 80040d8:	40021000 	.word	0x40021000
 80040dc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040e0:	4b55      	ldr	r3, [pc, #340]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1ec      	bne.n	80040c6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040ec:	4b52      	ldr	r3, [pc, #328]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	4b52      	ldr	r3, [pc, #328]	@ (800423c <HAL_RCC_OscConfig+0x61c>)
 80040f2:	4013      	ands	r3, r2
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6a11      	ldr	r1, [r2, #32]
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040fc:	3a01      	subs	r2, #1
 80040fe:	0112      	lsls	r2, r2, #4
 8004100:	4311      	orrs	r1, r2
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004106:	0212      	lsls	r2, r2, #8
 8004108:	4311      	orrs	r1, r2
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800410e:	0852      	lsrs	r2, r2, #1
 8004110:	3a01      	subs	r2, #1
 8004112:	0552      	lsls	r2, r2, #21
 8004114:	4311      	orrs	r1, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800411a:	0852      	lsrs	r2, r2, #1
 800411c:	3a01      	subs	r2, #1
 800411e:	0652      	lsls	r2, r2, #25
 8004120:	4311      	orrs	r1, r2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004126:	06d2      	lsls	r2, r2, #27
 8004128:	430a      	orrs	r2, r1
 800412a:	4943      	ldr	r1, [pc, #268]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 800412c:	4313      	orrs	r3, r2
 800412e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004130:	4b41      	ldr	r3, [pc, #260]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a40      	ldr	r2, [pc, #256]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 8004136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800413a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800413c:	4b3e      	ldr	r3, [pc, #248]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	4a3d      	ldr	r2, [pc, #244]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 8004142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004146:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004148:	f7fd f99e 	bl	8001488 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004150:	f7fd f99a 	bl	8001488 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e066      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004162:	4b35      	ldr	r3, [pc, #212]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0f0      	beq.n	8004150 <HAL_RCC_OscConfig+0x530>
 800416e:	e05e      	b.n	800422e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004170:	4b31      	ldr	r3, [pc, #196]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a30      	ldr	r2, [pc, #192]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 8004176:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800417a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417c:	f7fd f984 	bl	8001488 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004184:	f7fd f980 	bl	8001488 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e04c      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004196:	4b28      	ldr	r3, [pc, #160]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80041a2:	4b25      	ldr	r3, [pc, #148]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 80041a4:	68da      	ldr	r2, [r3, #12]
 80041a6:	4924      	ldr	r1, [pc, #144]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 80041a8:	4b25      	ldr	r3, [pc, #148]	@ (8004240 <HAL_RCC_OscConfig+0x620>)
 80041aa:	4013      	ands	r3, r2
 80041ac:	60cb      	str	r3, [r1, #12]
 80041ae:	e03e      	b.n	800422e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e039      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80041bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004238 <HAL_RCC_OscConfig+0x618>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f003 0203 	and.w	r2, r3, #3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d12c      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041da:	3b01      	subs	r3, #1
 80041dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041de:	429a      	cmp	r2, r3
 80041e0:	d123      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d11b      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041fe:	429a      	cmp	r2, r3
 8004200:	d113      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420c:	085b      	lsrs	r3, r3, #1
 800420e:	3b01      	subs	r3, #1
 8004210:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004212:	429a      	cmp	r2, r3
 8004214:	d109      	bne.n	800422a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004220:	085b      	lsrs	r3, r3, #1
 8004222:	3b01      	subs	r3, #1
 8004224:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004226:	429a      	cmp	r2, r3
 8004228:	d001      	beq.n	800422e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e000      	b.n	8004230 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3720      	adds	r7, #32
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40021000 	.word	0x40021000
 800423c:	019f800c 	.word	0x019f800c
 8004240:	feeefffc 	.word	0xfeeefffc

08004244 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800424e:	2300      	movs	r3, #0
 8004250:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e11e      	b.n	800449a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800425c:	4b91      	ldr	r3, [pc, #580]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 030f 	and.w	r3, r3, #15
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	429a      	cmp	r2, r3
 8004268:	d910      	bls.n	800428c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800426a:	4b8e      	ldr	r3, [pc, #568]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f023 020f 	bic.w	r2, r3, #15
 8004272:	498c      	ldr	r1, [pc, #560]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	4313      	orrs	r3, r2
 8004278:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800427a:	4b8a      	ldr	r3, [pc, #552]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	429a      	cmp	r2, r3
 8004286:	d001      	beq.n	800428c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e106      	b.n	800449a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	2b00      	cmp	r3, #0
 8004296:	d073      	beq.n	8004380 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	2b03      	cmp	r3, #3
 800429e:	d129      	bne.n	80042f4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042a0:	4b81      	ldr	r3, [pc, #516]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0f4      	b.n	800449a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80042b0:	f000 f99e 	bl	80045f0 <RCC_GetSysClockFreqFromPLLSource>
 80042b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4a7c      	ldr	r2, [pc, #496]	@ (80044ac <HAL_RCC_ClockConfig+0x268>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d93f      	bls.n	800433e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80042be:	4b7a      	ldr	r3, [pc, #488]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d009      	beq.n	80042de <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d033      	beq.n	800433e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d12f      	bne.n	800433e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042de:	4b72      	ldr	r3, [pc, #456]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042e6:	4a70      	ldr	r2, [pc, #448]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80042e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80042ee:	2380      	movs	r3, #128	@ 0x80
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	e024      	b.n	800433e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d107      	bne.n	800430c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042fc:	4b6a      	ldr	r3, [pc, #424]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d109      	bne.n	800431c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e0c6      	b.n	800449a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800430c:	4b66      	ldr	r3, [pc, #408]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e0be      	b.n	800449a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800431c:	f000 f8ce 	bl	80044bc <HAL_RCC_GetSysClockFreq>
 8004320:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	4a61      	ldr	r2, [pc, #388]	@ (80044ac <HAL_RCC_ClockConfig+0x268>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d909      	bls.n	800433e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800432a:	4b5f      	ldr	r3, [pc, #380]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004332:	4a5d      	ldr	r2, [pc, #372]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 8004334:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004338:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800433e:	4b5a      	ldr	r3, [pc, #360]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f023 0203 	bic.w	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4957      	ldr	r1, [pc, #348]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800434c:	4313      	orrs	r3, r2
 800434e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004350:	f7fd f89a 	bl	8001488 <HAL_GetTick>
 8004354:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004356:	e00a      	b.n	800436e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f7fd f896 	bl	8001488 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e095      	b.n	800449a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436e:	4b4e      	ldr	r3, [pc, #312]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 020c 	and.w	r2, r3, #12
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	429a      	cmp	r2, r3
 800437e:	d1eb      	bne.n	8004358 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d023      	beq.n	80043d4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0304 	and.w	r3, r3, #4
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004398:	4b43      	ldr	r3, [pc, #268]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	4a42      	ldr	r2, [pc, #264]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800439e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80043a2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0308 	and.w	r3, r3, #8
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d007      	beq.n	80043c0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80043b0:	4b3d      	ldr	r3, [pc, #244]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80043b8:	4a3b      	ldr	r2, [pc, #236]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80043ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80043be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043c0:	4b39      	ldr	r3, [pc, #228]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	4936      	ldr	r1, [pc, #216]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	608b      	str	r3, [r1, #8]
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	2b80      	cmp	r3, #128	@ 0x80
 80043d8:	d105      	bne.n	80043e6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80043da:	4b33      	ldr	r3, [pc, #204]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	4a32      	ldr	r2, [pc, #200]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 80043e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043e4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043e6:	4b2f      	ldr	r3, [pc, #188]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 030f 	and.w	r3, r3, #15
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d21d      	bcs.n	8004430 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f4:	4b2b      	ldr	r3, [pc, #172]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f023 020f 	bic.w	r2, r3, #15
 80043fc:	4929      	ldr	r1, [pc, #164]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	4313      	orrs	r3, r2
 8004402:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004404:	f7fd f840 	bl	8001488 <HAL_GetTick>
 8004408:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800440a:	e00a      	b.n	8004422 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800440c:	f7fd f83c 	bl	8001488 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800441a:	4293      	cmp	r3, r2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e03b      	b.n	800449a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004422:	4b20      	ldr	r3, [pc, #128]	@ (80044a4 <HAL_RCC_ClockConfig+0x260>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 030f 	and.w	r3, r3, #15
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	429a      	cmp	r2, r3
 800442e:	d1ed      	bne.n	800440c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	2b00      	cmp	r3, #0
 800443a:	d008      	beq.n	800444e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800443c:	4b1a      	ldr	r3, [pc, #104]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	4917      	ldr	r1, [pc, #92]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800444a:	4313      	orrs	r3, r2
 800444c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0308 	and.w	r3, r3, #8
 8004456:	2b00      	cmp	r3, #0
 8004458:	d009      	beq.n	800446e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800445a:	4b13      	ldr	r3, [pc, #76]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	490f      	ldr	r1, [pc, #60]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 800446a:	4313      	orrs	r3, r2
 800446c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800446e:	f000 f825 	bl	80044bc <HAL_RCC_GetSysClockFreq>
 8004472:	4602      	mov	r2, r0
 8004474:	4b0c      	ldr	r3, [pc, #48]	@ (80044a8 <HAL_RCC_ClockConfig+0x264>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	091b      	lsrs	r3, r3, #4
 800447a:	f003 030f 	and.w	r3, r3, #15
 800447e:	490c      	ldr	r1, [pc, #48]	@ (80044b0 <HAL_RCC_ClockConfig+0x26c>)
 8004480:	5ccb      	ldrb	r3, [r1, r3]
 8004482:	f003 031f 	and.w	r3, r3, #31
 8004486:	fa22 f303 	lsr.w	r3, r2, r3
 800448a:	4a0a      	ldr	r2, [pc, #40]	@ (80044b4 <HAL_RCC_ClockConfig+0x270>)
 800448c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800448e:	4b0a      	ldr	r3, [pc, #40]	@ (80044b8 <HAL_RCC_ClockConfig+0x274>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4618      	mov	r0, r3
 8004494:	f7fc ffac 	bl	80013f0 <HAL_InitTick>
 8004498:	4603      	mov	r3, r0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3718      	adds	r7, #24
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	40022000 	.word	0x40022000
 80044a8:	40021000 	.word	0x40021000
 80044ac:	04c4b400 	.word	0x04c4b400
 80044b0:	0800b1e0 	.word	0x0800b1e0
 80044b4:	20000000 	.word	0x20000000
 80044b8:	20000004 	.word	0x20000004

080044bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	b087      	sub	sp, #28
 80044c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80044c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f003 030c 	and.w	r3, r3, #12
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d102      	bne.n	80044d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004578 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044d0:	613b      	str	r3, [r7, #16]
 80044d2:	e047      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80044d4:	4b27      	ldr	r3, [pc, #156]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 030c 	and.w	r3, r3, #12
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d102      	bne.n	80044e6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044e0:	4b26      	ldr	r3, [pc, #152]	@ (800457c <HAL_RCC_GetSysClockFreq+0xc0>)
 80044e2:	613b      	str	r3, [r7, #16]
 80044e4:	e03e      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80044e6:	4b23      	ldr	r3, [pc, #140]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
 80044ee:	2b0c      	cmp	r3, #12
 80044f0:	d136      	bne.n	8004560 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044f2:	4b20      	ldr	r3, [pc, #128]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	f003 0303 	and.w	r3, r3, #3
 80044fa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	f003 030f 	and.w	r3, r3, #15
 8004506:	3301      	adds	r3, #1
 8004508:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2b03      	cmp	r3, #3
 800450e:	d10c      	bne.n	800452a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004510:	4a1a      	ldr	r2, [pc, #104]	@ (800457c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	fbb2 f3f3 	udiv	r3, r2, r3
 8004518:	4a16      	ldr	r2, [pc, #88]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 800451a:	68d2      	ldr	r2, [r2, #12]
 800451c:	0a12      	lsrs	r2, r2, #8
 800451e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004522:	fb02 f303 	mul.w	r3, r2, r3
 8004526:	617b      	str	r3, [r7, #20]
      break;
 8004528:	e00c      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800452a:	4a13      	ldr	r2, [pc, #76]	@ (8004578 <HAL_RCC_GetSysClockFreq+0xbc>)
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004532:	4a10      	ldr	r2, [pc, #64]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004534:	68d2      	ldr	r2, [r2, #12]
 8004536:	0a12      	lsrs	r2, r2, #8
 8004538:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800453c:	fb02 f303 	mul.w	r3, r2, r3
 8004540:	617b      	str	r3, [r7, #20]
      break;
 8004542:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004544:	4b0b      	ldr	r3, [pc, #44]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	0e5b      	lsrs	r3, r3, #25
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	3301      	adds	r3, #1
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	fbb2 f3f3 	udiv	r3, r2, r3
 800455c:	613b      	str	r3, [r7, #16]
 800455e:	e001      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004560:	2300      	movs	r3, #0
 8004562:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004564:	693b      	ldr	r3, [r7, #16]
}
 8004566:	4618      	mov	r0, r3
 8004568:	371c      	adds	r7, #28
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40021000 	.word	0x40021000
 8004578:	00f42400 	.word	0x00f42400
 800457c:	007a1200 	.word	0x007a1200

08004580 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004580:	b480      	push	{r7}
 8004582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004584:	4b03      	ldr	r3, [pc, #12]	@ (8004594 <HAL_RCC_GetHCLKFreq+0x14>)
 8004586:	681b      	ldr	r3, [r3, #0]
}
 8004588:	4618      	mov	r0, r3
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	20000000 	.word	0x20000000

08004598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800459c:	f7ff fff0 	bl	8004580 <HAL_RCC_GetHCLKFreq>
 80045a0:	4602      	mov	r2, r0
 80045a2:	4b06      	ldr	r3, [pc, #24]	@ (80045bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	0a1b      	lsrs	r3, r3, #8
 80045a8:	f003 0307 	and.w	r3, r3, #7
 80045ac:	4904      	ldr	r1, [pc, #16]	@ (80045c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045ae:	5ccb      	ldrb	r3, [r1, r3]
 80045b0:	f003 031f 	and.w	r3, r3, #31
 80045b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	40021000 	.word	0x40021000
 80045c0:	0800b1f0 	.word	0x0800b1f0

080045c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045c8:	f7ff ffda 	bl	8004580 <HAL_RCC_GetHCLKFreq>
 80045cc:	4602      	mov	r2, r0
 80045ce:	4b06      	ldr	r3, [pc, #24]	@ (80045e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	0adb      	lsrs	r3, r3, #11
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	4904      	ldr	r1, [pc, #16]	@ (80045ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80045da:	5ccb      	ldrb	r3, [r1, r3]
 80045dc:	f003 031f 	and.w	r3, r3, #31
 80045e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	40021000 	.word	0x40021000
 80045ec:	0800b1f0 	.word	0x0800b1f0

080045f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004600:	4b1b      	ldr	r3, [pc, #108]	@ (8004670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	091b      	lsrs	r3, r3, #4
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	3301      	adds	r3, #1
 800460c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	2b03      	cmp	r3, #3
 8004612:	d10c      	bne.n	800462e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004614:	4a17      	ldr	r2, [pc, #92]	@ (8004674 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	fbb2 f3f3 	udiv	r3, r2, r3
 800461c:	4a14      	ldr	r2, [pc, #80]	@ (8004670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800461e:	68d2      	ldr	r2, [r2, #12]
 8004620:	0a12      	lsrs	r2, r2, #8
 8004622:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004626:	fb02 f303 	mul.w	r3, r2, r3
 800462a:	617b      	str	r3, [r7, #20]
    break;
 800462c:	e00c      	b.n	8004648 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800462e:	4a12      	ldr	r2, [pc, #72]	@ (8004678 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	fbb2 f3f3 	udiv	r3, r2, r3
 8004636:	4a0e      	ldr	r2, [pc, #56]	@ (8004670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004638:	68d2      	ldr	r2, [r2, #12]
 800463a:	0a12      	lsrs	r2, r2, #8
 800463c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004640:	fb02 f303 	mul.w	r3, r2, r3
 8004644:	617b      	str	r3, [r7, #20]
    break;
 8004646:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004648:	4b09      	ldr	r3, [pc, #36]	@ (8004670 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	0e5b      	lsrs	r3, r3, #25
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	3301      	adds	r3, #1
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004660:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004662:	687b      	ldr	r3, [r7, #4]
}
 8004664:	4618      	mov	r0, r3
 8004666:	371c      	adds	r7, #28
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	40021000 	.word	0x40021000
 8004674:	007a1200 	.word	0x007a1200
 8004678:	00f42400 	.word	0x00f42400

0800467c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004684:	2300      	movs	r3, #0
 8004686:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004688:	2300      	movs	r3, #0
 800468a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004694:	2b00      	cmp	r3, #0
 8004696:	f000 8098 	beq.w	80047ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800469a:	2300      	movs	r3, #0
 800469c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800469e:	4b43      	ldr	r3, [pc, #268]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10d      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046aa:	4b40      	ldr	r3, [pc, #256]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ae:	4a3f      	ldr	r2, [pc, #252]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80046b6:	4b3d      	ldr	r3, [pc, #244]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046be:	60bb      	str	r3, [r7, #8]
 80046c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046c2:	2301      	movs	r3, #1
 80046c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046c6:	4b3a      	ldr	r3, [pc, #232]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a39      	ldr	r2, [pc, #228]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80046cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046d2:	f7fc fed9 	bl	8001488 <HAL_GetTick>
 80046d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046d8:	e009      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046da:	f7fc fed5 	bl	8001488 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d902      	bls.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	74fb      	strb	r3, [r7, #19]
        break;
 80046ec:	e005      	b.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046ee:	4b30      	ldr	r3, [pc, #192]	@ (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0ef      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80046fa:	7cfb      	ldrb	r3, [r7, #19]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d159      	bne.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004700:	4b2a      	ldr	r3, [pc, #168]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800470a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d01e      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	429a      	cmp	r2, r3
 800471a:	d019      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800471c:	4b23      	ldr	r3, [pc, #140]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800471e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004722:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004726:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004728:	4b20      	ldr	r3, [pc, #128]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800472a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800472e:	4a1f      	ldr	r2, [pc, #124]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004734:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004738:	4b1c      	ldr	r3, [pc, #112]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800473e:	4a1b      	ldr	r2, [pc, #108]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004740:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004748:	4a18      	ldr	r2, [pc, #96]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d016      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475a:	f7fc fe95 	bl	8001488 <HAL_GetTick>
 800475e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004760:	e00b      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004762:	f7fc fe91 	bl	8001488 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004770:	4293      	cmp	r3, r2
 8004772:	d902      	bls.n	800477a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	74fb      	strb	r3, [r7, #19]
            break;
 8004778:	e006      	b.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800477a:	4b0c      	ldr	r3, [pc, #48]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800477c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0ec      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004788:	7cfb      	ldrb	r3, [r7, #19]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10b      	bne.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800478e:	4b07      	ldr	r3, [pc, #28]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004794:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800479c:	4903      	ldr	r1, [pc, #12]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80047a4:	e008      	b.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047a6:	7cfb      	ldrb	r3, [r7, #19]
 80047a8:	74bb      	strb	r3, [r7, #18]
 80047aa:	e005      	b.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80047ac:	40021000 	.word	0x40021000
 80047b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047b4:	7cfb      	ldrb	r3, [r7, #19]
 80047b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047b8:	7c7b      	ldrb	r3, [r7, #17]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d105      	bne.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047be:	4ba7      	ldr	r3, [pc, #668]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047c2:	4aa6      	ldr	r2, [pc, #664]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00a      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047d6:	4ba1      	ldr	r3, [pc, #644]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047dc:	f023 0203 	bic.w	r2, r3, #3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	499d      	ldr	r1, [pc, #628]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00a      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047f8:	4b98      	ldr	r3, [pc, #608]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047fe:	f023 020c 	bic.w	r2, r3, #12
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	4995      	ldr	r1, [pc, #596]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00a      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800481a:	4b90      	ldr	r3, [pc, #576]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800481c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004820:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	498c      	ldr	r1, [pc, #560]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800483c:	4b87      	ldr	r3, [pc, #540]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800483e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004842:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	4984      	ldr	r1, [pc, #528]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800484c:	4313      	orrs	r3, r2
 800484e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0310 	and.w	r3, r3, #16
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800485e:	4b7f      	ldr	r3, [pc, #508]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004864:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	497b      	ldr	r1, [pc, #492]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0320 	and.w	r3, r3, #32
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00a      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004880:	4b76      	ldr	r3, [pc, #472]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004886:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	4973      	ldr	r1, [pc, #460]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004890:	4313      	orrs	r3, r2
 8004892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048a2:	4b6e      	ldr	r3, [pc, #440]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	496a      	ldr	r1, [pc, #424]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00a      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048c4:	4b65      	ldr	r3, [pc, #404]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	4962      	ldr	r1, [pc, #392]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048e6:	4b5d      	ldr	r3, [pc, #372]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f4:	4959      	ldr	r1, [pc, #356]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004908:	4b54      	ldr	r3, [pc, #336]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800490a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800490e:	f023 0203 	bic.w	r2, r3, #3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004916:	4951      	ldr	r1, [pc, #324]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004918:	4313      	orrs	r3, r2
 800491a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800492a:	4b4c      	ldr	r3, [pc, #304]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800492c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004930:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004938:	4948      	ldr	r1, [pc, #288]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004948:	2b00      	cmp	r3, #0
 800494a:	d015      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800494c:	4b43      	ldr	r3, [pc, #268]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800494e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004952:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800495a:	4940      	ldr	r1, [pc, #256]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800495c:	4313      	orrs	r3, r2
 800495e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004966:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800496a:	d105      	bne.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800496c:	4b3b      	ldr	r3, [pc, #236]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	4a3a      	ldr	r2, [pc, #232]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004972:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004976:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004980:	2b00      	cmp	r3, #0
 8004982:	d015      	beq.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004984:	4b35      	ldr	r3, [pc, #212]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800498a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004992:	4932      	ldr	r1, [pc, #200]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004994:	4313      	orrs	r3, r2
 8004996:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800499e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049a2:	d105      	bne.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a4:	4b2d      	ldr	r3, [pc, #180]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	4a2c      	ldr	r2, [pc, #176]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049ae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d015      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80049bc:	4b27      	ldr	r3, [pc, #156]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ca:	4924      	ldr	r1, [pc, #144]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049cc:	4313      	orrs	r3, r2
 80049ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049da:	d105      	bne.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049dc:	4b1f      	ldr	r3, [pc, #124]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	4a1e      	ldr	r2, [pc, #120]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049e6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d015      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049f4:	4b19      	ldr	r3, [pc, #100]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a02:	4916      	ldr	r1, [pc, #88]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a12:	d105      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a14:	4b11      	ldr	r3, [pc, #68]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	4a10      	ldr	r2, [pc, #64]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a1e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d019      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	4908      	ldr	r1, [pc, #32]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a4a:	d109      	bne.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a4c:	4b03      	ldr	r3, [pc, #12]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	4a02      	ldr	r2, [pc, #8]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a56:	60d3      	str	r3, [r2, #12]
 8004a58:	e002      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004a5a:	bf00      	nop
 8004a5c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d015      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004a6c:	4b29      	ldr	r3, [pc, #164]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a7a:	4926      	ldr	r1, [pc, #152]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a8a:	d105      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a8c:	4b21      	ldr	r3, [pc, #132]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	4a20      	ldr	r2, [pc, #128]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a96:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d015      	beq.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aaa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ab2:	4918      	ldr	r1, [pc, #96]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac2:	d105      	bne.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ac4:	4b13      	ldr	r3, [pc, #76]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	4a12      	ldr	r2, [pc, #72]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ace:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d015      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004adc:	4b0d      	ldr	r3, [pc, #52]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ade:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ae2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aea:	490a      	ldr	r1, [pc, #40]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004af6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004afa:	d105      	bne.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004afc:	4b05      	ldr	r3, [pc, #20]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	4a04      	ldr	r2, [pc, #16]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004b08:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3718      	adds	r7, #24
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	40021000 	.word	0x40021000

08004b18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e042      	b.n	8004bb0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d106      	bne.n	8004b42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f7fb ff55 	bl	80009ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2224      	movs	r2, #36	@ 0x24
 8004b46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 0201 	bic.w	r2, r2, #1
 8004b58:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d002      	beq.n	8004b68 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f001 f81c 	bl	8005ba0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 fd1d 	bl	80055a8 <UART_SetConfig>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d101      	bne.n	8004b78 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e01b      	b.n	8004bb0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	689a      	ldr	r2, [r3, #8]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0201 	orr.w	r2, r2, #1
 8004ba6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f001 f89b 	bl	8005ce4 <UART_CheckIdleState>
 8004bae:	4603      	mov	r3, r0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08a      	sub	sp, #40	@ 0x28
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bcc:	2b20      	cmp	r3, #32
 8004bce:	d167      	bne.n	8004ca0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d002      	beq.n	8004bdc <HAL_UART_Transmit_DMA+0x24>
 8004bd6:	88fb      	ldrh	r3, [r7, #6]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e060      	b.n	8004ca2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	88fa      	ldrh	r2, [r7, #6]
 8004bea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	88fa      	ldrh	r2, [r7, #6]
 8004bf2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2221      	movs	r2, #33	@ 0x21
 8004c02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d028      	beq.n	8004c60 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c12:	4a26      	ldr	r2, [pc, #152]	@ (8004cac <HAL_UART_Transmit_DMA+0xf4>)
 8004c14:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c1a:	4a25      	ldr	r2, [pc, #148]	@ (8004cb0 <HAL_UART_Transmit_DMA+0xf8>)
 8004c1c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c22:	4a24      	ldr	r2, [pc, #144]	@ (8004cb4 <HAL_UART_Transmit_DMA+0xfc>)
 8004c24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c36:	4619      	mov	r1, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	3328      	adds	r3, #40	@ 0x28
 8004c3e:	461a      	mov	r2, r3
 8004c40:	88fb      	ldrh	r3, [r7, #6]
 8004c42:	f7fc fe07 	bl	8001854 <HAL_DMA_Start_IT>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d009      	beq.n	8004c60 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2210      	movs	r2, #16
 8004c50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e020      	b.n	8004ca2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2240      	movs	r2, #64	@ 0x40
 8004c66:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	3308      	adds	r3, #8
 8004c6e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	e853 3f00 	ldrex	r3, [r3]
 8004c76:	613b      	str	r3, [r7, #16]
   return(result);
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	3308      	adds	r3, #8
 8004c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c88:	623a      	str	r2, [r7, #32]
 8004c8a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8c:	69f9      	ldr	r1, [r7, #28]
 8004c8e:	6a3a      	ldr	r2, [r7, #32]
 8004c90:	e841 2300 	strex	r3, r2, [r1]
 8004c94:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1e5      	bne.n	8004c68 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	e000      	b.n	8004ca2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004ca0:	2302      	movs	r3, #2
  }
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3728      	adds	r7, #40	@ 0x28
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	080061af 	.word	0x080061af
 8004cb0:	08006249 	.word	0x08006249
 8004cb4:	080063cf 	.word	0x080063cf

08004cb8 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b0a0      	sub	sp, #128	@ 0x80
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004cc8:	e853 3f00 	ldrex	r3, [r3]
 8004ccc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004cce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cd0:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8004cd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cde:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ce0:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004ce4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004ce6:	e841 2300 	strex	r3, r2, [r1]
 8004cea:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004cec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1e6      	bne.n	8004cc0 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	3308      	adds	r3, #8
 8004cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cfc:	e853 3f00 	ldrex	r3, [r3]
 8004d00:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004d02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d04:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8004d08:	f023 0301 	bic.w	r3, r3, #1
 8004d0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	3308      	adds	r3, #8
 8004d14:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004d16:	657a      	str	r2, [r7, #84]	@ 0x54
 8004d18:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d1e:	e841 2300 	strex	r3, r2, [r1]
 8004d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004d24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1e3      	bne.n	8004cf2 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d118      	bne.n	8004d64 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3a:	e853 3f00 	ldrex	r3, [r3]
 8004d3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d42:	f023 0310 	bic.w	r3, r3, #16
 8004d46:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d58:	e841 2300 	strex	r3, r2, [r1]
 8004d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1e6      	bne.n	8004d32 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d6e:	2b80      	cmp	r3, #128	@ 0x80
 8004d70:	d137      	bne.n	8004de2 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3308      	adds	r3, #8
 8004d78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7a:	6a3b      	ldr	r3, [r7, #32]
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d88:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	3308      	adds	r3, #8
 8004d90:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004d92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e5      	bne.n	8004d72 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d019      	beq.n	8004de2 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004db2:	2200      	movs	r2, #0
 8004db4:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fc fdc5 	bl	800194a <HAL_DMA_Abort>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00d      	beq.n	8004de2 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fc ff2c 	bl	8001c28 <HAL_DMA_GetError>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b20      	cmp	r3, #32
 8004dd4:	d105      	bne.n	8004de2 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2210      	movs	r2, #16
 8004dda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e073      	b.n	8004eca <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dec:	2b40      	cmp	r3, #64	@ 0x40
 8004dee:	d13b      	bne.n	8004e68 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	3308      	adds	r3, #8
 8004df6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	e853 3f00 	ldrex	r3, [r3]
 8004dfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	3308      	adds	r3, #8
 8004e0e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e10:	61ba      	str	r2, [r7, #24]
 8004e12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e14:	6979      	ldr	r1, [r7, #20]
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	e841 2300 	strex	r3, r2, [r1]
 8004e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e5      	bne.n	8004df0 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d01c      	beq.n	8004e68 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e34:	2200      	movs	r2, #0
 8004e36:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fc fd83 	bl	800194a <HAL_DMA_Abort>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00e      	beq.n	8004e68 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7fc fee9 	bl	8001c28 <HAL_DMA_GetError>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b20      	cmp	r3, #32
 8004e5a:	d105      	bne.n	8004e68 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2210      	movs	r2, #16
 8004e60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e030      	b.n	8004eca <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	220f      	movs	r2, #15
 8004e7e:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e88:	d107      	bne.n	8004e9a <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	699a      	ldr	r2, [r3, #24]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f042 0210 	orr.w	r2, r2, #16
 8004e98:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	699a      	ldr	r2, [r3, #24]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f042 0208 	orr.w	r2, r2, #8
 8004ea8:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2220      	movs	r2, #32
 8004eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3780      	adds	r7, #128	@ 0x80
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
	...

08004ed4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b0ba      	sub	sp, #232	@ 0xe8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	69db      	ldr	r3, [r3, #28]
 8004ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004efa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004efe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004f02:	4013      	ands	r3, r2
 8004f04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004f08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d11b      	bne.n	8004f48 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f14:	f003 0320 	and.w	r3, r3, #32
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d015      	beq.n	8004f48 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f20:	f003 0320 	and.w	r3, r3, #32
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d105      	bne.n	8004f34 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004f28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d009      	beq.n	8004f48 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 8300 	beq.w	800553e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	4798      	blx	r3
      }
      return;
 8004f46:	e2fa      	b.n	800553e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004f48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 8123 	beq.w	8005198 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004f52:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004f56:	4b8d      	ldr	r3, [pc, #564]	@ (800518c <HAL_UART_IRQHandler+0x2b8>)
 8004f58:	4013      	ands	r3, r2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d106      	bne.n	8004f6c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004f5e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004f62:	4b8b      	ldr	r3, [pc, #556]	@ (8005190 <HAL_UART_IRQHandler+0x2bc>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f000 8116 	beq.w	8005198 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d011      	beq.n	8004f9c <HAL_UART_IRQHandler+0xc8>
 8004f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00b      	beq.n	8004f9c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f92:	f043 0201 	orr.w	r2, r3, #1
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d011      	beq.n	8004fcc <HAL_UART_IRQHandler+0xf8>
 8004fa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fac:	f003 0301 	and.w	r3, r3, #1
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00b      	beq.n	8004fcc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2202      	movs	r2, #2
 8004fba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc2:	f043 0204 	orr.w	r2, r3, #4
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fd0:	f003 0304 	and.w	r3, r3, #4
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d011      	beq.n	8004ffc <HAL_UART_IRQHandler+0x128>
 8004fd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00b      	beq.n	8004ffc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2204      	movs	r2, #4
 8004fea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff2:	f043 0202 	orr.w	r2, r3, #2
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004ffc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005000:	f003 0308 	and.w	r3, r3, #8
 8005004:	2b00      	cmp	r3, #0
 8005006:	d017      	beq.n	8005038 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800500c:	f003 0320 	and.w	r3, r3, #32
 8005010:	2b00      	cmp	r3, #0
 8005012:	d105      	bne.n	8005020 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005014:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005018:	4b5c      	ldr	r3, [pc, #368]	@ (800518c <HAL_UART_IRQHandler+0x2b8>)
 800501a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800501c:	2b00      	cmp	r3, #0
 800501e:	d00b      	beq.n	8005038 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2208      	movs	r2, #8
 8005026:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800502e:	f043 0208 	orr.w	r2, r3, #8
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800503c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005040:	2b00      	cmp	r3, #0
 8005042:	d012      	beq.n	800506a <HAL_UART_IRQHandler+0x196>
 8005044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005048:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00c      	beq.n	800506a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005058:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005060:	f043 0220 	orr.w	r2, r3, #32
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 8266 	beq.w	8005542 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800507a:	f003 0320 	and.w	r3, r3, #32
 800507e:	2b00      	cmp	r3, #0
 8005080:	d013      	beq.n	80050aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005082:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005086:	f003 0320 	and.w	r3, r3, #32
 800508a:	2b00      	cmp	r3, #0
 800508c:	d105      	bne.n	800509a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800508e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d007      	beq.n	80050aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050be:	2b40      	cmp	r3, #64	@ 0x40
 80050c0:	d005      	beq.n	80050ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80050c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d054      	beq.n	8005178 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f001 f807 	bl	80060e2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050de:	2b40      	cmp	r3, #64	@ 0x40
 80050e0:	d146      	bne.n	8005170 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	3308      	adds	r3, #8
 80050e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005100:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	3308      	adds	r3, #8
 800510a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800510e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005112:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800511a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800511e:	e841 2300 	strex	r3, r2, [r1]
 8005122:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005126:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1d9      	bne.n	80050e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005134:	2b00      	cmp	r3, #0
 8005136:	d017      	beq.n	8005168 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800513e:	4a15      	ldr	r2, [pc, #84]	@ (8005194 <HAL_UART_IRQHandler+0x2c0>)
 8005140:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005148:	4618      	mov	r0, r3
 800514a:	f7fc fc57 	bl	80019fc <HAL_DMA_Abort_IT>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d019      	beq.n	8005188 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800515a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005162:	4610      	mov	r0, r2
 8005164:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005166:	e00f      	b.n	8005188 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 fa13 	bl	8005594 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800516e:	e00b      	b.n	8005188 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 fa0f 	bl	8005594 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005176:	e007      	b.n	8005188 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 fa0b 	bl	8005594 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005186:	e1dc      	b.n	8005542 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005188:	bf00      	nop
    return;
 800518a:	e1da      	b.n	8005542 <HAL_UART_IRQHandler+0x66e>
 800518c:	10000001 	.word	0x10000001
 8005190:	04000120 	.word	0x04000120
 8005194:	0800644f 	.word	0x0800644f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800519c:	2b01      	cmp	r3, #1
 800519e:	f040 8170 	bne.w	8005482 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80051a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051a6:	f003 0310 	and.w	r3, r3, #16
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f000 8169 	beq.w	8005482 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80051b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051b4:	f003 0310 	and.w	r3, r3, #16
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 8162 	beq.w	8005482 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2210      	movs	r2, #16
 80051c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d0:	2b40      	cmp	r3, #64	@ 0x40
 80051d2:	f040 80d8 	bne.w	8005386 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 80af 	beq.w	800534c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051f8:	429a      	cmp	r2, r3
 80051fa:	f080 80a7 	bcs.w	800534c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005204:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b00      	cmp	r3, #0
 8005218:	f040 8087 	bne.w	800532a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005224:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005228:	e853 3f00 	ldrex	r3, [r3]
 800522c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005230:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005238:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	461a      	mov	r2, r3
 8005242:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005246:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800524a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005252:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005256:	e841 2300 	strex	r3, r2, [r1]
 800525a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800525e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1da      	bne.n	800521c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	3308      	adds	r3, #8
 800526c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005270:	e853 3f00 	ldrex	r3, [r3]
 8005274:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005276:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	3308      	adds	r3, #8
 8005286:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800528a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800528e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005290:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005292:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005296:	e841 2300 	strex	r3, r2, [r1]
 800529a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800529c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1e1      	bne.n	8005266 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	3308      	adds	r3, #8
 80052a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052ac:	e853 3f00 	ldrex	r3, [r3]
 80052b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80052b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	3308      	adds	r3, #8
 80052c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80052c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80052c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80052cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80052ce:	e841 2300 	strex	r3, r2, [r1]
 80052d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80052d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1e3      	bne.n	80052a2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2220      	movs	r2, #32
 80052de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052f0:	e853 3f00 	ldrex	r3, [r3]
 80052f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052f8:	f023 0310 	bic.w	r3, r3, #16
 80052fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	461a      	mov	r2, r3
 8005306:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800530a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800530c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005310:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005312:	e841 2300 	strex	r3, r2, [r1]
 8005316:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005318:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1e4      	bne.n	80052e8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005324:	4618      	mov	r0, r3
 8005326:	f7fc fb10 	bl	800194a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2202      	movs	r2, #2
 800532e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800533c:	b29b      	uxth	r3, r3
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	b29b      	uxth	r3, r3
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7fb ff99 	bl	800127c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800534a:	e0fc      	b.n	8005546 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005352:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005356:	429a      	cmp	r2, r3
 8005358:	f040 80f5 	bne.w	8005546 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0320 	and.w	r3, r3, #32
 800536a:	2b20      	cmp	r3, #32
 800536c:	f040 80eb 	bne.w	8005546 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2202      	movs	r2, #2
 8005374:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800537c:	4619      	mov	r1, r3
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7fb ff7c 	bl	800127c <HAL_UARTEx_RxEventCallback>
      return;
 8005384:	e0df      	b.n	8005546 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005392:	b29b      	uxth	r3, r3
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	f000 80d1 	beq.w	800554a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80053a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f000 80cc 	beq.w	800554a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ba:	e853 3f00 	ldrex	r3, [r3]
 80053be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80053d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80053d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053dc:	e841 2300 	strex	r3, r2, [r1]
 80053e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1e4      	bne.n	80053b2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3308      	adds	r3, #8
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	e853 3f00 	ldrex	r3, [r3]
 80053f6:	623b      	str	r3, [r7, #32]
   return(result);
 80053f8:	6a3b      	ldr	r3, [r7, #32]
 80053fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053fe:	f023 0301 	bic.w	r3, r3, #1
 8005402:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	3308      	adds	r3, #8
 800540c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005410:	633a      	str	r2, [r7, #48]	@ 0x30
 8005412:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005414:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005418:	e841 2300 	strex	r3, r2, [r1]
 800541c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800541e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1e1      	bne.n	80053e8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2220      	movs	r2, #32
 8005428:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	e853 3f00 	ldrex	r3, [r3]
 8005444:	60fb      	str	r3, [r7, #12]
   return(result);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f023 0310 	bic.w	r3, r3, #16
 800544c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	461a      	mov	r2, r3
 8005456:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545e:	69b9      	ldr	r1, [r7, #24]
 8005460:	69fa      	ldr	r2, [r7, #28]
 8005462:	e841 2300 	strex	r3, r2, [r1]
 8005466:	617b      	str	r3, [r7, #20]
   return(result);
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1e4      	bne.n	8005438 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2202      	movs	r2, #2
 8005472:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005474:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005478:	4619      	mov	r1, r3
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fb fefe 	bl	800127c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005480:	e063      	b.n	800554a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005486:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00e      	beq.n	80054ac <HAL_UART_IRQHandler+0x5d8>
 800548e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d008      	beq.n	80054ac <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80054a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f001 f80f 	bl	80064c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80054aa:	e051      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80054ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d014      	beq.n	80054e2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80054b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d105      	bne.n	80054d0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80054c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d008      	beq.n	80054e2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d03a      	beq.n	800554e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	4798      	blx	r3
    }
    return;
 80054e0:	e035      	b.n	800554e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d009      	beq.n	8005502 <HAL_UART_IRQHandler+0x62e>
 80054ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 ffb9 	bl	8006472 <UART_EndTransmit_IT>
    return;
 8005500:	e026      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005506:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d009      	beq.n	8005522 <HAL_UART_IRQHandler+0x64e>
 800550e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005512:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 ffe8 	bl	80064f0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005520:	e016      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005526:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d010      	beq.n	8005550 <HAL_UART_IRQHandler+0x67c>
 800552e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005532:	2b00      	cmp	r3, #0
 8005534:	da0c      	bge.n	8005550 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 ffd0 	bl	80064dc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800553c:	e008      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
      return;
 800553e:	bf00      	nop
 8005540:	e006      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
    return;
 8005542:	bf00      	nop
 8005544:	e004      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
      return;
 8005546:	bf00      	nop
 8005548:	e002      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
      return;
 800554a:	bf00      	nop
 800554c:	e000      	b.n	8005550 <HAL_UART_IRQHandler+0x67c>
    return;
 800554e:	bf00      	nop
  }
}
 8005550:	37e8      	adds	r7, #232	@ 0xe8
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop

08005558 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005560:	bf00      	nop
 8005562:	370c      	adds	r7, #12
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005574:	bf00      	nop
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055ac:	b08c      	sub	sp, #48	@ 0x30
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	691b      	ldr	r3, [r3, #16]
 80055c0:	431a      	orrs	r2, r3
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	431a      	orrs	r2, r3
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	69db      	ldr	r3, [r3, #28]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	4baa      	ldr	r3, [pc, #680]	@ (8005880 <UART_SetConfig+0x2d8>)
 80055d8:	4013      	ands	r3, r2
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	6812      	ldr	r2, [r2, #0]
 80055de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055e0:	430b      	orrs	r3, r1
 80055e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a9f      	ldr	r2, [pc, #636]	@ (8005884 <UART_SetConfig+0x2dc>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d004      	beq.n	8005614 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005610:	4313      	orrs	r3, r2
 8005612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800561e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	6812      	ldr	r2, [r2, #0]
 8005626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005628:	430b      	orrs	r3, r1
 800562a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005632:	f023 010f 	bic.w	r1, r3, #15
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a90      	ldr	r2, [pc, #576]	@ (8005888 <UART_SetConfig+0x2e0>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d125      	bne.n	8005698 <UART_SetConfig+0xf0>
 800564c:	4b8f      	ldr	r3, [pc, #572]	@ (800588c <UART_SetConfig+0x2e4>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005652:	f003 0303 	and.w	r3, r3, #3
 8005656:	2b03      	cmp	r3, #3
 8005658:	d81a      	bhi.n	8005690 <UART_SetConfig+0xe8>
 800565a:	a201      	add	r2, pc, #4	@ (adr r2, 8005660 <UART_SetConfig+0xb8>)
 800565c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005660:	08005671 	.word	0x08005671
 8005664:	08005681 	.word	0x08005681
 8005668:	08005679 	.word	0x08005679
 800566c:	08005689 	.word	0x08005689
 8005670:	2301      	movs	r3, #1
 8005672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005676:	e116      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005678:	2302      	movs	r3, #2
 800567a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800567e:	e112      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005680:	2304      	movs	r3, #4
 8005682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005686:	e10e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005688:	2308      	movs	r3, #8
 800568a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800568e:	e10a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005690:	2310      	movs	r3, #16
 8005692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005696:	e106      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a7c      	ldr	r2, [pc, #496]	@ (8005890 <UART_SetConfig+0x2e8>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d138      	bne.n	8005714 <UART_SetConfig+0x16c>
 80056a2:	4b7a      	ldr	r3, [pc, #488]	@ (800588c <UART_SetConfig+0x2e4>)
 80056a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a8:	f003 030c 	and.w	r3, r3, #12
 80056ac:	2b0c      	cmp	r3, #12
 80056ae:	d82d      	bhi.n	800570c <UART_SetConfig+0x164>
 80056b0:	a201      	add	r2, pc, #4	@ (adr r2, 80056b8 <UART_SetConfig+0x110>)
 80056b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b6:	bf00      	nop
 80056b8:	080056ed 	.word	0x080056ed
 80056bc:	0800570d 	.word	0x0800570d
 80056c0:	0800570d 	.word	0x0800570d
 80056c4:	0800570d 	.word	0x0800570d
 80056c8:	080056fd 	.word	0x080056fd
 80056cc:	0800570d 	.word	0x0800570d
 80056d0:	0800570d 	.word	0x0800570d
 80056d4:	0800570d 	.word	0x0800570d
 80056d8:	080056f5 	.word	0x080056f5
 80056dc:	0800570d 	.word	0x0800570d
 80056e0:	0800570d 	.word	0x0800570d
 80056e4:	0800570d 	.word	0x0800570d
 80056e8:	08005705 	.word	0x08005705
 80056ec:	2300      	movs	r3, #0
 80056ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056f2:	e0d8      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80056f4:	2302      	movs	r3, #2
 80056f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056fa:	e0d4      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80056fc:	2304      	movs	r3, #4
 80056fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005702:	e0d0      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005704:	2308      	movs	r3, #8
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800570a:	e0cc      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800570c:	2310      	movs	r3, #16
 800570e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005712:	e0c8      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a5e      	ldr	r2, [pc, #376]	@ (8005894 <UART_SetConfig+0x2ec>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d125      	bne.n	800576a <UART_SetConfig+0x1c2>
 800571e:	4b5b      	ldr	r3, [pc, #364]	@ (800588c <UART_SetConfig+0x2e4>)
 8005720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005724:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005728:	2b30      	cmp	r3, #48	@ 0x30
 800572a:	d016      	beq.n	800575a <UART_SetConfig+0x1b2>
 800572c:	2b30      	cmp	r3, #48	@ 0x30
 800572e:	d818      	bhi.n	8005762 <UART_SetConfig+0x1ba>
 8005730:	2b20      	cmp	r3, #32
 8005732:	d00a      	beq.n	800574a <UART_SetConfig+0x1a2>
 8005734:	2b20      	cmp	r3, #32
 8005736:	d814      	bhi.n	8005762 <UART_SetConfig+0x1ba>
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <UART_SetConfig+0x19a>
 800573c:	2b10      	cmp	r3, #16
 800573e:	d008      	beq.n	8005752 <UART_SetConfig+0x1aa>
 8005740:	e00f      	b.n	8005762 <UART_SetConfig+0x1ba>
 8005742:	2300      	movs	r3, #0
 8005744:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005748:	e0ad      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800574a:	2302      	movs	r3, #2
 800574c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005750:	e0a9      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005752:	2304      	movs	r3, #4
 8005754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005758:	e0a5      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800575a:	2308      	movs	r3, #8
 800575c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005760:	e0a1      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005762:	2310      	movs	r3, #16
 8005764:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005768:	e09d      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a4a      	ldr	r2, [pc, #296]	@ (8005898 <UART_SetConfig+0x2f0>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d125      	bne.n	80057c0 <UART_SetConfig+0x218>
 8005774:	4b45      	ldr	r3, [pc, #276]	@ (800588c <UART_SetConfig+0x2e4>)
 8005776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800577a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800577e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005780:	d016      	beq.n	80057b0 <UART_SetConfig+0x208>
 8005782:	2bc0      	cmp	r3, #192	@ 0xc0
 8005784:	d818      	bhi.n	80057b8 <UART_SetConfig+0x210>
 8005786:	2b80      	cmp	r3, #128	@ 0x80
 8005788:	d00a      	beq.n	80057a0 <UART_SetConfig+0x1f8>
 800578a:	2b80      	cmp	r3, #128	@ 0x80
 800578c:	d814      	bhi.n	80057b8 <UART_SetConfig+0x210>
 800578e:	2b00      	cmp	r3, #0
 8005790:	d002      	beq.n	8005798 <UART_SetConfig+0x1f0>
 8005792:	2b40      	cmp	r3, #64	@ 0x40
 8005794:	d008      	beq.n	80057a8 <UART_SetConfig+0x200>
 8005796:	e00f      	b.n	80057b8 <UART_SetConfig+0x210>
 8005798:	2300      	movs	r3, #0
 800579a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800579e:	e082      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057a0:	2302      	movs	r3, #2
 80057a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057a6:	e07e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057a8:	2304      	movs	r3, #4
 80057aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ae:	e07a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057b0:	2308      	movs	r3, #8
 80057b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057b6:	e076      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057b8:	2310      	movs	r3, #16
 80057ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057be:	e072      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a35      	ldr	r2, [pc, #212]	@ (800589c <UART_SetConfig+0x2f4>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d12a      	bne.n	8005820 <UART_SetConfig+0x278>
 80057ca:	4b30      	ldr	r3, [pc, #192]	@ (800588c <UART_SetConfig+0x2e4>)
 80057cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057d8:	d01a      	beq.n	8005810 <UART_SetConfig+0x268>
 80057da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057de:	d81b      	bhi.n	8005818 <UART_SetConfig+0x270>
 80057e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057e4:	d00c      	beq.n	8005800 <UART_SetConfig+0x258>
 80057e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057ea:	d815      	bhi.n	8005818 <UART_SetConfig+0x270>
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <UART_SetConfig+0x250>
 80057f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057f4:	d008      	beq.n	8005808 <UART_SetConfig+0x260>
 80057f6:	e00f      	b.n	8005818 <UART_SetConfig+0x270>
 80057f8:	2300      	movs	r3, #0
 80057fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057fe:	e052      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005800:	2302      	movs	r3, #2
 8005802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005806:	e04e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005808:	2304      	movs	r3, #4
 800580a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800580e:	e04a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005810:	2308      	movs	r3, #8
 8005812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005816:	e046      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005818:	2310      	movs	r3, #16
 800581a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800581e:	e042      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a17      	ldr	r2, [pc, #92]	@ (8005884 <UART_SetConfig+0x2dc>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d13a      	bne.n	80058a0 <UART_SetConfig+0x2f8>
 800582a:	4b18      	ldr	r3, [pc, #96]	@ (800588c <UART_SetConfig+0x2e4>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005830:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005834:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005838:	d01a      	beq.n	8005870 <UART_SetConfig+0x2c8>
 800583a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800583e:	d81b      	bhi.n	8005878 <UART_SetConfig+0x2d0>
 8005840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005844:	d00c      	beq.n	8005860 <UART_SetConfig+0x2b8>
 8005846:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800584a:	d815      	bhi.n	8005878 <UART_SetConfig+0x2d0>
 800584c:	2b00      	cmp	r3, #0
 800584e:	d003      	beq.n	8005858 <UART_SetConfig+0x2b0>
 8005850:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005854:	d008      	beq.n	8005868 <UART_SetConfig+0x2c0>
 8005856:	e00f      	b.n	8005878 <UART_SetConfig+0x2d0>
 8005858:	2300      	movs	r3, #0
 800585a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800585e:	e022      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005860:	2302      	movs	r3, #2
 8005862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005866:	e01e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005868:	2304      	movs	r3, #4
 800586a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800586e:	e01a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005870:	2308      	movs	r3, #8
 8005872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005876:	e016      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005878:	2310      	movs	r3, #16
 800587a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800587e:	e012      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005880:	cfff69f3 	.word	0xcfff69f3
 8005884:	40008000 	.word	0x40008000
 8005888:	40013800 	.word	0x40013800
 800588c:	40021000 	.word	0x40021000
 8005890:	40004400 	.word	0x40004400
 8005894:	40004800 	.word	0x40004800
 8005898:	40004c00 	.word	0x40004c00
 800589c:	40005000 	.word	0x40005000
 80058a0:	2310      	movs	r3, #16
 80058a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4aae      	ldr	r2, [pc, #696]	@ (8005b64 <UART_SetConfig+0x5bc>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	f040 8097 	bne.w	80059e0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d823      	bhi.n	8005902 <UART_SetConfig+0x35a>
 80058ba:	a201      	add	r2, pc, #4	@ (adr r2, 80058c0 <UART_SetConfig+0x318>)
 80058bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c0:	080058e5 	.word	0x080058e5
 80058c4:	08005903 	.word	0x08005903
 80058c8:	080058ed 	.word	0x080058ed
 80058cc:	08005903 	.word	0x08005903
 80058d0:	080058f3 	.word	0x080058f3
 80058d4:	08005903 	.word	0x08005903
 80058d8:	08005903 	.word	0x08005903
 80058dc:	08005903 	.word	0x08005903
 80058e0:	080058fb 	.word	0x080058fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058e4:	f7fe fe58 	bl	8004598 <HAL_RCC_GetPCLK1Freq>
 80058e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058ea:	e010      	b.n	800590e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058ec:	4b9e      	ldr	r3, [pc, #632]	@ (8005b68 <UART_SetConfig+0x5c0>)
 80058ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80058f0:	e00d      	b.n	800590e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058f2:	f7fe fde3 	bl	80044bc <HAL_RCC_GetSysClockFreq>
 80058f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058f8:	e009      	b.n	800590e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005900:	e005      	b.n	800590e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005902:	2300      	movs	r3, #0
 8005904:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800590c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 8130 	beq.w	8005b76 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591a:	4a94      	ldr	r2, [pc, #592]	@ (8005b6c <UART_SetConfig+0x5c4>)
 800591c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005920:	461a      	mov	r2, r3
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	fbb3 f3f2 	udiv	r3, r3, r2
 8005928:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	4613      	mov	r3, r2
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	4413      	add	r3, r2
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	429a      	cmp	r2, r3
 8005938:	d305      	bcc.n	8005946 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	429a      	cmp	r2, r3
 8005944:	d903      	bls.n	800594e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800594c:	e113      	b.n	8005b76 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	2200      	movs	r2, #0
 8005952:	60bb      	str	r3, [r7, #8]
 8005954:	60fa      	str	r2, [r7, #12]
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595a:	4a84      	ldr	r2, [pc, #528]	@ (8005b6c <UART_SetConfig+0x5c4>)
 800595c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005960:	b29b      	uxth	r3, r3
 8005962:	2200      	movs	r2, #0
 8005964:	603b      	str	r3, [r7, #0]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	e9d7 2300 	ldrd	r2, r3, [r7]
 800596c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005970:	f7fa fcae 	bl	80002d0 <__aeabi_uldivmod>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	4610      	mov	r0, r2
 800597a:	4619      	mov	r1, r3
 800597c:	f04f 0200 	mov.w	r2, #0
 8005980:	f04f 0300 	mov.w	r3, #0
 8005984:	020b      	lsls	r3, r1, #8
 8005986:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800598a:	0202      	lsls	r2, r0, #8
 800598c:	6979      	ldr	r1, [r7, #20]
 800598e:	6849      	ldr	r1, [r1, #4]
 8005990:	0849      	lsrs	r1, r1, #1
 8005992:	2000      	movs	r0, #0
 8005994:	460c      	mov	r4, r1
 8005996:	4605      	mov	r5, r0
 8005998:	eb12 0804 	adds.w	r8, r2, r4
 800599c:	eb43 0905 	adc.w	r9, r3, r5
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	469a      	mov	sl, r3
 80059a8:	4693      	mov	fp, r2
 80059aa:	4652      	mov	r2, sl
 80059ac:	465b      	mov	r3, fp
 80059ae:	4640      	mov	r0, r8
 80059b0:	4649      	mov	r1, r9
 80059b2:	f7fa fc8d 	bl	80002d0 <__aeabi_uldivmod>
 80059b6:	4602      	mov	r2, r0
 80059b8:	460b      	mov	r3, r1
 80059ba:	4613      	mov	r3, r2
 80059bc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059be:	6a3b      	ldr	r3, [r7, #32]
 80059c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059c4:	d308      	bcc.n	80059d8 <UART_SetConfig+0x430>
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059cc:	d204      	bcs.n	80059d8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6a3a      	ldr	r2, [r7, #32]
 80059d4:	60da      	str	r2, [r3, #12]
 80059d6:	e0ce      	b.n	8005b76 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059de:	e0ca      	b.n	8005b76 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059e8:	d166      	bne.n	8005ab8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80059ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80059ee:	2b08      	cmp	r3, #8
 80059f0:	d827      	bhi.n	8005a42 <UART_SetConfig+0x49a>
 80059f2:	a201      	add	r2, pc, #4	@ (adr r2, 80059f8 <UART_SetConfig+0x450>)
 80059f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f8:	08005a1d 	.word	0x08005a1d
 80059fc:	08005a25 	.word	0x08005a25
 8005a00:	08005a2d 	.word	0x08005a2d
 8005a04:	08005a43 	.word	0x08005a43
 8005a08:	08005a33 	.word	0x08005a33
 8005a0c:	08005a43 	.word	0x08005a43
 8005a10:	08005a43 	.word	0x08005a43
 8005a14:	08005a43 	.word	0x08005a43
 8005a18:	08005a3b 	.word	0x08005a3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a1c:	f7fe fdbc 	bl	8004598 <HAL_RCC_GetPCLK1Freq>
 8005a20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a22:	e014      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a24:	f7fe fdce 	bl	80045c4 <HAL_RCC_GetPCLK2Freq>
 8005a28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a2a:	e010      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a2c:	4b4e      	ldr	r3, [pc, #312]	@ (8005b68 <UART_SetConfig+0x5c0>)
 8005a2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a30:	e00d      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a32:	f7fe fd43 	bl	80044bc <HAL_RCC_GetSysClockFreq>
 8005a36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a38:	e009      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a40:	e005      	b.n	8005a4e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8090 	beq.w	8005b76 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5a:	4a44      	ldr	r2, [pc, #272]	@ (8005b6c <UART_SetConfig+0x5c4>)
 8005a5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a60:	461a      	mov	r2, r3
 8005a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a64:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a68:	005a      	lsls	r2, r3, #1
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	085b      	lsrs	r3, r3, #1
 8005a70:	441a      	add	r2, r3
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a7a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	2b0f      	cmp	r3, #15
 8005a80:	d916      	bls.n	8005ab0 <UART_SetConfig+0x508>
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a88:	d212      	bcs.n	8005ab0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	f023 030f 	bic.w	r3, r3, #15
 8005a92:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a94:	6a3b      	ldr	r3, [r7, #32]
 8005a96:	085b      	lsrs	r3, r3, #1
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	8bfb      	ldrh	r3, [r7, #30]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	8bfa      	ldrh	r2, [r7, #30]
 8005aac:	60da      	str	r2, [r3, #12]
 8005aae:	e062      	b.n	8005b76 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ab6:	e05e      	b.n	8005b76 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ab8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005abc:	2b08      	cmp	r3, #8
 8005abe:	d828      	bhi.n	8005b12 <UART_SetConfig+0x56a>
 8005ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac8 <UART_SetConfig+0x520>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005aed 	.word	0x08005aed
 8005acc:	08005af5 	.word	0x08005af5
 8005ad0:	08005afd 	.word	0x08005afd
 8005ad4:	08005b13 	.word	0x08005b13
 8005ad8:	08005b03 	.word	0x08005b03
 8005adc:	08005b13 	.word	0x08005b13
 8005ae0:	08005b13 	.word	0x08005b13
 8005ae4:	08005b13 	.word	0x08005b13
 8005ae8:	08005b0b 	.word	0x08005b0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005aec:	f7fe fd54 	bl	8004598 <HAL_RCC_GetPCLK1Freq>
 8005af0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005af2:	e014      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005af4:	f7fe fd66 	bl	80045c4 <HAL_RCC_GetPCLK2Freq>
 8005af8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005afa:	e010      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005afc:	4b1a      	ldr	r3, [pc, #104]	@ (8005b68 <UART_SetConfig+0x5c0>)
 8005afe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b00:	e00d      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b02:	f7fe fcdb 	bl	80044bc <HAL_RCC_GetSysClockFreq>
 8005b06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b08:	e009      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b10:	e005      	b.n	8005b1e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005b12:	2300      	movs	r3, #0
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005b1c:	bf00      	nop
    }

    if (pclk != 0U)
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d028      	beq.n	8005b76 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	4a10      	ldr	r2, [pc, #64]	@ (8005b6c <UART_SetConfig+0x5c4>)
 8005b2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b2e:	461a      	mov	r2, r3
 8005b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b32:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	085b      	lsrs	r3, r3, #1
 8005b3c:	441a      	add	r2, r3
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b46:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b48:	6a3b      	ldr	r3, [r7, #32]
 8005b4a:	2b0f      	cmp	r3, #15
 8005b4c:	d910      	bls.n	8005b70 <UART_SetConfig+0x5c8>
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b54:	d20c      	bcs.n	8005b70 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	60da      	str	r2, [r3, #12]
 8005b60:	e009      	b.n	8005b76 <UART_SetConfig+0x5ce>
 8005b62:	bf00      	nop
 8005b64:	40008000 	.word	0x40008000
 8005b68:	00f42400 	.word	0x00f42400
 8005b6c:	0800b1f8 	.word	0x0800b1f8
      }
      else
      {
        ret = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005b92:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3730      	adds	r7, #48	@ 0x30
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005ba0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	f003 0308 	and.w	r3, r3, #8
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00a      	beq.n	8005bca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00a      	beq.n	8005c0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c34:	f003 0310 	and.w	r3, r3, #16
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00a      	beq.n	8005c52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00a      	beq.n	8005c74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d01a      	beq.n	8005cb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c9e:	d10a      	bne.n	8005cb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00a      	beq.n	8005cd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	605a      	str	r2, [r3, #4]
  }
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b098      	sub	sp, #96	@ 0x60
 8005ce8:	af02      	add	r7, sp, #8
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cf4:	f7fb fbc8 	bl	8001488 <HAL_GetTick>
 8005cf8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0308 	and.w	r3, r3, #8
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d12f      	bne.n	8005d68 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d10:	2200      	movs	r2, #0
 8005d12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f88e 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d022      	beq.n	8005d68 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2a:	e853 3f00 	ldrex	r3, [r3]
 8005d2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d36:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d48:	e841 2300 	strex	r3, r2, [r1]
 8005d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1e6      	bne.n	8005d22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e063      	b.n	8005e30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	2b04      	cmp	r3, #4
 8005d74:	d149      	bne.n	8005e0a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d76:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 f857 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d03c      	beq.n	8005e0a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d98:	e853 3f00 	ldrex	r3, [r3]
 8005d9c:	623b      	str	r3, [r7, #32]
   return(result);
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005da4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dae:	633b      	str	r3, [r7, #48]	@ 0x30
 8005db0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005db4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e6      	bne.n	8005d90 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3308      	adds	r3, #8
 8005dc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	e853 3f00 	ldrex	r3, [r3]
 8005dd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f023 0301 	bic.w	r3, r3, #1
 8005dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	3308      	adds	r3, #8
 8005de0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005de2:	61fa      	str	r2, [r7, #28]
 8005de4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	69b9      	ldr	r1, [r7, #24]
 8005de8:	69fa      	ldr	r2, [r7, #28]
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	617b      	str	r3, [r7, #20]
   return(result);
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e5      	bne.n	8005dc2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e012      	b.n	8005e30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3758      	adds	r7, #88	@ 0x58
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	603b      	str	r3, [r7, #0]
 8005e44:	4613      	mov	r3, r2
 8005e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e48:	e04f      	b.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e50:	d04b      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e52:	f7fb fb19 	bl	8001488 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d302      	bcc.n	8005e68 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d101      	bne.n	8005e6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e04e      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0304 	and.w	r3, r3, #4
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d037      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	2b80      	cmp	r3, #128	@ 0x80
 8005e7e:	d034      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	2b40      	cmp	r3, #64	@ 0x40
 8005e84:	d031      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	f003 0308 	and.w	r3, r3, #8
 8005e90:	2b08      	cmp	r3, #8
 8005e92:	d110      	bne.n	8005eb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 f920 	bl	80060e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2208      	movs	r2, #8
 8005ea6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e029      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	69db      	ldr	r3, [r3, #28]
 8005ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ec0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ec4:	d111      	bne.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ece:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f000 f906 	bl	80060e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2220      	movs	r2, #32
 8005eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e00f      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	69da      	ldr	r2, [r3, #28]
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	bf0c      	ite	eq
 8005efa:	2301      	moveq	r3, #1
 8005efc:	2300      	movne	r3, #0
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	461a      	mov	r2, r3
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d0a0      	beq.n	8005e4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
	...

08005f14 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b096      	sub	sp, #88	@ 0x58
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	4613      	mov	r3, r2
 8005f20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	68ba      	ldr	r2, [r7, #8]
 8005f26:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	88fa      	ldrh	r2, [r7, #6]
 8005f2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2222      	movs	r2, #34	@ 0x22
 8005f3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d02d      	beq.n	8005fa6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f50:	4a40      	ldr	r2, [pc, #256]	@ (8006054 <UART_Start_Receive_DMA+0x140>)
 8005f52:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f5a:	4a3f      	ldr	r2, [pc, #252]	@ (8006058 <UART_Start_Receive_DMA+0x144>)
 8005f5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f64:	4a3d      	ldr	r2, [pc, #244]	@ (800605c <UART_Start_Receive_DMA+0x148>)
 8005f66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f6e:	2200      	movs	r2, #0
 8005f70:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	3324      	adds	r3, #36	@ 0x24
 8005f7e:	4619      	mov	r1, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f84:	461a      	mov	r2, r3
 8005f86:	88fb      	ldrh	r3, [r7, #6]
 8005f88:	f7fb fc64 	bl	8001854 <HAL_DMA_Start_IT>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d009      	beq.n	8005fa6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2210      	movs	r2, #16
 8005f96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e051      	b.n	800604a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	691b      	ldr	r3, [r3, #16]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d018      	beq.n	8005fe0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fb6:	e853 3f00 	ldrex	r3, [r3]
 8005fba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	461a      	mov	r2, r3
 8005fca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fce:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005fd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fd4:	e841 2300 	strex	r3, r2, [r1]
 8005fd8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1e6      	bne.n	8005fae <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3308      	adds	r3, #8
 8005fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fea:	e853 3f00 	ldrex	r3, [r3]
 8005fee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff2:	f043 0301 	orr.w	r3, r3, #1
 8005ff6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	3308      	adds	r3, #8
 8005ffe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006000:	637a      	str	r2, [r7, #52]	@ 0x34
 8006002:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006004:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006006:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006008:	e841 2300 	strex	r3, r2, [r1]
 800600c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800600e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1e5      	bne.n	8005fe0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	3308      	adds	r3, #8
 800601a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	e853 3f00 	ldrex	r3, [r3]
 8006022:	613b      	str	r3, [r7, #16]
   return(result);
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800602a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	3308      	adds	r3, #8
 8006032:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006034:	623a      	str	r2, [r7, #32]
 8006036:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006038:	69f9      	ldr	r1, [r7, #28]
 800603a:	6a3a      	ldr	r2, [r7, #32]
 800603c:	e841 2300 	strex	r3, r2, [r1]
 8006040:	61bb      	str	r3, [r7, #24]
   return(result);
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1e5      	bne.n	8006014 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3758      	adds	r7, #88	@ 0x58
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	08006265 	.word	0x08006265
 8006058:	08006391 	.word	0x08006391
 800605c:	080063cf 	.word	0x080063cf

08006060 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006060:	b480      	push	{r7}
 8006062:	b08f      	sub	sp, #60	@ 0x3c
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	e853 3f00 	ldrex	r3, [r3]
 8006074:	61fb      	str	r3, [r7, #28]
   return(result);
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800607c:	637b      	str	r3, [r7, #52]	@ 0x34
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	461a      	mov	r2, r3
 8006084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006086:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006088:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800608a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800608c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800608e:	e841 2300 	strex	r3, r2, [r1]
 8006092:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1e6      	bne.n	8006068 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	3308      	adds	r3, #8
 80060a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	e853 3f00 	ldrex	r3, [r3]
 80060a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80060b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3308      	adds	r3, #8
 80060b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060ba:	61ba      	str	r2, [r7, #24]
 80060bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060be:	6979      	ldr	r1, [r7, #20]
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	e841 2300 	strex	r3, r2, [r1]
 80060c6:	613b      	str	r3, [r7, #16]
   return(result);
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1e5      	bne.n	800609a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80060d6:	bf00      	nop
 80060d8:	373c      	adds	r7, #60	@ 0x3c
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b095      	sub	sp, #84	@ 0x54
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f2:	e853 3f00 	ldrex	r3, [r3]
 80060f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	461a      	mov	r2, r3
 8006106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006108:	643b      	str	r3, [r7, #64]	@ 0x40
 800610a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800610e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006110:	e841 2300 	strex	r3, r2, [r1]
 8006114:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1e6      	bne.n	80060ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	3308      	adds	r3, #8
 8006122:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006124:	6a3b      	ldr	r3, [r7, #32]
 8006126:	e853 3f00 	ldrex	r3, [r3]
 800612a:	61fb      	str	r3, [r7, #28]
   return(result);
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006132:	f023 0301 	bic.w	r3, r3, #1
 8006136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3308      	adds	r3, #8
 800613e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006140:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006142:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800614e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e3      	bne.n	800611c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006158:	2b01      	cmp	r3, #1
 800615a:	d118      	bne.n	800618e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	e853 3f00 	ldrex	r3, [r3]
 8006168:	60bb      	str	r3, [r7, #8]
   return(result);
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f023 0310 	bic.w	r3, r3, #16
 8006170:	647b      	str	r3, [r7, #68]	@ 0x44
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	461a      	mov	r2, r3
 8006178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800617a:	61bb      	str	r3, [r7, #24]
 800617c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617e:	6979      	ldr	r1, [r7, #20]
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	e841 2300 	strex	r3, r2, [r1]
 8006186:	613b      	str	r3, [r7, #16]
   return(result);
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1e6      	bne.n	800615c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2220      	movs	r2, #32
 8006192:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80061a2:	bf00      	nop
 80061a4:	3754      	adds	r7, #84	@ 0x54
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b090      	sub	sp, #64	@ 0x40
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0320 	and.w	r3, r3, #32
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d137      	bne.n	800623a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80061ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061cc:	2200      	movs	r2, #0
 80061ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80061d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3308      	adds	r3, #8
 80061d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061dc:	e853 3f00 	ldrex	r3, [r3]
 80061e0:	623b      	str	r3, [r7, #32]
   return(result);
 80061e2:	6a3b      	ldr	r3, [r7, #32]
 80061e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	3308      	adds	r3, #8
 80061f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80061f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80061f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061fa:	e841 2300 	strex	r3, r2, [r1]
 80061fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1e5      	bne.n	80061d2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	e853 3f00 	ldrex	r3, [r3]
 8006212:	60fb      	str	r3, [r7, #12]
   return(result);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800621a:	637b      	str	r3, [r7, #52]	@ 0x34
 800621c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	461a      	mov	r2, r3
 8006222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006224:	61fb      	str	r3, [r7, #28]
 8006226:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006228:	69b9      	ldr	r1, [r7, #24]
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	e841 2300 	strex	r3, r2, [r1]
 8006230:	617b      	str	r3, [r7, #20]
   return(result);
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d1e6      	bne.n	8006206 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006238:	e002      	b.n	8006240 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800623a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800623c:	f7fb f876 	bl	800132c <HAL_UART_TxCpltCallback>
}
 8006240:	bf00      	nop
 8006242:	3740      	adds	r7, #64	@ 0x40
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006254:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f7ff f97e 	bl	8005558 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800625c:	bf00      	nop
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b09c      	sub	sp, #112	@ 0x70
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006270:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0320 	and.w	r3, r3, #32
 800627c:	2b00      	cmp	r3, #0
 800627e:	d171      	bne.n	8006364 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006280:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006282:	2200      	movs	r2, #0
 8006284:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006288:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006290:	e853 3f00 	ldrex	r3, [r3]
 8006294:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006296:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800629c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800629e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	461a      	mov	r2, r3
 80062a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80062ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062ae:	e841 2300 	strex	r3, r2, [r1]
 80062b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80062b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1e6      	bne.n	8006288 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	3308      	adds	r3, #8
 80062c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c4:	e853 3f00 	ldrex	r3, [r3]
 80062c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062cc:	f023 0301 	bic.w	r3, r3, #1
 80062d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80062d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	3308      	adds	r3, #8
 80062d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80062da:	647a      	str	r2, [r7, #68]	@ 0x44
 80062dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062e2:	e841 2300 	strex	r3, r2, [r1]
 80062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1e5      	bne.n	80062ba <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3308      	adds	r3, #8
 80062f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	623b      	str	r3, [r7, #32]
   return(result);
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006304:	663b      	str	r3, [r7, #96]	@ 0x60
 8006306:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	3308      	adds	r3, #8
 800630c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800630e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006316:	e841 2300 	strex	r3, r2, [r1]
 800631a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800631c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1e5      	bne.n	80062ee <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006322:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006324:	2220      	movs	r2, #32
 8006326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800632a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800632c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800632e:	2b01      	cmp	r3, #1
 8006330:	d118      	bne.n	8006364 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	e853 3f00 	ldrex	r3, [r3]
 800633e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0310 	bic.w	r3, r3, #16
 8006346:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006348:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	461a      	mov	r2, r3
 800634e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006350:	61fb      	str	r3, [r7, #28]
 8006352:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006354:	69b9      	ldr	r1, [r7, #24]
 8006356:	69fa      	ldr	r2, [r7, #28]
 8006358:	e841 2300 	strex	r3, r2, [r1]
 800635c:	617b      	str	r3, [r7, #20]
   return(result);
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d1e6      	bne.n	8006332 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006366:	2200      	movs	r2, #0
 8006368:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800636c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800636e:	2b01      	cmp	r3, #1
 8006370:	d107      	bne.n	8006382 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006374:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006378:	4619      	mov	r1, r3
 800637a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800637c:	f7fa ff7e 	bl	800127c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006380:	e002      	b.n	8006388 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006382:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006384:	f7ff f8f2 	bl	800556c <HAL_UART_RxCpltCallback>
}
 8006388:	bf00      	nop
 800638a:	3770      	adds	r7, #112	@ 0x70
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800639c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d109      	bne.n	80063c0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80063b2:	085b      	lsrs	r3, r3, #1
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	4619      	mov	r1, r3
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f7fa ff5f 	bl	800127c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063be:	e002      	b.n	80063c6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f7ff f8dd 	bl	8005580 <HAL_UART_RxHalfCpltCallback>
}
 80063c6:	bf00      	nop
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b086      	sub	sp, #24
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063da:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063f6:	2b80      	cmp	r3, #128	@ 0x80
 80063f8:	d109      	bne.n	800640e <UART_DMAError+0x40>
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	2b21      	cmp	r3, #33	@ 0x21
 80063fe:	d106      	bne.n	800640e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2200      	movs	r2, #0
 8006404:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006408:	6978      	ldr	r0, [r7, #20]
 800640a:	f7ff fe29 	bl	8006060 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006418:	2b40      	cmp	r3, #64	@ 0x40
 800641a:	d109      	bne.n	8006430 <UART_DMAError+0x62>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b22      	cmp	r3, #34	@ 0x22
 8006420:	d106      	bne.n	8006430 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2200      	movs	r2, #0
 8006426:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800642a:	6978      	ldr	r0, [r7, #20]
 800642c:	f7ff fe59 	bl	80060e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006436:	f043 0210 	orr.w	r2, r3, #16
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006440:	6978      	ldr	r0, [r7, #20]
 8006442:	f7ff f8a7 	bl	8005594 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006446:	bf00      	nop
 8006448:	3718      	adds	r7, #24
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b084      	sub	sp, #16
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f7ff f895 	bl	8005594 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800646a:	bf00      	nop
 800646c:	3710      	adds	r7, #16
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}

08006472 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b088      	sub	sp, #32
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	e853 3f00 	ldrex	r3, [r3]
 8006486:	60bb      	str	r3, [r7, #8]
   return(result);
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800648e:	61fb      	str	r3, [r7, #28]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	61bb      	str	r3, [r7, #24]
 800649a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649c:	6979      	ldr	r1, [r7, #20]
 800649e:	69ba      	ldr	r2, [r7, #24]
 80064a0:	e841 2300 	strex	r3, r2, [r1]
 80064a4:	613b      	str	r3, [r7, #16]
   return(result);
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d1e6      	bne.n	800647a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f7fa ff36 	bl	800132c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064c0:	bf00      	nop
 80064c2:	3720      	adds	r7, #32
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006512:	2b01      	cmp	r3, #1
 8006514:	d101      	bne.n	800651a <HAL_UARTEx_DisableFifoMode+0x16>
 8006516:	2302      	movs	r3, #2
 8006518:	e027      	b.n	800656a <HAL_UARTEx_DisableFifoMode+0x66>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2201      	movs	r2, #1
 800651e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2224      	movs	r2, #36	@ 0x24
 8006526:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 0201 	bic.w	r2, r2, #1
 8006540:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006548:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2220      	movs	r2, #32
 800655c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr

08006576 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b084      	sub	sp, #16
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]
 800657e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006586:	2b01      	cmp	r3, #1
 8006588:	d101      	bne.n	800658e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800658a:	2302      	movs	r3, #2
 800658c:	e02d      	b.n	80065ea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2224      	movs	r2, #36	@ 0x24
 800659a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 0201 	bic.w	r2, r2, #1
 80065b4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	683a      	ldr	r2, [r7, #0]
 80065c6:	430a      	orrs	r2, r1
 80065c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f8a4 	bl	8006718 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2220      	movs	r2, #32
 80065dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}

080065f2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065f2:	b580      	push	{r7, lr}
 80065f4:	b084      	sub	sp, #16
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	6078      	str	r0, [r7, #4]
 80065fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006602:	2b01      	cmp	r3, #1
 8006604:	d101      	bne.n	800660a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006606:	2302      	movs	r3, #2
 8006608:	e02d      	b.n	8006666 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2224      	movs	r2, #36	@ 0x24
 8006616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 0201 	bic.w	r2, r2, #1
 8006630:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f866 	bl	8006718 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2220      	movs	r2, #32
 8006658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}

0800666e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800666e:	b580      	push	{r7, lr}
 8006670:	b08c      	sub	sp, #48	@ 0x30
 8006672:	af00      	add	r7, sp, #0
 8006674:	60f8      	str	r0, [r7, #12]
 8006676:	60b9      	str	r1, [r7, #8]
 8006678:	4613      	mov	r3, r2
 800667a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006682:	2b20      	cmp	r3, #32
 8006684:	d142      	bne.n	800670c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d002      	beq.n	8006692 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800668c:	88fb      	ldrh	r3, [r7, #6]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e03b      	b.n	800670e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2201      	movs	r2, #1
 800669a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80066a2:	88fb      	ldrh	r3, [r7, #6]
 80066a4:	461a      	mov	r2, r3
 80066a6:	68b9      	ldr	r1, [r7, #8]
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f7ff fc33 	bl	8005f14 <UART_Start_Receive_DMA>
 80066ae:	4603      	mov	r3, r0
 80066b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80066b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d124      	bne.n	8006706 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d11d      	bne.n	8006700 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2210      	movs	r2, #16
 80066ca:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	e853 3f00 	ldrex	r3, [r3]
 80066d8:	617b      	str	r3, [r7, #20]
   return(result);
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	f043 0310 	orr.w	r3, r3, #16
 80066e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80066ec:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	6a39      	ldr	r1, [r7, #32]
 80066f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066f2:	e841 2300 	strex	r3, r2, [r1]
 80066f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e6      	bne.n	80066cc <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80066fe:	e002      	b.n	8006706 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006706:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800670a:	e000      	b.n	800670e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800670c:	2302      	movs	r3, #2
  }
}
 800670e:	4618      	mov	r0, r3
 8006710:	3730      	adds	r7, #48	@ 0x30
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
	...

08006718 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006724:	2b00      	cmp	r3, #0
 8006726:	d108      	bne.n	800673a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006738:	e031      	b.n	800679e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800673a:	2308      	movs	r3, #8
 800673c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800673e:	2308      	movs	r3, #8
 8006740:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	0e5b      	lsrs	r3, r3, #25
 800674a:	b2db      	uxtb	r3, r3
 800674c:	f003 0307 	and.w	r3, r3, #7
 8006750:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	0f5b      	lsrs	r3, r3, #29
 800675a:	b2db      	uxtb	r3, r3
 800675c:	f003 0307 	and.w	r3, r3, #7
 8006760:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006762:	7bbb      	ldrb	r3, [r7, #14]
 8006764:	7b3a      	ldrb	r2, [r7, #12]
 8006766:	4911      	ldr	r1, [pc, #68]	@ (80067ac <UARTEx_SetNbDataToProcess+0x94>)
 8006768:	5c8a      	ldrb	r2, [r1, r2]
 800676a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800676e:	7b3a      	ldrb	r2, [r7, #12]
 8006770:	490f      	ldr	r1, [pc, #60]	@ (80067b0 <UARTEx_SetNbDataToProcess+0x98>)
 8006772:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006774:	fb93 f3f2 	sdiv	r3, r3, r2
 8006778:	b29a      	uxth	r2, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006780:	7bfb      	ldrb	r3, [r7, #15]
 8006782:	7b7a      	ldrb	r2, [r7, #13]
 8006784:	4909      	ldr	r1, [pc, #36]	@ (80067ac <UARTEx_SetNbDataToProcess+0x94>)
 8006786:	5c8a      	ldrb	r2, [r1, r2]
 8006788:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800678c:	7b7a      	ldrb	r2, [r7, #13]
 800678e:	4908      	ldr	r1, [pc, #32]	@ (80067b0 <UARTEx_SetNbDataToProcess+0x98>)
 8006790:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006792:	fb93 f3f2 	sdiv	r3, r3, r2
 8006796:	b29a      	uxth	r2, r3
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800679e:	bf00      	nop
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	0800b210 	.word	0x0800b210
 80067b0:	0800b218 	.word	0x0800b218

080067b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80067c4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80067c8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3714      	adds	r7, #20
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr

080067e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80067e2:	b480      	push	{r7}
 80067e4:	b085      	sub	sp, #20
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80067ea:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80067ee:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	43db      	mvns	r3, r3
 80067fe:	b29b      	uxth	r3, r3
 8006800:	4013      	ands	r3, r2
 8006802:	b29a      	uxth	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3714      	adds	r7, #20
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	1d3b      	adds	r3, r7, #4
 8006822:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2201      	movs	r2, #1
 800682a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2200      	movs	r2, #0
 8006832:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3714      	adds	r7, #20
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006854:	b480      	push	{r7}
 8006856:	b0a7      	sub	sp, #156	@ 0x9c
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800685e:	2300      	movs	r3, #0
 8006860:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4413      	add	r3, r2
 800686e:	881b      	ldrh	r3, [r3, #0]
 8006870:	b29b      	uxth	r3, r3
 8006872:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800687a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	78db      	ldrb	r3, [r3, #3]
 8006882:	2b03      	cmp	r3, #3
 8006884:	d81f      	bhi.n	80068c6 <USB_ActivateEndpoint+0x72>
 8006886:	a201      	add	r2, pc, #4	@ (adr r2, 800688c <USB_ActivateEndpoint+0x38>)
 8006888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800688c:	0800689d 	.word	0x0800689d
 8006890:	080068b9 	.word	0x080068b9
 8006894:	080068cf 	.word	0x080068cf
 8006898:	080068ab 	.word	0x080068ab
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800689c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80068a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80068a4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80068a8:	e012      	b.n	80068d0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80068aa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80068ae:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80068b2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80068b6:	e00b      	b.n	80068d0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80068b8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80068bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80068c0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80068c4:	e004      	b.n	80068d0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80068cc:	e000      	b.n	80068d0 <USB_ActivateEndpoint+0x7c>
      break;
 80068ce:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	441a      	add	r2, r3
 80068da:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80068de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	881b      	ldrh	r3, [r3, #0]
 80068fe:	b29b      	uxth	r3, r3
 8006900:	b21b      	sxth	r3, r3
 8006902:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800690a:	b21a      	sxth	r2, r3
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	b21b      	sxth	r3, r3
 8006912:	4313      	orrs	r3, r2
 8006914:	b21b      	sxth	r3, r3
 8006916:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	441a      	add	r2, r3
 8006924:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006928:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800692c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006938:	b29b      	uxth	r3, r3
 800693a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	7b1b      	ldrb	r3, [r3, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	f040 8180 	bne.w	8006c46 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	785b      	ldrb	r3, [r3, #1]
 800694a:	2b00      	cmp	r3, #0
 800694c:	f000 8084 	beq.w	8006a58 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	61bb      	str	r3, [r7, #24]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800695a:	b29b      	uxth	r3, r3
 800695c:	461a      	mov	r2, r3
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	4413      	add	r3, r2
 8006962:	61bb      	str	r3, [r7, #24]
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	00da      	lsls	r2, r3, #3
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	4413      	add	r3, r2
 800696e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006972:	617b      	str	r3, [r7, #20]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	88db      	ldrh	r3, [r3, #6]
 8006978:	085b      	lsrs	r3, r3, #1
 800697a:	b29b      	uxth	r3, r3
 800697c:	005b      	lsls	r3, r3, #1
 800697e:	b29a      	uxth	r2, r3
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	4413      	add	r3, r2
 800698e:	881b      	ldrh	r3, [r3, #0]
 8006990:	827b      	strh	r3, [r7, #18]
 8006992:	8a7b      	ldrh	r3, [r7, #18]
 8006994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006998:	2b00      	cmp	r3, #0
 800699a:	d01b      	beq.n	80069d4 <USB_ActivateEndpoint+0x180>
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4413      	add	r3, r2
 80069a6:	881b      	ldrh	r3, [r3, #0]
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b2:	823b      	strh	r3, [r7, #16]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	441a      	add	r2, r3
 80069be:	8a3b      	ldrh	r3, [r7, #16]
 80069c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	78db      	ldrb	r3, [r3, #3]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d020      	beq.n	8006a1e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	4413      	add	r3, r2
 80069e6:	881b      	ldrh	r3, [r3, #0]
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069f2:	81bb      	strh	r3, [r7, #12]
 80069f4:	89bb      	ldrh	r3, [r7, #12]
 80069f6:	f083 0320 	eor.w	r3, r3, #32
 80069fa:	81bb      	strh	r3, [r7, #12]
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	441a      	add	r2, r3
 8006a06:	89bb      	ldrh	r3, [r7, #12]
 8006a08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	8013      	strh	r3, [r2, #0]
 8006a1c:	e3f9      	b.n	8007212 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	781b      	ldrb	r3, [r3, #0]
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4413      	add	r3, r2
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a34:	81fb      	strh	r3, [r7, #14]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	441a      	add	r2, r3
 8006a40:	89fb      	ldrh	r3, [r7, #14]
 8006a42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	8013      	strh	r3, [r2, #0]
 8006a56:	e3dc      	b.n	8007212 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	461a      	mov	r2, r3
 8006a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a68:	4413      	add	r3, r2
 8006a6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	00da      	lsls	r2, r3, #3
 8006a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a74:	4413      	add	r3, r2
 8006a76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	88db      	ldrh	r3, [r3, #6]
 8006a80:	085b      	lsrs	r3, r3, #1
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	005b      	lsls	r3, r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a8a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	461a      	mov	r2, r3
 8006a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a9c:	4413      	add	r3, r2
 8006a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	00da      	lsls	r2, r3, #3
 8006aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa8:	4413      	add	r3, r2
 8006aaa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006aae:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab2:	881b      	ldrh	r3, [r3, #0]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abe:	801a      	strh	r2, [r3, #0]
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d10a      	bne.n	8006ade <USB_ActivateEndpoint+0x28a>
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	881b      	ldrh	r3, [r3, #0]
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ad2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ada:	801a      	strh	r2, [r3, #0]
 8006adc:	e041      	b.n	8006b62 <USB_ActivateEndpoint+0x30e>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	691b      	ldr	r3, [r3, #16]
 8006ae2:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ae4:	d81c      	bhi.n	8006b20 <USB_ActivateEndpoint+0x2cc>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	085b      	lsrs	r3, r3, #1
 8006aec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	f003 0301 	and.w	r3, r3, #1
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d004      	beq.n	8006b06 <USB_ActivateEndpoint+0x2b2>
 8006afc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006b00:	3301      	adds	r3, #1
 8006b02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	881b      	ldrh	r3, [r3, #0]
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	029b      	lsls	r3, r3, #10
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	4313      	orrs	r3, r2
 8006b18:	b29a      	uxth	r2, r3
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1c:	801a      	strh	r2, [r3, #0]
 8006b1e:	e020      	b.n	8006b62 <USB_ActivateEndpoint+0x30e>
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	691b      	ldr	r3, [r3, #16]
 8006b24:	095b      	lsrs	r3, r3, #5
 8006b26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	f003 031f 	and.w	r3, r3, #31
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d104      	bne.n	8006b40 <USB_ActivateEndpoint+0x2ec>
 8006b36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	029b      	lsls	r3, r3, #10
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	4313      	orrs	r3, r2
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b5c:	b29a      	uxth	r2, r3
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b60:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	881b      	ldrh	r3, [r3, #0]
 8006b6e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006b70:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006b72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d01b      	beq.n	8006bb2 <USB_ActivateEndpoint+0x35e>
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	4413      	add	r3, r2
 8006b84:	881b      	ldrh	r3, [r3, #0]
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b90:	843b      	strh	r3, [r7, #32]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	441a      	add	r2, r3
 8006b9c:	8c3b      	ldrh	r3, [r7, #32]
 8006b9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d124      	bne.n	8006c04 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	781b      	ldrb	r3, [r3, #0]
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	4413      	add	r3, r2
 8006bc4:	881b      	ldrh	r3, [r3, #0]
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bd0:	83bb      	strh	r3, [r7, #28]
 8006bd2:	8bbb      	ldrh	r3, [r7, #28]
 8006bd4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006bd8:	83bb      	strh	r3, [r7, #28]
 8006bda:	8bbb      	ldrh	r3, [r7, #28]
 8006bdc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006be0:	83bb      	strh	r3, [r7, #28]
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	441a      	add	r2, r3
 8006bec:	8bbb      	ldrh	r3, [r7, #28]
 8006bee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bf2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	8013      	strh	r3, [r2, #0]
 8006c02:	e306      	b.n	8007212 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	4413      	add	r3, r2
 8006c0e:	881b      	ldrh	r3, [r3, #0]
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c1a:	83fb      	strh	r3, [r7, #30]
 8006c1c:	8bfb      	ldrh	r3, [r7, #30]
 8006c1e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006c22:	83fb      	strh	r3, [r7, #30]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	781b      	ldrb	r3, [r3, #0]
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	441a      	add	r2, r3
 8006c2e:	8bfb      	ldrh	r3, [r7, #30]
 8006c30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	8013      	strh	r3, [r2, #0]
 8006c44:	e2e5      	b.n	8007212 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	78db      	ldrb	r3, [r3, #3]
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d11e      	bne.n	8006c8c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4413      	add	r3, r2
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c64:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	441a      	add	r2, r3
 8006c72:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006c76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c7e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006c82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	8013      	strh	r3, [r2, #0]
 8006c8a:	e01d      	b.n	8006cc8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	4413      	add	r3, r2
 8006c96:	881b      	ldrh	r3, [r3, #0]
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	441a      	add	r2, r3
 8006cb0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006cb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006cd8:	4413      	add	r3, r2
 8006cda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	00da      	lsls	r2, r3, #3
 8006ce2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ce4:	4413      	add	r3, r2
 8006ce6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006cea:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	891b      	ldrh	r3, [r3, #8]
 8006cf0:	085b      	lsrs	r3, r3, #1
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	005b      	lsls	r3, r3, #1
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cfa:	801a      	strh	r2, [r3, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	461a      	mov	r2, r3
 8006d0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d0c:	4413      	add	r3, r2
 8006d0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	00da      	lsls	r2, r3, #3
 8006d16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d18:	4413      	add	r3, r2
 8006d1a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006d1e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	895b      	ldrh	r3, [r3, #10]
 8006d24:	085b      	lsrs	r3, r3, #1
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	005b      	lsls	r3, r3, #1
 8006d2a:	b29a      	uxth	r2, r3
 8006d2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d2e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	785b      	ldrb	r3, [r3, #1]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f040 81af 	bne.w	8007098 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	881b      	ldrh	r3, [r3, #0]
 8006d46:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006d4a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006d4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d01d      	beq.n	8006d92 <USB_ActivateEndpoint+0x53e>
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	4413      	add	r3, r2
 8006d60:	881b      	ldrh	r3, [r3, #0]
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	781b      	ldrb	r3, [r3, #0]
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	441a      	add	r2, r3
 8006d7a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006d7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d86:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	881b      	ldrh	r3, [r3, #0]
 8006d9e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006da2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d01d      	beq.n	8006dea <USB_ActivateEndpoint+0x596>
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	4413      	add	r3, r2
 8006db8:	881b      	ldrh	r3, [r3, #0]
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dc4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	441a      	add	r2, r3
 8006dd2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006dd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006de2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	785b      	ldrb	r3, [r3, #1]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d16b      	bne.n	8006eca <USB_ActivateEndpoint+0x676>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	461a      	mov	r2, r3
 8006e00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e02:	4413      	add	r3, r2
 8006e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	00da      	lsls	r2, r3, #3
 8006e0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e0e:	4413      	add	r3, r2
 8006e10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e18:	881b      	ldrh	r3, [r3, #0]
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e20:	b29a      	uxth	r2, r3
 8006e22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e24:	801a      	strh	r2, [r3, #0]
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10a      	bne.n	8006e44 <USB_ActivateEndpoint+0x5f0>
 8006e2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e30:	881b      	ldrh	r3, [r3, #0]
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e40:	801a      	strh	r2, [r3, #0]
 8006e42:	e05d      	b.n	8006f00 <USB_ActivateEndpoint+0x6ac>
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	691b      	ldr	r3, [r3, #16]
 8006e48:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e4a:	d81c      	bhi.n	8006e86 <USB_ActivateEndpoint+0x632>
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	085b      	lsrs	r3, r3, #1
 8006e52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	f003 0301 	and.w	r3, r3, #1
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d004      	beq.n	8006e6c <USB_ActivateEndpoint+0x618>
 8006e62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e66:	3301      	adds	r3, #1
 8006e68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006e6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e6e:	881b      	ldrh	r3, [r3, #0]
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	029b      	lsls	r3, r3, #10
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e82:	801a      	strh	r2, [r3, #0]
 8006e84:	e03c      	b.n	8006f00 <USB_ActivateEndpoint+0x6ac>
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	095b      	lsrs	r3, r3, #5
 8006e8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	f003 031f 	and.w	r3, r3, #31
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d104      	bne.n	8006ea6 <USB_ActivateEndpoint+0x652>
 8006e9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006ea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ea8:	881b      	ldrh	r3, [r3, #0]
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	029b      	lsls	r3, r3, #10
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ebe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ec2:	b29a      	uxth	r2, r3
 8006ec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ec6:	801a      	strh	r2, [r3, #0]
 8006ec8:	e01a      	b.n	8006f00 <USB_ActivateEndpoint+0x6ac>
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	785b      	ldrb	r3, [r3, #1]
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d116      	bne.n	8006f00 <USB_ActivateEndpoint+0x6ac>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	461a      	mov	r2, r3
 8006ee0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ee2:	4413      	add	r3, r2
 8006ee4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	00da      	lsls	r2, r3, #3
 8006eec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006eee:	4413      	add	r3, r2
 8006ef0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ef4:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	691b      	ldr	r3, [r3, #16]
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006efe:	801a      	strh	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	785b      	ldrb	r3, [r3, #1]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d16b      	bne.n	8006fe4 <USB_ActivateEndpoint+0x790>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	461a      	mov	r2, r3
 8006f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f1c:	4413      	add	r3, r2
 8006f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	00da      	lsls	r2, r3, #3
 8006f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f28:	4413      	add	r3, r2
 8006f2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f32:	881b      	ldrh	r3, [r3, #0]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3e:	801a      	strh	r2, [r3, #0]
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d10a      	bne.n	8006f5e <USB_ActivateEndpoint+0x70a>
 8006f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4a:	881b      	ldrh	r3, [r3, #0]
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f5a:	801a      	strh	r2, [r3, #0]
 8006f5c:	e05b      	b.n	8007016 <USB_ActivateEndpoint+0x7c2>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f64:	d81c      	bhi.n	8006fa0 <USB_ActivateEndpoint+0x74c>
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	085b      	lsrs	r3, r3, #1
 8006f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	f003 0301 	and.w	r3, r3, #1
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d004      	beq.n	8006f86 <USB_ActivateEndpoint+0x732>
 8006f7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f80:	3301      	adds	r3, #1
 8006f82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	029b      	lsls	r3, r3, #10
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	4313      	orrs	r3, r2
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f9c:	801a      	strh	r2, [r3, #0]
 8006f9e:	e03a      	b.n	8007016 <USB_ActivateEndpoint+0x7c2>
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	095b      	lsrs	r3, r3, #5
 8006fa6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	f003 031f 	and.w	r3, r3, #31
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d104      	bne.n	8006fc0 <USB_ActivateEndpoint+0x76c>
 8006fb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc2:	881b      	ldrh	r3, [r3, #0]
 8006fc4:	b29a      	uxth	r2, r3
 8006fc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	029b      	lsls	r3, r3, #10
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe0:	801a      	strh	r2, [r3, #0]
 8006fe2:	e018      	b.n	8007016 <USB_ActivateEndpoint+0x7c2>
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	785b      	ldrb	r3, [r3, #1]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d114      	bne.n	8007016 <USB_ActivateEndpoint+0x7c2>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ff8:	4413      	add	r3, r2
 8006ffa:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	00da      	lsls	r2, r3, #3
 8007002:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007004:	4413      	add	r3, r2
 8007006:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800700a:	643b      	str	r3, [r7, #64]	@ 0x40
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	691b      	ldr	r3, [r3, #16]
 8007010:	b29a      	uxth	r2, r3
 8007012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007014:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4413      	add	r3, r2
 8007020:	881b      	ldrh	r3, [r3, #0]
 8007022:	b29b      	uxth	r3, r3
 8007024:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007028:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800702c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800702e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007030:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007034:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007036:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007038:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800703c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	441a      	add	r2, r3
 8007048:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800704a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800704e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007052:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800705a:	b29b      	uxth	r3, r3
 800705c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	881b      	ldrh	r3, [r3, #0]
 800706a:	b29b      	uxth	r3, r3
 800706c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007074:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	441a      	add	r2, r3
 8007080:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800708a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800708e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007092:	b29b      	uxth	r3, r3
 8007094:	8013      	strh	r3, [r2, #0]
 8007096:	e0bc      	b.n	8007212 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	881b      	ldrh	r3, [r3, #0]
 80070a4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80070a8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80070ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d01d      	beq.n	80070f0 <USB_ActivateEndpoint+0x89c>
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	781b      	ldrb	r3, [r3, #0]
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	4413      	add	r3, r2
 80070be:	881b      	ldrh	r3, [r3, #0]
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ca:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	441a      	add	r2, r3
 80070d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80070dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80070e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	4413      	add	r3, r2
 80070fa:	881b      	ldrh	r3, [r3, #0]
 80070fc:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8007100:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007108:	2b00      	cmp	r3, #0
 800710a:	d01d      	beq.n	8007148 <USB_ActivateEndpoint+0x8f4>
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	4413      	add	r3, r2
 8007116:	881b      	ldrh	r3, [r3, #0]
 8007118:	b29b      	uxth	r3, r3
 800711a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800711e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007122:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	441a      	add	r2, r3
 8007130:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800713c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007140:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007144:	b29b      	uxth	r3, r3
 8007146:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	78db      	ldrb	r3, [r3, #3]
 800714c:	2b01      	cmp	r3, #1
 800714e:	d024      	beq.n	800719a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	4413      	add	r3, r2
 800715a:	881b      	ldrh	r3, [r3, #0]
 800715c:	b29b      	uxth	r3, r3
 800715e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007162:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007166:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800716a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800716e:	f083 0320 	eor.w	r3, r3, #32
 8007172:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	441a      	add	r2, r3
 8007180:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007184:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007188:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800718c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007190:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007194:	b29b      	uxth	r3, r3
 8007196:	8013      	strh	r3, [r2, #0]
 8007198:	e01d      	b.n	80071d6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	4413      	add	r3, r2
 80071a4:	881b      	ldrh	r3, [r3, #0]
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071b0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	441a      	add	r2, r3
 80071be:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80071c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	4413      	add	r3, r2
 80071e0:	881b      	ldrh	r3, [r3, #0]
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071ec:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	441a      	add	r2, r3
 80071fa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80071fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007202:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007206:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800720a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800720e:	b29b      	uxth	r3, r3
 8007210:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007212:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8007216:	4618      	mov	r0, r3
 8007218:	379c      	adds	r7, #156	@ 0x9c
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop

08007224 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007224:	b480      	push	{r7}
 8007226:	b08d      	sub	sp, #52	@ 0x34
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	7b1b      	ldrb	r3, [r3, #12]
 8007232:	2b00      	cmp	r3, #0
 8007234:	f040 808e 	bne.w	8007354 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	785b      	ldrb	r3, [r3, #1]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d044      	beq.n	80072ca <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	4413      	add	r3, r2
 800724a:	881b      	ldrh	r3, [r3, #0]
 800724c:	81bb      	strh	r3, [r7, #12]
 800724e:	89bb      	ldrh	r3, [r7, #12]
 8007250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007254:	2b00      	cmp	r3, #0
 8007256:	d01b      	beq.n	8007290 <USB_DeactivateEndpoint+0x6c>
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	4413      	add	r3, r2
 8007262:	881b      	ldrh	r3, [r3, #0]
 8007264:	b29b      	uxth	r3, r3
 8007266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800726a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800726e:	817b      	strh	r3, [r7, #10]
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	441a      	add	r2, r3
 800727a:	897b      	ldrh	r3, [r7, #10]
 800727c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007280:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007284:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007288:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800728c:	b29b      	uxth	r3, r3
 800728e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	4413      	add	r3, r2
 800729a:	881b      	ldrh	r3, [r3, #0]
 800729c:	b29b      	uxth	r3, r3
 800729e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072a6:	813b      	strh	r3, [r7, #8]
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	441a      	add	r2, r3
 80072b2:	893b      	ldrh	r3, [r7, #8]
 80072b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	8013      	strh	r3, [r2, #0]
 80072c8:	e192      	b.n	80075f0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	4413      	add	r3, r2
 80072d4:	881b      	ldrh	r3, [r3, #0]
 80072d6:	827b      	strh	r3, [r7, #18]
 80072d8:	8a7b      	ldrh	r3, [r7, #18]
 80072da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d01b      	beq.n	800731a <USB_DeactivateEndpoint+0xf6>
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	881b      	ldrh	r3, [r3, #0]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072f8:	823b      	strh	r3, [r7, #16]
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	441a      	add	r2, r3
 8007304:	8a3b      	ldrh	r3, [r7, #16]
 8007306:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800730a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800730e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007316:	b29b      	uxth	r3, r3
 8007318:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4413      	add	r3, r2
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	b29b      	uxth	r3, r3
 8007328:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800732c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007330:	81fb      	strh	r3, [r7, #14]
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	441a      	add	r2, r3
 800733c:	89fb      	ldrh	r3, [r7, #14]
 800733e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007342:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007346:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800734a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800734e:	b29b      	uxth	r3, r3
 8007350:	8013      	strh	r3, [r2, #0]
 8007352:	e14d      	b.n	80075f0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	785b      	ldrb	r3, [r3, #1]
 8007358:	2b00      	cmp	r3, #0
 800735a:	f040 80a5 	bne.w	80074a8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	781b      	ldrb	r3, [r3, #0]
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	4413      	add	r3, r2
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	843b      	strh	r3, [r7, #32]
 800736c:	8c3b      	ldrh	r3, [r7, #32]
 800736e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d01b      	beq.n	80073ae <USB_DeactivateEndpoint+0x18a>
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	4413      	add	r3, r2
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	b29b      	uxth	r3, r3
 8007384:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007388:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800738c:	83fb      	strh	r3, [r7, #30]
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	441a      	add	r2, r3
 8007398:	8bfb      	ldrh	r3, [r7, #30]
 800739a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800739e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80073a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	83bb      	strh	r3, [r7, #28]
 80073bc:	8bbb      	ldrh	r3, [r7, #28]
 80073be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d01b      	beq.n	80073fe <USB_DeactivateEndpoint+0x1da>
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	4413      	add	r3, r2
 80073d0:	881b      	ldrh	r3, [r3, #0]
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073dc:	837b      	strh	r3, [r7, #26]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	441a      	add	r2, r3
 80073e8:	8b7b      	ldrh	r3, [r7, #26]
 80073ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4413      	add	r3, r2
 8007408:	881b      	ldrh	r3, [r3, #0]
 800740a:	b29b      	uxth	r3, r3
 800740c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007410:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007414:	833b      	strh	r3, [r7, #24]
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	441a      	add	r2, r3
 8007420:	8b3b      	ldrh	r3, [r7, #24]
 8007422:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007426:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800742a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800742e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007432:	b29b      	uxth	r3, r3
 8007434:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	881b      	ldrh	r3, [r3, #0]
 8007442:	b29b      	uxth	r3, r3
 8007444:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007448:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800744c:	82fb      	strh	r3, [r7, #22]
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	441a      	add	r2, r3
 8007458:	8afb      	ldrh	r3, [r7, #22]
 800745a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800745e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007462:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800746a:	b29b      	uxth	r3, r3
 800746c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	4413      	add	r3, r2
 8007478:	881b      	ldrh	r3, [r3, #0]
 800747a:	b29b      	uxth	r3, r3
 800747c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007484:	82bb      	strh	r3, [r7, #20]
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	441a      	add	r2, r3
 8007490:	8abb      	ldrh	r3, [r7, #20]
 8007492:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007496:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800749a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800749e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	8013      	strh	r3, [r2, #0]
 80074a6:	e0a3      	b.n	80075f0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4413      	add	r3, r2
 80074b2:	881b      	ldrh	r3, [r3, #0]
 80074b4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80074b6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80074b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d01b      	beq.n	80074f8 <USB_DeactivateEndpoint+0x2d4>
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	881b      	ldrh	r3, [r3, #0]
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074d6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	441a      	add	r2, r3
 80074e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80074e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80074f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	4413      	add	r3, r2
 8007502:	881b      	ldrh	r3, [r3, #0]
 8007504:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007506:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800750c:	2b00      	cmp	r3, #0
 800750e:	d01b      	beq.n	8007548 <USB_DeactivateEndpoint+0x324>
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	4413      	add	r3, r2
 800751a:	881b      	ldrh	r3, [r3, #0]
 800751c:	b29b      	uxth	r3, r3
 800751e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007526:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	009b      	lsls	r3, r3, #2
 8007530:	441a      	add	r2, r3
 8007532:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007534:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007538:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800753c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007540:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007544:	b29b      	uxth	r3, r3
 8007546:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	4413      	add	r3, r2
 8007552:	881b      	ldrh	r3, [r3, #0]
 8007554:	b29b      	uxth	r3, r3
 8007556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800755a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800755e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	441a      	add	r2, r3
 800756a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800756c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007570:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007574:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800757c:	b29b      	uxth	r3, r3
 800757e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	4413      	add	r3, r2
 800758a:	881b      	ldrh	r3, [r3, #0]
 800758c:	b29b      	uxth	r3, r3
 800758e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007592:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007596:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	441a      	add	r2, r3
 80075a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80075a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075ce:	847b      	strh	r3, [r7, #34]	@ 0x22
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	441a      	add	r2, r3
 80075da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80075dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3734      	adds	r7, #52	@ 0x34
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr

080075fe <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b0ac      	sub	sp, #176	@ 0xb0
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
 8007606:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	785b      	ldrb	r3, [r3, #1]
 800760c:	2b01      	cmp	r3, #1
 800760e:	f040 84ca 	bne.w	8007fa6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	699a      	ldr	r2, [r3, #24]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	429a      	cmp	r2, r3
 800761c:	d904      	bls.n	8007628 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007626:	e003      	b.n	8007630 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	7b1b      	ldrb	r3, [r3, #12]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d122      	bne.n	800767e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	6959      	ldr	r1, [r3, #20]
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	88da      	ldrh	r2, [r3, #6]
 8007640:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007644:	b29b      	uxth	r3, r3
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 febd 	bl	80083c6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	613b      	str	r3, [r7, #16]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007656:	b29b      	uxth	r3, r3
 8007658:	461a      	mov	r2, r3
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	4413      	add	r3, r2
 800765e:	613b      	str	r3, [r7, #16]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	00da      	lsls	r2, r3, #3
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	4413      	add	r3, r2
 800766a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800766e:	60fb      	str	r3, [r7, #12]
 8007670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007674:	b29a      	uxth	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	801a      	strh	r2, [r3, #0]
 800767a:	f000 bc6f 	b.w	8007f5c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	78db      	ldrb	r3, [r3, #3]
 8007682:	2b02      	cmp	r3, #2
 8007684:	f040 831e 	bne.w	8007cc4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	6a1a      	ldr	r2, [r3, #32]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	429a      	cmp	r2, r3
 8007692:	f240 82cf 	bls.w	8007c34 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	4413      	add	r3, r2
 80076a0:	881b      	ldrh	r3, [r3, #0]
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076ac:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	441a      	add	r2, r3
 80076ba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80076be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076c6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80076ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	6a1a      	ldr	r2, [r3, #32]
 80076d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076da:	1ad2      	subs	r2, r2, r3
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	4413      	add	r3, r2
 80076ea:	881b      	ldrh	r3, [r3, #0]
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f000 814f 	beq.w	8007996 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	785b      	ldrb	r3, [r3, #1]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d16b      	bne.n	80077dc <USB_EPStartXfer+0x1de>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800770e:	b29b      	uxth	r3, r3
 8007710:	461a      	mov	r2, r3
 8007712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007714:	4413      	add	r3, r2
 8007716:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	00da      	lsls	r2, r3, #3
 800771e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007720:	4413      	add	r3, r2
 8007722:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007726:	627b      	str	r3, [r7, #36]	@ 0x24
 8007728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772a:	881b      	ldrh	r3, [r3, #0]
 800772c:	b29b      	uxth	r3, r3
 800772e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007732:	b29a      	uxth	r2, r3
 8007734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007736:	801a      	strh	r2, [r3, #0]
 8007738:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10a      	bne.n	8007756 <USB_EPStartXfer+0x158>
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	881b      	ldrh	r3, [r3, #0]
 8007744:	b29b      	uxth	r3, r3
 8007746:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800774a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800774e:	b29a      	uxth	r2, r3
 8007750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007752:	801a      	strh	r2, [r3, #0]
 8007754:	e05b      	b.n	800780e <USB_EPStartXfer+0x210>
 8007756:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800775a:	2b3e      	cmp	r3, #62	@ 0x3e
 800775c:	d81c      	bhi.n	8007798 <USB_EPStartXfer+0x19a>
 800775e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007762:	085b      	lsrs	r3, r3, #1
 8007764:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007768:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800776c:	f003 0301 	and.w	r3, r3, #1
 8007770:	2b00      	cmp	r3, #0
 8007772:	d004      	beq.n	800777e <USB_EPStartXfer+0x180>
 8007774:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007778:	3301      	adds	r3, #1
 800777a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007780:	881b      	ldrh	r3, [r3, #0]
 8007782:	b29a      	uxth	r2, r3
 8007784:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007788:	b29b      	uxth	r3, r3
 800778a:	029b      	lsls	r3, r3, #10
 800778c:	b29b      	uxth	r3, r3
 800778e:	4313      	orrs	r3, r2
 8007790:	b29a      	uxth	r2, r3
 8007792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007794:	801a      	strh	r2, [r3, #0]
 8007796:	e03a      	b.n	800780e <USB_EPStartXfer+0x210>
 8007798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800779c:	095b      	lsrs	r3, r3, #5
 800779e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077a6:	f003 031f 	and.w	r3, r3, #31
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d104      	bne.n	80077b8 <USB_EPStartXfer+0x1ba>
 80077ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80077b2:	3b01      	subs	r3, #1
 80077b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ba:	881b      	ldrh	r3, [r3, #0]
 80077bc:	b29a      	uxth	r2, r3
 80077be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	029b      	lsls	r3, r3, #10
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	4313      	orrs	r3, r2
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d8:	801a      	strh	r2, [r3, #0]
 80077da:	e018      	b.n	800780e <USB_EPStartXfer+0x210>
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	785b      	ldrb	r3, [r3, #1]
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d114      	bne.n	800780e <USB_EPStartXfer+0x210>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	461a      	mov	r2, r3
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	4413      	add	r3, r2
 80077f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	00da      	lsls	r2, r3, #3
 80077fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077fc:	4413      	add	r3, r2
 80077fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007802:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007808:	b29a      	uxth	r2, r3
 800780a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800780c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	895b      	ldrh	r3, [r3, #10]
 8007812:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	6959      	ldr	r1, [r3, #20]
 800781a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800781e:	b29b      	uxth	r3, r3
 8007820:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 fdce 	bl	80083c6 <USB_WritePMA>
            ep->xfer_buff += len;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	695a      	ldr	r2, [r3, #20]
 800782e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007832:	441a      	add	r2, r3
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	6a1a      	ldr	r2, [r3, #32]
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	429a      	cmp	r2, r3
 8007842:	d907      	bls.n	8007854 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	6a1a      	ldr	r2, [r3, #32]
 8007848:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800784c:	1ad2      	subs	r2, r2, r3
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	621a      	str	r2, [r3, #32]
 8007852:	e006      	b.n	8007862 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	6a1b      	ldr	r3, [r3, #32]
 8007858:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	2200      	movs	r2, #0
 8007860:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	785b      	ldrb	r3, [r3, #1]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d16b      	bne.n	8007942 <USB_EPStartXfer+0x344>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	61bb      	str	r3, [r7, #24]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007874:	b29b      	uxth	r3, r3
 8007876:	461a      	mov	r2, r3
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	4413      	add	r3, r2
 800787c:	61bb      	str	r3, [r7, #24]
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	781b      	ldrb	r3, [r3, #0]
 8007882:	00da      	lsls	r2, r3, #3
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	4413      	add	r3, r2
 8007888:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800788c:	617b      	str	r3, [r7, #20]
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	b29b      	uxth	r3, r3
 8007894:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007898:	b29a      	uxth	r2, r3
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	801a      	strh	r2, [r3, #0]
 800789e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10a      	bne.n	80078bc <USB_EPStartXfer+0x2be>
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	881b      	ldrh	r3, [r3, #0]
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	801a      	strh	r2, [r3, #0]
 80078ba:	e05d      	b.n	8007978 <USB_EPStartXfer+0x37a>
 80078bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80078c2:	d81c      	bhi.n	80078fe <USB_EPStartXfer+0x300>
 80078c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078c8:	085b      	lsrs	r3, r3, #1
 80078ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80078ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078d2:	f003 0301 	and.w	r3, r3, #1
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d004      	beq.n	80078e4 <USB_EPStartXfer+0x2e6>
 80078da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078de:	3301      	adds	r3, #1
 80078e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	881b      	ldrh	r3, [r3, #0]
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	029b      	lsls	r3, r3, #10
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	4313      	orrs	r3, r2
 80078f6:	b29a      	uxth	r2, r3
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	801a      	strh	r2, [r3, #0]
 80078fc:	e03c      	b.n	8007978 <USB_EPStartXfer+0x37a>
 80078fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007902:	095b      	lsrs	r3, r3, #5
 8007904:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007908:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800790c:	f003 031f 	and.w	r3, r3, #31
 8007910:	2b00      	cmp	r3, #0
 8007912:	d104      	bne.n	800791e <USB_EPStartXfer+0x320>
 8007914:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007918:	3b01      	subs	r3, #1
 800791a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	b29a      	uxth	r2, r3
 8007924:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007928:	b29b      	uxth	r3, r3
 800792a:	029b      	lsls	r3, r3, #10
 800792c:	b29b      	uxth	r3, r3
 800792e:	4313      	orrs	r3, r2
 8007930:	b29b      	uxth	r3, r3
 8007932:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007936:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800793a:	b29a      	uxth	r2, r3
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	801a      	strh	r2, [r3, #0]
 8007940:	e01a      	b.n	8007978 <USB_EPStartXfer+0x37a>
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	785b      	ldrb	r3, [r3, #1]
 8007946:	2b01      	cmp	r3, #1
 8007948:	d116      	bne.n	8007978 <USB_EPStartXfer+0x37a>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	623b      	str	r3, [r7, #32]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007954:	b29b      	uxth	r3, r3
 8007956:	461a      	mov	r2, r3
 8007958:	6a3b      	ldr	r3, [r7, #32]
 800795a:	4413      	add	r3, r2
 800795c:	623b      	str	r3, [r7, #32]
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	00da      	lsls	r2, r3, #3
 8007964:	6a3b      	ldr	r3, [r7, #32]
 8007966:	4413      	add	r3, r2
 8007968:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800796c:	61fb      	str	r3, [r7, #28]
 800796e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007972:	b29a      	uxth	r2, r3
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	891b      	ldrh	r3, [r3, #8]
 800797c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	6959      	ldr	r1, [r3, #20]
 8007984:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007988:	b29b      	uxth	r3, r3
 800798a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f000 fd19 	bl	80083c6 <USB_WritePMA>
 8007994:	e2e2      	b.n	8007f5c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	785b      	ldrb	r3, [r3, #1]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d16b      	bne.n	8007a76 <USB_EPStartXfer+0x478>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	461a      	mov	r2, r3
 80079ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079ae:	4413      	add	r3, r2
 80079b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	00da      	lsls	r2, r3, #3
 80079b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079ba:	4413      	add	r3, r2
 80079bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80079c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80079c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079c4:	881b      	ldrh	r3, [r3, #0]
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079cc:	b29a      	uxth	r2, r3
 80079ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079d0:	801a      	strh	r2, [r3, #0]
 80079d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d10a      	bne.n	80079f0 <USB_EPStartXfer+0x3f2>
 80079da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	b29b      	uxth	r3, r3
 80079e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079ec:	801a      	strh	r2, [r3, #0]
 80079ee:	e05d      	b.n	8007aac <USB_EPStartXfer+0x4ae>
 80079f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80079f6:	d81c      	bhi.n	8007a32 <USB_EPStartXfer+0x434>
 80079f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079fc:	085b      	lsrs	r3, r3, #1
 80079fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a06:	f003 0301 	and.w	r3, r3, #1
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d004      	beq.n	8007a18 <USB_EPStartXfer+0x41a>
 8007a0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a12:	3301      	adds	r3, #1
 8007a14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a1a:	881b      	ldrh	r3, [r3, #0]
 8007a1c:	b29a      	uxth	r2, r3
 8007a1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	029b      	lsls	r3, r3, #10
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a2e:	801a      	strh	r2, [r3, #0]
 8007a30:	e03c      	b.n	8007aac <USB_EPStartXfer+0x4ae>
 8007a32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a36:	095b      	lsrs	r3, r3, #5
 8007a38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a40:	f003 031f 	and.w	r3, r3, #31
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d104      	bne.n	8007a52 <USB_EPStartXfer+0x454>
 8007a48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a54:	881b      	ldrh	r3, [r3, #0]
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	029b      	lsls	r3, r3, #10
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	4313      	orrs	r3, r2
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a72:	801a      	strh	r2, [r3, #0]
 8007a74:	e01a      	b.n	8007aac <USB_EPStartXfer+0x4ae>
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	785b      	ldrb	r3, [r3, #1]
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d116      	bne.n	8007aac <USB_EPStartXfer+0x4ae>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a8e:	4413      	add	r3, r2
 8007a90:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	781b      	ldrb	r3, [r3, #0]
 8007a96:	00da      	lsls	r2, r3, #3
 8007a98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a9a:	4413      	add	r3, r2
 8007a9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aa6:	b29a      	uxth	r2, r3
 8007aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aaa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	891b      	ldrh	r3, [r3, #8]
 8007ab0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	6959      	ldr	r1, [r3, #20]
 8007ab8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f000 fc7f 	bl	80083c6 <USB_WritePMA>
            ep->xfer_buff += len;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	695a      	ldr	r2, [r3, #20]
 8007acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ad0:	441a      	add	r2, r3
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	6a1a      	ldr	r2, [r3, #32]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d907      	bls.n	8007af2 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	6a1a      	ldr	r2, [r3, #32]
 8007ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aea:	1ad2      	subs	r2, r2, r3
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	621a      	str	r2, [r3, #32]
 8007af0:	e006      	b.n	8007b00 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	2200      	movs	r2, #0
 8007afe:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	785b      	ldrb	r3, [r3, #1]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d16b      	bne.n	8007be4 <USB_EPStartXfer+0x5e6>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	461a      	mov	r2, r3
 8007b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1c:	4413      	add	r3, r2
 8007b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	00da      	lsls	r2, r3, #3
 8007b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b28:	4413      	add	r3, r2
 8007b2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b32:	881b      	ldrh	r3, [r3, #0]
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b3e:	801a      	strh	r2, [r3, #0]
 8007b40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d10a      	bne.n	8007b5e <USB_EPStartXfer+0x560>
 8007b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b4a:	881b      	ldrh	r3, [r3, #0]
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b5a:	801a      	strh	r2, [r3, #0]
 8007b5c:	e05b      	b.n	8007c16 <USB_EPStartXfer+0x618>
 8007b5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b62:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b64:	d81c      	bhi.n	8007ba0 <USB_EPStartXfer+0x5a2>
 8007b66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b6a:	085b      	lsrs	r3, r3, #1
 8007b6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b74:	f003 0301 	and.w	r3, r3, #1
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d004      	beq.n	8007b86 <USB_EPStartXfer+0x588>
 8007b7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b80:	3301      	adds	r3, #1
 8007b82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	b29a      	uxth	r2, r3
 8007b8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	029b      	lsls	r3, r3, #10
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	4313      	orrs	r3, r2
 8007b98:	b29a      	uxth	r2, r3
 8007b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b9c:	801a      	strh	r2, [r3, #0]
 8007b9e:	e03a      	b.n	8007c16 <USB_EPStartXfer+0x618>
 8007ba0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ba4:	095b      	lsrs	r3, r3, #5
 8007ba6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007baa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bae:	f003 031f 	and.w	r3, r3, #31
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d104      	bne.n	8007bc0 <USB_EPStartXfer+0x5c2>
 8007bb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc2:	881b      	ldrh	r3, [r3, #0]
 8007bc4:	b29a      	uxth	r2, r3
 8007bc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	029b      	lsls	r3, r3, #10
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be0:	801a      	strh	r2, [r3, #0]
 8007be2:	e018      	b.n	8007c16 <USB_EPStartXfer+0x618>
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	785b      	ldrb	r3, [r3, #1]
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d114      	bne.n	8007c16 <USB_EPStartXfer+0x618>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bf8:	4413      	add	r3, r2
 8007bfa:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	00da      	lsls	r2, r3, #3
 8007c02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c04:	4413      	add	r3, r2
 8007c06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c14:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	895b      	ldrh	r3, [r3, #10]
 8007c1a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	6959      	ldr	r1, [r3, #20]
 8007c22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 fbca 	bl	80083c6 <USB_WritePMA>
 8007c32:	e193      	b.n	8007f5c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	4413      	add	r3, r2
 8007c46:	881b      	ldrh	r3, [r3, #0]
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007c4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c52:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	441a      	add	r2, r3
 8007c60:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007c64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	461a      	mov	r2, r3
 8007c86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c88:	4413      	add	r3, r2
 8007c8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	00da      	lsls	r2, r3, #3
 8007c92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c94:	4413      	add	r3, r2
 8007c96:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ca0:	b29a      	uxth	r2, r3
 8007ca2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ca4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	891b      	ldrh	r3, [r3, #8]
 8007caa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	6959      	ldr	r1, [r3, #20]
 8007cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 fb82 	bl	80083c6 <USB_WritePMA>
 8007cc2:	e14b      	b.n	8007f5c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	6a1a      	ldr	r2, [r3, #32]
 8007cc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ccc:	1ad2      	subs	r2, r2, r3
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	4413      	add	r3, r2
 8007cdc:	881b      	ldrh	r3, [r3, #0]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f000 809a 	beq.w	8007e1e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	673b      	str	r3, [r7, #112]	@ 0x70
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	785b      	ldrb	r3, [r3, #1]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d16b      	bne.n	8007dce <USB_EPStartXfer+0x7d0>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	461a      	mov	r2, r3
 8007d04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d06:	4413      	add	r3, r2
 8007d08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	00da      	lsls	r2, r3, #3
 8007d10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d12:	4413      	add	r3, r2
 8007d14:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d18:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d1c:	881b      	ldrh	r3, [r3, #0]
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d24:	b29a      	uxth	r2, r3
 8007d26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d28:	801a      	strh	r2, [r3, #0]
 8007d2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d10a      	bne.n	8007d48 <USB_EPStartXfer+0x74a>
 8007d32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d34:	881b      	ldrh	r3, [r3, #0]
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d44:	801a      	strh	r2, [r3, #0]
 8007d46:	e05b      	b.n	8007e00 <USB_EPStartXfer+0x802>
 8007d48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007d4e:	d81c      	bhi.n	8007d8a <USB_EPStartXfer+0x78c>
 8007d50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d54:	085b      	lsrs	r3, r3, #1
 8007d56:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d5e:	f003 0301 	and.w	r3, r3, #1
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d004      	beq.n	8007d70 <USB_EPStartXfer+0x772>
 8007d66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d72:	881b      	ldrh	r3, [r3, #0]
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	029b      	lsls	r3, r3, #10
 8007d7e:	b29b      	uxth	r3, r3
 8007d80:	4313      	orrs	r3, r2
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d86:	801a      	strh	r2, [r3, #0]
 8007d88:	e03a      	b.n	8007e00 <USB_EPStartXfer+0x802>
 8007d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d8e:	095b      	lsrs	r3, r3, #5
 8007d90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d98:	f003 031f 	and.w	r3, r3, #31
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d104      	bne.n	8007daa <USB_EPStartXfer+0x7ac>
 8007da0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007da4:	3b01      	subs	r3, #1
 8007da6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007daa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	b29a      	uxth	r2, r3
 8007db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	029b      	lsls	r3, r3, #10
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dca:	801a      	strh	r2, [r3, #0]
 8007dcc:	e018      	b.n	8007e00 <USB_EPStartXfer+0x802>
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	785b      	ldrb	r3, [r3, #1]
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d114      	bne.n	8007e00 <USB_EPStartXfer+0x802>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	461a      	mov	r2, r3
 8007de0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007de2:	4413      	add	r3, r2
 8007de4:	673b      	str	r3, [r7, #112]	@ 0x70
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	00da      	lsls	r2, r3, #3
 8007dec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007dee:	4413      	add	r3, r2
 8007df0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007df4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007df6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dfe:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	895b      	ldrh	r3, [r3, #10]
 8007e04:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	6959      	ldr	r1, [r3, #20]
 8007e0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 fad5 	bl	80083c6 <USB_WritePMA>
 8007e1c:	e09e      	b.n	8007f5c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	785b      	ldrb	r3, [r3, #1]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d16b      	bne.n	8007efe <USB_EPStartXfer+0x900>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	461a      	mov	r2, r3
 8007e34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007e36:	4413      	add	r3, r2
 8007e38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	00da      	lsls	r2, r3, #3
 8007e40:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007e42:	4413      	add	r3, r2
 8007e44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e48:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e4c:	881b      	ldrh	r3, [r3, #0]
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e54:	b29a      	uxth	r2, r3
 8007e56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e58:	801a      	strh	r2, [r3, #0]
 8007e5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d10a      	bne.n	8007e78 <USB_EPStartXfer+0x87a>
 8007e62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e64:	881b      	ldrh	r3, [r3, #0]
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e70:	b29a      	uxth	r2, r3
 8007e72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e74:	801a      	strh	r2, [r3, #0]
 8007e76:	e063      	b.n	8007f40 <USB_EPStartXfer+0x942>
 8007e78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e7c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e7e:	d81c      	bhi.n	8007eba <USB_EPStartXfer+0x8bc>
 8007e80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e84:	085b      	lsrs	r3, r3, #1
 8007e86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d004      	beq.n	8007ea0 <USB_EPStartXfer+0x8a2>
 8007e96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007ea0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ea2:	881b      	ldrh	r3, [r3, #0]
 8007ea4:	b29a      	uxth	r2, r3
 8007ea6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	029b      	lsls	r3, r3, #10
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	b29a      	uxth	r2, r3
 8007eb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007eb6:	801a      	strh	r2, [r3, #0]
 8007eb8:	e042      	b.n	8007f40 <USB_EPStartXfer+0x942>
 8007eba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ebe:	095b      	lsrs	r3, r3, #5
 8007ec0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ec8:	f003 031f 	and.w	r3, r3, #31
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d104      	bne.n	8007eda <USB_EPStartXfer+0x8dc>
 8007ed0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007eda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007edc:	881b      	ldrh	r3, [r3, #0]
 8007ede:	b29a      	uxth	r2, r3
 8007ee0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	029b      	lsls	r3, r3, #10
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	4313      	orrs	r3, r2
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ef6:	b29a      	uxth	r2, r3
 8007ef8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007efa:	801a      	strh	r2, [r3, #0]
 8007efc:	e020      	b.n	8007f40 <USB_EPStartXfer+0x942>
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	785b      	ldrb	r3, [r3, #1]
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d11c      	bne.n	8007f40 <USB_EPStartXfer+0x942>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	461a      	mov	r2, r3
 8007f16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	00da      	lsls	r2, r3, #3
 8007f26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f2a:	4413      	add	r3, r2
 8007f2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f38:	b29a      	uxth	r2, r3
 8007f3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007f3e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	891b      	ldrh	r3, [r3, #8]
 8007f44:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	6959      	ldr	r1, [r3, #20]
 8007f4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fa35 	bl	80083c6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	4413      	add	r3, r2
 8007f66:	881b      	ldrh	r3, [r3, #0]
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f72:	817b      	strh	r3, [r7, #10]
 8007f74:	897b      	ldrh	r3, [r7, #10]
 8007f76:	f083 0310 	eor.w	r3, r3, #16
 8007f7a:	817b      	strh	r3, [r7, #10]
 8007f7c:	897b      	ldrh	r3, [r7, #10]
 8007f7e:	f083 0320 	eor.w	r3, r3, #32
 8007f82:	817b      	strh	r3, [r7, #10]
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	441a      	add	r2, r3
 8007f8e:	897b      	ldrh	r3, [r7, #10]
 8007f90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	8013      	strh	r3, [r2, #0]
 8007fa4:	e0d5      	b.n	8008152 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	7b1b      	ldrb	r3, [r3, #12]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d156      	bne.n	800805c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d122      	bne.n	8007ffc <USB_EPStartXfer+0x9fe>
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	78db      	ldrb	r3, [r3, #3]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d11e      	bne.n	8007ffc <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	4413      	add	r3, r2
 8007fc8:	881b      	ldrh	r3, [r3, #0]
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fd4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	441a      	add	r2, r3
 8007fe2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007fe6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007ff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	8013      	strh	r3, [r2, #0]
 8007ffa:	e01d      	b.n	8008038 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	881b      	ldrh	r3, [r3, #0]
 8008008:	b29b      	uxth	r3, r3
 800800a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800800e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008012:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	009b      	lsls	r3, r3, #2
 800801e:	441a      	add	r2, r3
 8008020:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8008024:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008028:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800802c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008034:	b29b      	uxth	r3, r3
 8008036:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	699a      	ldr	r2, [r3, #24]
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	429a      	cmp	r2, r3
 8008042:	d907      	bls.n	8008054 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	699a      	ldr	r2, [r3, #24]
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	1ad2      	subs	r2, r2, r3
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	619a      	str	r2, [r3, #24]
 8008052:	e054      	b.n	80080fe <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	2200      	movs	r2, #0
 8008058:	619a      	str	r2, [r3, #24]
 800805a:	e050      	b.n	80080fe <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	78db      	ldrb	r3, [r3, #3]
 8008060:	2b02      	cmp	r3, #2
 8008062:	d142      	bne.n	80080ea <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	69db      	ldr	r3, [r3, #28]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d048      	beq.n	80080fe <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	4413      	add	r3, r2
 8008076:	881b      	ldrh	r3, [r3, #0]
 8008078:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800807c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008080:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008084:	2b00      	cmp	r3, #0
 8008086:	d005      	beq.n	8008094 <USB_EPStartXfer+0xa96>
 8008088:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800808c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008090:	2b00      	cmp	r3, #0
 8008092:	d10b      	bne.n	80080ac <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008094:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800809c:	2b00      	cmp	r3, #0
 800809e:	d12e      	bne.n	80080fe <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80080a0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80080a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d128      	bne.n	80080fe <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	009b      	lsls	r3, r3, #2
 80080b4:	4413      	add	r3, r2
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080c2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	441a      	add	r2, r3
 80080d0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80080d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	8013      	strh	r3, [r2, #0]
 80080e8:	e009      	b.n	80080fe <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	78db      	ldrb	r3, [r3, #3]
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	d103      	bne.n	80080fa <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	2200      	movs	r2, #0
 80080f6:	619a      	str	r2, [r3, #24]
 80080f8:	e001      	b.n	80080fe <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e02a      	b.n	8008154 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	4413      	add	r3, r2
 8008108:	881b      	ldrh	r3, [r3, #0]
 800810a:	b29b      	uxth	r3, r3
 800810c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008110:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008114:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008118:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800811c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008120:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008124:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008128:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800812c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	441a      	add	r2, r3
 800813a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800813e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008142:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008146:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800814a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800814e:	b29b      	uxth	r3, r3
 8008150:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008152:	2300      	movs	r3, #0
}
 8008154:	4618      	mov	r0, r3
 8008156:	37b0      	adds	r7, #176	@ 0xb0
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800815c:	b480      	push	{r7}
 800815e:	b085      	sub	sp, #20
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	785b      	ldrb	r3, [r3, #1]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d020      	beq.n	80081b0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	4413      	add	r3, r2
 8008178:	881b      	ldrh	r3, [r3, #0]
 800817a:	b29b      	uxth	r3, r3
 800817c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008180:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008184:	81bb      	strh	r3, [r7, #12]
 8008186:	89bb      	ldrh	r3, [r7, #12]
 8008188:	f083 0310 	eor.w	r3, r3, #16
 800818c:	81bb      	strh	r3, [r7, #12]
 800818e:	687a      	ldr	r2, [r7, #4]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	781b      	ldrb	r3, [r3, #0]
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	441a      	add	r2, r3
 8008198:	89bb      	ldrh	r3, [r7, #12]
 800819a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800819e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	8013      	strh	r3, [r2, #0]
 80081ae:	e01f      	b.n	80081f0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	4413      	add	r3, r2
 80081ba:	881b      	ldrh	r3, [r3, #0]
 80081bc:	b29b      	uxth	r3, r3
 80081be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081c6:	81fb      	strh	r3, [r7, #14]
 80081c8:	89fb      	ldrh	r3, [r7, #14]
 80081ca:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80081ce:	81fb      	strh	r3, [r7, #14]
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	441a      	add	r2, r3
 80081da:	89fb      	ldrh	r3, [r7, #14]
 80081dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3714      	adds	r7, #20
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr

080081fe <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80081fe:	b480      	push	{r7}
 8008200:	b087      	sub	sp, #28
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
 8008206:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	785b      	ldrb	r3, [r3, #1]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d04c      	beq.n	80082aa <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	4413      	add	r3, r2
 800821a:	881b      	ldrh	r3, [r3, #0]
 800821c:	823b      	strh	r3, [r7, #16]
 800821e:	8a3b      	ldrh	r3, [r7, #16]
 8008220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008224:	2b00      	cmp	r3, #0
 8008226:	d01b      	beq.n	8008260 <USB_EPClearStall+0x62>
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4413      	add	r3, r2
 8008232:	881b      	ldrh	r3, [r3, #0]
 8008234:	b29b      	uxth	r3, r3
 8008236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800823a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800823e:	81fb      	strh	r3, [r7, #14]
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	441a      	add	r2, r3
 800824a:	89fb      	ldrh	r3, [r7, #14]
 800824c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008250:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008254:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008258:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800825c:	b29b      	uxth	r3, r3
 800825e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	78db      	ldrb	r3, [r3, #3]
 8008264:	2b01      	cmp	r3, #1
 8008266:	d06c      	beq.n	8008342 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	881b      	ldrh	r3, [r3, #0]
 8008274:	b29b      	uxth	r3, r3
 8008276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800827a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800827e:	81bb      	strh	r3, [r7, #12]
 8008280:	89bb      	ldrh	r3, [r7, #12]
 8008282:	f083 0320 	eor.w	r3, r3, #32
 8008286:	81bb      	strh	r3, [r7, #12]
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	441a      	add	r2, r3
 8008292:	89bb      	ldrh	r3, [r7, #12]
 8008294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800829c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	8013      	strh	r3, [r2, #0]
 80082a8:	e04b      	b.n	8008342 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	881b      	ldrh	r3, [r3, #0]
 80082b6:	82fb      	strh	r3, [r7, #22]
 80082b8:	8afb      	ldrh	r3, [r7, #22]
 80082ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d01b      	beq.n	80082fa <USB_EPClearStall+0xfc>
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4413      	add	r3, r2
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082d8:	82bb      	strh	r3, [r7, #20]
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	441a      	add	r2, r3
 80082e4:	8abb      	ldrh	r3, [r7, #20]
 80082e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80082f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	881b      	ldrh	r3, [r3, #0]
 8008306:	b29b      	uxth	r3, r3
 8008308:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800830c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008310:	827b      	strh	r3, [r7, #18]
 8008312:	8a7b      	ldrh	r3, [r7, #18]
 8008314:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008318:	827b      	strh	r3, [r7, #18]
 800831a:	8a7b      	ldrh	r3, [r7, #18]
 800831c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008320:	827b      	strh	r3, [r7, #18]
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	441a      	add	r2, r3
 800832c:	8a7b      	ldrh	r3, [r7, #18]
 800832e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008332:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800833a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800833e:	b29b      	uxth	r3, r3
 8008340:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008342:	2300      	movs	r3, #0
}
 8008344:	4618      	mov	r0, r3
 8008346:	371c      	adds	r7, #28
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	460b      	mov	r3, r1
 800835a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800835c:	78fb      	ldrb	r3, [r7, #3]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d103      	bne.n	800836a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2280      	movs	r2, #128	@ 0x80
 8008366:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800836a:	2300      	movs	r3, #0
}
 800836c:	4618      	mov	r0, r3
 800836e:	370c      	adds	r7, #12
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008378:	b480      	push	{r7}
 800837a:	b083      	sub	sp, #12
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008386:	b29b      	uxth	r3, r3
 8008388:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800838c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008390:	b29a      	uxth	r2, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	370c      	adds	r7, #12
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr

080083a6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80083a6:	b480      	push	{r7}
 80083a8:	b085      	sub	sp, #20
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80083b8:	68fb      	ldr	r3, [r7, #12]
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr

080083c6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b08b      	sub	sp, #44	@ 0x2c
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	60f8      	str	r0, [r7, #12]
 80083ce:	60b9      	str	r1, [r7, #8]
 80083d0:	4611      	mov	r1, r2
 80083d2:	461a      	mov	r2, r3
 80083d4:	460b      	mov	r3, r1
 80083d6:	80fb      	strh	r3, [r7, #6]
 80083d8:	4613      	mov	r3, r2
 80083da:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80083dc:	88bb      	ldrh	r3, [r7, #4]
 80083de:	3301      	adds	r3, #1
 80083e0:	085b      	lsrs	r3, r3, #1
 80083e2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80083ec:	88fa      	ldrh	r2, [r7, #6]
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	4413      	add	r3, r2
 80083f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80083f6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80083fc:	e01c      	b.n	8008438 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	3301      	adds	r3, #1
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	b21b      	sxth	r3, r3
 800840c:	021b      	lsls	r3, r3, #8
 800840e:	b21a      	sxth	r2, r3
 8008410:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008414:	4313      	orrs	r3, r2
 8008416:	b21b      	sxth	r3, r3
 8008418:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800841a:	6a3b      	ldr	r3, [r7, #32]
 800841c:	8a7a      	ldrh	r2, [r7, #18]
 800841e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008420:	6a3b      	ldr	r3, [r7, #32]
 8008422:	3302      	adds	r3, #2
 8008424:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008426:	69fb      	ldr	r3, [r7, #28]
 8008428:	3301      	adds	r3, #1
 800842a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800842c:	69fb      	ldr	r3, [r7, #28]
 800842e:	3301      	adds	r3, #1
 8008430:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008434:	3b01      	subs	r3, #1
 8008436:	627b      	str	r3, [r7, #36]	@ 0x24
 8008438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1df      	bne.n	80083fe <USB_WritePMA+0x38>
  }
}
 800843e:	bf00      	nop
 8008440:	bf00      	nop
 8008442:	372c      	adds	r7, #44	@ 0x2c
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800844c:	b480      	push	{r7}
 800844e:	b08b      	sub	sp, #44	@ 0x2c
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	4611      	mov	r1, r2
 8008458:	461a      	mov	r2, r3
 800845a:	460b      	mov	r3, r1
 800845c:	80fb      	strh	r3, [r7, #6]
 800845e:	4613      	mov	r3, r2
 8008460:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008462:	88bb      	ldrh	r3, [r7, #4]
 8008464:	085b      	lsrs	r3, r3, #1
 8008466:	b29b      	uxth	r3, r3
 8008468:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008472:	88fa      	ldrh	r2, [r7, #6]
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	4413      	add	r3, r2
 8008478:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800847c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800847e:	69bb      	ldr	r3, [r7, #24]
 8008480:	627b      	str	r3, [r7, #36]	@ 0x24
 8008482:	e018      	b.n	80084b6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008484:	6a3b      	ldr	r3, [r7, #32]
 8008486:	881b      	ldrh	r3, [r3, #0]
 8008488:	b29b      	uxth	r3, r3
 800848a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800848c:	6a3b      	ldr	r3, [r7, #32]
 800848e:	3302      	adds	r3, #2
 8008490:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	b2da      	uxtb	r2, r3
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	3301      	adds	r3, #1
 800849e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	0a1b      	lsrs	r3, r3, #8
 80084a4:	b2da      	uxtb	r2, r3
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	3301      	adds	r3, #1
 80084ae:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80084b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b2:	3b01      	subs	r3, #1
 80084b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80084b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1e3      	bne.n	8008484 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80084bc:	88bb      	ldrh	r3, [r7, #4]
 80084be:	f003 0301 	and.w	r3, r3, #1
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d007      	beq.n	80084d8 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80084c8:	6a3b      	ldr	r3, [r7, #32]
 80084ca:	881b      	ldrh	r3, [r3, #0]
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	b2da      	uxtb	r2, r3
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	701a      	strb	r2, [r3, #0]
  }
}
 80084d8:	bf00      	nop
 80084da:	372c      	adds	r7, #44	@ 0x2c
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	460b      	mov	r3, r1
 80084ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80084f0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80084f4:	f002 f8fc 	bl	800a6f0 <USBD_static_malloc>
 80084f8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d105      	bne.n	800850c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8008508:	2302      	movs	r3, #2
 800850a:	e066      	b.n	80085da <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	7c1b      	ldrb	r3, [r3, #16]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d119      	bne.n	8008550 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800851c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008520:	2202      	movs	r2, #2
 8008522:	2181      	movs	r1, #129	@ 0x81
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f001 ff8a 	bl	800a43e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2201      	movs	r2, #1
 800852e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008530:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008534:	2202      	movs	r2, #2
 8008536:	2101      	movs	r1, #1
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f001 ff80 	bl	800a43e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2201      	movs	r2, #1
 8008542:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2210      	movs	r2, #16
 800854a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800854e:	e016      	b.n	800857e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008550:	2340      	movs	r3, #64	@ 0x40
 8008552:	2202      	movs	r2, #2
 8008554:	2181      	movs	r1, #129	@ 0x81
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f001 ff71 	bl	800a43e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008562:	2340      	movs	r3, #64	@ 0x40
 8008564:	2202      	movs	r2, #2
 8008566:	2101      	movs	r1, #1
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f001 ff68 	bl	800a43e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2201      	movs	r2, #1
 8008572:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2210      	movs	r2, #16
 800857a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800857e:	2308      	movs	r3, #8
 8008580:	2203      	movs	r2, #3
 8008582:	2182      	movs	r1, #130	@ 0x82
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f001 ff5a 	bl	800a43e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2201      	movs	r2, #1
 800858e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	7c1b      	ldrb	r3, [r3, #16]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d109      	bne.n	80085c8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80085ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80085be:	2101      	movs	r1, #1
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f002 f82b 	bl	800a61c <USBD_LL_PrepareReceive>
 80085c6:	e007      	b.n	80085d8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80085ce:	2340      	movs	r3, #64	@ 0x40
 80085d0:	2101      	movs	r1, #1
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f002 f822 	bl	800a61c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3710      	adds	r7, #16
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}

080085e2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085e2:	b580      	push	{r7, lr}
 80085e4:	b082      	sub	sp, #8
 80085e6:	af00      	add	r7, sp, #0
 80085e8:	6078      	str	r0, [r7, #4]
 80085ea:	460b      	mov	r3, r1
 80085ec:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80085ee:	2181      	movs	r1, #129	@ 0x81
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f001 ff4a 	bl	800a48a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80085fc:	2101      	movs	r1, #1
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f001 ff43 	bl	800a48a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800860c:	2182      	movs	r1, #130	@ 0x82
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f001 ff3b 	bl	800a48a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00e      	beq.n	800864c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800863e:	4618      	mov	r0, r3
 8008640:	f002 f864 	bl	800a70c <USBD_static_free>
    pdev->pClassData = NULL;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	3708      	adds	r7, #8
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
	...

08008658 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008668:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800866a:	2300      	movs	r3, #0
 800866c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800866e:	2300      	movs	r3, #0
 8008670:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008672:	2300      	movs	r3, #0
 8008674:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d101      	bne.n	8008680 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800867c:	2303      	movs	r3, #3
 800867e:	e0af      	b.n	80087e0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	781b      	ldrb	r3, [r3, #0]
 8008684:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008688:	2b00      	cmp	r3, #0
 800868a:	d03f      	beq.n	800870c <USBD_CDC_Setup+0xb4>
 800868c:	2b20      	cmp	r3, #32
 800868e:	f040 809f 	bne.w	80087d0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	88db      	ldrh	r3, [r3, #6]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d02e      	beq.n	80086f8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	b25b      	sxtb	r3, r3
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	da16      	bge.n	80086d2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80086b0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	88d2      	ldrh	r2, [r2, #6]
 80086b6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	88db      	ldrh	r3, [r3, #6]
 80086bc:	2b07      	cmp	r3, #7
 80086be:	bf28      	it	cs
 80086c0:	2307      	movcs	r3, #7
 80086c2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	89fa      	ldrh	r2, [r7, #14]
 80086c8:	4619      	mov	r1, r3
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f001 facf 	bl	8009c6e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80086d0:	e085      	b.n	80087de <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	785a      	ldrb	r2, [r3, #1]
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	88db      	ldrh	r3, [r3, #6]
 80086e0:	b2da      	uxtb	r2, r3
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80086e8:	6939      	ldr	r1, [r7, #16]
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	88db      	ldrh	r3, [r3, #6]
 80086ee:	461a      	mov	r2, r3
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f001 fae8 	bl	8009cc6 <USBD_CtlPrepareRx>
      break;
 80086f6:	e072      	b.n	80087de <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	683a      	ldr	r2, [r7, #0]
 8008702:	7850      	ldrb	r0, [r2, #1]
 8008704:	2200      	movs	r2, #0
 8008706:	6839      	ldr	r1, [r7, #0]
 8008708:	4798      	blx	r3
      break;
 800870a:	e068      	b.n	80087de <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	785b      	ldrb	r3, [r3, #1]
 8008710:	2b0b      	cmp	r3, #11
 8008712:	d852      	bhi.n	80087ba <USBD_CDC_Setup+0x162>
 8008714:	a201      	add	r2, pc, #4	@ (adr r2, 800871c <USBD_CDC_Setup+0xc4>)
 8008716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800871a:	bf00      	nop
 800871c:	0800874d 	.word	0x0800874d
 8008720:	080087c9 	.word	0x080087c9
 8008724:	080087bb 	.word	0x080087bb
 8008728:	080087bb 	.word	0x080087bb
 800872c:	080087bb 	.word	0x080087bb
 8008730:	080087bb 	.word	0x080087bb
 8008734:	080087bb 	.word	0x080087bb
 8008738:	080087bb 	.word	0x080087bb
 800873c:	080087bb 	.word	0x080087bb
 8008740:	080087bb 	.word	0x080087bb
 8008744:	08008777 	.word	0x08008777
 8008748:	080087a1 	.word	0x080087a1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008752:	b2db      	uxtb	r3, r3
 8008754:	2b03      	cmp	r3, #3
 8008756:	d107      	bne.n	8008768 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008758:	f107 030a 	add.w	r3, r7, #10
 800875c:	2202      	movs	r2, #2
 800875e:	4619      	mov	r1, r3
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f001 fa84 	bl	8009c6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008766:	e032      	b.n	80087ce <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f001 fa0e 	bl	8009b8c <USBD_CtlError>
            ret = USBD_FAIL;
 8008770:	2303      	movs	r3, #3
 8008772:	75fb      	strb	r3, [r7, #23]
          break;
 8008774:	e02b      	b.n	80087ce <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800877c:	b2db      	uxtb	r3, r3
 800877e:	2b03      	cmp	r3, #3
 8008780:	d107      	bne.n	8008792 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008782:	f107 030d 	add.w	r3, r7, #13
 8008786:	2201      	movs	r2, #1
 8008788:	4619      	mov	r1, r3
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f001 fa6f 	bl	8009c6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008790:	e01d      	b.n	80087ce <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008792:	6839      	ldr	r1, [r7, #0]
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f001 f9f9 	bl	8009b8c <USBD_CtlError>
            ret = USBD_FAIL;
 800879a:	2303      	movs	r3, #3
 800879c:	75fb      	strb	r3, [r7, #23]
          break;
 800879e:	e016      	b.n	80087ce <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	2b03      	cmp	r3, #3
 80087aa:	d00f      	beq.n	80087cc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80087ac:	6839      	ldr	r1, [r7, #0]
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f001 f9ec 	bl	8009b8c <USBD_CtlError>
            ret = USBD_FAIL;
 80087b4:	2303      	movs	r3, #3
 80087b6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80087b8:	e008      	b.n	80087cc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80087ba:	6839      	ldr	r1, [r7, #0]
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f001 f9e5 	bl	8009b8c <USBD_CtlError>
          ret = USBD_FAIL;
 80087c2:	2303      	movs	r3, #3
 80087c4:	75fb      	strb	r3, [r7, #23]
          break;
 80087c6:	e002      	b.n	80087ce <USBD_CDC_Setup+0x176>
          break;
 80087c8:	bf00      	nop
 80087ca:	e008      	b.n	80087de <USBD_CDC_Setup+0x186>
          break;
 80087cc:	bf00      	nop
      }
      break;
 80087ce:	e006      	b.n	80087de <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80087d0:	6839      	ldr	r1, [r7, #0]
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f001 f9da 	bl	8009b8c <USBD_CtlError>
      ret = USBD_FAIL;
 80087d8:	2303      	movs	r3, #3
 80087da:	75fb      	strb	r3, [r7, #23]
      break;
 80087dc:	bf00      	nop
  }

  return (uint8_t)ret;
 80087de:	7dfb      	ldrb	r3, [r7, #23]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3718      	adds	r7, #24
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	460b      	mov	r3, r1
 80087f2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80087fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008806:	2303      	movs	r3, #3
 8008808:	e04f      	b.n	80088aa <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008810:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008812:	78fa      	ldrb	r2, [r7, #3]
 8008814:	6879      	ldr	r1, [r7, #4]
 8008816:	4613      	mov	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	4413      	add	r3, r2
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	440b      	add	r3, r1
 8008820:	3318      	adds	r3, #24
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d029      	beq.n	800887c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008828:	78fa      	ldrb	r2, [r7, #3]
 800882a:	6879      	ldr	r1, [r7, #4]
 800882c:	4613      	mov	r3, r2
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	4413      	add	r3, r2
 8008832:	009b      	lsls	r3, r3, #2
 8008834:	440b      	add	r3, r1
 8008836:	3318      	adds	r3, #24
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	78f9      	ldrb	r1, [r7, #3]
 800883c:	68f8      	ldr	r0, [r7, #12]
 800883e:	460b      	mov	r3, r1
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	440b      	add	r3, r1
 8008844:	00db      	lsls	r3, r3, #3
 8008846:	4403      	add	r3, r0
 8008848:	3320      	adds	r3, #32
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008850:	fb01 f303 	mul.w	r3, r1, r3
 8008854:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008856:	2b00      	cmp	r3, #0
 8008858:	d110      	bne.n	800887c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800885a:	78fa      	ldrb	r2, [r7, #3]
 800885c:	6879      	ldr	r1, [r7, #4]
 800885e:	4613      	mov	r3, r2
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	4413      	add	r3, r2
 8008864:	009b      	lsls	r3, r3, #2
 8008866:	440b      	add	r3, r1
 8008868:	3318      	adds	r3, #24
 800886a:	2200      	movs	r2, #0
 800886c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800886e:	78f9      	ldrb	r1, [r7, #3]
 8008870:	2300      	movs	r3, #0
 8008872:	2200      	movs	r2, #0
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f001 feb0 	bl	800a5da <USBD_LL_Transmit>
 800887a:	e015      	b.n	80088a8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	2200      	movs	r2, #0
 8008880:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00b      	beq.n	80088a8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	68ba      	ldr	r2, [r7, #8]
 800889a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80088a4:	78fa      	ldrb	r2, [r7, #3]
 80088a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b084      	sub	sp, #16
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
 80088ba:	460b      	mov	r3, r1
 80088bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088c4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d101      	bne.n	80088d4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80088d0:	2303      	movs	r3, #3
 80088d2:	e015      	b.n	8008900 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80088d4:	78fb      	ldrb	r3, [r7, #3]
 80088d6:	4619      	mov	r1, r3
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f001 fec0 	bl	800a65e <USBD_LL_GetRxDataSize>
 80088de:	4602      	mov	r2, r0
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80088ec:	68db      	ldr	r3, [r3, #12]
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80088fa:	4611      	mov	r1, r2
 80088fc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008916:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d101      	bne.n	8008922 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800891e:	2303      	movs	r3, #3
 8008920:	e01a      	b.n	8008958 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d014      	beq.n	8008956 <USBD_CDC_EP0_RxReady+0x4e>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008932:	2bff      	cmp	r3, #255	@ 0xff
 8008934:	d00f      	beq.n	8008956 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8008944:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800894c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	22ff      	movs	r2, #255	@ 0xff
 8008952:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3710      	adds	r7, #16
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2243      	movs	r2, #67	@ 0x43
 800896c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800896e:	4b03      	ldr	r3, [pc, #12]	@ (800897c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008970:	4618      	mov	r0, r3
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr
 800897c:	20000094 	.word	0x20000094

08008980 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2243      	movs	r2, #67	@ 0x43
 800898c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800898e:	4b03      	ldr	r3, [pc, #12]	@ (800899c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008990:	4618      	mov	r0, r3
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr
 800899c:	20000050 	.word	0x20000050

080089a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2243      	movs	r2, #67	@ 0x43
 80089ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80089ae:	4b03      	ldr	r3, [pc, #12]	@ (80089bc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr
 80089bc:	200000d8 	.word	0x200000d8

080089c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	220a      	movs	r2, #10
 80089cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80089ce:	4b03      	ldr	r3, [pc, #12]	@ (80089dc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	370c      	adds	r7, #12
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr
 80089dc:	2000000c 	.word	0x2000000c

080089e0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d101      	bne.n	80089f4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80089f0:	2303      	movs	r3, #3
 80089f2:	e004      	b.n	80089fe <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	683a      	ldr	r2, [r7, #0]
 80089f8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr

08008a0a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008a0a:	b480      	push	{r7}
 8008a0c:	b087      	sub	sp, #28
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	60f8      	str	r0, [r7, #12]
 8008a12:	60b9      	str	r1, [r7, #8]
 8008a14:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a1c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d101      	bne.n	8008a28 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008a24:	2303      	movs	r3, #3
 8008a26:	e008      	b.n	8008a3a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	68ba      	ldr	r2, [r7, #8]
 8008a2c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	371c      	adds	r7, #28
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr

08008a46 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008a46:	b480      	push	{r7}
 8008a48:	b085      	sub	sp, #20
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a56:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d101      	bne.n	8008a62 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008a5e:	2303      	movs	r3, #3
 8008a60:	e004      	b.n	8008a6c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	683a      	ldr	r2, [r7, #0]
 8008a66:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008a6a:	2300      	movs	r3, #0
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3714      	adds	r7, #20
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b084      	sub	sp, #16
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a86:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d101      	bne.n	8008a9a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e01a      	b.n	8008ad0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d114      	bne.n	8008ace <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008ac2:	2181      	movs	r1, #129	@ 0x81
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f001 fd88 	bl	800a5da <USBD_LL_Transmit>

    ret = USBD_OK;
 8008aca:	2300      	movs	r3, #0
 8008acc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008ae6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d101      	bne.n	8008af6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008af2:	2303      	movs	r3, #3
 8008af4:	e016      	b.n	8008b24 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	7c1b      	ldrb	r3, [r3, #16]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d109      	bne.n	8008b12 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b08:	2101      	movs	r1, #1
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f001 fd86 	bl	800a61c <USBD_LL_PrepareReceive>
 8008b10:	e007      	b.n	8008b22 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b18:	2340      	movs	r3, #64	@ 0x40
 8008b1a:	2101      	movs	r1, #1
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f001 fd7d 	bl	800a61c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3710      	adds	r7, #16
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b086      	sub	sp, #24
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	60b9      	str	r1, [r7, #8]
 8008b36:	4613      	mov	r3, r2
 8008b38:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d101      	bne.n	8008b44 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008b40:	2303      	movs	r3, #3
 8008b42:	e01f      	b.n	8008b84 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d003      	beq.n	8008b6a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	68ba      	ldr	r2, [r7, #8]
 8008b66:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	79fa      	ldrb	r2, [r7, #7]
 8008b76:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f001 fbe5 	bl	800a348 <USBD_LL_Init>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3718      	adds	r7, #24
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b96:	2300      	movs	r3, #0
 8008b98:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d101      	bne.n	8008ba4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008ba0:	2303      	movs	r3, #3
 8008ba2:	e016      	b.n	8008bd2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	683a      	ldr	r2, [r7, #0]
 8008ba8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d00b      	beq.n	8008bd0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc0:	f107 020e 	add.w	r2, r7, #14
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	4798      	blx	r3
 8008bc8:	4602      	mov	r2, r0
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b082      	sub	sp, #8
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f001 fc10 	bl	800a408 <USBD_LL_Start>
 8008be8:	4603      	mov	r3, r0
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3708      	adds	r7, #8
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}

08008bf2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008bf2:	b480      	push	{r7}
 8008bf4:	b083      	sub	sp, #12
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	370c      	adds	r7, #12
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b084      	sub	sp, #16
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	460b      	mov	r3, r1
 8008c12:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008c14:	2303      	movs	r3, #3
 8008c16:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d009      	beq.n	8008c36 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	78fa      	ldrb	r2, [r7, #3]
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	4798      	blx	r3
 8008c32:	4603      	mov	r3, r0
 8008c34:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	460b      	mov	r3, r1
 8008c4a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d007      	beq.n	8008c66 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	78fa      	ldrb	r2, [r7, #3]
 8008c60:	4611      	mov	r1, r2
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	4798      	blx	r3
  }

  return USBD_OK;
 8008c66:	2300      	movs	r3, #0
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3708      	adds	r7, #8
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008c80:	6839      	ldr	r1, [r7, #0]
 8008c82:	4618      	mov	r0, r3
 8008c84:	f000 ff48 	bl	8009b18 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008c96:	461a      	mov	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008ca4:	f003 031f 	and.w	r3, r3, #31
 8008ca8:	2b02      	cmp	r3, #2
 8008caa:	d01a      	beq.n	8008ce2 <USBD_LL_SetupStage+0x72>
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d822      	bhi.n	8008cf6 <USBD_LL_SetupStage+0x86>
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d002      	beq.n	8008cba <USBD_LL_SetupStage+0x4a>
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d00a      	beq.n	8008cce <USBD_LL_SetupStage+0x5e>
 8008cb8:	e01d      	b.n	8008cf6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 f9f0 	bl	80090a8 <USBD_StdDevReq>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	73fb      	strb	r3, [r7, #15]
      break;
 8008ccc:	e020      	b.n	8008d10 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f000 fa54 	bl	8009184 <USBD_StdItfReq>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	73fb      	strb	r3, [r7, #15]
      break;
 8008ce0:	e016      	b.n	8008d10 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f000 fa93 	bl	8009216 <USBD_StdEPReq>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8008cf4:	e00c      	b.n	8008d10 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008cfc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	4619      	mov	r1, r3
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f001 fbdf 	bl	800a4c8 <USBD_LL_StallEP>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	73fb      	strb	r3, [r7, #15]
      break;
 8008d0e:	bf00      	nop
  }

  return ret;
 8008d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3710      	adds	r7, #16
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}

08008d1a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d1a:	b580      	push	{r7, lr}
 8008d1c:	b086      	sub	sp, #24
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	60f8      	str	r0, [r7, #12]
 8008d22:	460b      	mov	r3, r1
 8008d24:	607a      	str	r2, [r7, #4]
 8008d26:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008d28:	7afb      	ldrb	r3, [r7, #11]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d138      	bne.n	8008da0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008d34:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d3c:	2b03      	cmp	r3, #3
 8008d3e:	d14a      	bne.n	8008dd6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	689a      	ldr	r2, [r3, #8]
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d913      	bls.n	8008d74 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	689a      	ldr	r2, [r3, #8]
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	1ad2      	subs	r2, r2, r3
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	68da      	ldr	r2, [r3, #12]
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	4293      	cmp	r3, r2
 8008d64:	bf28      	it	cs
 8008d66:	4613      	movcs	r3, r2
 8008d68:	461a      	mov	r2, r3
 8008d6a:	6879      	ldr	r1, [r7, #4]
 8008d6c:	68f8      	ldr	r0, [r7, #12]
 8008d6e:	f000 ffc7 	bl	8009d00 <USBD_CtlContinueRx>
 8008d72:	e030      	b.n	8008dd6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	2b03      	cmp	r3, #3
 8008d7e:	d10b      	bne.n	8008d98 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d86:	691b      	ldr	r3, [r3, #16]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d005      	beq.n	8008d98 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d92:	691b      	ldr	r3, [r3, #16]
 8008d94:	68f8      	ldr	r0, [r7, #12]
 8008d96:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008d98:	68f8      	ldr	r0, [r7, #12]
 8008d9a:	f000 ffc2 	bl	8009d22 <USBD_CtlSendStatus>
 8008d9e:	e01a      	b.n	8008dd6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	2b03      	cmp	r3, #3
 8008daa:	d114      	bne.n	8008dd6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008db2:	699b      	ldr	r3, [r3, #24]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d00e      	beq.n	8008dd6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	7afa      	ldrb	r2, [r7, #11]
 8008dc2:	4611      	mov	r1, r2
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	4798      	blx	r3
 8008dc8:	4603      	mov	r3, r0
 8008dca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008dcc:	7dfb      	ldrb	r3, [r7, #23]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d001      	beq.n	8008dd6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008dd2:	7dfb      	ldrb	r3, [r7, #23]
 8008dd4:	e000      	b.n	8008dd8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3718      	adds	r7, #24
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	460b      	mov	r3, r1
 8008dea:	607a      	str	r2, [r7, #4]
 8008dec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008dee:	7afb      	ldrb	r3, [r7, #11]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d16b      	bne.n	8008ecc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	3314      	adds	r3, #20
 8008df8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e00:	2b02      	cmp	r3, #2
 8008e02:	d156      	bne.n	8008eb2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	689a      	ldr	r2, [r3, #8]
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d914      	bls.n	8008e3a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	689a      	ldr	r2, [r3, #8]
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	1ad2      	subs	r2, r2, r3
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	461a      	mov	r2, r3
 8008e24:	6879      	ldr	r1, [r7, #4]
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f000 ff3c 	bl	8009ca4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	2200      	movs	r2, #0
 8008e30:	2100      	movs	r1, #0
 8008e32:	68f8      	ldr	r0, [r7, #12]
 8008e34:	f001 fbf2 	bl	800a61c <USBD_LL_PrepareReceive>
 8008e38:	e03b      	b.n	8008eb2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	68da      	ldr	r2, [r3, #12]
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d11c      	bne.n	8008e80 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	685a      	ldr	r2, [r3, #4]
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d316      	bcc.n	8008e80 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	685a      	ldr	r2, [r3, #4]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d20f      	bcs.n	8008e80 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e60:	2200      	movs	r2, #0
 8008e62:	2100      	movs	r1, #0
 8008e64:	68f8      	ldr	r0, [r7, #12]
 8008e66:	f000 ff1d 	bl	8009ca4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e72:	2300      	movs	r3, #0
 8008e74:	2200      	movs	r2, #0
 8008e76:	2100      	movs	r1, #0
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	f001 fbcf 	bl	800a61c <USBD_LL_PrepareReceive>
 8008e7e:	e018      	b.n	8008eb2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	2b03      	cmp	r3, #3
 8008e8a:	d10b      	bne.n	8008ea4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d005      	beq.n	8008ea4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008ea4:	2180      	movs	r1, #128	@ 0x80
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f001 fb0e 	bl	800a4c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f000 ff4b 	bl	8009d48 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d122      	bne.n	8008f02 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f7ff fe98 	bl	8008bf2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008eca:	e01a      	b.n	8008f02 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	2b03      	cmp	r3, #3
 8008ed6:	d114      	bne.n	8008f02 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ede:	695b      	ldr	r3, [r3, #20]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d00e      	beq.n	8008f02 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eea:	695b      	ldr	r3, [r3, #20]
 8008eec:	7afa      	ldrb	r2, [r7, #11]
 8008eee:	4611      	mov	r1, r2
 8008ef0:	68f8      	ldr	r0, [r7, #12]
 8008ef2:	4798      	blx	r3
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008ef8:	7dfb      	ldrb	r3, [r7, #23]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008efe:	7dfb      	ldrb	r3, [r7, #23]
 8008f00:	e000      	b.n	8008f04 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3718      	adds	r7, #24
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b082      	sub	sp, #8
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008f3c:	2303      	movs	r3, #3
 8008f3e:	e02f      	b.n	8008fa0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d00f      	beq.n	8008f6a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d009      	beq.n	8008f6a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	6852      	ldr	r2, [r2, #4]
 8008f62:	b2d2      	uxtb	r2, r2
 8008f64:	4611      	mov	r1, r2
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f6a:	2340      	movs	r3, #64	@ 0x40
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	2100      	movs	r1, #0
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f001 fa64 	bl	800a43e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2240      	movs	r2, #64	@ 0x40
 8008f82:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f86:	2340      	movs	r3, #64	@ 0x40
 8008f88:	2200      	movs	r2, #0
 8008f8a:	2180      	movs	r1, #128	@ 0x80
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f001 fa56 	bl	800a43e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2201      	movs	r2, #1
 8008f96:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2240      	movs	r2, #64	@ 0x40
 8008f9c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008f9e:	2300      	movs	r3, #0
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3708      	adds	r7, #8
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	78fa      	ldrb	r2, [r7, #3]
 8008fb8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008fba:	2300      	movs	r3, #0
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fd6:	b2da      	uxtb	r2, r3
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2204      	movs	r2, #4
 8008fe2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b04      	cmp	r3, #4
 8009006:	d106      	bne.n	8009016 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800900e:	b2da      	uxtb	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009032:	2b00      	cmp	r3, #0
 8009034:	d101      	bne.n	800903a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009036:	2303      	movs	r3, #3
 8009038:	e012      	b.n	8009060 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009040:	b2db      	uxtb	r3, r3
 8009042:	2b03      	cmp	r3, #3
 8009044:	d10b      	bne.n	800905e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800904c:	69db      	ldr	r3, [r3, #28]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d005      	beq.n	800905e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009058:	69db      	ldr	r3, [r3, #28]
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800905e:	2300      	movs	r3, #0
}
 8009060:	4618      	mov	r0, r3
 8009062:	3708      	adds	r7, #8
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009068:	b480      	push	{r7}
 800906a:	b087      	sub	sp, #28
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	3301      	adds	r3, #1
 800907e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009086:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800908a:	021b      	lsls	r3, r3, #8
 800908c:	b21a      	sxth	r2, r3
 800908e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009092:	4313      	orrs	r3, r2
 8009094:	b21b      	sxth	r3, r3
 8009096:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009098:	89fb      	ldrh	r3, [r7, #14]
}
 800909a:	4618      	mov	r0, r3
 800909c:	371c      	adds	r7, #28
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
	...

080090a8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090b2:	2300      	movs	r3, #0
 80090b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80090be:	2b40      	cmp	r3, #64	@ 0x40
 80090c0:	d005      	beq.n	80090ce <USBD_StdDevReq+0x26>
 80090c2:	2b40      	cmp	r3, #64	@ 0x40
 80090c4:	d853      	bhi.n	800916e <USBD_StdDevReq+0xc6>
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00b      	beq.n	80090e2 <USBD_StdDevReq+0x3a>
 80090ca:	2b20      	cmp	r3, #32
 80090cc:	d14f      	bne.n	800916e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	6839      	ldr	r1, [r7, #0]
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	4798      	blx	r3
 80090dc:	4603      	mov	r3, r0
 80090de:	73fb      	strb	r3, [r7, #15]
      break;
 80090e0:	e04a      	b.n	8009178 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	785b      	ldrb	r3, [r3, #1]
 80090e6:	2b09      	cmp	r3, #9
 80090e8:	d83b      	bhi.n	8009162 <USBD_StdDevReq+0xba>
 80090ea:	a201      	add	r2, pc, #4	@ (adr r2, 80090f0 <USBD_StdDevReq+0x48>)
 80090ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f0:	08009145 	.word	0x08009145
 80090f4:	08009159 	.word	0x08009159
 80090f8:	08009163 	.word	0x08009163
 80090fc:	0800914f 	.word	0x0800914f
 8009100:	08009163 	.word	0x08009163
 8009104:	08009123 	.word	0x08009123
 8009108:	08009119 	.word	0x08009119
 800910c:	08009163 	.word	0x08009163
 8009110:	0800913b 	.word	0x0800913b
 8009114:	0800912d 	.word	0x0800912d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009118:	6839      	ldr	r1, [r7, #0]
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f000 f9de 	bl	80094dc <USBD_GetDescriptor>
          break;
 8009120:	e024      	b.n	800916c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009122:	6839      	ldr	r1, [r7, #0]
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 fb6d 	bl	8009804 <USBD_SetAddress>
          break;
 800912a:	e01f      	b.n	800916c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800912c:	6839      	ldr	r1, [r7, #0]
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 fbac 	bl	800988c <USBD_SetConfig>
 8009134:	4603      	mov	r3, r0
 8009136:	73fb      	strb	r3, [r7, #15]
          break;
 8009138:	e018      	b.n	800916c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800913a:	6839      	ldr	r1, [r7, #0]
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f000 fc4b 	bl	80099d8 <USBD_GetConfig>
          break;
 8009142:	e013      	b.n	800916c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009144:	6839      	ldr	r1, [r7, #0]
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f000 fc7c 	bl	8009a44 <USBD_GetStatus>
          break;
 800914c:	e00e      	b.n	800916c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800914e:	6839      	ldr	r1, [r7, #0]
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 fcab 	bl	8009aac <USBD_SetFeature>
          break;
 8009156:	e009      	b.n	800916c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009158:	6839      	ldr	r1, [r7, #0]
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f000 fcba 	bl	8009ad4 <USBD_ClrFeature>
          break;
 8009160:	e004      	b.n	800916c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009162:	6839      	ldr	r1, [r7, #0]
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 fd11 	bl	8009b8c <USBD_CtlError>
          break;
 800916a:	bf00      	nop
      }
      break;
 800916c:	e004      	b.n	8009178 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800916e:	6839      	ldr	r1, [r7, #0]
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f000 fd0b 	bl	8009b8c <USBD_CtlError>
      break;
 8009176:	bf00      	nop
  }

  return ret;
 8009178:	7bfb      	ldrb	r3, [r7, #15]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop

08009184 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b084      	sub	sp, #16
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800918e:	2300      	movs	r3, #0
 8009190:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800919a:	2b40      	cmp	r3, #64	@ 0x40
 800919c:	d005      	beq.n	80091aa <USBD_StdItfReq+0x26>
 800919e:	2b40      	cmp	r3, #64	@ 0x40
 80091a0:	d82f      	bhi.n	8009202 <USBD_StdItfReq+0x7e>
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d001      	beq.n	80091aa <USBD_StdItfReq+0x26>
 80091a6:	2b20      	cmp	r3, #32
 80091a8:	d12b      	bne.n	8009202 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091b0:	b2db      	uxtb	r3, r3
 80091b2:	3b01      	subs	r3, #1
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d81d      	bhi.n	80091f4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	889b      	ldrh	r3, [r3, #4]
 80091bc:	b2db      	uxtb	r3, r3
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d813      	bhi.n	80091ea <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	6839      	ldr	r1, [r7, #0]
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	4798      	blx	r3
 80091d0:	4603      	mov	r3, r0
 80091d2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	88db      	ldrh	r3, [r3, #6]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d110      	bne.n	80091fe <USBD_StdItfReq+0x7a>
 80091dc:	7bfb      	ldrb	r3, [r7, #15]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d10d      	bne.n	80091fe <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 fd9d 	bl	8009d22 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80091e8:	e009      	b.n	80091fe <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80091ea:	6839      	ldr	r1, [r7, #0]
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 fccd 	bl	8009b8c <USBD_CtlError>
          break;
 80091f2:	e004      	b.n	80091fe <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80091f4:	6839      	ldr	r1, [r7, #0]
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fcc8 	bl	8009b8c <USBD_CtlError>
          break;
 80091fc:	e000      	b.n	8009200 <USBD_StdItfReq+0x7c>
          break;
 80091fe:	bf00      	nop
      }
      break;
 8009200:	e004      	b.n	800920c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8009202:	6839      	ldr	r1, [r7, #0]
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f000 fcc1 	bl	8009b8c <USBD_CtlError>
      break;
 800920a:	bf00      	nop
  }

  return ret;
 800920c:	7bfb      	ldrb	r3, [r7, #15]
}
 800920e:	4618      	mov	r0, r3
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}

08009216 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009216:	b580      	push	{r7, lr}
 8009218:	b084      	sub	sp, #16
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
 800921e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009220:	2300      	movs	r3, #0
 8009222:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	889b      	ldrh	r3, [r3, #4]
 8009228:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009232:	2b40      	cmp	r3, #64	@ 0x40
 8009234:	d007      	beq.n	8009246 <USBD_StdEPReq+0x30>
 8009236:	2b40      	cmp	r3, #64	@ 0x40
 8009238:	f200 8145 	bhi.w	80094c6 <USBD_StdEPReq+0x2b0>
 800923c:	2b00      	cmp	r3, #0
 800923e:	d00c      	beq.n	800925a <USBD_StdEPReq+0x44>
 8009240:	2b20      	cmp	r3, #32
 8009242:	f040 8140 	bne.w	80094c6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	6839      	ldr	r1, [r7, #0]
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	4798      	blx	r3
 8009254:	4603      	mov	r3, r0
 8009256:	73fb      	strb	r3, [r7, #15]
      break;
 8009258:	e13a      	b.n	80094d0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	785b      	ldrb	r3, [r3, #1]
 800925e:	2b03      	cmp	r3, #3
 8009260:	d007      	beq.n	8009272 <USBD_StdEPReq+0x5c>
 8009262:	2b03      	cmp	r3, #3
 8009264:	f300 8129 	bgt.w	80094ba <USBD_StdEPReq+0x2a4>
 8009268:	2b00      	cmp	r3, #0
 800926a:	d07f      	beq.n	800936c <USBD_StdEPReq+0x156>
 800926c:	2b01      	cmp	r3, #1
 800926e:	d03c      	beq.n	80092ea <USBD_StdEPReq+0xd4>
 8009270:	e123      	b.n	80094ba <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009278:	b2db      	uxtb	r3, r3
 800927a:	2b02      	cmp	r3, #2
 800927c:	d002      	beq.n	8009284 <USBD_StdEPReq+0x6e>
 800927e:	2b03      	cmp	r3, #3
 8009280:	d016      	beq.n	80092b0 <USBD_StdEPReq+0x9a>
 8009282:	e02c      	b.n	80092de <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009284:	7bbb      	ldrb	r3, [r7, #14]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d00d      	beq.n	80092a6 <USBD_StdEPReq+0x90>
 800928a:	7bbb      	ldrb	r3, [r7, #14]
 800928c:	2b80      	cmp	r3, #128	@ 0x80
 800928e:	d00a      	beq.n	80092a6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009290:	7bbb      	ldrb	r3, [r7, #14]
 8009292:	4619      	mov	r1, r3
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f001 f917 	bl	800a4c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800929a:	2180      	movs	r1, #128	@ 0x80
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f001 f913 	bl	800a4c8 <USBD_LL_StallEP>
 80092a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80092a4:	e020      	b.n	80092e8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80092a6:	6839      	ldr	r1, [r7, #0]
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 fc6f 	bl	8009b8c <USBD_CtlError>
              break;
 80092ae:	e01b      	b.n	80092e8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	885b      	ldrh	r3, [r3, #2]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d10e      	bne.n	80092d6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80092b8:	7bbb      	ldrb	r3, [r7, #14]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00b      	beq.n	80092d6 <USBD_StdEPReq+0xc0>
 80092be:	7bbb      	ldrb	r3, [r7, #14]
 80092c0:	2b80      	cmp	r3, #128	@ 0x80
 80092c2:	d008      	beq.n	80092d6 <USBD_StdEPReq+0xc0>
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	88db      	ldrh	r3, [r3, #6]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d104      	bne.n	80092d6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80092cc:	7bbb      	ldrb	r3, [r7, #14]
 80092ce:	4619      	mov	r1, r3
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f001 f8f9 	bl	800a4c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 fd23 	bl	8009d22 <USBD_CtlSendStatus>

              break;
 80092dc:	e004      	b.n	80092e8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80092de:	6839      	ldr	r1, [r7, #0]
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f000 fc53 	bl	8009b8c <USBD_CtlError>
              break;
 80092e6:	bf00      	nop
          }
          break;
 80092e8:	e0ec      	b.n	80094c4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d002      	beq.n	80092fc <USBD_StdEPReq+0xe6>
 80092f6:	2b03      	cmp	r3, #3
 80092f8:	d016      	beq.n	8009328 <USBD_StdEPReq+0x112>
 80092fa:	e030      	b.n	800935e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092fc:	7bbb      	ldrb	r3, [r7, #14]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d00d      	beq.n	800931e <USBD_StdEPReq+0x108>
 8009302:	7bbb      	ldrb	r3, [r7, #14]
 8009304:	2b80      	cmp	r3, #128	@ 0x80
 8009306:	d00a      	beq.n	800931e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009308:	7bbb      	ldrb	r3, [r7, #14]
 800930a:	4619      	mov	r1, r3
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f001 f8db 	bl	800a4c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009312:	2180      	movs	r1, #128	@ 0x80
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f001 f8d7 	bl	800a4c8 <USBD_LL_StallEP>
 800931a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800931c:	e025      	b.n	800936a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800931e:	6839      	ldr	r1, [r7, #0]
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 fc33 	bl	8009b8c <USBD_CtlError>
              break;
 8009326:	e020      	b.n	800936a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	885b      	ldrh	r3, [r3, #2]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d11b      	bne.n	8009368 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009330:	7bbb      	ldrb	r3, [r7, #14]
 8009332:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009336:	2b00      	cmp	r3, #0
 8009338:	d004      	beq.n	8009344 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800933a:	7bbb      	ldrb	r3, [r7, #14]
 800933c:	4619      	mov	r1, r3
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f001 f8e1 	bl	800a506 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 fcec 	bl	8009d22 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	4798      	blx	r3
 8009358:	4603      	mov	r3, r0
 800935a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800935c:	e004      	b.n	8009368 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800935e:	6839      	ldr	r1, [r7, #0]
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 fc13 	bl	8009b8c <USBD_CtlError>
              break;
 8009366:	e000      	b.n	800936a <USBD_StdEPReq+0x154>
              break;
 8009368:	bf00      	nop
          }
          break;
 800936a:	e0ab      	b.n	80094c4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b02      	cmp	r3, #2
 8009376:	d002      	beq.n	800937e <USBD_StdEPReq+0x168>
 8009378:	2b03      	cmp	r3, #3
 800937a:	d032      	beq.n	80093e2 <USBD_StdEPReq+0x1cc>
 800937c:	e097      	b.n	80094ae <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800937e:	7bbb      	ldrb	r3, [r7, #14]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d007      	beq.n	8009394 <USBD_StdEPReq+0x17e>
 8009384:	7bbb      	ldrb	r3, [r7, #14]
 8009386:	2b80      	cmp	r3, #128	@ 0x80
 8009388:	d004      	beq.n	8009394 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 fbfd 	bl	8009b8c <USBD_CtlError>
                break;
 8009392:	e091      	b.n	80094b8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009394:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009398:	2b00      	cmp	r3, #0
 800939a:	da0b      	bge.n	80093b4 <USBD_StdEPReq+0x19e>
 800939c:	7bbb      	ldrb	r3, [r7, #14]
 800939e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093a2:	4613      	mov	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4413      	add	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	3310      	adds	r3, #16
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	4413      	add	r3, r2
 80093b0:	3304      	adds	r3, #4
 80093b2:	e00b      	b.n	80093cc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093b4:	7bbb      	ldrb	r3, [r7, #14]
 80093b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80093c6:	687a      	ldr	r2, [r7, #4]
 80093c8:	4413      	add	r3, r2
 80093ca:	3304      	adds	r3, #4
 80093cc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	2200      	movs	r2, #0
 80093d2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	2202      	movs	r2, #2
 80093d8:	4619      	mov	r1, r3
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f000 fc47 	bl	8009c6e <USBD_CtlSendData>
              break;
 80093e0:	e06a      	b.n	80094b8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80093e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	da11      	bge.n	800940e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80093ea:	7bbb      	ldrb	r3, [r7, #14]
 80093ec:	f003 020f 	and.w	r2, r3, #15
 80093f0:	6879      	ldr	r1, [r7, #4]
 80093f2:	4613      	mov	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	440b      	add	r3, r1
 80093fc:	3324      	adds	r3, #36	@ 0x24
 80093fe:	881b      	ldrh	r3, [r3, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d117      	bne.n	8009434 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009404:	6839      	ldr	r1, [r7, #0]
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 fbc0 	bl	8009b8c <USBD_CtlError>
                  break;
 800940c:	e054      	b.n	80094b8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800940e:	7bbb      	ldrb	r3, [r7, #14]
 8009410:	f003 020f 	and.w	r2, r3, #15
 8009414:	6879      	ldr	r1, [r7, #4]
 8009416:	4613      	mov	r3, r2
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	4413      	add	r3, r2
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	440b      	add	r3, r1
 8009420:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009424:	881b      	ldrh	r3, [r3, #0]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d104      	bne.n	8009434 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800942a:	6839      	ldr	r1, [r7, #0]
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 fbad 	bl	8009b8c <USBD_CtlError>
                  break;
 8009432:	e041      	b.n	80094b8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009434:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009438:	2b00      	cmp	r3, #0
 800943a:	da0b      	bge.n	8009454 <USBD_StdEPReq+0x23e>
 800943c:	7bbb      	ldrb	r3, [r7, #14]
 800943e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009442:	4613      	mov	r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	4413      	add	r3, r2
 8009448:	009b      	lsls	r3, r3, #2
 800944a:	3310      	adds	r3, #16
 800944c:	687a      	ldr	r2, [r7, #4]
 800944e:	4413      	add	r3, r2
 8009450:	3304      	adds	r3, #4
 8009452:	e00b      	b.n	800946c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009454:	7bbb      	ldrb	r3, [r7, #14]
 8009456:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800945a:	4613      	mov	r3, r2
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	4413      	add	r3, r2
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009466:	687a      	ldr	r2, [r7, #4]
 8009468:	4413      	add	r3, r2
 800946a:	3304      	adds	r3, #4
 800946c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800946e:	7bbb      	ldrb	r3, [r7, #14]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d002      	beq.n	800947a <USBD_StdEPReq+0x264>
 8009474:	7bbb      	ldrb	r3, [r7, #14]
 8009476:	2b80      	cmp	r3, #128	@ 0x80
 8009478:	d103      	bne.n	8009482 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	2200      	movs	r2, #0
 800947e:	601a      	str	r2, [r3, #0]
 8009480:	e00e      	b.n	80094a0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009482:	7bbb      	ldrb	r3, [r7, #14]
 8009484:	4619      	mov	r1, r3
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f001 f85c 	bl	800a544 <USBD_LL_IsStallEP>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d003      	beq.n	800949a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	2201      	movs	r2, #1
 8009496:	601a      	str	r2, [r3, #0]
 8009498:	e002      	b.n	80094a0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	2200      	movs	r2, #0
 800949e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	2202      	movs	r2, #2
 80094a4:	4619      	mov	r1, r3
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 fbe1 	bl	8009c6e <USBD_CtlSendData>
              break;
 80094ac:	e004      	b.n	80094b8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80094ae:	6839      	ldr	r1, [r7, #0]
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 fb6b 	bl	8009b8c <USBD_CtlError>
              break;
 80094b6:	bf00      	nop
          }
          break;
 80094b8:	e004      	b.n	80094c4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80094ba:	6839      	ldr	r1, [r7, #0]
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f000 fb65 	bl	8009b8c <USBD_CtlError>
          break;
 80094c2:	bf00      	nop
      }
      break;
 80094c4:	e004      	b.n	80094d0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80094c6:	6839      	ldr	r1, [r7, #0]
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 fb5f 	bl	8009b8c <USBD_CtlError>
      break;
 80094ce:	bf00      	nop
  }

  return ret;
 80094d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3710      	adds	r7, #16
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
	...

080094dc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b084      	sub	sp, #16
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80094e6:	2300      	movs	r3, #0
 80094e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80094ea:	2300      	movs	r3, #0
 80094ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80094ee:	2300      	movs	r3, #0
 80094f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	885b      	ldrh	r3, [r3, #2]
 80094f6:	0a1b      	lsrs	r3, r3, #8
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	3b01      	subs	r3, #1
 80094fc:	2b0e      	cmp	r3, #14
 80094fe:	f200 8152 	bhi.w	80097a6 <USBD_GetDescriptor+0x2ca>
 8009502:	a201      	add	r2, pc, #4	@ (adr r2, 8009508 <USBD_GetDescriptor+0x2c>)
 8009504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009508:	08009579 	.word	0x08009579
 800950c:	08009591 	.word	0x08009591
 8009510:	080095d1 	.word	0x080095d1
 8009514:	080097a7 	.word	0x080097a7
 8009518:	080097a7 	.word	0x080097a7
 800951c:	08009747 	.word	0x08009747
 8009520:	08009773 	.word	0x08009773
 8009524:	080097a7 	.word	0x080097a7
 8009528:	080097a7 	.word	0x080097a7
 800952c:	080097a7 	.word	0x080097a7
 8009530:	080097a7 	.word	0x080097a7
 8009534:	080097a7 	.word	0x080097a7
 8009538:	080097a7 	.word	0x080097a7
 800953c:	080097a7 	.word	0x080097a7
 8009540:	08009545 	.word	0x08009545
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800954a:	69db      	ldr	r3, [r3, #28]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d00b      	beq.n	8009568 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009556:	69db      	ldr	r3, [r3, #28]
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	7c12      	ldrb	r2, [r2, #16]
 800955c:	f107 0108 	add.w	r1, r7, #8
 8009560:	4610      	mov	r0, r2
 8009562:	4798      	blx	r3
 8009564:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009566:	e126      	b.n	80097b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009568:	6839      	ldr	r1, [r7, #0]
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 fb0e 	bl	8009b8c <USBD_CtlError>
        err++;
 8009570:	7afb      	ldrb	r3, [r7, #11]
 8009572:	3301      	adds	r3, #1
 8009574:	72fb      	strb	r3, [r7, #11]
      break;
 8009576:	e11e      	b.n	80097b6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	687a      	ldr	r2, [r7, #4]
 8009582:	7c12      	ldrb	r2, [r2, #16]
 8009584:	f107 0108 	add.w	r1, r7, #8
 8009588:	4610      	mov	r0, r2
 800958a:	4798      	blx	r3
 800958c:	60f8      	str	r0, [r7, #12]
      break;
 800958e:	e112      	b.n	80097b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	7c1b      	ldrb	r3, [r3, #16]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d10d      	bne.n	80095b4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800959e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095a0:	f107 0208 	add.w	r2, r7, #8
 80095a4:	4610      	mov	r0, r2
 80095a6:	4798      	blx	r3
 80095a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	3301      	adds	r3, #1
 80095ae:	2202      	movs	r2, #2
 80095b0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80095b2:	e100      	b.n	80097b6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095bc:	f107 0208 	add.w	r2, r7, #8
 80095c0:	4610      	mov	r0, r2
 80095c2:	4798      	blx	r3
 80095c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	3301      	adds	r3, #1
 80095ca:	2202      	movs	r2, #2
 80095cc:	701a      	strb	r2, [r3, #0]
      break;
 80095ce:	e0f2      	b.n	80097b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	885b      	ldrh	r3, [r3, #2]
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	2b05      	cmp	r3, #5
 80095d8:	f200 80ac 	bhi.w	8009734 <USBD_GetDescriptor+0x258>
 80095dc:	a201      	add	r2, pc, #4	@ (adr r2, 80095e4 <USBD_GetDescriptor+0x108>)
 80095de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e2:	bf00      	nop
 80095e4:	080095fd 	.word	0x080095fd
 80095e8:	08009631 	.word	0x08009631
 80095ec:	08009665 	.word	0x08009665
 80095f0:	08009699 	.word	0x08009699
 80095f4:	080096cd 	.word	0x080096cd
 80095f8:	08009701 	.word	0x08009701
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00b      	beq.n	8009620 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	687a      	ldr	r2, [r7, #4]
 8009612:	7c12      	ldrb	r2, [r2, #16]
 8009614:	f107 0108 	add.w	r1, r7, #8
 8009618:	4610      	mov	r0, r2
 800961a:	4798      	blx	r3
 800961c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800961e:	e091      	b.n	8009744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009620:	6839      	ldr	r1, [r7, #0]
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f000 fab2 	bl	8009b8c <USBD_CtlError>
            err++;
 8009628:	7afb      	ldrb	r3, [r7, #11]
 800962a:	3301      	adds	r3, #1
 800962c:	72fb      	strb	r3, [r7, #11]
          break;
 800962e:	e089      	b.n	8009744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00b      	beq.n	8009654 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	687a      	ldr	r2, [r7, #4]
 8009646:	7c12      	ldrb	r2, [r2, #16]
 8009648:	f107 0108 	add.w	r1, r7, #8
 800964c:	4610      	mov	r0, r2
 800964e:	4798      	blx	r3
 8009650:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009652:	e077      	b.n	8009744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009654:	6839      	ldr	r1, [r7, #0]
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 fa98 	bl	8009b8c <USBD_CtlError>
            err++;
 800965c:	7afb      	ldrb	r3, [r7, #11]
 800965e:	3301      	adds	r3, #1
 8009660:	72fb      	strb	r3, [r7, #11]
          break;
 8009662:	e06f      	b.n	8009744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d00b      	beq.n	8009688 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	7c12      	ldrb	r2, [r2, #16]
 800967c:	f107 0108 	add.w	r1, r7, #8
 8009680:	4610      	mov	r0, r2
 8009682:	4798      	blx	r3
 8009684:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009686:	e05d      	b.n	8009744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009688:	6839      	ldr	r1, [r7, #0]
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 fa7e 	bl	8009b8c <USBD_CtlError>
            err++;
 8009690:	7afb      	ldrb	r3, [r7, #11]
 8009692:	3301      	adds	r3, #1
 8009694:	72fb      	strb	r3, [r7, #11]
          break;
 8009696:	e055      	b.n	8009744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800969e:	691b      	ldr	r3, [r3, #16]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d00b      	beq.n	80096bc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096aa:	691b      	ldr	r3, [r3, #16]
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	7c12      	ldrb	r2, [r2, #16]
 80096b0:	f107 0108 	add.w	r1, r7, #8
 80096b4:	4610      	mov	r0, r2
 80096b6:	4798      	blx	r3
 80096b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096ba:	e043      	b.n	8009744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80096bc:	6839      	ldr	r1, [r7, #0]
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 fa64 	bl	8009b8c <USBD_CtlError>
            err++;
 80096c4:	7afb      	ldrb	r3, [r7, #11]
 80096c6:	3301      	adds	r3, #1
 80096c8:	72fb      	strb	r3, [r7, #11]
          break;
 80096ca:	e03b      	b.n	8009744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096d2:	695b      	ldr	r3, [r3, #20]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00b      	beq.n	80096f0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096de:	695b      	ldr	r3, [r3, #20]
 80096e0:	687a      	ldr	r2, [r7, #4]
 80096e2:	7c12      	ldrb	r2, [r2, #16]
 80096e4:	f107 0108 	add.w	r1, r7, #8
 80096e8:	4610      	mov	r0, r2
 80096ea:	4798      	blx	r3
 80096ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096ee:	e029      	b.n	8009744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80096f0:	6839      	ldr	r1, [r7, #0]
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 fa4a 	bl	8009b8c <USBD_CtlError>
            err++;
 80096f8:	7afb      	ldrb	r3, [r7, #11]
 80096fa:	3301      	adds	r3, #1
 80096fc:	72fb      	strb	r3, [r7, #11]
          break;
 80096fe:	e021      	b.n	8009744 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009706:	699b      	ldr	r3, [r3, #24]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d00b      	beq.n	8009724 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	7c12      	ldrb	r2, [r2, #16]
 8009718:	f107 0108 	add.w	r1, r7, #8
 800971c:	4610      	mov	r0, r2
 800971e:	4798      	blx	r3
 8009720:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009722:	e00f      	b.n	8009744 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009724:	6839      	ldr	r1, [r7, #0]
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fa30 	bl	8009b8c <USBD_CtlError>
            err++;
 800972c:	7afb      	ldrb	r3, [r7, #11]
 800972e:	3301      	adds	r3, #1
 8009730:	72fb      	strb	r3, [r7, #11]
          break;
 8009732:	e007      	b.n	8009744 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009734:	6839      	ldr	r1, [r7, #0]
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 fa28 	bl	8009b8c <USBD_CtlError>
          err++;
 800973c:	7afb      	ldrb	r3, [r7, #11]
 800973e:	3301      	adds	r3, #1
 8009740:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8009742:	bf00      	nop
      }
      break;
 8009744:	e037      	b.n	80097b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	7c1b      	ldrb	r3, [r3, #16]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d109      	bne.n	8009762 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009756:	f107 0208 	add.w	r2, r7, #8
 800975a:	4610      	mov	r0, r2
 800975c:	4798      	blx	r3
 800975e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009760:	e029      	b.n	80097b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009762:	6839      	ldr	r1, [r7, #0]
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 fa11 	bl	8009b8c <USBD_CtlError>
        err++;
 800976a:	7afb      	ldrb	r3, [r7, #11]
 800976c:	3301      	adds	r3, #1
 800976e:	72fb      	strb	r3, [r7, #11]
      break;
 8009770:	e021      	b.n	80097b6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	7c1b      	ldrb	r3, [r3, #16]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d10d      	bne.n	8009796 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009782:	f107 0208 	add.w	r2, r7, #8
 8009786:	4610      	mov	r0, r2
 8009788:	4798      	blx	r3
 800978a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	3301      	adds	r3, #1
 8009790:	2207      	movs	r2, #7
 8009792:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009794:	e00f      	b.n	80097b6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009796:	6839      	ldr	r1, [r7, #0]
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 f9f7 	bl	8009b8c <USBD_CtlError>
        err++;
 800979e:	7afb      	ldrb	r3, [r7, #11]
 80097a0:	3301      	adds	r3, #1
 80097a2:	72fb      	strb	r3, [r7, #11]
      break;
 80097a4:	e007      	b.n	80097b6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80097a6:	6839      	ldr	r1, [r7, #0]
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f9ef 	bl	8009b8c <USBD_CtlError>
      err++;
 80097ae:	7afb      	ldrb	r3, [r7, #11]
 80097b0:	3301      	adds	r3, #1
 80097b2:	72fb      	strb	r3, [r7, #11]
      break;
 80097b4:	bf00      	nop
  }

  if (err != 0U)
 80097b6:	7afb      	ldrb	r3, [r7, #11]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d11e      	bne.n	80097fa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	88db      	ldrh	r3, [r3, #6]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d016      	beq.n	80097f2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80097c4:	893b      	ldrh	r3, [r7, #8]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00e      	beq.n	80097e8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	88da      	ldrh	r2, [r3, #6]
 80097ce:	893b      	ldrh	r3, [r7, #8]
 80097d0:	4293      	cmp	r3, r2
 80097d2:	bf28      	it	cs
 80097d4:	4613      	movcs	r3, r2
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80097da:	893b      	ldrh	r3, [r7, #8]
 80097dc:	461a      	mov	r2, r3
 80097de:	68f9      	ldr	r1, [r7, #12]
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 fa44 	bl	8009c6e <USBD_CtlSendData>
 80097e6:	e009      	b.n	80097fc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80097e8:	6839      	ldr	r1, [r7, #0]
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f000 f9ce 	bl	8009b8c <USBD_CtlError>
 80097f0:	e004      	b.n	80097fc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 fa95 	bl	8009d22 <USBD_CtlSendStatus>
 80097f8:	e000      	b.n	80097fc <USBD_GetDescriptor+0x320>
    return;
 80097fa:	bf00      	nop
  }
}
 80097fc:	3710      	adds	r7, #16
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}
 8009802:	bf00      	nop

08009804 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b084      	sub	sp, #16
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	889b      	ldrh	r3, [r3, #4]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d131      	bne.n	800987a <USBD_SetAddress+0x76>
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	88db      	ldrh	r3, [r3, #6]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d12d      	bne.n	800987a <USBD_SetAddress+0x76>
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	885b      	ldrh	r3, [r3, #2]
 8009822:	2b7f      	cmp	r3, #127	@ 0x7f
 8009824:	d829      	bhi.n	800987a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	885b      	ldrh	r3, [r3, #2]
 800982a:	b2db      	uxtb	r3, r3
 800982c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009830:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009838:	b2db      	uxtb	r3, r3
 800983a:	2b03      	cmp	r3, #3
 800983c:	d104      	bne.n	8009848 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800983e:	6839      	ldr	r1, [r7, #0]
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f9a3 	bl	8009b8c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009846:	e01d      	b.n	8009884 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	7bfa      	ldrb	r2, [r7, #15]
 800984c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009850:	7bfb      	ldrb	r3, [r7, #15]
 8009852:	4619      	mov	r1, r3
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 fea1 	bl	800a59c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fa61 	bl	8009d22 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009860:	7bfb      	ldrb	r3, [r7, #15]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d004      	beq.n	8009870 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2202      	movs	r2, #2
 800986a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800986e:	e009      	b.n	8009884 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009878:	e004      	b.n	8009884 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800987a:	6839      	ldr	r1, [r7, #0]
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 f985 	bl	8009b8c <USBD_CtlError>
  }
}
 8009882:	bf00      	nop
 8009884:	bf00      	nop
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009896:	2300      	movs	r3, #0
 8009898:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	885b      	ldrh	r3, [r3, #2]
 800989e:	b2da      	uxtb	r2, r3
 80098a0:	4b4c      	ldr	r3, [pc, #304]	@ (80099d4 <USBD_SetConfig+0x148>)
 80098a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80098a4:	4b4b      	ldr	r3, [pc, #300]	@ (80099d4 <USBD_SetConfig+0x148>)
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d905      	bls.n	80098b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80098ac:	6839      	ldr	r1, [r7, #0]
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 f96c 	bl	8009b8c <USBD_CtlError>
    return USBD_FAIL;
 80098b4:	2303      	movs	r3, #3
 80098b6:	e088      	b.n	80099ca <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	d002      	beq.n	80098ca <USBD_SetConfig+0x3e>
 80098c4:	2b03      	cmp	r3, #3
 80098c6:	d025      	beq.n	8009914 <USBD_SetConfig+0x88>
 80098c8:	e071      	b.n	80099ae <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80098ca:	4b42      	ldr	r3, [pc, #264]	@ (80099d4 <USBD_SetConfig+0x148>)
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d01c      	beq.n	800990c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80098d2:	4b40      	ldr	r3, [pc, #256]	@ (80099d4 <USBD_SetConfig+0x148>)
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	461a      	mov	r2, r3
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80098dc:	4b3d      	ldr	r3, [pc, #244]	@ (80099d4 <USBD_SetConfig+0x148>)
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	4619      	mov	r1, r3
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f7ff f990 	bl	8008c08 <USBD_SetClassConfig>
 80098e8:	4603      	mov	r3, r0
 80098ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d004      	beq.n	80098fc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80098f2:	6839      	ldr	r1, [r7, #0]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 f949 	bl	8009b8c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80098fa:	e065      	b.n	80099c8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 fa10 	bl	8009d22 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2203      	movs	r2, #3
 8009906:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800990a:	e05d      	b.n	80099c8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 fa08 	bl	8009d22 <USBD_CtlSendStatus>
      break;
 8009912:	e059      	b.n	80099c8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009914:	4b2f      	ldr	r3, [pc, #188]	@ (80099d4 <USBD_SetConfig+0x148>)
 8009916:	781b      	ldrb	r3, [r3, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d112      	bne.n	8009942 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2202      	movs	r2, #2
 8009920:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009924:	4b2b      	ldr	r3, [pc, #172]	@ (80099d4 <USBD_SetConfig+0x148>)
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	461a      	mov	r2, r3
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800992e:	4b29      	ldr	r3, [pc, #164]	@ (80099d4 <USBD_SetConfig+0x148>)
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	4619      	mov	r1, r3
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f7ff f983 	bl	8008c40 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f9f1 	bl	8009d22 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009940:	e042      	b.n	80099c8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009942:	4b24      	ldr	r3, [pc, #144]	@ (80099d4 <USBD_SetConfig+0x148>)
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	461a      	mov	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	429a      	cmp	r2, r3
 800994e:	d02a      	beq.n	80099a6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	b2db      	uxtb	r3, r3
 8009956:	4619      	mov	r1, r3
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7ff f971 	bl	8008c40 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800995e:	4b1d      	ldr	r3, [pc, #116]	@ (80099d4 <USBD_SetConfig+0x148>)
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	461a      	mov	r2, r3
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009968:	4b1a      	ldr	r3, [pc, #104]	@ (80099d4 <USBD_SetConfig+0x148>)
 800996a:	781b      	ldrb	r3, [r3, #0]
 800996c:	4619      	mov	r1, r3
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f7ff f94a 	bl	8008c08 <USBD_SetClassConfig>
 8009974:	4603      	mov	r3, r0
 8009976:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009978:	7bfb      	ldrb	r3, [r7, #15]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d00f      	beq.n	800999e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800997e:	6839      	ldr	r1, [r7, #0]
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 f903 	bl	8009b8c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	b2db      	uxtb	r3, r3
 800998c:	4619      	mov	r1, r3
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f7ff f956 	bl	8008c40 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2202      	movs	r2, #2
 8009998:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800999c:	e014      	b.n	80099c8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 f9bf 	bl	8009d22 <USBD_CtlSendStatus>
      break;
 80099a4:	e010      	b.n	80099c8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 f9bb 	bl	8009d22 <USBD_CtlSendStatus>
      break;
 80099ac:	e00c      	b.n	80099c8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80099ae:	6839      	ldr	r1, [r7, #0]
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 f8eb 	bl	8009b8c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80099b6:	4b07      	ldr	r3, [pc, #28]	@ (80099d4 <USBD_SetConfig+0x148>)
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	4619      	mov	r1, r3
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f7ff f93f 	bl	8008c40 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80099c2:	2303      	movs	r3, #3
 80099c4:	73fb      	strb	r3, [r7, #15]
      break;
 80099c6:	bf00      	nop
  }

  return ret;
 80099c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	2000071c 	.word	0x2000071c

080099d8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b082      	sub	sp, #8
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	88db      	ldrh	r3, [r3, #6]
 80099e6:	2b01      	cmp	r3, #1
 80099e8:	d004      	beq.n	80099f4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80099ea:	6839      	ldr	r1, [r7, #0]
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 f8cd 	bl	8009b8c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80099f2:	e023      	b.n	8009a3c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	dc02      	bgt.n	8009a06 <USBD_GetConfig+0x2e>
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	dc03      	bgt.n	8009a0c <USBD_GetConfig+0x34>
 8009a04:	e015      	b.n	8009a32 <USBD_GetConfig+0x5a>
 8009a06:	2b03      	cmp	r3, #3
 8009a08:	d00b      	beq.n	8009a22 <USBD_GetConfig+0x4a>
 8009a0a:	e012      	b.n	8009a32 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	3308      	adds	r3, #8
 8009a16:	2201      	movs	r2, #1
 8009a18:	4619      	mov	r1, r3
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f927 	bl	8009c6e <USBD_CtlSendData>
        break;
 8009a20:	e00c      	b.n	8009a3c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	3304      	adds	r3, #4
 8009a26:	2201      	movs	r2, #1
 8009a28:	4619      	mov	r1, r3
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 f91f 	bl	8009c6e <USBD_CtlSendData>
        break;
 8009a30:	e004      	b.n	8009a3c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009a32:	6839      	ldr	r1, [r7, #0]
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f000 f8a9 	bl	8009b8c <USBD_CtlError>
        break;
 8009a3a:	bf00      	nop
}
 8009a3c:	bf00      	nop
 8009a3e:	3708      	adds	r7, #8
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b082      	sub	sp, #8
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
 8009a4c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	3b01      	subs	r3, #1
 8009a58:	2b02      	cmp	r3, #2
 8009a5a:	d81e      	bhi.n	8009a9a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	88db      	ldrh	r3, [r3, #6]
 8009a60:	2b02      	cmp	r3, #2
 8009a62:	d004      	beq.n	8009a6e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009a64:	6839      	ldr	r1, [r7, #0]
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 f890 	bl	8009b8c <USBD_CtlError>
        break;
 8009a6c:	e01a      	b.n	8009aa4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2201      	movs	r2, #1
 8009a72:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d005      	beq.n	8009a8a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	f043 0202 	orr.w	r2, r3, #2
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	330c      	adds	r3, #12
 8009a8e:	2202      	movs	r2, #2
 8009a90:	4619      	mov	r1, r3
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 f8eb 	bl	8009c6e <USBD_CtlSendData>
      break;
 8009a98:	e004      	b.n	8009aa4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009a9a:	6839      	ldr	r1, [r7, #0]
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 f875 	bl	8009b8c <USBD_CtlError>
      break;
 8009aa2:	bf00      	nop
  }
}
 8009aa4:	bf00      	nop
 8009aa6:	3708      	adds	r7, #8
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b082      	sub	sp, #8
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	885b      	ldrh	r3, [r3, #2]
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d106      	bne.n	8009acc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2201      	movs	r2, #1
 8009ac2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 f92b 	bl	8009d22 <USBD_CtlSendStatus>
  }
}
 8009acc:	bf00      	nop
 8009ace:	3708      	adds	r7, #8
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b082      	sub	sp, #8
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	3b01      	subs	r3, #1
 8009ae8:	2b02      	cmp	r3, #2
 8009aea:	d80b      	bhi.n	8009b04 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	885b      	ldrh	r3, [r3, #2]
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d10c      	bne.n	8009b0e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f000 f910 	bl	8009d22 <USBD_CtlSendStatus>
      }
      break;
 8009b02:	e004      	b.n	8009b0e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009b04:	6839      	ldr	r1, [r7, #0]
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f840 	bl	8009b8c <USBD_CtlError>
      break;
 8009b0c:	e000      	b.n	8009b10 <USBD_ClrFeature+0x3c>
      break;
 8009b0e:	bf00      	nop
  }
}
 8009b10:	bf00      	nop
 8009b12:	3708      	adds	r7, #8
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	781a      	ldrb	r2, [r3, #0]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	3301      	adds	r3, #1
 8009b32:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	781a      	ldrb	r2, [r3, #0]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009b42:	68f8      	ldr	r0, [r7, #12]
 8009b44:	f7ff fa90 	bl	8009068 <SWAPBYTE>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	3301      	adds	r3, #1
 8009b54:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009b5c:	68f8      	ldr	r0, [r7, #12]
 8009b5e:	f7ff fa83 	bl	8009068 <SWAPBYTE>
 8009b62:	4603      	mov	r3, r0
 8009b64:	461a      	mov	r2, r3
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	3301      	adds	r3, #1
 8009b74:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f7ff fa76 	bl	8009068 <SWAPBYTE>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	461a      	mov	r2, r3
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	80da      	strh	r2, [r3, #6]
}
 8009b84:	bf00      	nop
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b96:	2180      	movs	r1, #128	@ 0x80
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fc95 	bl	800a4c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f000 fc91 	bl	800a4c8 <USBD_LL_StallEP>
}
 8009ba6:	bf00      	nop
 8009ba8:	3708      	adds	r7, #8
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b086      	sub	sp, #24
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	60f8      	str	r0, [r7, #12]
 8009bb6:	60b9      	str	r1, [r7, #8]
 8009bb8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d036      	beq.n	8009c32 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009bc8:	6938      	ldr	r0, [r7, #16]
 8009bca:	f000 f836 	bl	8009c3a <USBD_GetLen>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	005b      	lsls	r3, r3, #1
 8009bd6:	b29a      	uxth	r2, r3
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009bdc:	7dfb      	ldrb	r3, [r7, #23]
 8009bde:	68ba      	ldr	r2, [r7, #8]
 8009be0:	4413      	add	r3, r2
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	7812      	ldrb	r2, [r2, #0]
 8009be6:	701a      	strb	r2, [r3, #0]
  idx++;
 8009be8:	7dfb      	ldrb	r3, [r7, #23]
 8009bea:	3301      	adds	r3, #1
 8009bec:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009bee:	7dfb      	ldrb	r3, [r7, #23]
 8009bf0:	68ba      	ldr	r2, [r7, #8]
 8009bf2:	4413      	add	r3, r2
 8009bf4:	2203      	movs	r2, #3
 8009bf6:	701a      	strb	r2, [r3, #0]
  idx++;
 8009bf8:	7dfb      	ldrb	r3, [r7, #23]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009bfe:	e013      	b.n	8009c28 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009c00:	7dfb      	ldrb	r3, [r7, #23]
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	4413      	add	r3, r2
 8009c06:	693a      	ldr	r2, [r7, #16]
 8009c08:	7812      	ldrb	r2, [r2, #0]
 8009c0a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	613b      	str	r3, [r7, #16]
    idx++;
 8009c12:	7dfb      	ldrb	r3, [r7, #23]
 8009c14:	3301      	adds	r3, #1
 8009c16:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009c18:	7dfb      	ldrb	r3, [r7, #23]
 8009c1a:	68ba      	ldr	r2, [r7, #8]
 8009c1c:	4413      	add	r3, r2
 8009c1e:	2200      	movs	r2, #0
 8009c20:	701a      	strb	r2, [r3, #0]
    idx++;
 8009c22:	7dfb      	ldrb	r3, [r7, #23]
 8009c24:	3301      	adds	r3, #1
 8009c26:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d1e7      	bne.n	8009c00 <USBD_GetString+0x52>
 8009c30:	e000      	b.n	8009c34 <USBD_GetString+0x86>
    return;
 8009c32:	bf00      	nop
  }
}
 8009c34:	3718      	adds	r7, #24
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	b085      	sub	sp, #20
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009c42:	2300      	movs	r3, #0
 8009c44:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009c4a:	e005      	b.n	8009c58 <USBD_GetLen+0x1e>
  {
    len++;
 8009c4c:	7bfb      	ldrb	r3, [r7, #15]
 8009c4e:	3301      	adds	r3, #1
 8009c50:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	3301      	adds	r3, #1
 8009c56:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d1f5      	bne.n	8009c4c <USBD_GetLen+0x12>
  }

  return len;
 8009c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3714      	adds	r7, #20
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr

08009c6e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009c6e:	b580      	push	{r7, lr}
 8009c70:	b084      	sub	sp, #16
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	60f8      	str	r0, [r7, #12]
 8009c76:	60b9      	str	r1, [r7, #8]
 8009c78:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2202      	movs	r2, #2
 8009c7e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	687a      	ldr	r2, [r7, #4]
 8009c86:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	68ba      	ldr	r2, [r7, #8]
 8009c92:	2100      	movs	r1, #0
 8009c94:	68f8      	ldr	r0, [r7, #12]
 8009c96:	f000 fca0 	bl	800a5da <USBD_LL_Transmit>

  return USBD_OK;
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3710      	adds	r7, #16
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b084      	sub	sp, #16
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	68ba      	ldr	r2, [r7, #8]
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	f000 fc8f 	bl	800a5da <USBD_LL_Transmit>

  return USBD_OK;
 8009cbc:	2300      	movs	r3, #0
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b084      	sub	sp, #16
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	60f8      	str	r0, [r7, #12]
 8009cce:	60b9      	str	r1, [r7, #8]
 8009cd0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2203      	movs	r2, #3
 8009cd6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	68ba      	ldr	r2, [r7, #8]
 8009cee:	2100      	movs	r1, #0
 8009cf0:	68f8      	ldr	r0, [r7, #12]
 8009cf2:	f000 fc93 	bl	800a61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009cf6:	2300      	movs	r3, #0
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3710      	adds	r7, #16
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}

08009d00 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b084      	sub	sp, #16
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	60f8      	str	r0, [r7, #12]
 8009d08:	60b9      	str	r1, [r7, #8]
 8009d0a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	2100      	movs	r1, #0
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f000 fc82 	bl	800a61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009d18:	2300      	movs	r3, #0
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b082      	sub	sp, #8
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2204      	movs	r2, #4
 8009d2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009d32:	2300      	movs	r3, #0
 8009d34:	2200      	movs	r2, #0
 8009d36:	2100      	movs	r1, #0
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 fc4e 	bl	800a5da <USBD_LL_Transmit>

  return USBD_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3708      	adds	r7, #8
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b082      	sub	sp, #8
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2205      	movs	r2, #5
 8009d54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d58:	2300      	movs	r3, #0
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	2100      	movs	r1, #0
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 fc5c 	bl	800a61c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3708      	adds	r7, #8
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
	...

08009d70 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8009d74:	2200      	movs	r2, #0
 8009d76:	4912      	ldr	r1, [pc, #72]	@ (8009dc0 <MX_USB_Device_Init+0x50>)
 8009d78:	4812      	ldr	r0, [pc, #72]	@ (8009dc4 <MX_USB_Device_Init+0x54>)
 8009d7a:	f7fe fed7 	bl	8008b2c <USBD_Init>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d001      	beq.n	8009d88 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8009d84:	f7f6 fe06 	bl	8000994 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8009d88:	490f      	ldr	r1, [pc, #60]	@ (8009dc8 <MX_USB_Device_Init+0x58>)
 8009d8a:	480e      	ldr	r0, [pc, #56]	@ (8009dc4 <MX_USB_Device_Init+0x54>)
 8009d8c:	f7fe fefe 	bl	8008b8c <USBD_RegisterClass>
 8009d90:	4603      	mov	r3, r0
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d001      	beq.n	8009d9a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8009d96:	f7f6 fdfd 	bl	8000994 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8009d9a:	490c      	ldr	r1, [pc, #48]	@ (8009dcc <MX_USB_Device_Init+0x5c>)
 8009d9c:	4809      	ldr	r0, [pc, #36]	@ (8009dc4 <MX_USB_Device_Init+0x54>)
 8009d9e:	f7fe fe1f 	bl	80089e0 <USBD_CDC_RegisterInterface>
 8009da2:	4603      	mov	r3, r0
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d001      	beq.n	8009dac <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8009da8:	f7f6 fdf4 	bl	8000994 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8009dac:	4805      	ldr	r0, [pc, #20]	@ (8009dc4 <MX_USB_Device_Init+0x54>)
 8009dae:	f7fe ff14 	bl	8008bda <USBD_Start>
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d001      	beq.n	8009dbc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8009db8:	f7f6 fdec 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8009dbc:	bf00      	nop
 8009dbe:	bd80      	pop	{r7, pc}
 8009dc0:	20000130 	.word	0x20000130
 8009dc4:	20000720 	.word	0x20000720
 8009dc8:	20000018 	.word	0x20000018
 8009dcc:	2000011c 	.word	0x2000011c

08009dd0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	4905      	ldr	r1, [pc, #20]	@ (8009dec <CDC_Init_FS+0x1c>)
 8009dd8:	4805      	ldr	r0, [pc, #20]	@ (8009df0 <CDC_Init_FS+0x20>)
 8009dda:	f7fe fe16 	bl	8008a0a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009dde:	4905      	ldr	r1, [pc, #20]	@ (8009df4 <CDC_Init_FS+0x24>)
 8009de0:	4803      	ldr	r0, [pc, #12]	@ (8009df0 <CDC_Init_FS+0x20>)
 8009de2:	f7fe fe30 	bl	8008a46 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009de6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	bd80      	pop	{r7, pc}
 8009dec:	200011f0 	.word	0x200011f0
 8009df0:	20000720 	.word	0x20000720
 8009df4:	200009f0 	.word	0x200009f0

08009df8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009dfc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr

08009e08 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b083      	sub	sp, #12
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	4603      	mov	r3, r0
 8009e10:	6039      	str	r1, [r7, #0]
 8009e12:	71fb      	strb	r3, [r7, #7]
 8009e14:	4613      	mov	r3, r2
 8009e16:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009e18:	79fb      	ldrb	r3, [r7, #7]
 8009e1a:	2b23      	cmp	r3, #35	@ 0x23
 8009e1c:	d84a      	bhi.n	8009eb4 <CDC_Control_FS+0xac>
 8009e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e24 <CDC_Control_FS+0x1c>)
 8009e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e24:	08009eb5 	.word	0x08009eb5
 8009e28:	08009eb5 	.word	0x08009eb5
 8009e2c:	08009eb5 	.word	0x08009eb5
 8009e30:	08009eb5 	.word	0x08009eb5
 8009e34:	08009eb5 	.word	0x08009eb5
 8009e38:	08009eb5 	.word	0x08009eb5
 8009e3c:	08009eb5 	.word	0x08009eb5
 8009e40:	08009eb5 	.word	0x08009eb5
 8009e44:	08009eb5 	.word	0x08009eb5
 8009e48:	08009eb5 	.word	0x08009eb5
 8009e4c:	08009eb5 	.word	0x08009eb5
 8009e50:	08009eb5 	.word	0x08009eb5
 8009e54:	08009eb5 	.word	0x08009eb5
 8009e58:	08009eb5 	.word	0x08009eb5
 8009e5c:	08009eb5 	.word	0x08009eb5
 8009e60:	08009eb5 	.word	0x08009eb5
 8009e64:	08009eb5 	.word	0x08009eb5
 8009e68:	08009eb5 	.word	0x08009eb5
 8009e6c:	08009eb5 	.word	0x08009eb5
 8009e70:	08009eb5 	.word	0x08009eb5
 8009e74:	08009eb5 	.word	0x08009eb5
 8009e78:	08009eb5 	.word	0x08009eb5
 8009e7c:	08009eb5 	.word	0x08009eb5
 8009e80:	08009eb5 	.word	0x08009eb5
 8009e84:	08009eb5 	.word	0x08009eb5
 8009e88:	08009eb5 	.word	0x08009eb5
 8009e8c:	08009eb5 	.word	0x08009eb5
 8009e90:	08009eb5 	.word	0x08009eb5
 8009e94:	08009eb5 	.word	0x08009eb5
 8009e98:	08009eb5 	.word	0x08009eb5
 8009e9c:	08009eb5 	.word	0x08009eb5
 8009ea0:	08009eb5 	.word	0x08009eb5
 8009ea4:	08009eb5 	.word	0x08009eb5
 8009ea8:	08009eb5 	.word	0x08009eb5
 8009eac:	08009eb5 	.word	0x08009eb5
 8009eb0:	08009eb5 	.word	0x08009eb5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009eb4:	bf00      	nop
  }

  return (USBD_OK);
 8009eb6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	370c      	adds	r7, #12
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009ece:	6879      	ldr	r1, [r7, #4]
 8009ed0:	4805      	ldr	r0, [pc, #20]	@ (8009ee8 <CDC_Receive_FS+0x24>)
 8009ed2:	f7fe fdb8 	bl	8008a46 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009ed6:	4804      	ldr	r0, [pc, #16]	@ (8009ee8 <CDC_Receive_FS+0x24>)
 8009ed8:	f7fe fdfe 	bl	8008ad8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009edc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3708      	adds	r7, #8
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
 8009ee6:	bf00      	nop
 8009ee8:	20000720 	.word	0x20000720

08009eec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009efc:	4b0d      	ldr	r3, [pc, #52]	@ (8009f34 <CDC_Transmit_FS+0x48>)
 8009efe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f02:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d001      	beq.n	8009f12 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e00b      	b.n	8009f2a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009f12:	887b      	ldrh	r3, [r7, #2]
 8009f14:	461a      	mov	r2, r3
 8009f16:	6879      	ldr	r1, [r7, #4]
 8009f18:	4806      	ldr	r0, [pc, #24]	@ (8009f34 <CDC_Transmit_FS+0x48>)
 8009f1a:	f7fe fd76 	bl	8008a0a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009f1e:	4805      	ldr	r0, [pc, #20]	@ (8009f34 <CDC_Transmit_FS+0x48>)
 8009f20:	f7fe fdaa 	bl	8008a78 <USBD_CDC_TransmitPacket>
 8009f24:	4603      	mov	r3, r0
 8009f26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	20000720 	.word	0x20000720

08009f38 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b087      	sub	sp, #28
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	60f8      	str	r0, [r7, #12]
 8009f40:	60b9      	str	r1, [r7, #8]
 8009f42:	4613      	mov	r3, r2
 8009f44:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009f46:	2300      	movs	r3, #0
 8009f48:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009f4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	371c      	adds	r7, #28
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr
	...

08009f5c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	4603      	mov	r3, r0
 8009f64:	6039      	str	r1, [r7, #0]
 8009f66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	2212      	movs	r2, #18
 8009f6c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8009f6e:	4b03      	ldr	r3, [pc, #12]	@ (8009f7c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr
 8009f7c:	20000150 	.word	0x20000150

08009f80 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	4603      	mov	r3, r0
 8009f88:	6039      	str	r1, [r7, #0]
 8009f8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	2204      	movs	r2, #4
 8009f90:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009f92:	4b03      	ldr	r3, [pc, #12]	@ (8009fa0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr
 8009fa0:	20000164 	.word	0x20000164

08009fa4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	4603      	mov	r3, r0
 8009fac:	6039      	str	r1, [r7, #0]
 8009fae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009fb0:	79fb      	ldrb	r3, [r7, #7]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d105      	bne.n	8009fc2 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	4907      	ldr	r1, [pc, #28]	@ (8009fd8 <USBD_CDC_ProductStrDescriptor+0x34>)
 8009fba:	4808      	ldr	r0, [pc, #32]	@ (8009fdc <USBD_CDC_ProductStrDescriptor+0x38>)
 8009fbc:	f7ff fdf7 	bl	8009bae <USBD_GetString>
 8009fc0:	e004      	b.n	8009fcc <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	4904      	ldr	r1, [pc, #16]	@ (8009fd8 <USBD_CDC_ProductStrDescriptor+0x34>)
 8009fc6:	4805      	ldr	r0, [pc, #20]	@ (8009fdc <USBD_CDC_ProductStrDescriptor+0x38>)
 8009fc8:	f7ff fdf1 	bl	8009bae <USBD_GetString>
  }
  return USBD_StrDesc;
 8009fcc:	4b02      	ldr	r3, [pc, #8]	@ (8009fd8 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3708      	adds	r7, #8
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	200019f0 	.word	0x200019f0
 8009fdc:	0800b198 	.word	0x0800b198

08009fe0 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	6039      	str	r1, [r7, #0]
 8009fea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009fec:	683a      	ldr	r2, [r7, #0]
 8009fee:	4904      	ldr	r1, [pc, #16]	@ (800a000 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8009ff0:	4804      	ldr	r0, [pc, #16]	@ (800a004 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8009ff2:	f7ff fddc 	bl	8009bae <USBD_GetString>
  return USBD_StrDesc;
 8009ff6:	4b02      	ldr	r3, [pc, #8]	@ (800a000 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	200019f0 	.word	0x200019f0
 800a004:	0800b1b0 	.word	0x0800b1b0

0800a008 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	4603      	mov	r3, r0
 800a010:	6039      	str	r1, [r7, #0]
 800a012:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	221a      	movs	r2, #26
 800a018:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a01a:	f000 f843 	bl	800a0a4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800a01e:	4b02      	ldr	r3, [pc, #8]	@ (800a028 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800a020:	4618      	mov	r0, r3
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	20000168 	.word	0x20000168

0800a02c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b082      	sub	sp, #8
 800a030:	af00      	add	r7, sp, #0
 800a032:	4603      	mov	r3, r0
 800a034:	6039      	str	r1, [r7, #0]
 800a036:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a038:	79fb      	ldrb	r3, [r7, #7]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d105      	bne.n	800a04a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a03e:	683a      	ldr	r2, [r7, #0]
 800a040:	4907      	ldr	r1, [pc, #28]	@ (800a060 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800a042:	4808      	ldr	r0, [pc, #32]	@ (800a064 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800a044:	f7ff fdb3 	bl	8009bae <USBD_GetString>
 800a048:	e004      	b.n	800a054 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a04a:	683a      	ldr	r2, [r7, #0]
 800a04c:	4904      	ldr	r1, [pc, #16]	@ (800a060 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800a04e:	4805      	ldr	r0, [pc, #20]	@ (800a064 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800a050:	f7ff fdad 	bl	8009bae <USBD_GetString>
  }
  return USBD_StrDesc;
 800a054:	4b02      	ldr	r3, [pc, #8]	@ (800a060 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800a056:	4618      	mov	r0, r3
 800a058:	3708      	adds	r7, #8
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	200019f0 	.word	0x200019f0
 800a064:	0800b1c4 	.word	0x0800b1c4

0800a068 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	4603      	mov	r3, r0
 800a070:	6039      	str	r1, [r7, #0]
 800a072:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a074:	79fb      	ldrb	r3, [r7, #7]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d105      	bne.n	800a086 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a07a:	683a      	ldr	r2, [r7, #0]
 800a07c:	4907      	ldr	r1, [pc, #28]	@ (800a09c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800a07e:	4808      	ldr	r0, [pc, #32]	@ (800a0a0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800a080:	f7ff fd95 	bl	8009bae <USBD_GetString>
 800a084:	e004      	b.n	800a090 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a086:	683a      	ldr	r2, [r7, #0]
 800a088:	4904      	ldr	r1, [pc, #16]	@ (800a09c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800a08a:	4805      	ldr	r0, [pc, #20]	@ (800a0a0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800a08c:	f7ff fd8f 	bl	8009bae <USBD_GetString>
  }
  return USBD_StrDesc;
 800a090:	4b02      	ldr	r3, [pc, #8]	@ (800a09c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800a092:	4618      	mov	r0, r3
 800a094:	3708      	adds	r7, #8
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	200019f0 	.word	0x200019f0
 800a0a0:	0800b1d0 	.word	0x0800b1d0

0800a0a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a0aa:	4b0f      	ldr	r3, [pc, #60]	@ (800a0e8 <Get_SerialNum+0x44>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a0b0:	4b0e      	ldr	r3, [pc, #56]	@ (800a0ec <Get_SerialNum+0x48>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a0b6:	4b0e      	ldr	r3, [pc, #56]	@ (800a0f0 <Get_SerialNum+0x4c>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d009      	beq.n	800a0de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a0ca:	2208      	movs	r2, #8
 800a0cc:	4909      	ldr	r1, [pc, #36]	@ (800a0f4 <Get_SerialNum+0x50>)
 800a0ce:	68f8      	ldr	r0, [r7, #12]
 800a0d0:	f000 f814 	bl	800a0fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a0d4:	2204      	movs	r2, #4
 800a0d6:	4908      	ldr	r1, [pc, #32]	@ (800a0f8 <Get_SerialNum+0x54>)
 800a0d8:	68b8      	ldr	r0, [r7, #8]
 800a0da:	f000 f80f 	bl	800a0fc <IntToUnicode>
  }
}
 800a0de:	bf00      	nop
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	1fff7590 	.word	0x1fff7590
 800a0ec:	1fff7594 	.word	0x1fff7594
 800a0f0:	1fff7598 	.word	0x1fff7598
 800a0f4:	2000016a 	.word	0x2000016a
 800a0f8:	2000017a 	.word	0x2000017a

0800a0fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b087      	sub	sp, #28
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	4613      	mov	r3, r2
 800a108:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a10a:	2300      	movs	r3, #0
 800a10c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a10e:	2300      	movs	r3, #0
 800a110:	75fb      	strb	r3, [r7, #23]
 800a112:	e027      	b.n	800a164 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	0f1b      	lsrs	r3, r3, #28
 800a118:	2b09      	cmp	r3, #9
 800a11a:	d80b      	bhi.n	800a134 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	0f1b      	lsrs	r3, r3, #28
 800a120:	b2da      	uxtb	r2, r3
 800a122:	7dfb      	ldrb	r3, [r7, #23]
 800a124:	005b      	lsls	r3, r3, #1
 800a126:	4619      	mov	r1, r3
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	440b      	add	r3, r1
 800a12c:	3230      	adds	r2, #48	@ 0x30
 800a12e:	b2d2      	uxtb	r2, r2
 800a130:	701a      	strb	r2, [r3, #0]
 800a132:	e00a      	b.n	800a14a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	0f1b      	lsrs	r3, r3, #28
 800a138:	b2da      	uxtb	r2, r3
 800a13a:	7dfb      	ldrb	r3, [r7, #23]
 800a13c:	005b      	lsls	r3, r3, #1
 800a13e:	4619      	mov	r1, r3
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	440b      	add	r3, r1
 800a144:	3237      	adds	r2, #55	@ 0x37
 800a146:	b2d2      	uxtb	r2, r2
 800a148:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	011b      	lsls	r3, r3, #4
 800a14e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a150:	7dfb      	ldrb	r3, [r7, #23]
 800a152:	005b      	lsls	r3, r3, #1
 800a154:	3301      	adds	r3, #1
 800a156:	68ba      	ldr	r2, [r7, #8]
 800a158:	4413      	add	r3, r2
 800a15a:	2200      	movs	r2, #0
 800a15c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a15e:	7dfb      	ldrb	r3, [r7, #23]
 800a160:	3301      	adds	r3, #1
 800a162:	75fb      	strb	r3, [r7, #23]
 800a164:	7dfa      	ldrb	r2, [r7, #23]
 800a166:	79fb      	ldrb	r3, [r7, #7]
 800a168:	429a      	cmp	r2, r3
 800a16a:	d3d3      	bcc.n	800a114 <IntToUnicode+0x18>
  }
}
 800a16c:	bf00      	nop
 800a16e:	bf00      	nop
 800a170:	371c      	adds	r7, #28
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr
	...

0800a17c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b098      	sub	sp, #96	@ 0x60
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a184:	f107 030c 	add.w	r3, r7, #12
 800a188:	2254      	movs	r2, #84	@ 0x54
 800a18a:	2100      	movs	r1, #0
 800a18c:	4618      	mov	r0, r3
 800a18e:	f000 fb2f 	bl	800a7f0 <memset>
  if(pcdHandle->Instance==USB)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a15      	ldr	r2, [pc, #84]	@ (800a1ec <HAL_PCD_MspInit+0x70>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d123      	bne.n	800a1e4 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a19c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1a0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800a1a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a1a6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a1a8:	f107 030c 	add.w	r3, r7, #12
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f7fa fa65 	bl	800467c <HAL_RCCEx_PeriphCLKConfig>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d001      	beq.n	800a1bc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800a1b8:	f7f6 fbec 	bl	8000994 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a1bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a1f0 <HAL_PCD_MspInit+0x74>)
 800a1be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1c0:	4a0b      	ldr	r2, [pc, #44]	@ (800a1f0 <HAL_PCD_MspInit+0x74>)
 800a1c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a1c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1c8:	4b09      	ldr	r3, [pc, #36]	@ (800a1f0 <HAL_PCD_MspInit+0x74>)
 800a1ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1d0:	60bb      	str	r3, [r7, #8]
 800a1d2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	2100      	movs	r1, #0
 800a1d8:	2014      	movs	r0, #20
 800a1da:	f7f7 fa5e 	bl	800169a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800a1de:	2014      	movs	r0, #20
 800a1e0:	f7f7 fa75 	bl	80016ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a1e4:	bf00      	nop
 800a1e6:	3760      	adds	r7, #96	@ 0x60
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	40005c00 	.word	0x40005c00
 800a1f0:	40021000 	.word	0x40021000

0800a1f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a208:	4619      	mov	r1, r3
 800a20a:	4610      	mov	r0, r2
 800a20c:	f7fe fd30 	bl	8008c70 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800a210:	bf00      	nop
 800a212:	3708      	adds	r7, #8
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
 800a220:	460b      	mov	r3, r1
 800a222:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800a22a:	78fa      	ldrb	r2, [r7, #3]
 800a22c:	6879      	ldr	r1, [r7, #4]
 800a22e:	4613      	mov	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	4413      	add	r3, r2
 800a234:	00db      	lsls	r3, r3, #3
 800a236:	440b      	add	r3, r1
 800a238:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	78fb      	ldrb	r3, [r7, #3]
 800a240:	4619      	mov	r1, r3
 800a242:	f7fe fd6a 	bl	8008d1a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800a246:	bf00      	nop
 800a248:	3708      	adds	r7, #8
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}

0800a24e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a24e:	b580      	push	{r7, lr}
 800a250:	b082      	sub	sp, #8
 800a252:	af00      	add	r7, sp, #0
 800a254:	6078      	str	r0, [r7, #4]
 800a256:	460b      	mov	r3, r1
 800a258:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800a260:	78fa      	ldrb	r2, [r7, #3]
 800a262:	6879      	ldr	r1, [r7, #4]
 800a264:	4613      	mov	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	4413      	add	r3, r2
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	440b      	add	r3, r1
 800a26e:	3324      	adds	r3, #36	@ 0x24
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	78fb      	ldrb	r3, [r7, #3]
 800a274:	4619      	mov	r1, r3
 800a276:	f7fe fdb3 	bl	8008de0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800a27a:	bf00      	nop
 800a27c:	3708      	adds	r7, #8
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}

0800a282 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a282:	b580      	push	{r7, lr}
 800a284:	b082      	sub	sp, #8
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a290:	4618      	mov	r0, r3
 800a292:	f7fe fec7 	bl	8009024 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800a296:	bf00      	nop
 800a298:	3708      	adds	r7, #8
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a29e:	b580      	push	{r7, lr}
 800a2a0:	b084      	sub	sp, #16
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	795b      	ldrb	r3, [r3, #5]
 800a2ae:	2b02      	cmp	r3, #2
 800a2b0:	d001      	beq.n	800a2b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a2b2:	f7f6 fb6f 	bl	8000994 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a2bc:	7bfa      	ldrb	r2, [r7, #15]
 800a2be:	4611      	mov	r1, r2
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7fe fe71 	bl	8008fa8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	f7fe fe1d 	bl	8008f0c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800a2d2:	bf00      	nop
 800a2d4:	3710      	adds	r7, #16
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}
	...

0800a2dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f7fe fe6c 	bl	8008fc8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	7a5b      	ldrb	r3, [r3, #9]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d005      	beq.n	800a304 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a2f8:	4b04      	ldr	r3, [pc, #16]	@ (800a30c <HAL_PCD_SuspendCallback+0x30>)
 800a2fa:	691b      	ldr	r3, [r3, #16]
 800a2fc:	4a03      	ldr	r2, [pc, #12]	@ (800a30c <HAL_PCD_SuspendCallback+0x30>)
 800a2fe:	f043 0306 	orr.w	r3, r3, #6
 800a302:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800a304:	bf00      	nop
 800a306:	3708      	adds	r7, #8
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	e000ed00 	.word	0xe000ed00

0800a310 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	7a5b      	ldrb	r3, [r3, #9]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d007      	beq.n	800a330 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a320:	4b08      	ldr	r3, [pc, #32]	@ (800a344 <HAL_PCD_ResumeCallback+0x34>)
 800a322:	691b      	ldr	r3, [r3, #16]
 800a324:	4a07      	ldr	r2, [pc, #28]	@ (800a344 <HAL_PCD_ResumeCallback+0x34>)
 800a326:	f023 0306 	bic.w	r3, r3, #6
 800a32a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800a32c:	f000 f9f8 	bl	800a720 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a336:	4618      	mov	r0, r3
 800a338:	f7fe fe5c 	bl	8008ff4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800a33c:	bf00      	nop
 800a33e:	3708      	adds	r7, #8
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}
 800a344:	e000ed00 	.word	0xe000ed00

0800a348 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800a350:	4a2b      	ldr	r2, [pc, #172]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	4a29      	ldr	r2, [pc, #164]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a35c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800a360:	4b27      	ldr	r3, [pc, #156]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a362:	4a28      	ldr	r2, [pc, #160]	@ (800a404 <USBD_LL_Init+0xbc>)
 800a364:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a366:	4b26      	ldr	r3, [pc, #152]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a368:	2208      	movs	r2, #8
 800a36a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a36c:	4b24      	ldr	r3, [pc, #144]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a36e:	2202      	movs	r2, #2
 800a370:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a372:	4b23      	ldr	r3, [pc, #140]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a374:	2202      	movs	r2, #2
 800a376:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800a378:	4b21      	ldr	r3, [pc, #132]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a37a:	2200      	movs	r2, #0
 800a37c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a37e:	4b20      	ldr	r3, [pc, #128]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a380:	2200      	movs	r2, #0
 800a382:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a384:	4b1e      	ldr	r3, [pc, #120]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a386:	2200      	movs	r2, #0
 800a388:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a38a:	4b1d      	ldr	r3, [pc, #116]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a38c:	2200      	movs	r2, #0
 800a38e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a390:	481b      	ldr	r0, [pc, #108]	@ (800a400 <USBD_LL_Init+0xb8>)
 800a392:	f7f7 fe8f 	bl	80020b4 <HAL_PCD_Init>
 800a396:	4603      	mov	r3, r0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d001      	beq.n	800a3a0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800a39c:	f7f6 fafa 	bl	8000994 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a3a6:	2318      	movs	r3, #24
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	2100      	movs	r1, #0
 800a3ac:	f7f9 fb16 	bl	80039dc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a3b6:	2358      	movs	r3, #88	@ 0x58
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	2180      	movs	r1, #128	@ 0x80
 800a3bc:	f7f9 fb0e 	bl	80039dc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a3c6:	23c0      	movs	r3, #192	@ 0xc0
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	2181      	movs	r1, #129	@ 0x81
 800a3cc:	f7f9 fb06 	bl	80039dc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a3d6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a3da:	2200      	movs	r2, #0
 800a3dc:	2101      	movs	r1, #1
 800a3de:	f7f9 fafd 	bl	80039dc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a3e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2182      	movs	r1, #130	@ 0x82
 800a3f0:	f7f9 faf4 	bl	80039dc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	20001bf0 	.word	0x20001bf0
 800a404:	40005c00 	.word	0x40005c00

0800a408 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a410:	2300      	movs	r3, #0
 800a412:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a414:	2300      	movs	r3, #0
 800a416:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a41e:	4618      	mov	r0, r3
 800a420:	f7f7 ff16 	bl	8002250 <HAL_PCD_Start>
 800a424:	4603      	mov	r3, r0
 800a426:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a428:	7bfb      	ldrb	r3, [r7, #15]
 800a42a:	4618      	mov	r0, r3
 800a42c:	f000 f97e 	bl	800a72c <USBD_Get_USB_Status>
 800a430:	4603      	mov	r3, r0
 800a432:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a434:	7bbb      	ldrb	r3, [r7, #14]
}
 800a436:	4618      	mov	r0, r3
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}

0800a43e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a43e:	b580      	push	{r7, lr}
 800a440:	b084      	sub	sp, #16
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
 800a446:	4608      	mov	r0, r1
 800a448:	4611      	mov	r1, r2
 800a44a:	461a      	mov	r2, r3
 800a44c:	4603      	mov	r3, r0
 800a44e:	70fb      	strb	r3, [r7, #3]
 800a450:	460b      	mov	r3, r1
 800a452:	70bb      	strb	r3, [r7, #2]
 800a454:	4613      	mov	r3, r2
 800a456:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a458:	2300      	movs	r3, #0
 800a45a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a45c:	2300      	movs	r3, #0
 800a45e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a466:	78bb      	ldrb	r3, [r7, #2]
 800a468:	883a      	ldrh	r2, [r7, #0]
 800a46a:	78f9      	ldrb	r1, [r7, #3]
 800a46c:	f7f8 f85d 	bl	800252a <HAL_PCD_EP_Open>
 800a470:	4603      	mov	r3, r0
 800a472:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a474:	7bfb      	ldrb	r3, [r7, #15]
 800a476:	4618      	mov	r0, r3
 800a478:	f000 f958 	bl	800a72c <USBD_Get_USB_Status>
 800a47c:	4603      	mov	r3, r0
 800a47e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a480:	7bbb      	ldrb	r3, [r7, #14]
}
 800a482:	4618      	mov	r0, r3
 800a484:	3710      	adds	r7, #16
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}

0800a48a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b084      	sub	sp, #16
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	460b      	mov	r3, r1
 800a494:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a496:	2300      	movs	r3, #0
 800a498:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a49a:	2300      	movs	r3, #0
 800a49c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a4a4:	78fa      	ldrb	r2, [r7, #3]
 800a4a6:	4611      	mov	r1, r2
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f7f8 f89d 	bl	80025e8 <HAL_PCD_EP_Close>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4b2:	7bfb      	ldrb	r3, [r7, #15]
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f000 f939 	bl	800a72c <USBD_Get_USB_Status>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4be:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b084      	sub	sp, #16
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a4e2:	78fa      	ldrb	r2, [r7, #3]
 800a4e4:	4611      	mov	r1, r2
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7f8 f946 	bl	8002778 <HAL_PCD_EP_SetStall>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4f0:	7bfb      	ldrb	r3, [r7, #15]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 f91a 	bl	800a72c <USBD_Get_USB_Status>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3710      	adds	r7, #16
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}

0800a506 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a506:	b580      	push	{r7, lr}
 800a508:	b084      	sub	sp, #16
 800a50a:	af00      	add	r7, sp, #0
 800a50c:	6078      	str	r0, [r7, #4]
 800a50e:	460b      	mov	r3, r1
 800a510:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a512:	2300      	movs	r3, #0
 800a514:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a520:	78fa      	ldrb	r2, [r7, #3]
 800a522:	4611      	mov	r1, r2
 800a524:	4618      	mov	r0, r3
 800a526:	f7f8 f979 	bl	800281c <HAL_PCD_EP_ClrStall>
 800a52a:	4603      	mov	r3, r0
 800a52c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a52e:	7bfb      	ldrb	r3, [r7, #15]
 800a530:	4618      	mov	r0, r3
 800a532:	f000 f8fb 	bl	800a72c <USBD_Get_USB_Status>
 800a536:	4603      	mov	r3, r0
 800a538:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a53a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3710      	adds	r7, #16
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a544:	b480      	push	{r7}
 800a546:	b085      	sub	sp, #20
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	460b      	mov	r3, r1
 800a54e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a556:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a558:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	da0b      	bge.n	800a578 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a560:	78fb      	ldrb	r3, [r7, #3]
 800a562:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a566:	68f9      	ldr	r1, [r7, #12]
 800a568:	4613      	mov	r3, r2
 800a56a:	009b      	lsls	r3, r3, #2
 800a56c:	4413      	add	r3, r2
 800a56e:	00db      	lsls	r3, r3, #3
 800a570:	440b      	add	r3, r1
 800a572:	3312      	adds	r3, #18
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	e00b      	b.n	800a590 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a578:	78fb      	ldrb	r3, [r7, #3]
 800a57a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a57e:	68f9      	ldr	r1, [r7, #12]
 800a580:	4613      	mov	r3, r2
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	4413      	add	r3, r2
 800a586:	00db      	lsls	r3, r3, #3
 800a588:	440b      	add	r3, r1
 800a58a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a58e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a590:	4618      	mov	r0, r3
 800a592:	3714      	adds	r7, #20
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	460b      	mov	r3, r1
 800a5a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a5b6:	78fa      	ldrb	r2, [r7, #3]
 800a5b8:	4611      	mov	r1, r2
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7f7 ff91 	bl	80024e2 <HAL_PCD_SetAddress>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5c4:	7bfb      	ldrb	r3, [r7, #15]
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 f8b0 	bl	800a72c <USBD_Get_USB_Status>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3710      	adds	r7, #16
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}

0800a5da <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a5da:	b580      	push	{r7, lr}
 800a5dc:	b086      	sub	sp, #24
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	60f8      	str	r0, [r7, #12]
 800a5e2:	607a      	str	r2, [r7, #4]
 800a5e4:	603b      	str	r3, [r7, #0]
 800a5e6:	460b      	mov	r3, r1
 800a5e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a5f8:	7af9      	ldrb	r1, [r7, #11]
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	f7f8 f884 	bl	800270a <HAL_PCD_EP_Transmit>
 800a602:	4603      	mov	r3, r0
 800a604:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a606:	7dfb      	ldrb	r3, [r7, #23]
 800a608:	4618      	mov	r0, r3
 800a60a:	f000 f88f 	bl	800a72c <USBD_Get_USB_Status>
 800a60e:	4603      	mov	r3, r0
 800a610:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a612:	7dbb      	ldrb	r3, [r7, #22]
}
 800a614:	4618      	mov	r0, r3
 800a616:	3718      	adds	r7, #24
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b086      	sub	sp, #24
 800a620:	af00      	add	r7, sp, #0
 800a622:	60f8      	str	r0, [r7, #12]
 800a624:	607a      	str	r2, [r7, #4]
 800a626:	603b      	str	r3, [r7, #0]
 800a628:	460b      	mov	r3, r1
 800a62a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a62c:	2300      	movs	r3, #0
 800a62e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a630:	2300      	movs	r3, #0
 800a632:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a63a:	7af9      	ldrb	r1, [r7, #11]
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	f7f8 f81a 	bl	8002678 <HAL_PCD_EP_Receive>
 800a644:	4603      	mov	r3, r0
 800a646:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a648:	7dfb      	ldrb	r3, [r7, #23]
 800a64a:	4618      	mov	r0, r3
 800a64c:	f000 f86e 	bl	800a72c <USBD_Get_USB_Status>
 800a650:	4603      	mov	r3, r0
 800a652:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a654:	7dbb      	ldrb	r3, [r7, #22]
}
 800a656:	4618      	mov	r0, r3
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b082      	sub	sp, #8
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
 800a666:	460b      	mov	r3, r1
 800a668:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a670:	78fa      	ldrb	r2, [r7, #3]
 800a672:	4611      	mov	r1, r2
 800a674:	4618      	mov	r0, r3
 800a676:	f7f8 f830 	bl	80026da <HAL_PCD_EP_GetRxCount>
 800a67a:	4603      	mov	r3, r0
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3708      	adds	r7, #8
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
 800a68c:	460b      	mov	r3, r1
 800a68e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800a690:	78fb      	ldrb	r3, [r7, #3]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d002      	beq.n	800a69c <HAL_PCDEx_LPM_Callback+0x18>
 800a696:	2b01      	cmp	r3, #1
 800a698:	d013      	beq.n	800a6c2 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800a69a:	e023      	b.n	800a6e4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	7a5b      	ldrb	r3, [r3, #9]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d007      	beq.n	800a6b4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800a6a4:	f000 f83c 	bl	800a720 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a6a8:	4b10      	ldr	r3, [pc, #64]	@ (800a6ec <HAL_PCDEx_LPM_Callback+0x68>)
 800a6aa:	691b      	ldr	r3, [r3, #16]
 800a6ac:	4a0f      	ldr	r2, [pc, #60]	@ (800a6ec <HAL_PCDEx_LPM_Callback+0x68>)
 800a6ae:	f023 0306 	bic.w	r3, r3, #6
 800a6b2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	f7fe fc9a 	bl	8008ff4 <USBD_LL_Resume>
    break;
 800a6c0:	e010      	b.n	800a6e4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	f7fe fc7d 	bl	8008fc8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	7a5b      	ldrb	r3, [r3, #9]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d005      	beq.n	800a6e2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a6d6:	4b05      	ldr	r3, [pc, #20]	@ (800a6ec <HAL_PCDEx_LPM_Callback+0x68>)
 800a6d8:	691b      	ldr	r3, [r3, #16]
 800a6da:	4a04      	ldr	r2, [pc, #16]	@ (800a6ec <HAL_PCDEx_LPM_Callback+0x68>)
 800a6dc:	f043 0306 	orr.w	r3, r3, #6
 800a6e0:	6113      	str	r3, [r2, #16]
    break;
 800a6e2:	bf00      	nop
}
 800a6e4:	bf00      	nop
 800a6e6:	3708      	adds	r7, #8
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}
 800a6ec:	e000ed00 	.word	0xe000ed00

0800a6f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a6f8:	4b03      	ldr	r3, [pc, #12]	@ (800a708 <USBD_static_malloc+0x18>)
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	370c      	adds	r7, #12
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	20001ecc 	.word	0x20001ecc

0800a70c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b083      	sub	sp, #12
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]

}
 800a714:	bf00      	nop
 800a716:	370c      	adds	r7, #12
 800a718:	46bd      	mov	sp, r7
 800a71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71e:	4770      	bx	lr

0800a720 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a724:	f7f6 f80a 	bl	800073c <SystemClock_Config>
}
 800a728:	bf00      	nop
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	4603      	mov	r3, r0
 800a734:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a736:	2300      	movs	r3, #0
 800a738:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a73a:	79fb      	ldrb	r3, [r7, #7]
 800a73c:	2b03      	cmp	r3, #3
 800a73e:	d817      	bhi.n	800a770 <USBD_Get_USB_Status+0x44>
 800a740:	a201      	add	r2, pc, #4	@ (adr r2, 800a748 <USBD_Get_USB_Status+0x1c>)
 800a742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a746:	bf00      	nop
 800a748:	0800a759 	.word	0x0800a759
 800a74c:	0800a75f 	.word	0x0800a75f
 800a750:	0800a765 	.word	0x0800a765
 800a754:	0800a76b 	.word	0x0800a76b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a758:	2300      	movs	r3, #0
 800a75a:	73fb      	strb	r3, [r7, #15]
    break;
 800a75c:	e00b      	b.n	800a776 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a75e:	2303      	movs	r3, #3
 800a760:	73fb      	strb	r3, [r7, #15]
    break;
 800a762:	e008      	b.n	800a776 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a764:	2301      	movs	r3, #1
 800a766:	73fb      	strb	r3, [r7, #15]
    break;
 800a768:	e005      	b.n	800a776 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a76a:	2303      	movs	r3, #3
 800a76c:	73fb      	strb	r3, [r7, #15]
    break;
 800a76e:	e002      	b.n	800a776 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a770:	2303      	movs	r3, #3
 800a772:	73fb      	strb	r3, [r7, #15]
    break;
 800a774:	bf00      	nop
  }
  return usb_status;
 800a776:	7bfb      	ldrb	r3, [r7, #15]
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3714      	adds	r7, #20
 800a77c:	46bd      	mov	sp, r7
 800a77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a782:	4770      	bx	lr

0800a784 <sniprintf>:
 800a784:	b40c      	push	{r2, r3}
 800a786:	b530      	push	{r4, r5, lr}
 800a788:	4b18      	ldr	r3, [pc, #96]	@ (800a7ec <sniprintf+0x68>)
 800a78a:	1e0c      	subs	r4, r1, #0
 800a78c:	681d      	ldr	r5, [r3, #0]
 800a78e:	b09d      	sub	sp, #116	@ 0x74
 800a790:	da08      	bge.n	800a7a4 <sniprintf+0x20>
 800a792:	238b      	movs	r3, #139	@ 0x8b
 800a794:	602b      	str	r3, [r5, #0]
 800a796:	f04f 30ff 	mov.w	r0, #4294967295
 800a79a:	b01d      	add	sp, #116	@ 0x74
 800a79c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a7a0:	b002      	add	sp, #8
 800a7a2:	4770      	bx	lr
 800a7a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a7a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a7ac:	f04f 0300 	mov.w	r3, #0
 800a7b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a7b2:	bf14      	ite	ne
 800a7b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a7b8:	4623      	moveq	r3, r4
 800a7ba:	9304      	str	r3, [sp, #16]
 800a7bc:	9307      	str	r3, [sp, #28]
 800a7be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a7c2:	9002      	str	r0, [sp, #8]
 800a7c4:	9006      	str	r0, [sp, #24]
 800a7c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a7ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a7cc:	ab21      	add	r3, sp, #132	@ 0x84
 800a7ce:	a902      	add	r1, sp, #8
 800a7d0:	4628      	mov	r0, r5
 800a7d2:	9301      	str	r3, [sp, #4]
 800a7d4:	f000 f9a2 	bl	800ab1c <_svfiprintf_r>
 800a7d8:	1c43      	adds	r3, r0, #1
 800a7da:	bfbc      	itt	lt
 800a7dc:	238b      	movlt	r3, #139	@ 0x8b
 800a7de:	602b      	strlt	r3, [r5, #0]
 800a7e0:	2c00      	cmp	r4, #0
 800a7e2:	d0da      	beq.n	800a79a <sniprintf+0x16>
 800a7e4:	9b02      	ldr	r3, [sp, #8]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	701a      	strb	r2, [r3, #0]
 800a7ea:	e7d6      	b.n	800a79a <sniprintf+0x16>
 800a7ec:	20000184 	.word	0x20000184

0800a7f0 <memset>:
 800a7f0:	4402      	add	r2, r0
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d100      	bne.n	800a7fa <memset+0xa>
 800a7f8:	4770      	bx	lr
 800a7fa:	f803 1b01 	strb.w	r1, [r3], #1
 800a7fe:	e7f9      	b.n	800a7f4 <memset+0x4>

0800a800 <__errno>:
 800a800:	4b01      	ldr	r3, [pc, #4]	@ (800a808 <__errno+0x8>)
 800a802:	6818      	ldr	r0, [r3, #0]
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	20000184 	.word	0x20000184

0800a80c <__libc_init_array>:
 800a80c:	b570      	push	{r4, r5, r6, lr}
 800a80e:	4d0d      	ldr	r5, [pc, #52]	@ (800a844 <__libc_init_array+0x38>)
 800a810:	4c0d      	ldr	r4, [pc, #52]	@ (800a848 <__libc_init_array+0x3c>)
 800a812:	1b64      	subs	r4, r4, r5
 800a814:	10a4      	asrs	r4, r4, #2
 800a816:	2600      	movs	r6, #0
 800a818:	42a6      	cmp	r6, r4
 800a81a:	d109      	bne.n	800a830 <__libc_init_array+0x24>
 800a81c:	4d0b      	ldr	r5, [pc, #44]	@ (800a84c <__libc_init_array+0x40>)
 800a81e:	4c0c      	ldr	r4, [pc, #48]	@ (800a850 <__libc_init_array+0x44>)
 800a820:	f000 fc64 	bl	800b0ec <_init>
 800a824:	1b64      	subs	r4, r4, r5
 800a826:	10a4      	asrs	r4, r4, #2
 800a828:	2600      	movs	r6, #0
 800a82a:	42a6      	cmp	r6, r4
 800a82c:	d105      	bne.n	800a83a <__libc_init_array+0x2e>
 800a82e:	bd70      	pop	{r4, r5, r6, pc}
 800a830:	f855 3b04 	ldr.w	r3, [r5], #4
 800a834:	4798      	blx	r3
 800a836:	3601      	adds	r6, #1
 800a838:	e7ee      	b.n	800a818 <__libc_init_array+0xc>
 800a83a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a83e:	4798      	blx	r3
 800a840:	3601      	adds	r6, #1
 800a842:	e7f2      	b.n	800a82a <__libc_init_array+0x1e>
 800a844:	0800b25c 	.word	0x0800b25c
 800a848:	0800b25c 	.word	0x0800b25c
 800a84c:	0800b25c 	.word	0x0800b25c
 800a850:	0800b260 	.word	0x0800b260

0800a854 <__retarget_lock_acquire_recursive>:
 800a854:	4770      	bx	lr

0800a856 <__retarget_lock_release_recursive>:
 800a856:	4770      	bx	lr

0800a858 <memcpy>:
 800a858:	440a      	add	r2, r1
 800a85a:	4291      	cmp	r1, r2
 800a85c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a860:	d100      	bne.n	800a864 <memcpy+0xc>
 800a862:	4770      	bx	lr
 800a864:	b510      	push	{r4, lr}
 800a866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a86a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a86e:	4291      	cmp	r1, r2
 800a870:	d1f9      	bne.n	800a866 <memcpy+0xe>
 800a872:	bd10      	pop	{r4, pc}

0800a874 <_free_r>:
 800a874:	b538      	push	{r3, r4, r5, lr}
 800a876:	4605      	mov	r5, r0
 800a878:	2900      	cmp	r1, #0
 800a87a:	d041      	beq.n	800a900 <_free_r+0x8c>
 800a87c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a880:	1f0c      	subs	r4, r1, #4
 800a882:	2b00      	cmp	r3, #0
 800a884:	bfb8      	it	lt
 800a886:	18e4      	addlt	r4, r4, r3
 800a888:	f000 f8e0 	bl	800aa4c <__malloc_lock>
 800a88c:	4a1d      	ldr	r2, [pc, #116]	@ (800a904 <_free_r+0x90>)
 800a88e:	6813      	ldr	r3, [r2, #0]
 800a890:	b933      	cbnz	r3, 800a8a0 <_free_r+0x2c>
 800a892:	6063      	str	r3, [r4, #4]
 800a894:	6014      	str	r4, [r2, #0]
 800a896:	4628      	mov	r0, r5
 800a898:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a89c:	f000 b8dc 	b.w	800aa58 <__malloc_unlock>
 800a8a0:	42a3      	cmp	r3, r4
 800a8a2:	d908      	bls.n	800a8b6 <_free_r+0x42>
 800a8a4:	6820      	ldr	r0, [r4, #0]
 800a8a6:	1821      	adds	r1, r4, r0
 800a8a8:	428b      	cmp	r3, r1
 800a8aa:	bf01      	itttt	eq
 800a8ac:	6819      	ldreq	r1, [r3, #0]
 800a8ae:	685b      	ldreq	r3, [r3, #4]
 800a8b0:	1809      	addeq	r1, r1, r0
 800a8b2:	6021      	streq	r1, [r4, #0]
 800a8b4:	e7ed      	b.n	800a892 <_free_r+0x1e>
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	b10b      	cbz	r3, 800a8c0 <_free_r+0x4c>
 800a8bc:	42a3      	cmp	r3, r4
 800a8be:	d9fa      	bls.n	800a8b6 <_free_r+0x42>
 800a8c0:	6811      	ldr	r1, [r2, #0]
 800a8c2:	1850      	adds	r0, r2, r1
 800a8c4:	42a0      	cmp	r0, r4
 800a8c6:	d10b      	bne.n	800a8e0 <_free_r+0x6c>
 800a8c8:	6820      	ldr	r0, [r4, #0]
 800a8ca:	4401      	add	r1, r0
 800a8cc:	1850      	adds	r0, r2, r1
 800a8ce:	4283      	cmp	r3, r0
 800a8d0:	6011      	str	r1, [r2, #0]
 800a8d2:	d1e0      	bne.n	800a896 <_free_r+0x22>
 800a8d4:	6818      	ldr	r0, [r3, #0]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	6053      	str	r3, [r2, #4]
 800a8da:	4408      	add	r0, r1
 800a8dc:	6010      	str	r0, [r2, #0]
 800a8de:	e7da      	b.n	800a896 <_free_r+0x22>
 800a8e0:	d902      	bls.n	800a8e8 <_free_r+0x74>
 800a8e2:	230c      	movs	r3, #12
 800a8e4:	602b      	str	r3, [r5, #0]
 800a8e6:	e7d6      	b.n	800a896 <_free_r+0x22>
 800a8e8:	6820      	ldr	r0, [r4, #0]
 800a8ea:	1821      	adds	r1, r4, r0
 800a8ec:	428b      	cmp	r3, r1
 800a8ee:	bf04      	itt	eq
 800a8f0:	6819      	ldreq	r1, [r3, #0]
 800a8f2:	685b      	ldreq	r3, [r3, #4]
 800a8f4:	6063      	str	r3, [r4, #4]
 800a8f6:	bf04      	itt	eq
 800a8f8:	1809      	addeq	r1, r1, r0
 800a8fa:	6021      	streq	r1, [r4, #0]
 800a8fc:	6054      	str	r4, [r2, #4]
 800a8fe:	e7ca      	b.n	800a896 <_free_r+0x22>
 800a900:	bd38      	pop	{r3, r4, r5, pc}
 800a902:	bf00      	nop
 800a904:	20002230 	.word	0x20002230

0800a908 <sbrk_aligned>:
 800a908:	b570      	push	{r4, r5, r6, lr}
 800a90a:	4e0f      	ldr	r6, [pc, #60]	@ (800a948 <sbrk_aligned+0x40>)
 800a90c:	460c      	mov	r4, r1
 800a90e:	6831      	ldr	r1, [r6, #0]
 800a910:	4605      	mov	r5, r0
 800a912:	b911      	cbnz	r1, 800a91a <sbrk_aligned+0x12>
 800a914:	f000 fba4 	bl	800b060 <_sbrk_r>
 800a918:	6030      	str	r0, [r6, #0]
 800a91a:	4621      	mov	r1, r4
 800a91c:	4628      	mov	r0, r5
 800a91e:	f000 fb9f 	bl	800b060 <_sbrk_r>
 800a922:	1c43      	adds	r3, r0, #1
 800a924:	d103      	bne.n	800a92e <sbrk_aligned+0x26>
 800a926:	f04f 34ff 	mov.w	r4, #4294967295
 800a92a:	4620      	mov	r0, r4
 800a92c:	bd70      	pop	{r4, r5, r6, pc}
 800a92e:	1cc4      	adds	r4, r0, #3
 800a930:	f024 0403 	bic.w	r4, r4, #3
 800a934:	42a0      	cmp	r0, r4
 800a936:	d0f8      	beq.n	800a92a <sbrk_aligned+0x22>
 800a938:	1a21      	subs	r1, r4, r0
 800a93a:	4628      	mov	r0, r5
 800a93c:	f000 fb90 	bl	800b060 <_sbrk_r>
 800a940:	3001      	adds	r0, #1
 800a942:	d1f2      	bne.n	800a92a <sbrk_aligned+0x22>
 800a944:	e7ef      	b.n	800a926 <sbrk_aligned+0x1e>
 800a946:	bf00      	nop
 800a948:	2000222c 	.word	0x2000222c

0800a94c <_malloc_r>:
 800a94c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a950:	1ccd      	adds	r5, r1, #3
 800a952:	f025 0503 	bic.w	r5, r5, #3
 800a956:	3508      	adds	r5, #8
 800a958:	2d0c      	cmp	r5, #12
 800a95a:	bf38      	it	cc
 800a95c:	250c      	movcc	r5, #12
 800a95e:	2d00      	cmp	r5, #0
 800a960:	4606      	mov	r6, r0
 800a962:	db01      	blt.n	800a968 <_malloc_r+0x1c>
 800a964:	42a9      	cmp	r1, r5
 800a966:	d904      	bls.n	800a972 <_malloc_r+0x26>
 800a968:	230c      	movs	r3, #12
 800a96a:	6033      	str	r3, [r6, #0]
 800a96c:	2000      	movs	r0, #0
 800a96e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a972:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa48 <_malloc_r+0xfc>
 800a976:	f000 f869 	bl	800aa4c <__malloc_lock>
 800a97a:	f8d8 3000 	ldr.w	r3, [r8]
 800a97e:	461c      	mov	r4, r3
 800a980:	bb44      	cbnz	r4, 800a9d4 <_malloc_r+0x88>
 800a982:	4629      	mov	r1, r5
 800a984:	4630      	mov	r0, r6
 800a986:	f7ff ffbf 	bl	800a908 <sbrk_aligned>
 800a98a:	1c43      	adds	r3, r0, #1
 800a98c:	4604      	mov	r4, r0
 800a98e:	d158      	bne.n	800aa42 <_malloc_r+0xf6>
 800a990:	f8d8 4000 	ldr.w	r4, [r8]
 800a994:	4627      	mov	r7, r4
 800a996:	2f00      	cmp	r7, #0
 800a998:	d143      	bne.n	800aa22 <_malloc_r+0xd6>
 800a99a:	2c00      	cmp	r4, #0
 800a99c:	d04b      	beq.n	800aa36 <_malloc_r+0xea>
 800a99e:	6823      	ldr	r3, [r4, #0]
 800a9a0:	4639      	mov	r1, r7
 800a9a2:	4630      	mov	r0, r6
 800a9a4:	eb04 0903 	add.w	r9, r4, r3
 800a9a8:	f000 fb5a 	bl	800b060 <_sbrk_r>
 800a9ac:	4581      	cmp	r9, r0
 800a9ae:	d142      	bne.n	800aa36 <_malloc_r+0xea>
 800a9b0:	6821      	ldr	r1, [r4, #0]
 800a9b2:	1a6d      	subs	r5, r5, r1
 800a9b4:	4629      	mov	r1, r5
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	f7ff ffa6 	bl	800a908 <sbrk_aligned>
 800a9bc:	3001      	adds	r0, #1
 800a9be:	d03a      	beq.n	800aa36 <_malloc_r+0xea>
 800a9c0:	6823      	ldr	r3, [r4, #0]
 800a9c2:	442b      	add	r3, r5
 800a9c4:	6023      	str	r3, [r4, #0]
 800a9c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a9ca:	685a      	ldr	r2, [r3, #4]
 800a9cc:	bb62      	cbnz	r2, 800aa28 <_malloc_r+0xdc>
 800a9ce:	f8c8 7000 	str.w	r7, [r8]
 800a9d2:	e00f      	b.n	800a9f4 <_malloc_r+0xa8>
 800a9d4:	6822      	ldr	r2, [r4, #0]
 800a9d6:	1b52      	subs	r2, r2, r5
 800a9d8:	d420      	bmi.n	800aa1c <_malloc_r+0xd0>
 800a9da:	2a0b      	cmp	r2, #11
 800a9dc:	d917      	bls.n	800aa0e <_malloc_r+0xc2>
 800a9de:	1961      	adds	r1, r4, r5
 800a9e0:	42a3      	cmp	r3, r4
 800a9e2:	6025      	str	r5, [r4, #0]
 800a9e4:	bf18      	it	ne
 800a9e6:	6059      	strne	r1, [r3, #4]
 800a9e8:	6863      	ldr	r3, [r4, #4]
 800a9ea:	bf08      	it	eq
 800a9ec:	f8c8 1000 	streq.w	r1, [r8]
 800a9f0:	5162      	str	r2, [r4, r5]
 800a9f2:	604b      	str	r3, [r1, #4]
 800a9f4:	4630      	mov	r0, r6
 800a9f6:	f000 f82f 	bl	800aa58 <__malloc_unlock>
 800a9fa:	f104 000b 	add.w	r0, r4, #11
 800a9fe:	1d23      	adds	r3, r4, #4
 800aa00:	f020 0007 	bic.w	r0, r0, #7
 800aa04:	1ac2      	subs	r2, r0, r3
 800aa06:	bf1c      	itt	ne
 800aa08:	1a1b      	subne	r3, r3, r0
 800aa0a:	50a3      	strne	r3, [r4, r2]
 800aa0c:	e7af      	b.n	800a96e <_malloc_r+0x22>
 800aa0e:	6862      	ldr	r2, [r4, #4]
 800aa10:	42a3      	cmp	r3, r4
 800aa12:	bf0c      	ite	eq
 800aa14:	f8c8 2000 	streq.w	r2, [r8]
 800aa18:	605a      	strne	r2, [r3, #4]
 800aa1a:	e7eb      	b.n	800a9f4 <_malloc_r+0xa8>
 800aa1c:	4623      	mov	r3, r4
 800aa1e:	6864      	ldr	r4, [r4, #4]
 800aa20:	e7ae      	b.n	800a980 <_malloc_r+0x34>
 800aa22:	463c      	mov	r4, r7
 800aa24:	687f      	ldr	r7, [r7, #4]
 800aa26:	e7b6      	b.n	800a996 <_malloc_r+0x4a>
 800aa28:	461a      	mov	r2, r3
 800aa2a:	685b      	ldr	r3, [r3, #4]
 800aa2c:	42a3      	cmp	r3, r4
 800aa2e:	d1fb      	bne.n	800aa28 <_malloc_r+0xdc>
 800aa30:	2300      	movs	r3, #0
 800aa32:	6053      	str	r3, [r2, #4]
 800aa34:	e7de      	b.n	800a9f4 <_malloc_r+0xa8>
 800aa36:	230c      	movs	r3, #12
 800aa38:	6033      	str	r3, [r6, #0]
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	f000 f80c 	bl	800aa58 <__malloc_unlock>
 800aa40:	e794      	b.n	800a96c <_malloc_r+0x20>
 800aa42:	6005      	str	r5, [r0, #0]
 800aa44:	e7d6      	b.n	800a9f4 <_malloc_r+0xa8>
 800aa46:	bf00      	nop
 800aa48:	20002230 	.word	0x20002230

0800aa4c <__malloc_lock>:
 800aa4c:	4801      	ldr	r0, [pc, #4]	@ (800aa54 <__malloc_lock+0x8>)
 800aa4e:	f7ff bf01 	b.w	800a854 <__retarget_lock_acquire_recursive>
 800aa52:	bf00      	nop
 800aa54:	20002228 	.word	0x20002228

0800aa58 <__malloc_unlock>:
 800aa58:	4801      	ldr	r0, [pc, #4]	@ (800aa60 <__malloc_unlock+0x8>)
 800aa5a:	f7ff befc 	b.w	800a856 <__retarget_lock_release_recursive>
 800aa5e:	bf00      	nop
 800aa60:	20002228 	.word	0x20002228

0800aa64 <__ssputs_r>:
 800aa64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa68:	688e      	ldr	r6, [r1, #8]
 800aa6a:	461f      	mov	r7, r3
 800aa6c:	42be      	cmp	r6, r7
 800aa6e:	680b      	ldr	r3, [r1, #0]
 800aa70:	4682      	mov	sl, r0
 800aa72:	460c      	mov	r4, r1
 800aa74:	4690      	mov	r8, r2
 800aa76:	d82d      	bhi.n	800aad4 <__ssputs_r+0x70>
 800aa78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa80:	d026      	beq.n	800aad0 <__ssputs_r+0x6c>
 800aa82:	6965      	ldr	r5, [r4, #20]
 800aa84:	6909      	ldr	r1, [r1, #16]
 800aa86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa8a:	eba3 0901 	sub.w	r9, r3, r1
 800aa8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa92:	1c7b      	adds	r3, r7, #1
 800aa94:	444b      	add	r3, r9
 800aa96:	106d      	asrs	r5, r5, #1
 800aa98:	429d      	cmp	r5, r3
 800aa9a:	bf38      	it	cc
 800aa9c:	461d      	movcc	r5, r3
 800aa9e:	0553      	lsls	r3, r2, #21
 800aaa0:	d527      	bpl.n	800aaf2 <__ssputs_r+0x8e>
 800aaa2:	4629      	mov	r1, r5
 800aaa4:	f7ff ff52 	bl	800a94c <_malloc_r>
 800aaa8:	4606      	mov	r6, r0
 800aaaa:	b360      	cbz	r0, 800ab06 <__ssputs_r+0xa2>
 800aaac:	6921      	ldr	r1, [r4, #16]
 800aaae:	464a      	mov	r2, r9
 800aab0:	f7ff fed2 	bl	800a858 <memcpy>
 800aab4:	89a3      	ldrh	r3, [r4, #12]
 800aab6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aaba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aabe:	81a3      	strh	r3, [r4, #12]
 800aac0:	6126      	str	r6, [r4, #16]
 800aac2:	6165      	str	r5, [r4, #20]
 800aac4:	444e      	add	r6, r9
 800aac6:	eba5 0509 	sub.w	r5, r5, r9
 800aaca:	6026      	str	r6, [r4, #0]
 800aacc:	60a5      	str	r5, [r4, #8]
 800aace:	463e      	mov	r6, r7
 800aad0:	42be      	cmp	r6, r7
 800aad2:	d900      	bls.n	800aad6 <__ssputs_r+0x72>
 800aad4:	463e      	mov	r6, r7
 800aad6:	6820      	ldr	r0, [r4, #0]
 800aad8:	4632      	mov	r2, r6
 800aada:	4641      	mov	r1, r8
 800aadc:	f000 faa6 	bl	800b02c <memmove>
 800aae0:	68a3      	ldr	r3, [r4, #8]
 800aae2:	1b9b      	subs	r3, r3, r6
 800aae4:	60a3      	str	r3, [r4, #8]
 800aae6:	6823      	ldr	r3, [r4, #0]
 800aae8:	4433      	add	r3, r6
 800aaea:	6023      	str	r3, [r4, #0]
 800aaec:	2000      	movs	r0, #0
 800aaee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaf2:	462a      	mov	r2, r5
 800aaf4:	f000 fac4 	bl	800b080 <_realloc_r>
 800aaf8:	4606      	mov	r6, r0
 800aafa:	2800      	cmp	r0, #0
 800aafc:	d1e0      	bne.n	800aac0 <__ssputs_r+0x5c>
 800aafe:	6921      	ldr	r1, [r4, #16]
 800ab00:	4650      	mov	r0, sl
 800ab02:	f7ff feb7 	bl	800a874 <_free_r>
 800ab06:	230c      	movs	r3, #12
 800ab08:	f8ca 3000 	str.w	r3, [sl]
 800ab0c:	89a3      	ldrh	r3, [r4, #12]
 800ab0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab12:	81a3      	strh	r3, [r4, #12]
 800ab14:	f04f 30ff 	mov.w	r0, #4294967295
 800ab18:	e7e9      	b.n	800aaee <__ssputs_r+0x8a>
	...

0800ab1c <_svfiprintf_r>:
 800ab1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab20:	4698      	mov	r8, r3
 800ab22:	898b      	ldrh	r3, [r1, #12]
 800ab24:	061b      	lsls	r3, r3, #24
 800ab26:	b09d      	sub	sp, #116	@ 0x74
 800ab28:	4607      	mov	r7, r0
 800ab2a:	460d      	mov	r5, r1
 800ab2c:	4614      	mov	r4, r2
 800ab2e:	d510      	bpl.n	800ab52 <_svfiprintf_r+0x36>
 800ab30:	690b      	ldr	r3, [r1, #16]
 800ab32:	b973      	cbnz	r3, 800ab52 <_svfiprintf_r+0x36>
 800ab34:	2140      	movs	r1, #64	@ 0x40
 800ab36:	f7ff ff09 	bl	800a94c <_malloc_r>
 800ab3a:	6028      	str	r0, [r5, #0]
 800ab3c:	6128      	str	r0, [r5, #16]
 800ab3e:	b930      	cbnz	r0, 800ab4e <_svfiprintf_r+0x32>
 800ab40:	230c      	movs	r3, #12
 800ab42:	603b      	str	r3, [r7, #0]
 800ab44:	f04f 30ff 	mov.w	r0, #4294967295
 800ab48:	b01d      	add	sp, #116	@ 0x74
 800ab4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab4e:	2340      	movs	r3, #64	@ 0x40
 800ab50:	616b      	str	r3, [r5, #20]
 800ab52:	2300      	movs	r3, #0
 800ab54:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab56:	2320      	movs	r3, #32
 800ab58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab60:	2330      	movs	r3, #48	@ 0x30
 800ab62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad00 <_svfiprintf_r+0x1e4>
 800ab66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab6a:	f04f 0901 	mov.w	r9, #1
 800ab6e:	4623      	mov	r3, r4
 800ab70:	469a      	mov	sl, r3
 800ab72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab76:	b10a      	cbz	r2, 800ab7c <_svfiprintf_r+0x60>
 800ab78:	2a25      	cmp	r2, #37	@ 0x25
 800ab7a:	d1f9      	bne.n	800ab70 <_svfiprintf_r+0x54>
 800ab7c:	ebba 0b04 	subs.w	fp, sl, r4
 800ab80:	d00b      	beq.n	800ab9a <_svfiprintf_r+0x7e>
 800ab82:	465b      	mov	r3, fp
 800ab84:	4622      	mov	r2, r4
 800ab86:	4629      	mov	r1, r5
 800ab88:	4638      	mov	r0, r7
 800ab8a:	f7ff ff6b 	bl	800aa64 <__ssputs_r>
 800ab8e:	3001      	adds	r0, #1
 800ab90:	f000 80a7 	beq.w	800ace2 <_svfiprintf_r+0x1c6>
 800ab94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab96:	445a      	add	r2, fp
 800ab98:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f000 809f 	beq.w	800ace2 <_svfiprintf_r+0x1c6>
 800aba4:	2300      	movs	r3, #0
 800aba6:	f04f 32ff 	mov.w	r2, #4294967295
 800abaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abae:	f10a 0a01 	add.w	sl, sl, #1
 800abb2:	9304      	str	r3, [sp, #16]
 800abb4:	9307      	str	r3, [sp, #28]
 800abb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abba:	931a      	str	r3, [sp, #104]	@ 0x68
 800abbc:	4654      	mov	r4, sl
 800abbe:	2205      	movs	r2, #5
 800abc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abc4:	484e      	ldr	r0, [pc, #312]	@ (800ad00 <_svfiprintf_r+0x1e4>)
 800abc6:	f7f5 fb33 	bl	8000230 <memchr>
 800abca:	9a04      	ldr	r2, [sp, #16]
 800abcc:	b9d8      	cbnz	r0, 800ac06 <_svfiprintf_r+0xea>
 800abce:	06d0      	lsls	r0, r2, #27
 800abd0:	bf44      	itt	mi
 800abd2:	2320      	movmi	r3, #32
 800abd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abd8:	0711      	lsls	r1, r2, #28
 800abda:	bf44      	itt	mi
 800abdc:	232b      	movmi	r3, #43	@ 0x2b
 800abde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abe2:	f89a 3000 	ldrb.w	r3, [sl]
 800abe6:	2b2a      	cmp	r3, #42	@ 0x2a
 800abe8:	d015      	beq.n	800ac16 <_svfiprintf_r+0xfa>
 800abea:	9a07      	ldr	r2, [sp, #28]
 800abec:	4654      	mov	r4, sl
 800abee:	2000      	movs	r0, #0
 800abf0:	f04f 0c0a 	mov.w	ip, #10
 800abf4:	4621      	mov	r1, r4
 800abf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abfa:	3b30      	subs	r3, #48	@ 0x30
 800abfc:	2b09      	cmp	r3, #9
 800abfe:	d94b      	bls.n	800ac98 <_svfiprintf_r+0x17c>
 800ac00:	b1b0      	cbz	r0, 800ac30 <_svfiprintf_r+0x114>
 800ac02:	9207      	str	r2, [sp, #28]
 800ac04:	e014      	b.n	800ac30 <_svfiprintf_r+0x114>
 800ac06:	eba0 0308 	sub.w	r3, r0, r8
 800ac0a:	fa09 f303 	lsl.w	r3, r9, r3
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	9304      	str	r3, [sp, #16]
 800ac12:	46a2      	mov	sl, r4
 800ac14:	e7d2      	b.n	800abbc <_svfiprintf_r+0xa0>
 800ac16:	9b03      	ldr	r3, [sp, #12]
 800ac18:	1d19      	adds	r1, r3, #4
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	9103      	str	r1, [sp, #12]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	bfbb      	ittet	lt
 800ac22:	425b      	neglt	r3, r3
 800ac24:	f042 0202 	orrlt.w	r2, r2, #2
 800ac28:	9307      	strge	r3, [sp, #28]
 800ac2a:	9307      	strlt	r3, [sp, #28]
 800ac2c:	bfb8      	it	lt
 800ac2e:	9204      	strlt	r2, [sp, #16]
 800ac30:	7823      	ldrb	r3, [r4, #0]
 800ac32:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac34:	d10a      	bne.n	800ac4c <_svfiprintf_r+0x130>
 800ac36:	7863      	ldrb	r3, [r4, #1]
 800ac38:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac3a:	d132      	bne.n	800aca2 <_svfiprintf_r+0x186>
 800ac3c:	9b03      	ldr	r3, [sp, #12]
 800ac3e:	1d1a      	adds	r2, r3, #4
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	9203      	str	r2, [sp, #12]
 800ac44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac48:	3402      	adds	r4, #2
 800ac4a:	9305      	str	r3, [sp, #20]
 800ac4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad10 <_svfiprintf_r+0x1f4>
 800ac50:	7821      	ldrb	r1, [r4, #0]
 800ac52:	2203      	movs	r2, #3
 800ac54:	4650      	mov	r0, sl
 800ac56:	f7f5 faeb 	bl	8000230 <memchr>
 800ac5a:	b138      	cbz	r0, 800ac6c <_svfiprintf_r+0x150>
 800ac5c:	9b04      	ldr	r3, [sp, #16]
 800ac5e:	eba0 000a 	sub.w	r0, r0, sl
 800ac62:	2240      	movs	r2, #64	@ 0x40
 800ac64:	4082      	lsls	r2, r0
 800ac66:	4313      	orrs	r3, r2
 800ac68:	3401      	adds	r4, #1
 800ac6a:	9304      	str	r3, [sp, #16]
 800ac6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac70:	4824      	ldr	r0, [pc, #144]	@ (800ad04 <_svfiprintf_r+0x1e8>)
 800ac72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac76:	2206      	movs	r2, #6
 800ac78:	f7f5 fada 	bl	8000230 <memchr>
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	d036      	beq.n	800acee <_svfiprintf_r+0x1d2>
 800ac80:	4b21      	ldr	r3, [pc, #132]	@ (800ad08 <_svfiprintf_r+0x1ec>)
 800ac82:	bb1b      	cbnz	r3, 800accc <_svfiprintf_r+0x1b0>
 800ac84:	9b03      	ldr	r3, [sp, #12]
 800ac86:	3307      	adds	r3, #7
 800ac88:	f023 0307 	bic.w	r3, r3, #7
 800ac8c:	3308      	adds	r3, #8
 800ac8e:	9303      	str	r3, [sp, #12]
 800ac90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac92:	4433      	add	r3, r6
 800ac94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac96:	e76a      	b.n	800ab6e <_svfiprintf_r+0x52>
 800ac98:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac9c:	460c      	mov	r4, r1
 800ac9e:	2001      	movs	r0, #1
 800aca0:	e7a8      	b.n	800abf4 <_svfiprintf_r+0xd8>
 800aca2:	2300      	movs	r3, #0
 800aca4:	3401      	adds	r4, #1
 800aca6:	9305      	str	r3, [sp, #20]
 800aca8:	4619      	mov	r1, r3
 800acaa:	f04f 0c0a 	mov.w	ip, #10
 800acae:	4620      	mov	r0, r4
 800acb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acb4:	3a30      	subs	r2, #48	@ 0x30
 800acb6:	2a09      	cmp	r2, #9
 800acb8:	d903      	bls.n	800acc2 <_svfiprintf_r+0x1a6>
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d0c6      	beq.n	800ac4c <_svfiprintf_r+0x130>
 800acbe:	9105      	str	r1, [sp, #20]
 800acc0:	e7c4      	b.n	800ac4c <_svfiprintf_r+0x130>
 800acc2:	fb0c 2101 	mla	r1, ip, r1, r2
 800acc6:	4604      	mov	r4, r0
 800acc8:	2301      	movs	r3, #1
 800acca:	e7f0      	b.n	800acae <_svfiprintf_r+0x192>
 800accc:	ab03      	add	r3, sp, #12
 800acce:	9300      	str	r3, [sp, #0]
 800acd0:	462a      	mov	r2, r5
 800acd2:	4b0e      	ldr	r3, [pc, #56]	@ (800ad0c <_svfiprintf_r+0x1f0>)
 800acd4:	a904      	add	r1, sp, #16
 800acd6:	4638      	mov	r0, r7
 800acd8:	f3af 8000 	nop.w
 800acdc:	1c42      	adds	r2, r0, #1
 800acde:	4606      	mov	r6, r0
 800ace0:	d1d6      	bne.n	800ac90 <_svfiprintf_r+0x174>
 800ace2:	89ab      	ldrh	r3, [r5, #12]
 800ace4:	065b      	lsls	r3, r3, #25
 800ace6:	f53f af2d 	bmi.w	800ab44 <_svfiprintf_r+0x28>
 800acea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acec:	e72c      	b.n	800ab48 <_svfiprintf_r+0x2c>
 800acee:	ab03      	add	r3, sp, #12
 800acf0:	9300      	str	r3, [sp, #0]
 800acf2:	462a      	mov	r2, r5
 800acf4:	4b05      	ldr	r3, [pc, #20]	@ (800ad0c <_svfiprintf_r+0x1f0>)
 800acf6:	a904      	add	r1, sp, #16
 800acf8:	4638      	mov	r0, r7
 800acfa:	f000 f879 	bl	800adf0 <_printf_i>
 800acfe:	e7ed      	b.n	800acdc <_svfiprintf_r+0x1c0>
 800ad00:	0800b220 	.word	0x0800b220
 800ad04:	0800b22a 	.word	0x0800b22a
 800ad08:	00000000 	.word	0x00000000
 800ad0c:	0800aa65 	.word	0x0800aa65
 800ad10:	0800b226 	.word	0x0800b226

0800ad14 <_printf_common>:
 800ad14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad18:	4616      	mov	r6, r2
 800ad1a:	4698      	mov	r8, r3
 800ad1c:	688a      	ldr	r2, [r1, #8]
 800ad1e:	690b      	ldr	r3, [r1, #16]
 800ad20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad24:	4293      	cmp	r3, r2
 800ad26:	bfb8      	it	lt
 800ad28:	4613      	movlt	r3, r2
 800ad2a:	6033      	str	r3, [r6, #0]
 800ad2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad30:	4607      	mov	r7, r0
 800ad32:	460c      	mov	r4, r1
 800ad34:	b10a      	cbz	r2, 800ad3a <_printf_common+0x26>
 800ad36:	3301      	adds	r3, #1
 800ad38:	6033      	str	r3, [r6, #0]
 800ad3a:	6823      	ldr	r3, [r4, #0]
 800ad3c:	0699      	lsls	r1, r3, #26
 800ad3e:	bf42      	ittt	mi
 800ad40:	6833      	ldrmi	r3, [r6, #0]
 800ad42:	3302      	addmi	r3, #2
 800ad44:	6033      	strmi	r3, [r6, #0]
 800ad46:	6825      	ldr	r5, [r4, #0]
 800ad48:	f015 0506 	ands.w	r5, r5, #6
 800ad4c:	d106      	bne.n	800ad5c <_printf_common+0x48>
 800ad4e:	f104 0a19 	add.w	sl, r4, #25
 800ad52:	68e3      	ldr	r3, [r4, #12]
 800ad54:	6832      	ldr	r2, [r6, #0]
 800ad56:	1a9b      	subs	r3, r3, r2
 800ad58:	42ab      	cmp	r3, r5
 800ad5a:	dc26      	bgt.n	800adaa <_printf_common+0x96>
 800ad5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad60:	6822      	ldr	r2, [r4, #0]
 800ad62:	3b00      	subs	r3, #0
 800ad64:	bf18      	it	ne
 800ad66:	2301      	movne	r3, #1
 800ad68:	0692      	lsls	r2, r2, #26
 800ad6a:	d42b      	bmi.n	800adc4 <_printf_common+0xb0>
 800ad6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad70:	4641      	mov	r1, r8
 800ad72:	4638      	mov	r0, r7
 800ad74:	47c8      	blx	r9
 800ad76:	3001      	adds	r0, #1
 800ad78:	d01e      	beq.n	800adb8 <_printf_common+0xa4>
 800ad7a:	6823      	ldr	r3, [r4, #0]
 800ad7c:	6922      	ldr	r2, [r4, #16]
 800ad7e:	f003 0306 	and.w	r3, r3, #6
 800ad82:	2b04      	cmp	r3, #4
 800ad84:	bf02      	ittt	eq
 800ad86:	68e5      	ldreq	r5, [r4, #12]
 800ad88:	6833      	ldreq	r3, [r6, #0]
 800ad8a:	1aed      	subeq	r5, r5, r3
 800ad8c:	68a3      	ldr	r3, [r4, #8]
 800ad8e:	bf0c      	ite	eq
 800ad90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad94:	2500      	movne	r5, #0
 800ad96:	4293      	cmp	r3, r2
 800ad98:	bfc4      	itt	gt
 800ad9a:	1a9b      	subgt	r3, r3, r2
 800ad9c:	18ed      	addgt	r5, r5, r3
 800ad9e:	2600      	movs	r6, #0
 800ada0:	341a      	adds	r4, #26
 800ada2:	42b5      	cmp	r5, r6
 800ada4:	d11a      	bne.n	800addc <_printf_common+0xc8>
 800ada6:	2000      	movs	r0, #0
 800ada8:	e008      	b.n	800adbc <_printf_common+0xa8>
 800adaa:	2301      	movs	r3, #1
 800adac:	4652      	mov	r2, sl
 800adae:	4641      	mov	r1, r8
 800adb0:	4638      	mov	r0, r7
 800adb2:	47c8      	blx	r9
 800adb4:	3001      	adds	r0, #1
 800adb6:	d103      	bne.n	800adc0 <_printf_common+0xac>
 800adb8:	f04f 30ff 	mov.w	r0, #4294967295
 800adbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adc0:	3501      	adds	r5, #1
 800adc2:	e7c6      	b.n	800ad52 <_printf_common+0x3e>
 800adc4:	18e1      	adds	r1, r4, r3
 800adc6:	1c5a      	adds	r2, r3, #1
 800adc8:	2030      	movs	r0, #48	@ 0x30
 800adca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800adce:	4422      	add	r2, r4
 800add0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800add4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800add8:	3302      	adds	r3, #2
 800adda:	e7c7      	b.n	800ad6c <_printf_common+0x58>
 800addc:	2301      	movs	r3, #1
 800adde:	4622      	mov	r2, r4
 800ade0:	4641      	mov	r1, r8
 800ade2:	4638      	mov	r0, r7
 800ade4:	47c8      	blx	r9
 800ade6:	3001      	adds	r0, #1
 800ade8:	d0e6      	beq.n	800adb8 <_printf_common+0xa4>
 800adea:	3601      	adds	r6, #1
 800adec:	e7d9      	b.n	800ada2 <_printf_common+0x8e>
	...

0800adf0 <_printf_i>:
 800adf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adf4:	7e0f      	ldrb	r7, [r1, #24]
 800adf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800adf8:	2f78      	cmp	r7, #120	@ 0x78
 800adfa:	4691      	mov	r9, r2
 800adfc:	4680      	mov	r8, r0
 800adfe:	460c      	mov	r4, r1
 800ae00:	469a      	mov	sl, r3
 800ae02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae06:	d807      	bhi.n	800ae18 <_printf_i+0x28>
 800ae08:	2f62      	cmp	r7, #98	@ 0x62
 800ae0a:	d80a      	bhi.n	800ae22 <_printf_i+0x32>
 800ae0c:	2f00      	cmp	r7, #0
 800ae0e:	f000 80d1 	beq.w	800afb4 <_printf_i+0x1c4>
 800ae12:	2f58      	cmp	r7, #88	@ 0x58
 800ae14:	f000 80b8 	beq.w	800af88 <_printf_i+0x198>
 800ae18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae20:	e03a      	b.n	800ae98 <_printf_i+0xa8>
 800ae22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae26:	2b15      	cmp	r3, #21
 800ae28:	d8f6      	bhi.n	800ae18 <_printf_i+0x28>
 800ae2a:	a101      	add	r1, pc, #4	@ (adr r1, 800ae30 <_printf_i+0x40>)
 800ae2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae30:	0800ae89 	.word	0x0800ae89
 800ae34:	0800ae9d 	.word	0x0800ae9d
 800ae38:	0800ae19 	.word	0x0800ae19
 800ae3c:	0800ae19 	.word	0x0800ae19
 800ae40:	0800ae19 	.word	0x0800ae19
 800ae44:	0800ae19 	.word	0x0800ae19
 800ae48:	0800ae9d 	.word	0x0800ae9d
 800ae4c:	0800ae19 	.word	0x0800ae19
 800ae50:	0800ae19 	.word	0x0800ae19
 800ae54:	0800ae19 	.word	0x0800ae19
 800ae58:	0800ae19 	.word	0x0800ae19
 800ae5c:	0800af9b 	.word	0x0800af9b
 800ae60:	0800aec7 	.word	0x0800aec7
 800ae64:	0800af55 	.word	0x0800af55
 800ae68:	0800ae19 	.word	0x0800ae19
 800ae6c:	0800ae19 	.word	0x0800ae19
 800ae70:	0800afbd 	.word	0x0800afbd
 800ae74:	0800ae19 	.word	0x0800ae19
 800ae78:	0800aec7 	.word	0x0800aec7
 800ae7c:	0800ae19 	.word	0x0800ae19
 800ae80:	0800ae19 	.word	0x0800ae19
 800ae84:	0800af5d 	.word	0x0800af5d
 800ae88:	6833      	ldr	r3, [r6, #0]
 800ae8a:	1d1a      	adds	r2, r3, #4
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	6032      	str	r2, [r6, #0]
 800ae90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae98:	2301      	movs	r3, #1
 800ae9a:	e09c      	b.n	800afd6 <_printf_i+0x1e6>
 800ae9c:	6833      	ldr	r3, [r6, #0]
 800ae9e:	6820      	ldr	r0, [r4, #0]
 800aea0:	1d19      	adds	r1, r3, #4
 800aea2:	6031      	str	r1, [r6, #0]
 800aea4:	0606      	lsls	r6, r0, #24
 800aea6:	d501      	bpl.n	800aeac <_printf_i+0xbc>
 800aea8:	681d      	ldr	r5, [r3, #0]
 800aeaa:	e003      	b.n	800aeb4 <_printf_i+0xc4>
 800aeac:	0645      	lsls	r5, r0, #25
 800aeae:	d5fb      	bpl.n	800aea8 <_printf_i+0xb8>
 800aeb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aeb4:	2d00      	cmp	r5, #0
 800aeb6:	da03      	bge.n	800aec0 <_printf_i+0xd0>
 800aeb8:	232d      	movs	r3, #45	@ 0x2d
 800aeba:	426d      	negs	r5, r5
 800aebc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aec0:	4858      	ldr	r0, [pc, #352]	@ (800b024 <_printf_i+0x234>)
 800aec2:	230a      	movs	r3, #10
 800aec4:	e011      	b.n	800aeea <_printf_i+0xfa>
 800aec6:	6821      	ldr	r1, [r4, #0]
 800aec8:	6833      	ldr	r3, [r6, #0]
 800aeca:	0608      	lsls	r0, r1, #24
 800aecc:	f853 5b04 	ldr.w	r5, [r3], #4
 800aed0:	d402      	bmi.n	800aed8 <_printf_i+0xe8>
 800aed2:	0649      	lsls	r1, r1, #25
 800aed4:	bf48      	it	mi
 800aed6:	b2ad      	uxthmi	r5, r5
 800aed8:	2f6f      	cmp	r7, #111	@ 0x6f
 800aeda:	4852      	ldr	r0, [pc, #328]	@ (800b024 <_printf_i+0x234>)
 800aedc:	6033      	str	r3, [r6, #0]
 800aede:	bf14      	ite	ne
 800aee0:	230a      	movne	r3, #10
 800aee2:	2308      	moveq	r3, #8
 800aee4:	2100      	movs	r1, #0
 800aee6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aeea:	6866      	ldr	r6, [r4, #4]
 800aeec:	60a6      	str	r6, [r4, #8]
 800aeee:	2e00      	cmp	r6, #0
 800aef0:	db05      	blt.n	800aefe <_printf_i+0x10e>
 800aef2:	6821      	ldr	r1, [r4, #0]
 800aef4:	432e      	orrs	r6, r5
 800aef6:	f021 0104 	bic.w	r1, r1, #4
 800aefa:	6021      	str	r1, [r4, #0]
 800aefc:	d04b      	beq.n	800af96 <_printf_i+0x1a6>
 800aefe:	4616      	mov	r6, r2
 800af00:	fbb5 f1f3 	udiv	r1, r5, r3
 800af04:	fb03 5711 	mls	r7, r3, r1, r5
 800af08:	5dc7      	ldrb	r7, [r0, r7]
 800af0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af0e:	462f      	mov	r7, r5
 800af10:	42bb      	cmp	r3, r7
 800af12:	460d      	mov	r5, r1
 800af14:	d9f4      	bls.n	800af00 <_printf_i+0x110>
 800af16:	2b08      	cmp	r3, #8
 800af18:	d10b      	bne.n	800af32 <_printf_i+0x142>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	07df      	lsls	r7, r3, #31
 800af1e:	d508      	bpl.n	800af32 <_printf_i+0x142>
 800af20:	6923      	ldr	r3, [r4, #16]
 800af22:	6861      	ldr	r1, [r4, #4]
 800af24:	4299      	cmp	r1, r3
 800af26:	bfde      	ittt	le
 800af28:	2330      	movle	r3, #48	@ 0x30
 800af2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af32:	1b92      	subs	r2, r2, r6
 800af34:	6122      	str	r2, [r4, #16]
 800af36:	f8cd a000 	str.w	sl, [sp]
 800af3a:	464b      	mov	r3, r9
 800af3c:	aa03      	add	r2, sp, #12
 800af3e:	4621      	mov	r1, r4
 800af40:	4640      	mov	r0, r8
 800af42:	f7ff fee7 	bl	800ad14 <_printf_common>
 800af46:	3001      	adds	r0, #1
 800af48:	d14a      	bne.n	800afe0 <_printf_i+0x1f0>
 800af4a:	f04f 30ff 	mov.w	r0, #4294967295
 800af4e:	b004      	add	sp, #16
 800af50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af54:	6823      	ldr	r3, [r4, #0]
 800af56:	f043 0320 	orr.w	r3, r3, #32
 800af5a:	6023      	str	r3, [r4, #0]
 800af5c:	4832      	ldr	r0, [pc, #200]	@ (800b028 <_printf_i+0x238>)
 800af5e:	2778      	movs	r7, #120	@ 0x78
 800af60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af64:	6823      	ldr	r3, [r4, #0]
 800af66:	6831      	ldr	r1, [r6, #0]
 800af68:	061f      	lsls	r7, r3, #24
 800af6a:	f851 5b04 	ldr.w	r5, [r1], #4
 800af6e:	d402      	bmi.n	800af76 <_printf_i+0x186>
 800af70:	065f      	lsls	r7, r3, #25
 800af72:	bf48      	it	mi
 800af74:	b2ad      	uxthmi	r5, r5
 800af76:	6031      	str	r1, [r6, #0]
 800af78:	07d9      	lsls	r1, r3, #31
 800af7a:	bf44      	itt	mi
 800af7c:	f043 0320 	orrmi.w	r3, r3, #32
 800af80:	6023      	strmi	r3, [r4, #0]
 800af82:	b11d      	cbz	r5, 800af8c <_printf_i+0x19c>
 800af84:	2310      	movs	r3, #16
 800af86:	e7ad      	b.n	800aee4 <_printf_i+0xf4>
 800af88:	4826      	ldr	r0, [pc, #152]	@ (800b024 <_printf_i+0x234>)
 800af8a:	e7e9      	b.n	800af60 <_printf_i+0x170>
 800af8c:	6823      	ldr	r3, [r4, #0]
 800af8e:	f023 0320 	bic.w	r3, r3, #32
 800af92:	6023      	str	r3, [r4, #0]
 800af94:	e7f6      	b.n	800af84 <_printf_i+0x194>
 800af96:	4616      	mov	r6, r2
 800af98:	e7bd      	b.n	800af16 <_printf_i+0x126>
 800af9a:	6833      	ldr	r3, [r6, #0]
 800af9c:	6825      	ldr	r5, [r4, #0]
 800af9e:	6961      	ldr	r1, [r4, #20]
 800afa0:	1d18      	adds	r0, r3, #4
 800afa2:	6030      	str	r0, [r6, #0]
 800afa4:	062e      	lsls	r6, r5, #24
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	d501      	bpl.n	800afae <_printf_i+0x1be>
 800afaa:	6019      	str	r1, [r3, #0]
 800afac:	e002      	b.n	800afb4 <_printf_i+0x1c4>
 800afae:	0668      	lsls	r0, r5, #25
 800afb0:	d5fb      	bpl.n	800afaa <_printf_i+0x1ba>
 800afb2:	8019      	strh	r1, [r3, #0]
 800afb4:	2300      	movs	r3, #0
 800afb6:	6123      	str	r3, [r4, #16]
 800afb8:	4616      	mov	r6, r2
 800afba:	e7bc      	b.n	800af36 <_printf_i+0x146>
 800afbc:	6833      	ldr	r3, [r6, #0]
 800afbe:	1d1a      	adds	r2, r3, #4
 800afc0:	6032      	str	r2, [r6, #0]
 800afc2:	681e      	ldr	r6, [r3, #0]
 800afc4:	6862      	ldr	r2, [r4, #4]
 800afc6:	2100      	movs	r1, #0
 800afc8:	4630      	mov	r0, r6
 800afca:	f7f5 f931 	bl	8000230 <memchr>
 800afce:	b108      	cbz	r0, 800afd4 <_printf_i+0x1e4>
 800afd0:	1b80      	subs	r0, r0, r6
 800afd2:	6060      	str	r0, [r4, #4]
 800afd4:	6863      	ldr	r3, [r4, #4]
 800afd6:	6123      	str	r3, [r4, #16]
 800afd8:	2300      	movs	r3, #0
 800afda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afde:	e7aa      	b.n	800af36 <_printf_i+0x146>
 800afe0:	6923      	ldr	r3, [r4, #16]
 800afe2:	4632      	mov	r2, r6
 800afe4:	4649      	mov	r1, r9
 800afe6:	4640      	mov	r0, r8
 800afe8:	47d0      	blx	sl
 800afea:	3001      	adds	r0, #1
 800afec:	d0ad      	beq.n	800af4a <_printf_i+0x15a>
 800afee:	6823      	ldr	r3, [r4, #0]
 800aff0:	079b      	lsls	r3, r3, #30
 800aff2:	d413      	bmi.n	800b01c <_printf_i+0x22c>
 800aff4:	68e0      	ldr	r0, [r4, #12]
 800aff6:	9b03      	ldr	r3, [sp, #12]
 800aff8:	4298      	cmp	r0, r3
 800affa:	bfb8      	it	lt
 800affc:	4618      	movlt	r0, r3
 800affe:	e7a6      	b.n	800af4e <_printf_i+0x15e>
 800b000:	2301      	movs	r3, #1
 800b002:	4632      	mov	r2, r6
 800b004:	4649      	mov	r1, r9
 800b006:	4640      	mov	r0, r8
 800b008:	47d0      	blx	sl
 800b00a:	3001      	adds	r0, #1
 800b00c:	d09d      	beq.n	800af4a <_printf_i+0x15a>
 800b00e:	3501      	adds	r5, #1
 800b010:	68e3      	ldr	r3, [r4, #12]
 800b012:	9903      	ldr	r1, [sp, #12]
 800b014:	1a5b      	subs	r3, r3, r1
 800b016:	42ab      	cmp	r3, r5
 800b018:	dcf2      	bgt.n	800b000 <_printf_i+0x210>
 800b01a:	e7eb      	b.n	800aff4 <_printf_i+0x204>
 800b01c:	2500      	movs	r5, #0
 800b01e:	f104 0619 	add.w	r6, r4, #25
 800b022:	e7f5      	b.n	800b010 <_printf_i+0x220>
 800b024:	0800b231 	.word	0x0800b231
 800b028:	0800b242 	.word	0x0800b242

0800b02c <memmove>:
 800b02c:	4288      	cmp	r0, r1
 800b02e:	b510      	push	{r4, lr}
 800b030:	eb01 0402 	add.w	r4, r1, r2
 800b034:	d902      	bls.n	800b03c <memmove+0x10>
 800b036:	4284      	cmp	r4, r0
 800b038:	4623      	mov	r3, r4
 800b03a:	d807      	bhi.n	800b04c <memmove+0x20>
 800b03c:	1e43      	subs	r3, r0, #1
 800b03e:	42a1      	cmp	r1, r4
 800b040:	d008      	beq.n	800b054 <memmove+0x28>
 800b042:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b046:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b04a:	e7f8      	b.n	800b03e <memmove+0x12>
 800b04c:	4402      	add	r2, r0
 800b04e:	4601      	mov	r1, r0
 800b050:	428a      	cmp	r2, r1
 800b052:	d100      	bne.n	800b056 <memmove+0x2a>
 800b054:	bd10      	pop	{r4, pc}
 800b056:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b05a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b05e:	e7f7      	b.n	800b050 <memmove+0x24>

0800b060 <_sbrk_r>:
 800b060:	b538      	push	{r3, r4, r5, lr}
 800b062:	4d06      	ldr	r5, [pc, #24]	@ (800b07c <_sbrk_r+0x1c>)
 800b064:	2300      	movs	r3, #0
 800b066:	4604      	mov	r4, r0
 800b068:	4608      	mov	r0, r1
 800b06a:	602b      	str	r3, [r5, #0]
 800b06c:	f7f5 fde8 	bl	8000c40 <_sbrk>
 800b070:	1c43      	adds	r3, r0, #1
 800b072:	d102      	bne.n	800b07a <_sbrk_r+0x1a>
 800b074:	682b      	ldr	r3, [r5, #0]
 800b076:	b103      	cbz	r3, 800b07a <_sbrk_r+0x1a>
 800b078:	6023      	str	r3, [r4, #0]
 800b07a:	bd38      	pop	{r3, r4, r5, pc}
 800b07c:	20002224 	.word	0x20002224

0800b080 <_realloc_r>:
 800b080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b084:	4607      	mov	r7, r0
 800b086:	4614      	mov	r4, r2
 800b088:	460d      	mov	r5, r1
 800b08a:	b921      	cbnz	r1, 800b096 <_realloc_r+0x16>
 800b08c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b090:	4611      	mov	r1, r2
 800b092:	f7ff bc5b 	b.w	800a94c <_malloc_r>
 800b096:	b92a      	cbnz	r2, 800b0a4 <_realloc_r+0x24>
 800b098:	f7ff fbec 	bl	800a874 <_free_r>
 800b09c:	4625      	mov	r5, r4
 800b09e:	4628      	mov	r0, r5
 800b0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0a4:	f000 f81a 	bl	800b0dc <_malloc_usable_size_r>
 800b0a8:	4284      	cmp	r4, r0
 800b0aa:	4606      	mov	r6, r0
 800b0ac:	d802      	bhi.n	800b0b4 <_realloc_r+0x34>
 800b0ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0b2:	d8f4      	bhi.n	800b09e <_realloc_r+0x1e>
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	4638      	mov	r0, r7
 800b0b8:	f7ff fc48 	bl	800a94c <_malloc_r>
 800b0bc:	4680      	mov	r8, r0
 800b0be:	b908      	cbnz	r0, 800b0c4 <_realloc_r+0x44>
 800b0c0:	4645      	mov	r5, r8
 800b0c2:	e7ec      	b.n	800b09e <_realloc_r+0x1e>
 800b0c4:	42b4      	cmp	r4, r6
 800b0c6:	4622      	mov	r2, r4
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	bf28      	it	cs
 800b0cc:	4632      	movcs	r2, r6
 800b0ce:	f7ff fbc3 	bl	800a858 <memcpy>
 800b0d2:	4629      	mov	r1, r5
 800b0d4:	4638      	mov	r0, r7
 800b0d6:	f7ff fbcd 	bl	800a874 <_free_r>
 800b0da:	e7f1      	b.n	800b0c0 <_realloc_r+0x40>

0800b0dc <_malloc_usable_size_r>:
 800b0dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0e0:	1f18      	subs	r0, r3, #4
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	bfbc      	itt	lt
 800b0e6:	580b      	ldrlt	r3, [r1, r0]
 800b0e8:	18c0      	addlt	r0, r0, r3
 800b0ea:	4770      	bx	lr

0800b0ec <_init>:
 800b0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ee:	bf00      	nop
 800b0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f2:	bc08      	pop	{r3}
 800b0f4:	469e      	mov	lr, r3
 800b0f6:	4770      	bx	lr

0800b0f8 <_fini>:
 800b0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fa:	bf00      	nop
 800b0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0fe:	bc08      	pop	{r3}
 800b100:	469e      	mov	lr, r3
 800b102:	4770      	bx	lr
