import "primitives/std.lib";
import "primitives/bitnum/math.futil";
component main() -> () {
  cells {
    base = std_mem_d1(32, 1, 1);
    exp = std_mem_d1(32, 1, 1);
    out = std_mem_d1(32, 1, 1);
    std_exp0 = std_exp();
  }
  wires {
    group init {
      base.addr0 = 1'd0;
      exp.addr0 = 1'd0;
      init[done] = 1'd1;
    }
    group fill_memory {
      out.write_data = std_exp0.out;
      out.addr0 = 1'd0;
      out.write_en = 1'd1;
      fill_memory[done] = out.done;
    }
  }
  control {
    seq {
      init;
      invoke std_exp0(base=base.read_data, exp=exp.read_data)();
      fill_memory;
    }
  }
}
