S1	E1	S2	E2	Reference	Contig	IDY	Ambiguous	Best_group
7910285	7921989	11727	1	NW_019168381.1	tig00000002_pilon	97.45		True
local misassembly
7900339	7910069	22035	12280	NW_019168381.1	tig00000002_pilon	97.11		True
CONTIG	tig00000002_pilon	22063	correct
6404257	6404325	69	1	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6403904	6404255	421	70	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6403409	6403896	918	431	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6402991	6403408	1337	920	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6402638	6402990	1692	1340	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6401487	6402637	2844	1694	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6399305	6401485	5025	2845	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6398562	6399304	5769	5027	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6398157	6398561	6175	5771	NW_019168381.1	tig00000003_pilon	99.01		True
indel: indel (> 5bp)
6398058	6398150	6268	6176	NW_019168381.1	tig00000003_pilon	98.92		True
indel: indel (<= 5bp)
6397843	6398047	6485	6281	NW_019168381.1	tig00000003_pilon	100.0		True
indel: indel (<= 5bp)
6397673	6397842	6657	6488	NW_019168381.1	tig00000003_pilon	99.41		True
indel: indel (<= 5bp)
6397422	6397671	6907	6658	NW_019168381.1	tig00000003_pilon	98.8		True
indel: indel (> 5bp)
6396938	6397353	7377	6962	NW_019168381.1	tig00000003_pilon	97.6		True
indel: indel (<= 5bp)
6396574	6396857	7737	7454	NW_019168381.1	tig00000003_pilon	96.13		True
indel: stretch of mismatches
6396378	6396515	7933	7796	NW_019168381.1	tig00000003_pilon	98.55		True
indel: indel (> 5bp)
6396023	6396345	8299	7977	NW_019168381.1	tig00000003_pilon	96.9		True
indel: indel (<= 5bp)
6395931	6396022	8392	8301	NW_019168381.1	tig00000003_pilon	97.83		True
indel: stretch of mismatches
6395730	6395894	8593	8429	NW_019168381.1	tig00000003_pilon	98.79		True
indel: indel (> 5bp)
6395608	6395704	8701	8605	NW_019168381.1	tig00000003_pilon	96.91		True
indel: indel (<= 5bp)
6394238	6395586	10073	8725	NW_019168381.1	tig00000003_pilon	96.07		True
indel: indel (<= 5bp)
6394129	6394199	10184	10114	NW_019168381.1	tig00000003_pilon	97.18		True
local misassembly
6392697	6392763	11654	11588	NW_019168381.1	tig00000003_pilon	95.52		True
local misassembly
6392275	6392557	12079	11797	NW_019168381.1	tig00000003_pilon	95.41		True
indel: indel (<= 5bp)
6391972	6392273	12381	12080	NW_019168381.1	tig00000003_pilon	96.03		True
indel: stretch of mismatches
6391860	6391966	12493	12387	NW_019168381.1	tig00000003_pilon	97.2		True
indel: indel (<= 5bp)
6391778	6391859	12576	12495	NW_019168381.1	tig00000003_pilon	98.78		True
indel: indel (<= 5bp)
6391494	6391776	12859	12577	NW_019168381.1	tig00000003_pilon	95.76		True
indel: indel (<= 5bp)
6391289	6391492	13063	12860	NW_019168381.1	tig00000003_pilon	95.59		True
indel: indel (<= 5bp)
6391079	6391288	13274	13065	NW_019168381.1	tig00000003_pilon	97.62		True
indel: stretch of mismatches
6390800	6391054	13553	13299	NW_019168381.1	tig00000003_pilon	97.25		True
indel: indel (<= 5bp)
6390714	6390799	13640	13555	NW_019168381.1	tig00000003_pilon	98.84		True
indel: indel (<= 5bp)
6390493	6390712	13860	13641	NW_019168381.1	tig00000003_pilon	97.27		True
indel: indel (<= 5bp)
6390170	6390492	14184	13862	NW_019168381.1	tig00000003_pilon	98.14		True
local misassembly
6389596	6390060	14760	14296	NW_019168381.1	tig00000003_pilon	97.2		True
local misassembly
6384447	6385140	19981	19288	NW_019168381.1	tig00000003_pilon	95.39		True
local misassembly
6379460	6379584	25325	25201	NW_019168381.1	tig00000003_pilon	95.2		True
indel: indel (<= 5bp)
6379316	6379414	25471	25373	NW_019168381.1	tig00000003_pilon	95.96		True
local misassembly
6370734	6378461	34642	26906	NW_019168381.1	tig00000003_pilon	98.92		True
CONTIG	tig00000003_pilon	34642	correct
6876820	6891162	14344	1	NW_019168381.1	tig00000004_pilon	98.09		True
relocation, inconsistency = 2969
6871332	6873850	16851	14345	NW_019168381.1	tig00000004_pilon	98.77		True
CONTIG	tig00000004_pilon	16851	misassembled
7151152	7174022	22940	1	NW_019168381.1	tig00000005_pilon	98.61		True
CONTIG	tig00000005_pilon	22940	correct
7573164	7582071	8911	1	NW_019168381.1	tig00000006_pilon	98.83		True
local misassembly
7573026	7573141	9532	9417	NW_019168381.1	tig00000006_pilon	95.69		True
indel: indel (<= 5bp)
7572886	7572977	9675	9584	NW_019168381.1	tig00000006_pilon	97.83		True
indel: indel (> 5bp)
7572443	7572885	10133	9691	NW_019168381.1	tig00000006_pilon	95.49		True
local misassembly
7572124	7572321	10450	10253	NW_019168381.1	tig00000006_pilon	98.48		True
indel: indel (<= 5bp)
7571565	7572118	11006	10453	NW_019168381.1	tig00000006_pilon	96.93		True
indel: indel (<= 5bp)
7571458	7571564	11114	11008	NW_019168381.1	tig00000006_pilon	97.2		True
indel: indel (<= 5bp)
7571317	7571456	11254	11115	NW_019168381.1	tig00000006_pilon	96.43		True
indel: indel (<= 5bp)
7571036	7571315	11534	11255	NW_019168381.1	tig00000006_pilon	95.0		True
local misassembly
7570281	7570418	12298	12161	NW_019168381.1	tig00000006_pilon	95.65		True
local misassembly
7568987	7569100	13589	13476	NW_019168381.1	tig00000006_pilon	95.61		True
local misassembly
7564472	7564621	18087	17938	NW_019168381.1	tig00000006_pilon	96.67		True
local misassembly
7561877	7561992	20643	20528	NW_019168381.1	tig00000006_pilon	96.55		True
local misassembly
7559326	7559455	23030	22901	NW_019168381.1	tig00000006_pilon	99.23		True
local misassembly
7558803	7559012	23552	23343	NW_019168381.1	tig00000006_pilon	96.67		True
indel: indel (<= 5bp)
7558486	7558801	23868	23553	NW_019168381.1	tig00000006_pilon	95.57		True
indel: indel (<= 5bp)
7558410	7558484	23943	23869	NW_019168381.1	tig00000006_pilon	98.67		True
local misassembly
7557470	7557950	24868	24388	NW_019168381.1	tig00000006_pilon	97.3		True
local misassembly
7557179	7557321	25162	25020	NW_019168381.1	tig00000006_pilon	97.2		True
indel: indel (<= 5bp)
7557047	7557177	25293	25163	NW_019168381.1	tig00000006_pilon	96.95		True
local misassembly
7556734	7556878	25606	25462	NW_019168381.1	tig00000006_pilon	97.24		True
indel: indel (<= 5bp)
7556524	7556732	25815	25607	NW_019168381.1	tig00000006_pilon	96.17		True
indel: stretch of mismatches
7556313	7556499	26026	25840	NW_019168381.1	tig00000006_pilon	97.86		True
indel: indel (<= 5bp)
7555745	7556312	26595	26028	NW_019168381.1	tig00000006_pilon	96.83		True
indel: indel (<= 5bp)
7555545	7555743	26794	26596	NW_019168381.1	tig00000006_pilon	97.99		True
local misassembly
7554927	7555444	27404	26887	NW_019168381.1	tig00000006_pilon	98.46		True
indel: indel (> 5bp)
7554673	7554926	27665	27412	NW_019168381.1	tig00000006_pilon	98.43		True
indel: indel (<= 5bp)
7554522	7554672	27817	27667	NW_019168381.1	tig00000006_pilon	100.0		True
indel: indel (<= 5bp)
7553898	7554521	28442	27819	NW_019168381.1	tig00000006_pilon	96.63		True
indel: indel (<= 5bp)
7553783	7553897	28558	28444	NW_019168381.1	tig00000006_pilon	95.65		True
indel: indel (<= 5bp)
7553504	7553781	28836	28559	NW_019168381.1	tig00000006_pilon	96.76		True
local misassembly
7552989	7553391	29352	28950	NW_019168381.1	tig00000006_pilon	98.76		True
indel: indel (<= 5bp)
7552844	7552988	29498	29354	NW_019168381.1	tig00000006_pilon	97.24		True
indel: stretch of mismatches
7552489	7552832	29853	29510	NW_019168381.1	tig00000006_pilon	97.09		True
indel: indel (<= 5bp)
7552368	7552487	29973	29854	NW_019168381.1	tig00000006_pilon	95.83		True
local misassembly
7551983	7552067	30370	30286	NW_019168381.1	tig00000006_pilon	98.82		True
local misassembly
7551392	7551706	30944	30630	NW_019168381.1	tig00000006_pilon	96.51		True
indel: stretch of mismatches
7551223	7551360	31113	30976	NW_019168381.1	tig00000006_pilon	98.55		True
indel: indel (<= 5bp)
7551027	7551210	31311	31128	NW_019168381.1	tig00000006_pilon	98.37		True
local misassembly
7550122	7550210	32182	32094	NW_019168381.1	tig00000006_pilon	95.51		True
local misassembly
7549467	7549838	32837	32466	NW_019168381.1	tig00000006_pilon	97.31		True
relocation, inconsistency = -2027
7542277	7548565	42044	35766	NW_019168381.1	tig00000006_pilon	95.78		True
CONTIG	tig00000006_pilon	42044	misassembled
7681556	7690609	1	9044	NW_019168381.1	tig00000007_pilon	98.92		True
local misassembly
7691239	7703730	9045	21505	NW_019168381.1	tig00000007_pilon	99.18		True
CONTIG	tig00000007_pilon	21505	correct
7292043	7302990	1	10975	NW_019168381.1	tig00000008_pilon	98.88		True
local misassembly
7304060	7313220	11046	20210	NW_019168381.1	tig00000008_pilon	98.24		True
CONTIG	tig00000008_pilon	20210	correct
7227154	7227241	1	88	NW_019168381.1	tig00000009_pilon	97.73		True
indel: indel (<= 5bp)
7227242	7228310	91	1159	NW_019168381.1	tig00000009_pilon	95.32		True
indel: indel (<= 5bp)
7228312	7228403	1160	1251	NW_019168381.1	tig00000009_pilon	98.91		True
indel: indel (<= 5bp)
7228405	7228527	1252	1374	NW_019168381.1	tig00000009_pilon	100.0		True
indel: indel (<= 5bp)
7228529	7228872	1375	1718	NW_019168381.1	tig00000009_pilon	97.38		True
local misassembly
7229136	7229221	1985	2070	NW_019168381.1	tig00000009_pilon	97.67		True
local misassembly
7229930	7229994	2784	2848	NW_019168381.1	tig00000009_pilon	96.92		True
indel: indel (<= 5bp)
7229995	7230202	2850	3057	NW_019168381.1	tig00000009_pilon	97.6		True
local misassembly
7231119	7231286	3980	4147	NW_019168381.1	tig00000009_pilon	96.43		True
local misassembly
7232416	7232492	5262	5338	NW_019168381.1	tig00000009_pilon	98.7		True
indel: indel (<= 5bp)
7232493	7232861	5340	5708	NW_019168381.1	tig00000009_pilon	95.66		True
relocation, inconsistency = 24895
7258752	7272997	6704	21028	NW_019168381.1	tig00000009_pilon	98.08		True
CONTIG	tig00000009_pilon	21028	misassembled
18794637	18794862	2351	2126	NW_019168470.1	tig00000010_pilon	95.13		True
local misassembly
18794324	18794463	2663	2524	NW_019168470.1	tig00000010_pilon	98.57		True
local misassembly
18793608	18793758	3395	3245	NW_019168470.1	tig00000010_pilon	95.36		True
local misassembly
18792764	18793399	4247	3612	NW_019168470.1	tig00000010_pilon	96.7		True
local misassembly
18791766	18791887	4817	4696	NW_019168470.1	tig00000010_pilon	96.72		True
indel: indel (<= 5bp)
18791662	18791765	4922	4819	NW_019168470.1	tig00000010_pilon	95.19		True
translocation
5933981	6038321	5350	109696	NW_019168381.1	tig00000010_pilon	99.56		True
local misassembly
6039125	6190852	109700	261537	NW_019168381.1	tig00000010_pilon	99.42		True
CONTIG	tig00000010_pilon	261537	misassembled
6112667	6122506	9820	1	NW_019168381.1	tig00000011_pilon	98.95		True
relocation, inconsistency = 1198
6101269	6111468	19998	9821	NW_019168381.1	tig00000011_pilon	99.32		True
CONTIG	tig00000011_pilon	19998	misassembled
6031458	6051363	19902	1	NW_019168381.1	tig00000012_pilon	96.77		True
CONTIG	tig00000012_pilon	19902	correct
2153865	2163786	1	9928	NW_019168381.1	tig00000014_pilon	99.7		True
local misassembly
2163777	2176069	10403	22706	NW_019168381.1	tig00000014_pilon	99.58		True
CONTIG	tig00000014_pilon	22706	correct
2288391	2292709	4316	1	NW_019168381.1	tig00000016_pilon	98.38		True
local misassembly
2279020	2288214	13538	4321	NW_019168381.1	tig00000016_pilon	97.84		True
CONTIG	tig00000016_pilon	13538	correct
2112036	2122501	1	10468	NW_019168381.1	tig00000017_pilon	97.95		True
local misassembly
2121808	2134579	10559	23312	NW_019168381.1	tig00000017_pilon	98.13		True
CONTIG	tig00000017_pilon	23312	correct
7817628	7840082	1	22515	NW_019168381.1	tig00000019_pilon	99.22		True
relocation, inconsistency = 21833
7861916	7863465	22516	24065	NW_019168381.1	tig00000019_pilon	95.04		True
translocation
13376794	13377064	26425	26155	NW_019167971.1	tig00000019_pilon	95.94		True
CONTIG	tig00000019_pilon	28595	misassembled
20106979	20129338	22343	1	NW_019168381.1	tig00000024_pilon	99.66		True
CONTIG	tig00000024_pilon	22343	correct
19984185	20005591	1	21448	NW_019168381.1	tig00000025_pilon	99.0		True
CONTIG	tig00000025_pilon	21453	correct
19776733	19801432	24691	1	NW_019168381.1	tig00000026_pilon	99.85		True
CONTIG	tig00000026_pilon	24691	correct
19401864	19412504	10666	1	NW_019168381.1	tig00000027_pilon	98.78		True
local misassembly
19393100	19401488	19056	10692	NW_019168381.1	tig00000027_pilon	97.53		True
CONTIG	tig00000027_pilon	19056	correct
20044247	20053007	1	8753	NW_019168381.1	tig00000030_pilon	96.43		True
local misassembly
20053167	20053246	8754	8833	NW_019168381.1	tig00000030_pilon	96.83		True
local misassembly
20053444	20053538	9031	9125	NW_019168381.1	tig00000030_pilon	96.84		True
indel: indel (<= 5bp)
20053540	20053629	9126	9215	NW_019168381.1	tig00000030_pilon	95.56		True
local misassembly
20054342	20054430	9931	10019	NW_019168381.1	tig00000030_pilon	97.75		True
indel: indel (<= 5bp)
20054432	20054687	10020	10275	NW_019168381.1	tig00000030_pilon	96.48		True
indel: indel (<= 5bp)
20054691	20054845	10276	10430	NW_019168381.1	tig00000030_pilon	97.42		True
indel: indel (<= 5bp)
20054908	20055040	10495	10627	NW_019168381.1	tig00000030_pilon	96.24		True
local misassembly
20055174	20055290	10757	10873	NW_019168381.1	tig00000030_pilon	96.58		True
local misassembly
20055476	20055555	11062	11141	NW_019168381.1	tig00000030_pilon	96.25		True
local misassembly
20057466	20057900	13047	13481	NW_019168381.1	tig00000030_pilon	95.4		True
indel: stretch of mismatches
20057939	20058038	13520	13619	NW_019168381.1	tig00000030_pilon	95.0		True
indel: indel (<= 5bp)
20058039	20058316	13621	13898	NW_019168381.1	tig00000030_pilon	96.4		True
CONTIG	tig00000030_pilon	15214	correct
25723909	25736526	1	12630	NW_019168381.1	tig00000032_pilon	99.35		True
local misassembly
25736524	25741168	13167	17801	NW_019168381.1	tig00000032_pilon	99.35		True
CONTIG	tig00000032_pilon	17801	correct
25563850	25579411	15594	1	NW_019168381.1	tig00000033_pilon	99.59		True
translocation
3939611	3940234	16220	15595	NW_019167827.1	tig00000033_pilon	95.73		True
translocation
25559813	25563853	20252	16221	NW_019168381.1	tig00000033_pilon	99.06		True
CONTIG	tig00000033_pilon	20252	misassembled
12917512	12917724	31	243	NW_019168159.1	tig00000035_pilon	95.31		True
indel: indel (> 5bp)
12917777	12917847	290	360	NW_019168159.1	tig00000035_pilon	97.18		True
indel: indel (<= 5bp)
12917848	12917922	362	436	NW_019168159.1	tig00000035_pilon	98.67		True
local misassembly
12918110	12918203	620	713	NW_019168159.1	tig00000035_pilon	96.81		True
local misassembly
12918299	12918377	805	883	NW_019168159.1	tig00000035_pilon	96.2		True
translocation
10207521	10207768	906	1153	NW_019167904.1	tig00000035_pilon	95.56		True
indel: indel (<= 5bp)
10207807	10208108	1196	1497	NW_019167904.1	tig00000035_pilon	96.69		True
indel: indel (<= 5bp)
10208110	10208175	1498	1563	NW_019167904.1	tig00000035_pilon	96.97		True
indel: indel (<= 5bp)
10208176	10208262	1565	1651	NW_019167904.1	tig00000035_pilon	96.55		True
indel: stretch of mismatches
10208282	10208558	1671	1947	NW_019167904.1	tig00000035_pilon	98.56		True
indel: indel (<= 5bp)
10208599	10208805	1992	2198	NW_019167904.1	tig00000035_pilon	96.14		True
translocation
20672242	20672362	2200	2320	NW_019167915.1	tig00000035_pilon	95.04		True
indel: indel (<= 5bp)
20672420	20672628	2381	2589	NW_019167915.1	tig00000035_pilon	95.22		True
local misassembly
20672775	20672867	2736	2828	NW_019167915.1	tig00000035_pilon	95.7		True
indel: indel (<= 5bp)
20672869	20672933	2829	2893	NW_019167915.1	tig00000035_pilon	96.92		True
translocation
13105332	13105996	3146	3816	NW_019168381.1	tig00000035_pilon	95.68		True
relocation, inconsistency = 3804678
16910718	16949830	3860	43022	NW_019168381.1	tig00000035_pilon	98.95		True
relocation, inconsistency = 32172
16988371	17134768	49391	195553	NW_019168381.1	tig00000035_pilon	98.95		True
relocation, inconsistency = 22042
17164560	17165821	203303	204560	NW_019168381.1	tig00000035_pilon	98.77		True
local misassembly
17165936	17228002	204561	266638	NW_019168381.1	tig00000035_pilon	99.76		True
local misassembly
17228174	17567496	266639	606019	NW_019168381.1	tig00000035_pilon	99.5		True
local misassembly
17567490	17762906	606294	801803	NW_019168381.1	tig00000035_pilon	98.94		True
relocation, inconsistency = 5329
17768236	17775868	801804	809405	NW_019168381.1	tig00000035_pilon	95.48		True
local misassembly
17776451	17902572	809419	935460	NW_019168381.1	tig00000035_pilon	99.11		True
local misassembly
17902578	17989565	935972	1023052	NW_019168381.1	tig00000035_pilon	99.0		True
local misassembly
17990023	18155821	1023053	1188913	NW_019168381.1	tig00000035_pilon	99.53		True
local misassembly
18156026	18161839	1188914	1194729	NW_019168381.1	tig00000035_pilon	98.85		True
CONTIG	tig00000035_pilon	1194735	misassembled
19868109	19874839	1	6716	NW_019168381.1	tig00000036_pilon	98.81		True
local misassembly
19874830	19874929	7174	7273	NW_019168381.1	tig00000036_pilon	99.0		True
local misassembly
19875552	19875747	7897	8092	NW_019168381.1	tig00000036_pilon	98.47		True
indel: indel (<= 5bp)
19875749	19875938	8093	8282	NW_019168381.1	tig00000036_pilon	96.84		True
indel: indel (<= 5bp)
19875939	19876787	8284	9132	NW_019168381.1	tig00000036_pilon	96.11		True
indel: indel (<= 5bp)
19876789	19877168	9133	9512	NW_019168381.1	tig00000036_pilon	95.53		True
local misassembly
19877412	19877498	9756	9842	NW_019168381.1	tig00000036_pilon	97.7		True
indel: indel (<= 5bp)
19877500	19877572	9843	9915	NW_019168381.1	tig00000036_pilon	95.89		True
indel: indel (<= 5bp)
19877573	19877748	9917	10092	NW_019168381.1	tig00000036_pilon	97.73		True
indel: indel (<= 5bp)
19877750	19877880	10093	10223	NW_019168381.1	tig00000036_pilon	96.18		True
local misassembly
19878332	19878444	10673	10785	NW_019168381.1	tig00000036_pilon	99.12		True
indel: indel (<= 5bp)
19878446	19878656	10786	10996	NW_019168381.1	tig00000036_pilon	99.05		True
indel: indel (<= 5bp)
19878658	19878878	10997	11217	NW_019168381.1	tig00000036_pilon	95.02		True
local misassembly
19879106	19879383	11430	11707	NW_019168381.1	tig00000036_pilon	95.68		True
indel: stretch of mismatches
19879399	19879492	11723	11816	NW_019168381.1	tig00000036_pilon	96.81		True
indel: indel (<= 5bp)
19879548	19879673	11870	11995	NW_019168381.1	tig00000036_pilon	96.03		True
CONTIG	tig00000036_pilon	12076	correct
17888540	17911029	1	22494	NW_019168381.1	tig00000038_pilon	99.52		True
CONTIG	tig00000038_pilon	22494	correct
17849058	17853659	4589	1	NW_019168381.1	tig00000039_pilon	99.37		True
translocation
1177749	1177887	4770	4908	NW_019167982.1	tig00000039_pilon	97.84		True
indel: stretch of mismatches
1177944	1178089	4965	5110	NW_019167982.1	tig00000039_pilon	97.26		True
indel: indel (> 5bp)
1178200	1178399	5191	5390	NW_019167982.1	tig00000039_pilon	95.5		True
indel: indel (<= 5bp)
1178453	1178638	5439	5624	NW_019167982.1	tig00000039_pilon	97.85		True
local misassembly
1178811	1179153	5792	6134	NW_019167982.1	tig00000039_pilon	98.83		True
indel: indel (<= 5bp)
1179155	1179229	6135	6209	NW_019167982.1	tig00000039_pilon	98.67		True
translocation
13653035	13653622	6211	6798	NW_019167938.1	tig00000039_pilon	97.11		True
indel: indel (<= 5bp)
13653623	13653815	6800	6992	NW_019167938.1	tig00000039_pilon	96.89		True
indel: indel (<= 5bp)
13653819	13653896	6993	7070	NW_019167938.1	tig00000039_pilon	96.15		True
translocation
17837805	17849053	18431	7137	NW_019168381.1	tig00000039_pilon	96.48		True
CONTIG	tig00000039_pilon	18431	misassembled
25196188	25229662	1	33427	NW_019168381.1	tig00000040_pilon	99.5		True
CONTIG	tig00000040_pilon	33427	correct
12351916	12353740	1827	1	NW_019168381.1	tig00000043_pilon	97.92		True
local misassembly
12334338	12351363	18879	1828	NW_019168381.1	tig00000043_pilon	99.24		True
CONTIG	tig00000043_pilon	18879	correct
3339244	3365929	1	26711	NW_019168381.1	tig00000045_pilon	99.61		True
CONTIG	tig00000045_pilon	26711	correct
3407673	3430999	1	23344	NW_019168381.1	tig00000046_pilon	99.3		True
CONTIG	tig00000046_pilon	23344	correct
5744297	5756206	1	11912	NW_019168381.1	tig00000048_pilon	97.31		True
CONTIG	tig00000048_pilon	11912	correct
4638843	4648036	2	9189	NW_019168381.1	tig00000050_pilon	98.94		True
local misassembly
4648048	4655766	9557	17168	NW_019168381.1	tig00000050_pilon	98.26		True
CONTIG	tig00000050_pilon	17168	correct
3955006	3962681	7665	1	NW_019168381.1	tig00000051_pilon	98.02		True
local misassembly
3948333	3955021	14862	8171	NW_019168381.1	tig00000051_pilon	98.85		True
CONTIG	tig00000051_pilon	14862	correct
4600003	4611075	1	11006	NW_019168381.1	tig00000052_pilon	97.49		True
relocation, inconsistency = 6933
4618015	4630060	11013	23050	NW_019168381.1	tig00000052_pilon	99.56		True
CONTIG	tig00000052_pilon	23050	misassembled
4029673	4049243	19580	1	NW_019168381.1	tig00000054_pilon	99.81		True
CONTIG	tig00000054_pilon	19580	correct
3905816	3925678	19849	1	NW_019168381.1	tig00000055_pilon	98.41		True
local misassembly
3894870	3905821	31508	20553	NW_019168381.1	tig00000055_pilon	99.28		True
CONTIG	tig00000055_pilon	31536	correct
3927439	3934278	1	6841	NW_019168381.1	tig00000056_pilon	98.15		True
local misassembly
3934898	3942099	7101	14377	NW_019168381.1	tig00000056_pilon	98.02		True
CONTIG	tig00000056_pilon	14377	correct
4049286	4049364	1	79	NW_019168381.1	tig00000057_pilon	100.0		True
indel: indel (<= 5bp)
4049414	4049619	127	332	NW_019168381.1	tig00000057_pilon	99.51		True
indel: indel (<= 5bp)
4049621	4049977	333	689	NW_019168381.1	tig00000057_pilon	100.0		True
indel: indel (<= 5bp)
4049979	4051097	690	1808	NW_019168381.1	tig00000057_pilon	99.82		True
indel: indel (<= 5bp)
4051099	4051367	1809	2077	NW_019168381.1	tig00000057_pilon	100.0		True
indel: indel (<= 5bp)
4051369	4051462	2078	2171	NW_019168381.1	tig00000057_pilon	100.0		True
indel: indel (> 5bp)
4051475	4052613	2172	3310	NW_019168381.1	tig00000057_pilon	99.74		True
indel: indel (> 5bp)
4052642	4053109	3311	3778	NW_019168381.1	tig00000057_pilon	99.79		True
indel: stretch of mismatches
4053125	4053482	3794	4151	NW_019168381.1	tig00000057_pilon	99.44		True
indel: indel (<= 5bp)
4053484	4053805	4152	4473	NW_019168381.1	tig00000057_pilon	100.0		True
indel: indel (<= 5bp)
4053807	4053987	4474	4654	NW_019168381.1	tig00000057_pilon	99.45		True
indel: indel (<= 5bp)
4053989	4054585	4655	5251	NW_019168381.1	tig00000057_pilon	99.16		True
local misassembly
4054678	4054749	5340	5411	NW_019168381.1	tig00000057_pilon	100.0		True
indel: indel (<= 5bp)
4054787	4054931	5447	5591	NW_019168381.1	tig00000057_pilon	97.93		True
indel: indel (> 5bp)
4054934	4055415	5603	6084	NW_019168381.1	tig00000057_pilon	97.1		True
local misassembly
4061607	4071621	12516	22572	NW_019168381.1	tig00000057_pilon	98.33		True
CONTIG	tig00000057_pilon	22572	correct
3518205	3545948	6	27724	NW_019168381.1	tig00000058_pilon	99.59		True
CONTIG	tig00000058_pilon	27724	correct
3566849	3592767	25912	1	NW_019168381.1	tig00000059_pilon	99.08		True
CONTIG	tig00000059_pilon	25912	correct
3680686	3693215	12539	1	NW_019168381.1	tig00000060_pilon	98.89		True
translocation
17480	24582	19652	12544	NW_019168113.1	tig00000060_pilon	98.75		True
CONTIG	tig00000060_pilon	19652	misassembled
12298783	12306435	1	7660	NW_019168381.1	tig00000061_pilon	99.31		True
relocation, inconsistency = 1898
12308334	12315145	7661	14468	NW_019168381.1	tig00000061_pilon	99.37		True
CONTIG	tig00000061_pilon	14468	misassembled
3540511	3550287	1	9814	NW_019168381.1	tig00000062_pilon	99.03		True
local misassembly
3550290	3558138	10384	18248	NW_019168381.1	tig00000062_pilon	99.42		True
CONTIG	tig00000062_pilon	18248	correct
5465001	5490815	1	25795	NW_019168381.1	tig00000063_pilon	99.39		True
CONTIG	tig00000063_pilon	25795	correct
5436163	5444781	1	8639	NW_019168381.1	tig00000065_pilon	99.1		True
local misassembly
5444949	5451588	8640	15270	NW_019168381.1	tig00000065_pilon	98.91		True
CONTIG	tig00000065_pilon	15270	correct
12249214	12275626	1	26376	NW_019168381.1	tig00000067_pilon	99.55		True
CONTIG	tig00000067_pilon	26376	correct
11975491	11995813	1	20303	NW_019168381.1	tig00000068_pilon	99.45		True
CONTIG	tig00000068_pilon	20303	correct
11729908	11741565	2	11655	NW_019168381.1	tig00000069_pilon	97.54		True
relocation, inconsistency = 9856
11751422	11762227	11656	22456	NW_019168381.1	tig00000069_pilon	99.54		True
CONTIG	tig00000069_pilon	22456	misassembled
2088843	2088959	116	1	NW_019168381.1	tig00000070_pilon	99.15		True
local misassembly
2078533	2088847	10861	586	NW_019168381.1	tig00000070_pilon	99.29		True
CONTIG	tig00000070_pilon	10861	correct
24988880	25012151	23255	1	NW_019168381.1	tig00000074_pilon	99.12		True
CONTIG	tig00000074_pilon	23255	correct
18975302	18995096	1	19799	NW_019168381.1	tig00000075_pilon	99.77		True
CONTIG	tig00000075_pilon	19799	correct
19031220	19031514	376	670	NW_019168381.1	tig00000078_pilon	98.64		True
indel: indel (<= 5bp)
19031521	19031829	675	983	NW_019168381.1	tig00000078_pilon	98.06		True
indel: indel (<= 5bp)
19031831	19032297	984	1450	NW_019168381.1	tig00000078_pilon	99.36		True
local misassembly
19032597	19032779	1748	1930	NW_019168381.1	tig00000078_pilon	97.81		True
indel: indel (<= 5bp)
19032781	19032931	1931	2081	NW_019168381.1	tig00000078_pilon	99.34		True
indel: indel (<= 5bp)
19032933	19033619	2082	2768	NW_019168381.1	tig00000078_pilon	96.8		True
indel: stretch of mismatches
19033653	19033824	2802	2973	NW_019168381.1	tig00000078_pilon	97.09		True
local misassembly
19034128	19034348	3272	3492	NW_019168381.1	tig00000078_pilon	95.48		True
indel: indel (<= 5bp)
19034350	19036039	3493	5182	NW_019168381.1	tig00000078_pilon	98.05		True
indel: stretch of mismatches
19036061	19036844	5204	5987	NW_019168381.1	tig00000078_pilon	95.03		True
indel: indel (<= 5bp)
19036849	19037119	5990	6260	NW_019168381.1	tig00000078_pilon	96.68		True
local misassembly
19037207	19037294	6348	6435	NW_019168381.1	tig00000078_pilon	95.45		True
local misassembly
19038823	19039204	7966	8347	NW_019168381.1	tig00000078_pilon	95.03		True
indel: indel (<= 5bp)
19039206	19039574	8348	8716	NW_019168381.1	tig00000078_pilon	95.39		True
indel: stretch of mismatches
19039654	19042273	8796	11415	NW_019168381.1	tig00000078_pilon	95.46		True
local misassembly
19042748	19042893	11937	12082	NW_019168381.1	tig00000078_pilon	95.21		True
local misassembly
19043089	19043166	12330	12407	NW_019168381.1	tig00000078_pilon	96.15		True
local misassembly
19043996	19044149	13226	13379	NW_019168381.1	tig00000078_pilon	99.35		True
local misassembly
19044418	19044655	13636	13873	NW_019168381.1	tig00000078_pilon	98.32		True
indel: indel (<= 5bp)
19044656	19045132	13875	14351	NW_019168381.1	tig00000078_pilon	96.65		True
indel: indel (<= 5bp)
19045192	19045572	14414	14794	NW_019168381.1	tig00000078_pilon	97.9		True
indel: indel (<= 5bp)
19045577	19045990	14795	15208	NW_019168381.1	tig00000078_pilon	95.89		True
indel: indel (> 5bp)
19046050	19046540	15274	15764	NW_019168381.1	tig00000078_pilon	95.93		True
indel: indel (> 5bp)
19046610	19047212	15847	16449	NW_019168381.1	tig00000078_pilon	98.34		True
local misassembly
19047413	19047497	16665	16749	NW_019168381.1	tig00000078_pilon	96.47		True
indel: indel (<= 5bp)
19047499	19047794	16750	17045	NW_019168381.1	tig00000078_pilon	98.65		True
local misassembly
19048002	19049588	17247	18833	NW_019168381.1	tig00000078_pilon	97.16		True
indel: indel (<= 5bp)
19049589	19051211	18835	20457	NW_019168381.1	tig00000078_pilon	99.94		True
CONTIG	tig00000078_pilon	20499	correct
10425476	10436455	1	10954	NW_019168381.1	tig00000079_pilon	98.94		True
local misassembly
10436545	10443170	10955	17578	NW_019168381.1	tig00000079_pilon	99.55		True
local misassembly
10443151	10462889	17844	37560	NW_019168381.1	tig00000079_pilon	99.09		True
CONTIG	tig00000079_pilon	37560	correct
19021723	19028235	6514	1	NW_019168381.1	tig00000080_pilon	99.89		True
local misassembly
19010970	19021732	17721	6965	NW_019168381.1	tig00000080_pilon	99.27		True
CONTIG	tig00000080_pilon	17721	correct
21288170	21295889	1	7708	NW_019168381.1	tig00000082_pilon	97.77		True
relocation, inconsistency = 3504
21299394	21315632	7709	23990	NW_019168381.1	tig00000082_pilon	98.36		True
CONTIG	tig00000082_pilon	23990	misassembled
15687540	15688528	4	992	NW_019168381.1	tig00000083_pilon	99.19		True
indel: indel (> 5bp)
15688610	15689112	1066	1568	NW_019168381.1	tig00000083_pilon	99.6		True
indel: indel (> 5bp)
15689123	15689975	1569	2421	NW_019168381.1	tig00000083_pilon	99.65		True
indel: indel (<= 5bp)
15689976	15690109	2423	2556	NW_019168381.1	tig00000083_pilon	100.0		True
indel: indel (<= 5bp)
15690111	15690340	2557	2786	NW_019168381.1	tig00000083_pilon	100.0		True
indel: indel (<= 5bp)
15690342	15690740	2787	3185	NW_019168381.1	tig00000083_pilon	99.75		True
indel: indel (<= 5bp)
15690741	15690832	3187	3278	NW_019168381.1	tig00000083_pilon	100.0		True
indel: indel (<= 5bp)
15690834	15691154	3279	3599	NW_019168381.1	tig00000083_pilon	99.38		True
indel: indel (<= 5bp)
15691156	15691665	3600	4109	NW_019168381.1	tig00000083_pilon	97.06		True
indel: indel (> 5bp)
15691666	15691790	4122	4246	NW_019168381.1	tig00000083_pilon	97.6		True
indel: indel (<= 5bp)
15691791	15692248	4250	4707	NW_019168381.1	tig00000083_pilon	97.38		True
indel: indel (<= 5bp)
15692249	15692656	4709	5116	NW_019168381.1	tig00000083_pilon	100.0		True
indel: indel (> 5bp)
15692657	15692745	5124	5212	NW_019168381.1	tig00000083_pilon	97.75		True
indel: indel (> 5bp)
15692760	15692926	5213	5379	NW_019168381.1	tig00000083_pilon	98.8		True
indel: indel (<= 5bp)
15692928	15693067	5380	5519	NW_019168381.1	tig00000083_pilon	98.57		True
indel: indel (<= 5bp)
15693068	15693254	5521	5707	NW_019168381.1	tig00000083_pilon	96.79		True
indel: indel (<= 5bp)
15693330	15693987	5779	6436	NW_019168381.1	tig00000083_pilon	98.94		True
indel: indel (<= 5bp)
15693988	15694245	6438	6695	NW_019168381.1	tig00000083_pilon	95.35		True
local misassembly
15694657	15694790	7107	7240	NW_019168381.1	tig00000083_pilon	97.76		True
relocation, inconsistency = 16085
15721343	15737466	17708	33886	NW_019168381.1	tig00000083_pilon	98.63		True
CONTIG	tig00000083_pilon	33886	misassembled
21339739	21349413	1	9671	NW_019168381.1	tig00000084_pilon	98.9		True
local misassembly
21349417	21375716	9939	36238	NW_019168381.1	tig00000084_pilon	99.7		True
CONTIG	tig00000084_pilon	36238	correct
21591602	21608067	1	16420	NW_019168381.1	tig00000085_pilon	98.46		True
CONTIG	tig00000085_pilon	16420	correct
21433945	21457841	23903	1	NW_019168381.1	tig00000087_pilon	99.62		True
CONTIG	tig00000087_pilon	23903	correct
21506313	21518732	1	12378	NW_019168381.1	tig00000088_pilon	98.52		True
CONTIG	tig00000088_pilon	12378	correct
2286229	2298261	1	12041	NW_019168381.1	tig00000089_pilon	99.09		True
CONTIG	tig00000089_pilon	12041	correct
17756934	17785208	28269	1	NW_019168381.1	tig00000090_pilon	99.3		True
relocation, inconsistency = -30885
17784939	17787818	31128	28270	NW_019168381.1	tig00000090_pilon	96.49		True
CONTIG	tig00000090_pilon	31128	misassembled
17749248	17757405	8142	1	NW_019168381.1	tig00000091_pilon	98.7		True
local misassembly
17736472	17748339	20074	8146	NW_019168381.1	tig00000091_pilon	98.28		True
CONTIG	tig00000091_pilon	20074	correct
16801327	16801510	28	211	NW_019167926.1	tig00000093_pilon	97.83		True
local misassembly
16801614	16801854	311	551	NW_019167926.1	tig00000093_pilon	96.27		True
local misassembly
16802028	16802175	725	872	NW_019167926.1	tig00000093_pilon	95.27		True
translocation
5977086	5977166	1412	1492	NW_019168037.1	tig00000093_pilon	95.06		True
indel: indel (<= 5bp)
5977168	5977260	1493	1585	NW_019168037.1	tig00000093_pilon	98.92		True
local misassembly
5977908	5978026	2219	2337	NW_019168037.1	tig00000093_pilon	96.64		True
translocation
4516630	4516700	2905	2975	NW_019168381.1	tig00000093_pilon	97.18		True
local misassembly
4518451	4518581	4724	4854	NW_019168381.1	tig00000093_pilon	96.95		True
indel: indel (<= 5bp)
4518583	4518769	4855	5041	NW_019168381.1	tig00000093_pilon	95.19		True
local misassembly
4519254	4519399	5546	5691	NW_019168381.1	tig00000093_pilon	97.95		True
local misassembly
4520028	4520312	6327	6611	NW_019168381.1	tig00000093_pilon	96.84		True
indel: indel (<= 5bp)
4520381	4520448	6682	6749	NW_019168381.1	tig00000093_pilon	98.53		True
indel: indel (<= 5bp)
4520491	4520796	6791	7096	NW_019168381.1	tig00000093_pilon	95.42		True
local misassembly
4520905	4521021	7207	7323	NW_019168381.1	tig00000093_pilon	95.73		True
indel: indel (<= 5bp)
4521024	4521102	7324	7402	NW_019168381.1	tig00000093_pilon	96.2		True
local misassembly
4521193	4521296	7403	7506	NW_019168381.1	tig00000093_pilon	98.08		True
indel: indel (<= 5bp)
4521305	4521580	7513	7788	NW_019168381.1	tig00000093_pilon	97.1		True
indel: indel (<= 5bp)
4521583	4522066	7789	8272	NW_019168381.1	tig00000093_pilon	97.31		True
indel: indel (<= 5bp)
4522070	4522183	8273	8386	NW_019168381.1	tig00000093_pilon	96.49		True
indel: indel (> 5bp)
4522192	4522347	8387	8542	NW_019168381.1	tig00000093_pilon	98.08		True
indel: indel (<= 5bp)
4522348	4522577	8544	8773	NW_019168381.1	tig00000093_pilon	99.13		True
indel: indel (<= 5bp)
4522578	4522869	8775	9066	NW_019168381.1	tig00000093_pilon	96.58		True
indel: indel (<= 5bp)
4522905	4523188	9097	9380	NW_019168381.1	tig00000093_pilon	98.59		True
indel: stretch of mismatches
4523199	4523436	9391	9628	NW_019168381.1	tig00000093_pilon	96.64		True
indel: indel (> 5bp)
4523490	4523688	9663	9861	NW_019168381.1	tig00000093_pilon	97.03		True
relocation, inconsistency = -17300
4506389	4506639	9862	10112	NW_019168381.1	tig00000093_pilon	98.01		True
indel: indel (<= 5bp)
4506643	4506782	10113	10252	NW_019168381.1	tig00000093_pilon	97.14		True
indel: indel (<= 5bp)
4506784	4507785	10253	11254	NW_019168381.1	tig00000093_pilon	98.9		True
indel: indel (> 5bp)
4507793	4507971	11255	11433	NW_019168381.1	tig00000093_pilon	98.88		True
indel: indel (> 5bp)
4507976	4508228	11448	11700	NW_019168381.1	tig00000093_pilon	98.42		True
indel: indel (<= 5bp)
4508229	4508338	11703	11812	NW_019168381.1	tig00000093_pilon	95.45		True
indel: indel (<= 5bp)
4508408	4508529	11878	11999	NW_019168381.1	tig00000093_pilon	99.18		True
indel: indel (<= 5bp)
4508531	4508697	12000	12166	NW_019168381.1	tig00000093_pilon	98.8		True
indel: stretch of mismatches
4508752	4508898	12221	12367	NW_019168381.1	tig00000093_pilon	100.0		True
indel: indel (> 5bp)
4508899	4509125	12419	12645	NW_019168381.1	tig00000093_pilon	97.36		True
indel: indel (<= 5bp)
4509173	4509259	12694	12780	NW_019168381.1	tig00000093_pilon	98.85		True
indel: indel (<= 5bp)
4509261	4509483	12781	13003	NW_019168381.1	tig00000093_pilon	95.96		True
local misassembly
4509594	4510025	13111	13542	NW_019168381.1	tig00000093_pilon	96.99		True
indel: indel (<= 5bp)
4510026	4510103	13545	13622	NW_019168381.1	tig00000093_pilon	100.0		True
indel: indel (<= 5bp)
4510108	4510267	13623	13782	NW_019168381.1	tig00000093_pilon	98.75		True
indel: indel (> 5bp)
4510268	4510400	13789	13921	NW_019168381.1	tig00000093_pilon	98.5		True
indel: indel (<= 5bp)
4510402	4511002	13922	14522	NW_019168381.1	tig00000093_pilon	98.5		True
indel: indel (<= 5bp)
4511003	4511093	14524	14614	NW_019168381.1	tig00000093_pilon	95.6		True
indel: indel (<= 5bp)
4511095	4511250	14615	14770	NW_019168381.1	tig00000093_pilon	99.36		True
indel: indel (<= 5bp)
4511252	4511327	14771	14846	NW_019168381.1	tig00000093_pilon	100.0		True
indel: indel (<= 5bp)
4511330	4511554	14847	15071	NW_019168381.1	tig00000093_pilon	100.0		True
indel: indel (<= 5bp)
4511555	4511872	15073	15390	NW_019168381.1	tig00000093_pilon	97.48		True
indel: indel (> 5bp)
4511947	4512042	15472	15567	NW_019168381.1	tig00000093_pilon	96.88		True
indel: indel (> 5bp)
4512110	4512638	15611	16139	NW_019168381.1	tig00000093_pilon	99.62		True
indel: indel (> 5bp)
4512639	4512715	16148	16224	NW_019168381.1	tig00000093_pilon	100.0		True
indel: indel (<= 5bp)
4512716	4512933	16226	16443	NW_019168381.1	tig00000093_pilon	99.08		True
indel: indel (> 5bp)
4512954	4513109	16444	16599	NW_019168381.1	tig00000093_pilon	97.44		True
relocation, inconsistency = -12625
4501741	4501837	17856	17952	NW_019168381.1	tig00000093_pilon	100.0		True
indel: indel (<= 5bp)
4501840	4502117	17953	18230	NW_019168381.1	tig00000093_pilon	98.92		True
indel: indel (<= 5bp)
4502183	4502875	18291	18983	NW_019168381.1	tig00000093_pilon	98.85		True
indel: indel (<= 5bp)
4502941	4503293	19045	19397	NW_019168381.1	tig00000093_pilon	97.73		True
indel: indel (<= 5bp)
4503295	4503422	19398	19525	NW_019168381.1	tig00000093_pilon	98.44		True
indel: indel (<= 5bp)
4503423	4503513	19527	19617	NW_019168381.1	tig00000093_pilon	100.0		True
indel: indel (<= 5bp)
4503514	4504482	19619	20587	NW_019168381.1	tig00000093_pilon	97.94		True
local misassembly
4504718	4504960	20824	21066	NW_019168381.1	tig00000093_pilon	95.06		True
indel: indel (<= 5bp)
4504961	4505075	21068	21182	NW_019168381.1	tig00000093_pilon	97.41		True
relocation, inconsistency = 23377
4528453	4542465	21183	35118	NW_019168381.1	tig00000093_pilon	97.62		True
local misassembly
4542936	4551525	35123	43711	NW_019168381.1	tig00000093_pilon	99.46		True
CONTIG	tig00000093_pilon	43711	misassembled
15540660	15558026	1	17364	NW_019168381.1	tig00000094_pilon	99.22		True
relocation, inconsistency = -1167
15556860	15570492	17365	30985	NW_019168381.1	tig00000094_pilon	98.27		True
CONTIG	tig00000094_pilon	30985	misassembled
15028033	15039138	11115	1	NW_019168381.1	tig00000095_pilon	98.1		True
relocation, inconsistency = -1959
15025679	15029991	15425	11116	NW_019168381.1	tig00000095_pilon	98.82		True
CONTIG	tig00000095_pilon	15425	misassembled
15100849	15108937	1	8126	NW_019168381.1	tig00000096_pilon	97.73		True
local misassembly
15109156	15115923	8141	14921	NW_019168381.1	tig00000096_pilon	98.66		True
CONTIG	tig00000096_pilon	14921	correct
14987281	15009562	22183	1	NW_019168381.1	tig00000098_pilon	96.8		True
CONTIG	tig00000098_pilon	22183	correct
14974647	14986479	11823	1	NW_019168381.1	tig00000099_pilon	99.23		True
translocation
30308625	30309371	11824	12570	NW_019167937.1	tig00000099_pilon	96.52		True
translocation
14964098	14974645	23103	12573	NW_019168381.1	tig00000099_pilon	98.89		True
CONTIG	tig00000099_pilon	23103	misassembled
15630925	15631513	1	589	NW_019168381.1	tig00000100_pilon	99.83		True
indel: stretch of mismatches
15631599	15632261	675	1337	NW_019168381.1	tig00000100_pilon	99.85		True
indel: indel (<= 5bp)
15632263	15632585	1338	1660	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15632586	15632822	1662	1898	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15632824	15632939	1899	2014	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15632940	15633862	2016	2938	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15633864	15635132	2939	4207	NW_019168381.1	tig00000100_pilon	99.92		True
indel: indel (<= 5bp)
15635134	15635981	4208	5055	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15635982	15637209	5057	6284	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15637211	15637910	6285	6984	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15637912	15638875	6985	7948	NW_019168381.1	tig00000100_pilon	99.59		True
indel: indel (<= 5bp)
15638876	15639029	7950	8103	NW_019168381.1	tig00000100_pilon	97.4		True
indel: indel (<= 5bp)
15639031	15639217	8104	8290	NW_019168381.1	tig00000100_pilon	98.4		True
local misassembly
15639343	15639473	8418	8548	NW_019168381.1	tig00000100_pilon	95.42		True
indel: indel (<= 5bp)
15639475	15639619	8549	8693	NW_019168381.1	tig00000100_pilon	97.24		True
indel: indel (<= 5bp)
15639620	15639809	8695	8884	NW_019168381.1	tig00000100_pilon	97.89		True
indel: indel (<= 5bp)
15639885	15639993	8962	9070	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15639995	15640279	9071	9355	NW_019168381.1	tig00000100_pilon	97.19		True
indel: indel (<= 5bp)
15640281	15640365	9356	9440	NW_019168381.1	tig00000100_pilon	98.82		True
indel: indel (<= 5bp)
15640367	15640445	9441	9519	NW_019168381.1	tig00000100_pilon	96.2		True
indel: stretch of mismatches
15640456	15640576	9530	9650	NW_019168381.1	tig00000100_pilon	95.04		True
local misassembly
15640761	15641052	9874	10165	NW_019168381.1	tig00000100_pilon	96.58		True
indel: indel (<= 5bp)
15641055	15641547	10166	10658	NW_019168381.1	tig00000100_pilon	97.97		True
local misassembly
15641654	15642286	10787	11419	NW_019168381.1	tig00000100_pilon	99.37		True
indel: indel (<= 5bp)
15642287	15642358	11421	11492	NW_019168381.1	tig00000100_pilon	100.0		True
indel: indel (<= 5bp)
15642426	15642515	11563	11652	NW_019168381.1	tig00000100_pilon	96.67		True
local misassembly
15644252	15644430	13488	13666	NW_019168381.1	tig00000100_pilon	95.53		True
CONTIG	tig00000100_pilon	19190	correct
14879515	14907720	1	28330	NW_019168381.1	tig00000101_pilon	98.77		True
CONTIG	tig00000101_pilon	28330	correct
15069281	15077699	8387	1	NW_019168381.1	tig00000102_pilon	99.16		True
relocation, inconsistency = 1040
15050258	15068229	26376	8399	NW_019168381.1	tig00000102_pilon	98.49		True
CONTIG	tig00000102_pilon	26376	misassembled
2779840	2792212	1	12357	NW_019168381.1	tig00000103_pilon	97.94		True
relocation, inconsistency = -10892
2792211	2808763	23248	39723	NW_019168381.1	tig00000103_pilon	97.24		True
CONTIG	tig00000103_pilon	39728	misassembled
2810014	2821555	11503	1	NW_019168381.1	tig00000104_pilon	97.54		True
local misassembly
2799901	2809574	21207	11517	NW_019168381.1	tig00000104_pilon	96.43		True
CONTIG	tig00000104_pilon	21207	correct
15120284	15138305	1	18018	NW_019168381.1	tig00000105_pilon	98.45		True
CONTIG	tig00000105_pilon	18018	correct
25378169	25394463	1	16338	NW_019168381.1	tig00000106_pilon	97.94		True
relocation, inconsistency = 7209808
18163015	18168360	21698	16339	NW_019168381.1	tig00000106_pilon	95.99		True
CONTIG	tig00000106_pilon	21698	misassembled
15430648	15441403	10756	1	NW_019168381.1	tig00000108_pilon	99.62		True
relocation, inconsistency = 18051
15410087	15412596	13266	10757	NW_019168381.1	tig00000108_pilon	99.85		True
local misassembly
15404445	15409930	18743	13267	NW_019168381.1	tig00000108_pilon	99.45		True
CONTIG	tig00000108_pilon	18743	misassembled
2396747	2406428	9649	1	NW_019168381.1	tig00000109_pilon	98.27		True
relocation, inconsistency = -20807
2413725	2417459	13469	9744	NW_019168381.1	tig00000109_pilon	97.92		True
CONTIG	tig00000109_pilon	13469	misassembled
2475472	2479741	4253	1	NW_019168381.1	tig00000110_pilon	99.06		True
local misassembly
2461688	2474988	17582	4254	NW_019168381.1	tig00000110_pilon	97.79		True
local misassembly
2453309	2461691	26561	18211	NW_019168381.1	tig00000110_pilon	98.64		True
CONTIG	tig00000110_pilon	26561	correct
2721503	2730369	7	8868	NW_019168381.1	tig00000111_pilon	99.58		True
translocation
10996346	10998598	11100	8869	NW_019168270.1	tig00000111_pilon	97.48		True
translocation
2730362	2744898	11101	25651	NW_019168381.1	tig00000111_pilon	99.33		True
CONTIG	tig00000111_pilon	25651	misassembled
2766445	2790122	23699	9	NW_019168381.1	tig00000113_pilon	98.78		True
CONTIG	tig00000113_pilon	23699	correct
2697284	2707251	9958	1	NW_019168381.1	tig00000115_pilon	99.39		True
local misassembly
2687862	2697234	19856	10486	NW_019168381.1	tig00000115_pilon	99.82		True
CONTIG	tig00000115_pilon	19856	correct
2485699	2503322	17602	1	NW_019168381.1	tig00000117_pilon	98.76		True
local misassembly
2481691	2483950	22060	19813	NW_019168381.1	tig00000117_pilon	96.13		True
local misassembly
2477497	2480814	26104	22777	NW_019168381.1	tig00000117_pilon	97.43		True
CONTIG	tig00000117_pilon	26109	correct
2660818	2682352	21513	1	NW_019168381.1	tig00000118_pilon	98.94		True
CONTIG	tig00000118_pilon	21513	correct
2748112	2758252	10181	1	NW_019168381.1	tig00000119_pilon	97.88		True
local misassembly
2738906	2748110	19877	10660	NW_019168381.1	tig00000119_pilon	99.01		True
CONTIG	tig00000119_pilon	19877	correct
18163225	18173687	1	10538	NW_019168381.1	tig00000120_pilon	97.85		True
relocation, inconsistency = 8360
18182926	18196234	11417	24700	NW_019168381.1	tig00000120_pilon	99.27		True
CONTIG	tig00000120_pilon	24700	misassembled
18344249	18351483	7234	1	NW_019168381.1	tig00000121_pilon	96.74		True
local misassembly
18333711	18344249	18078	7616	NW_019168381.1	tig00000121_pilon	97.29		True
CONTIG	tig00000121_pilon	18079	correct
8625596	8635572	1	9969	NW_019168381.1	tig00000123_pilon	97.89		True
local misassembly
8636285	8640545	9973	14236	NW_019168381.1	tig00000123_pilon	98.27		True
CONTIG	tig00000123_pilon	19420	correct
11383997	11421439	1	37446	NW_019168381.1	tig00000124_pilon	99.78		True
local misassembly
11421572	11550570	37457	166457	NW_019168381.1	tig00000124_pilon	99.75		True
CONTIG	tig00000124_pilon	166457	correct
15569421	15569486	1392	1327	NW_019168381.1	tig00000125_pilon	96.97		True
indel: indel (<= 5bp)
15569295	15569419	1517	1393	NW_019168381.1	tig00000125_pilon	96.0		True
indel: indel (<= 5bp)
15569126	15569212	1683	1597	NW_019168381.1	tig00000125_pilon	96.55		True
local misassembly
15568936	15569033	1874	1777	NW_019168381.1	tig00000125_pilon	96.94		True
local misassembly
15566966	15567207	3835	3594	NW_019168381.1	tig00000125_pilon	95.04		True
local misassembly
15566695	15566776	4121	4040	NW_019168381.1	tig00000125_pilon	96.34		True
local misassembly
15564233	15564339	6633	6527	NW_019168381.1	tig00000125_pilon	96.26		True
indel: indel (<= 5bp)
15564115	15564179	6755	6691	NW_019168381.1	tig00000125_pilon	95.38		True
indel: indel (<= 5bp)
15564031	15564113	6838	6756	NW_019168381.1	tig00000125_pilon	96.39		True
indel: indel (<= 5bp)
15563880	15563966	6987	6901	NW_019168381.1	tig00000125_pilon	95.4		True
local misassembly
15562992	15563247	7878	7623	NW_019168381.1	tig00000125_pilon	95.7		True
indel: indel (<= 5bp)
15562843	15562920	8025	7948	NW_019168381.1	tig00000125_pilon	96.15		True
indel: indel (<= 5bp)
15562372	15562842	8497	8027	NW_019168381.1	tig00000125_pilon	95.12		True
indel: indel (> 5bp)
15562284	15562371	8599	8512	NW_019168381.1	tig00000125_pilon	96.59		True
indel: indel (<= 5bp)
15562108	15562225	8774	8657	NW_019168381.1	tig00000125_pilon	96.61		True
indel: indel (<= 5bp)
15561752	15562107	9131	8776	NW_019168381.1	tig00000125_pilon	95.51		True
local misassembly
15560661	15560914	10221	9968	NW_019168381.1	tig00000125_pilon	96.85		True
indel: indel (<= 5bp)
15560127	15560659	10754	10222	NW_019168381.1	tig00000125_pilon	95.31		True
local misassembly
15559321	15559600	11560	11281	NW_019168381.1	tig00000125_pilon	96.07		True
indel: indel (<= 5bp)
15559126	15559320	11756	11562	NW_019168381.1	tig00000125_pilon	95.9		True
indel: indel (<= 5bp)
15558937	15559125	11946	11758	NW_019168381.1	tig00000125_pilon	95.24		True
local misassembly
15558460	15558777	12424	12107	NW_019168381.1	tig00000125_pilon	95.6		True
indel: indel (<= 5bp)
15558278	15558459	12607	12426	NW_019168381.1	tig00000125_pilon	95.6		True
local misassembly
15558027	15558148	12858	12737	NW_019168381.1	tig00000125_pilon	97.83		True
local misassembly
15548954	15557442	21331	12859	NW_019168381.1	tig00000125_pilon	97.27		True
CONTIG	tig00000125_pilon	21331	correct
15915284	15928104	12835	1	NW_019168381.1	tig00000127_pilon	99.45		True
translocation
1832892	1837892	17835	12836	NW_019168492.1	tig00000127_pilon	98.76		True
translocation
15904806	15915288	28311	17836	NW_019168381.1	tig00000127_pilon	99.75		True
CONTIG	tig00000127_pilon	28311	misassembled
15967847	16010194	1	42417	NW_019168381.1	tig00000128_pilon	98.77		True
CONTIG	tig00000128_pilon	42417	correct
15949260	15964518	1	15271	NW_019168381.1	tig00000129_pilon	97.6		True
CONTIG	tig00000129_pilon	15271	correct
5277319	5281770	1	4445	NW_019168381.1	tig00000130_pilon	98.54		True
translocation
14708940	14709519	5056	4477	NW_019167893.1	tig00000130_pilon	95.52		True
local misassembly
14708538	14708784	5426	5180	NW_019167893.1	tig00000130_pilon	96.76		True
indel: indel (<= 5bp)
14707820	14708536	6143	5427	NW_019167893.1	tig00000130_pilon	95.26		True
translocation
5281766	5288612	6265	13110	NW_019168381.1	tig00000130_pilon	96.25		True
CONTIG	tig00000130_pilon	13110	misassembled
5238969	5250892	1	11900	NW_019168381.1	tig00000131_pilon	97.97		True
relocation, inconsistency = 5026
5255919	5261778	11901	17753	NW_019168381.1	tig00000131_pilon	96.24		True
relocation, inconsistency = 1048
5262869	5267472	17796	22388	NW_019168381.1	tig00000131_pilon	98.0		True
local misassembly
5267474	5274210	22979	29709	NW_019168381.1	tig00000131_pilon	98.15		True
CONTIG	tig00000131_pilon	29709	misassembled
5295732	5311553	15799	1	NW_019168381.1	tig00000132_pilon	97.06		True
relocation, inconsistency = -2456
5296752	5298187	17227	15800	NW_019168381.1	tig00000132_pilon	96.53		True
relocation, inconsistency = -2460
5296747	5299211	19680	17228	NW_019168381.1	tig00000132_pilon	96.77		True
relocation, inconsistency = -1495
5285596	5295730	32308	22192	NW_019168381.1	tig00000132_pilon	97.74		True
CONTIG	tig00000132_pilon	32308	misassembled
5146165	5158263	12134	1	NW_019168381.1	tig00000133_pilon	98.51		True
local misassembly
5137732	5145851	20726	12610	NW_019168381.1	tig00000133_pilon	99.27		True
CONTIG	tig00000133_pilon	20726	correct
5194093	5197172	1	3065	NW_019168381.1	tig00000134_pilon	97.45		True
local misassembly
5197200	5203286	3601	9669	NW_019168381.1	tig00000134_pilon	98.98		True
CONTIG	tig00000134_pilon	9669	correct
4682796	4693448	10668	1	NW_019168381.1	tig00000135_pilon	97.46		True
local misassembly
4680938	4682740	13038	11204	NW_019168381.1	tig00000135_pilon	95.66		True
relocation, inconsistency = -13271
4684777	4694208	22484	13039	NW_019168381.1	tig00000135_pilon	97.15		True
CONTIG	tig00000135_pilon	22484	misassembled
4687881	4713040	7	25166	NW_019168381.1	tig00000137_pilon	99.32		True
CONTIG	tig00000137_pilon	25166	correct
17527667	17532838	1	5184	NW_019168381.1	tig00000138_pilon	98.52		True
translocation
45999	46254	5394	5649	NW_019167920.1	tig00000138_pilon	97.66		True
indel: indel (<= 5bp)
46258	46392	5650	5784	NW_019167920.1	tig00000138_pilon	95.56		True
local misassembly
46601	46722	5990	6111	NW_019167920.1	tig00000138_pilon	95.9		True
indel: indel (> 5bp)
46737	46888	6112	6263	NW_019167920.1	tig00000138_pilon	96.71		True
indel: indel (<= 5bp)
46971	47178	6345	6552	NW_019167920.1	tig00000138_pilon	95.19		True
translocation
30114621	30115643	7581	6557	NW_019168159.1	tig00000138_pilon	96.98		True
translocation
9482171	9482240	8133	8064	NW_019167937.1	tig00000138_pilon	97.14		True
indel: indel (> 5bp)
9481748	9482137	8581	8192	NW_019167937.1	tig00000138_pilon	97.18		True
local misassembly
9481454	9481647	8883	8690	NW_019167937.1	tig00000138_pilon	97.42		True
translocation
17533359	17540410	9720	16772	NW_019168381.1	tig00000138_pilon	99.22		True
CONTIG	tig00000138_pilon	16772	misassembled
17551145	17564142	1	13010	NW_019168381.1	tig00000139_pilon	99.62		True
local misassembly
17564135	17579979	13448	29313	NW_019168381.1	tig00000139_pilon	99.24		True
CONTIG	tig00000139_pilon	29313	correct
17604033	17616930	14870	1975	NW_019168381.1	tig00000140_pilon	98.92		True
CONTIG	tig00000140_pilon	14870	correct
17318258	17333750	4	15523	NW_019168381.1	tig00000141_pilon	97.93		True
relocation, inconsistency = 2990
17336742	17349899	15525	28555	NW_019168381.1	tig00000141_pilon	97.47		True
CONTIG	tig00000141_pilon	28555	misassembled
14946252	14954417	8143	1	NW_019168381.1	tig00000143_pilon	98.46		True
relocation, inconsistency = 3092
14942627	14943159	8681	8144	NW_019168381.1	tig00000143_pilon	97.97		True
relocation, inconsistency = 2603
14936509	14938752	12200	9953	NW_019168381.1	tig00000143_pilon	98.09		True
local misassembly
14935373	14936512	13439	12287	NW_019168381.1	tig00000143_pilon	95.85		True
CONTIG	tig00000143_pilon	13440	misassembled
13125711	13130130	4419	1	NW_019168381.1	tig00000144_pilon	99.59		True
local misassembly
13115633	13126061	14848	4440	NW_019168381.1	tig00000144_pilon	99.56		True
CONTIG	tig00000144_pilon	14848	correct
13295801	13312871	10	17056	NW_019168381.1	tig00000145_pilon	98.84		True
CONTIG	tig00000145_pilon	17056	correct
4714192	4724581	10367	1	NW_019168381.1	tig00000146_pilon	96.77		True
local misassembly
4712797	4713909	11478	10368	NW_019168381.1	tig00000146_pilon	95.72		True
CONTIG	tig00000146_pilon	13408	correct
13013900	13040367	26468	1	NW_019168381.1	tig00000148_pilon	99.48		True
CONTIG	tig00000148_pilon	26468	correct
10034298	10056154	21896	1	NW_019168381.1	tig00000149_pilon	98.8		True
CONTIG	tig00000149_pilon	21896	correct
13246138	13265234	19040	1	NW_019168381.1	tig00000150_pilon	96.01		True
CONTIG	tig00000150_pilon	19060	correct
13725257	13760218	35032	1	NW_019168381.1	tig00000154_pilon	99.19		True
CONTIG	tig00000154_pilon	35032	correct
13844035	13856519	1	12401	NW_019168381.1	tig00000155_pilon	98.91		True
relocation, inconsistency = 3720
13860240	13872170	12402	24321	NW_019168381.1	tig00000155_pilon	99.28		True
CONTIG	tig00000155_pilon	24321	misassembled
14254892	14276211	1	21325	NW_019168381.1	tig00000157_pilon	98.97		True
CONTIG	tig00000157_pilon	21325	correct
24555662	24566714	1	11059	NW_019168381.1	tig00000158_pilon	99.07		True
relocation, inconsistency = 2583
24569298	24570028	11060	11790	NW_019168381.1	tig00000158_pilon	99.04		True
indel: indel (<= 5bp)
24570034	24570879	11791	12636	NW_019168381.1	tig00000158_pilon	98.46		True
indel: indel (<= 5bp)
24570921	24571134	12680	12893	NW_019168381.1	tig00000158_pilon	97.66		True
indel: indel (<= 5bp)
24571135	24571630	12895	13390	NW_019168381.1	tig00000158_pilon	98.39		True
CONTIG	tig00000158_pilon	14588	misassembled
13840096	13847133	6978	1	NW_019168381.1	tig00000159_pilon	97.85		True
relocation, inconsistency = 9860
13821724	13830234	15456	6980	NW_019168381.1	tig00000159_pilon	96.69		True
relocation, inconsistency = -1693
13817587	13821725	21291	17148	NW_019168381.1	tig00000159_pilon	95.13		True
local misassembly
13811125	13816994	27157	21292	NW_019168381.1	tig00000159_pilon	96.94		True
CONTIG	tig00000159_pilon	27157	misassembled
24203930	24214577	1	10616	NW_019168381.1	tig00000160_pilon	99.58		True
relocation, inconsistency = 50344
24264923	24267508	10618	13203	NW_019168381.1	tig00000160_pilon	97.58		True
relocation, inconsistency = -26808
24240701	24258776	13204	31289	NW_019168381.1	tig00000160_pilon	95.98		True
translocation
6317	6408	31389	31298	NW_019167927.1	tig00000160_pilon	98.91		True
local misassembly
5796	6112	31886	31570	NW_019167927.1	tig00000160_pilon	95.27		True
indel: indel (<= 5bp)
5679	5794	32002	31887	NW_019167927.1	tig00000160_pilon	96.55		True
local misassembly
5201	5371	32479	32309	NW_019167927.1	tig00000160_pilon	95.32		True
local misassembly
4774	4860	32907	32821	NW_019167927.1	tig00000160_pilon	97.7		True
indel: indel (<= 5bp)
4631	4772	33049	32908	NW_019167927.1	tig00000160_pilon	96.48		True
translocation
13914306	13914470	33253	33089	NW_019168026.1	tig00000160_pilon	95.15		True
indel: indel (<= 5bp)
13913977	13914305	33583	33255	NW_019168026.1	tig00000160_pilon	95.44		True
translocation
3647123	3647421	34297	33999	NW_019168159.1	tig00000160_pilon	95.65		True
local misassembly
3646280	3646530	35138	34888	NW_019168159.1	tig00000160_pilon	95.62		True
translocation
24212629	24214577	35163	37107	NW_019168381.1	tig00000160_pilon	98.87		True
relocation, inconsistency = 50344
24264923	24267508	37109	39694	NW_019168381.1	tig00000160_pilon	99.09		True
relocation, inconsistency = -26808
24240701	24251581	39695	50590	NW_019168381.1	tig00000160_pilon	98.53		True
relocation, inconsistency = 25793
24277375	24301505	50591	74712	NW_019168381.1	tig00000160_pilon	99.21		True
CONTIG	tig00000160_pilon	74712	misassembled
557665	592056	38023	3628	NW_019168381.1	tig00000161_pilon	99.76		True
local misassembly
208325	557672	387750	38486	NW_019168381.1	tig00000161_pilon	99.84		True
local misassembly
191397	209315	405662	387751	NW_019168381.1	tig00000161_pilon	99.72		True
local misassembly
71063	191407	526166	405775	NW_019168381.1	tig00000161_pilon	99.68		True
relocation, inconsistency = 4137
3736	66911	589333	526181	NW_019168381.1	tig00000161_pilon	99.83		True
translocation
9201185	9201265	592203	592123	NW_019167849.1	tig00000161_pilon	96.3		True
indel: indel (> 5bp)
9201013	9201150	592404	592267	NW_019167849.1	tig00000161_pilon	96.38		True
local misassembly
9200534	9200599	592884	592819	NW_019167849.1	tig00000161_pilon	95.45		True
CONTIG	tig00000161_pilon	593504	misassembled
549134	575207	26080	1	NW_019168381.1	tig00000162_pilon	99.69		True
CONTIG	tig00000162_pilon	26080	correct
14301335	14325559	1	24229	NW_019168381.1	tig00000163_pilon	99.86		True
CONTIG	tig00000163_pilon	24229	correct
13487311	13487818	986	479	NW_019168381.1	tig00000164_pilon	95.28		True
unknown
13486403	13486608	1899	1694	NW_019168381.1	tig00000164_pilon	95.15		True
unknown
13485363	13485525	2976	2814	NW_019168381.1	tig00000164_pilon	95.71		True
unknown
13484589	13484789	3751	3551	NW_019168381.1	tig00000164_pilon	95.52		True
unknown
13484115	13484397	4218	3936	NW_019168381.1	tig00000164_pilon	95.41		True
unknown
13481426	13481609	6916	6733	NW_019168381.1	tig00000164_pilon	97.83		True
unknown
13481174	13481273	7172	7073	NW_019168381.1	tig00000164_pilon	95.0		True
unknown
13480024	13480404	8331	7951	NW_019168381.1	tig00000164_pilon	97.38		True
unknown
13476311	13480030	11849	8149	NW_019168381.1	tig00000164_pilon	95.82		True
unknown
CONTIG	tig00000164_pilon	11849	mis_unaligned
24528566	24542985	1	14416	NW_019168381.1	tig00000165_pilon	98.8		True
relocation, inconsistency = 2747
24545733	24563048	14417	31732	NW_019168381.1	tig00000165_pilon	99.0		True
CONTIG	tig00000165_pilon	31732	misassembled
24455862	24472439	1	16591	NW_019168381.1	tig00000167_pilon	98.76		True
local misassembly
24472438	24483884	16938	28362	NW_019168381.1	tig00000167_pilon	99.0		True
CONTIG	tig00000167_pilon	28362	correct
3841717	3848839	1	7130	NW_019167982.1	tig00000168_pilon	99.06		True
CONTIG	tig00000168_pilon	7130	correct
20956425	21012207	1	55790	NW_019168381.1	tig00000169_pilon	99.58		True
local misassembly
21012205	21018636	56712	63148	NW_019168381.1	tig00000169_pilon	99.86		True
local misassembly
21018828	21166376	63149	210820	NW_019168381.1	tig00000169_pilon	99.28		True
local misassembly
21166520	21175409	210821	219750	NW_019168381.1	tig00000169_pilon	99.16		True
relocation, inconsistency = 3001532
18159333	18164987	225430	219751	NW_019168381.1	tig00000169_pilon	96.8		True
CONTIG	tig00000169_pilon	225430	misassembled
21703216	21725286	1	22036	NW_019168381.1	tig00000170_pilon	99.05		True
CONTIG	tig00000170_pilon	22036	correct
21922627	21933686	1	11056	NW_019168381.1	tig00000171_pilon	99.55		True
local misassembly
21933688	21944915	11536	22817	NW_019168381.1	tig00000171_pilon	97.44		True
CONTIG	tig00000171_pilon	22817	correct
21658522	21680092	21600	1	NW_019168381.1	tig00000172_pilon	98.76		True
local misassembly
21651906	21658525	28820	22203	NW_019168381.1	tig00000172_pilon	98.02		True
CONTIG	tig00000172_pilon	28820	correct
21901434	21911801	10412	1	NW_019168381.1	tig00000173_pilon	97.84		True
relocation, inconsistency = 4758
21889046	21894910	18031	12178	NW_019168381.1	tig00000173_pilon	99.4		True
CONTIG	tig00000173_pilon	18031	misassembled
16872	24582	9	7721	NW_019168113.1	tig00000174_pilon	98.73		True
relocation, inconsistency = 1497
26085	26749	7727	8394	NW_019168113.1	tig00000174_pilon	98.06		True
translocation
3902559	3902859	8553	8853	NW_019167926.1	tig00000174_pilon	98.01		True
indel: stretch of mismatches
3902897	3903084	8891	9078	NW_019167926.1	tig00000174_pilon	97.34		True
translocation
15050173	15050380	9080	9287	NW_019168270.1	tig00000174_pilon	96.15		True
indel: indel (> 5bp)
15050430	15050501	9316	9387	NW_019168270.1	tig00000174_pilon	100.0		True
indel: indel (<= 5bp)
15050568	15050711	9453	9596	NW_019168270.1	tig00000174_pilon	95.83		True
indel: stretch of mismatches
15050720	15051026	9605	9911	NW_019168270.1	tig00000174_pilon	96.42		True
indel: indel (<= 5bp)
15051027	15051154	9913	10040	NW_019168270.1	tig00000174_pilon	97.66		True
indel: indel (<= 5bp)
15051156	15051326	10041	10211	NW_019168270.1	tig00000174_pilon	96.49		True
indel: indel (<= 5bp)
15051327	15051422	10216	10311	NW_019168270.1	tig00000174_pilon	98.96		True
indel: indel (> 5bp)
15051423	15051497	10318	10392	NW_019168270.1	tig00000174_pilon	98.67		True
indel: indel (> 5bp)
15051579	15051691	10437	10549	NW_019168270.1	tig00000174_pilon	99.12		True
translocation
3681375	3681523	10573	10721	NW_019168381.1	tig00000174_pilon	98.66		True
indel: indel (<= 5bp)
3681524	3681732	10724	10932	NW_019168381.1	tig00000174_pilon	96.65		True
indel: indel (<= 5bp)
3681733	3681882	10934	11083	NW_019168381.1	tig00000174_pilon	97.33		True
local misassembly
3681970	3682089	11174	11293	NW_019168381.1	tig00000174_pilon	97.5		True
indel: indel (> 5bp)
3682099	3682312	11313	11526	NW_019168381.1	tig00000174_pilon	97.2		True
indel: indel (> 5bp)
3682321	3682415	11527	11621	NW_019168381.1	tig00000174_pilon	96.84		True
local misassembly
3683222	3683286	12433	12497	NW_019168381.1	tig00000174_pilon	98.46		True
local misassembly
3683472	3683539	12684	12751	NW_019168381.1	tig00000174_pilon	97.06		True
local misassembly
3683678	3683746	12892	12960	NW_019168381.1	tig00000174_pilon	97.1		True
local misassembly
3683929	3684013	13166	13250	NW_019168381.1	tig00000174_pilon	98.82		True
indel: indel (> 5bp)
3684029	3684119	13276	13366	NW_019168381.1	tig00000174_pilon	98.9		True
translocation
15616749	15617226	15296	15781	NW_019167882.1	tig00000174_pilon	95.49		True
local misassembly
15617230	15617320	16762	16852	NW_019167882.1	tig00000174_pilon	96.7		True
translocation
3700433	3706564	17112	23296	NW_019168381.1	tig00000174_pilon	98.12		True
translocation
9866265	9866644	23722	23343	NW_019167871.1	tig00000174_pilon	95.0		True
relocation, inconsistency = 9213178
19079823	19079905	23723	23805	NW_019167871.1	tig00000174_pilon	98.88		True
local misassembly
19080172	19080338	23960	24126	NW_019167871.1	tig00000174_pilon	97.6		True
indel: indel (> 5bp)
19080346	19080485	24189	24328	NW_019167871.1	tig00000174_pilon	97.86		True
indel: indel (> 5bp)
19080542	19080995	24370	24823	NW_019167871.1	tig00000174_pilon	96.92		True
indel: stretch of mismatches
19081015	19081079	24843	24907	NW_019167871.1	tig00000174_pilon	96.92		True
indel: indel (<= 5bp)
19081108	19081219	24938	25049	NW_019167871.1	tig00000174_pilon	97.32		True
indel: indel (<= 5bp)
19081221	19081289	25053	25121	NW_019167871.1	tig00000174_pilon	100.0		True
translocation
105702	105819	25240	25123	NW_019167882.1	tig00000174_pilon	99.15		True
indel: indel (<= 5bp)
105632	105699	25308	25241	NW_019167882.1	tig00000174_pilon	100.0		True
indel: indel (<= 5bp)
105442	105558	25494	25378	NW_019167882.1	tig00000174_pilon	97.44		True
local misassembly
105263	105359	25680	25584	NW_019167882.1	tig00000174_pilon	97.94		True
indel: indel (> 5bp)
104989	105166	25916	25739	NW_019167882.1	tig00000174_pilon	96.63		True
local misassembly
104535	104737	26365	26163	NW_019167882.1	tig00000174_pilon	99.01		True
indel: indel (<= 5bp)
104380	104534	26522	26368	NW_019167882.1	tig00000174_pilon	97.42		True
local misassembly
104186	104265	26716	26637	NW_019167882.1	tig00000174_pilon	98.75		True
translocation
26288235	26289062	27544	26717	NW_019168381.1	tig00000174_pilon	99.88		True
CONTIG	tig00000174_pilon	27637	misassembled
23510946	23524581	1	13647	NW_019168381.1	tig00000177_pilon	98.44		True
relocation, inconsistency = 2177
23526759	23534508	13648	21400	NW_019168381.1	tig00000177_pilon	98.03		True
CONTIG	tig00000177_pilon	21400	misassembled
25313236	25324058	1	10822	NW_019168381.1	tig00000178_pilon	98.49		True
relocation, inconsistency = 5328
25329387	25332522	10823	13984	NW_019168381.1	tig00000178_pilon	97.52		True
CONTIG	tig00000178_pilon	13984	misassembled
3116408	3128219	11804	1	NW_019168381.1	tig00000179_pilon	99.16		True
translocation
24815246	24820550	11805	17095	NW_019168481.1	tig00000179_pilon	96.95		True
translocation
3107250	3116406	26260	17104	NW_019168381.1	tig00000179_pilon	99.23		True
CONTIG	tig00000179_pilon	26307	misassembled
23432753	23454415	21659	1	NW_019168381.1	tig00000180_pilon	98.99		True
CONTIG	tig00000180_pilon	21659	correct
2907798	2937692	29892	1	NW_019168381.1	tig00000181_pilon	99.38		True
CONTIG	tig00000181_pilon	29892	correct
2868754	2889438	20747	1	NW_019168381.1	tig00000182_pilon	98.06		True
CONTIG	tig00000182_pilon	20747	correct
21098540	21115502	17020	1	NW_019168381.1	tig00000184_pilon	98.93		True
CONTIG	tig00000184_pilon	17020	correct
23849797	23851469	6609	4900	NW_019168381.1	tig00000185_pilon	96.03		True
local misassembly
23841363	23849798	15162	6713	NW_019168381.1	tig00000185_pilon	99.35		True
CONTIG	tig00000185_pilon	15162	correct
23851319	23851469	3577	3427	NW_019168381.1	tig00000186_pilon	98.68		True
indel: indel (<= 5bp)
23851072	23851259	3821	3634	NW_019168381.1	tig00000186_pilon	97.34		True
indel: stretch of mismatches
23850908	23851040	3985	3853	NW_019168381.1	tig00000186_pilon	99.25		True
indel: indel (<= 5bp)
23850748	23850905	4143	3986	NW_019168381.1	tig00000186_pilon	99.37		True
indel: indel (<= 5bp)
23850668	23850747	4225	4146	NW_019168381.1	tig00000186_pilon	98.75		True
indel: indel (> 5bp)
23850139	23850667	4779	4251	NW_019168381.1	tig00000186_pilon	99.81		True
indel: indel (<= 5bp)
23849873	23850098	5042	4817	NW_019168381.1	tig00000186_pilon	97.79		True
local misassembly
23849611	23849796	5416	5231	NW_019168381.1	tig00000186_pilon	100.0		True
indel: indel (> 5bp)
23849306	23849590	5713	5429	NW_019168381.1	tig00000186_pilon	98.95		True
indel: indel (> 5bp)
23849164	23849295	5845	5714	NW_019168381.1	tig00000186_pilon	96.97		True
indel: indel (> 5bp)
23848979	23849126	6022	5875	NW_019168381.1	tig00000186_pilon	97.97		True
indel: indel (<= 5bp)
23848313	23848977	6687	6023	NW_019168381.1	tig00000186_pilon	99.25		True
indel: indel (<= 5bp)
23848133	23848312	6868	6689	NW_019168381.1	tig00000186_pilon	98.33		True
local misassembly
23847586	23847849	7416	7153	NW_019168381.1	tig00000186_pilon	97.73		True
relocation, inconsistency = 7138
23828624	23840442	19140	7422	NW_019168381.1	tig00000186_pilon	98.22		True
CONTIG	tig00000186_pilon	19140	misassembled
22184198	22282106	1	97968	NW_019168381.1	tig00000188_pilon	99.6		True
translocation
3885843	3885969	98976	99102	NW_019168004.1	tig00000188_pilon	100.0		True
indel: indel (> 5bp)
3885970	3886131	99129	99290	NW_019168004.1	tig00000188_pilon	98.15		True
relocation, inconsistency = 1164238
5050389	5050745	99310	99668	NW_019168004.1	tig00000188_pilon	95.82		True
translocation
22282135	22286402	100766	105004	NW_019168381.1	tig00000188_pilon	98.48		True
local misassembly
22286623	22320201	105005	138575	NW_019168381.1	tig00000188_pilon	99.82		True
local misassembly
22320209	22353944	138700	172406	NW_019168381.1	tig00000188_pilon	99.19		True
local misassembly
22354434	22409110	172407	227011	NW_019168381.1	tig00000188_pilon	98.58		True
local misassembly
22409940	22447482	227077	264658	NW_019168381.1	tig00000188_pilon	99.39		True
relocation, inconsistency = 15608
22465187	22538483	266755	340128	NW_019168381.1	tig00000188_pilon	98.84		True
relocation, inconsistency = 52240
22590724	22600659	340129	350073	NW_019168381.1	tig00000188_pilon	99.1		True
relocation, inconsistency = 6656
22609704	22609850	352462	352608	NW_019168381.1	tig00000188_pilon	95.92		True
indel: indel (<= 5bp)
22609851	22609927	352610	352686	NW_019168381.1	tig00000188_pilon	97.4		True
indel: indel (<= 5bp)
22609929	22610024	352687	352782	NW_019168381.1	tig00000188_pilon	95.83		True
local misassembly
22610931	22611125	354369	354563	NW_019168381.1	tig00000188_pilon	98.97		True
CONTIG	tig00000188_pilon	360613	misassembled
22394114	22420990	1	26888	NW_019168381.1	tig00000189_pilon	98.05		True
CONTIG	tig00000189_pilon	26888	correct
22522540	22543625	1	21061	NW_019168381.1	tig00000190_pilon	98.62		True
relocation, inconsistency = 53339
22596965	22600659	21062	24761	NW_019168381.1	tig00000190_pilon	99.05		True
relocation, inconsistency = 6661
22609704	22609850	27145	27291	NW_019168381.1	tig00000190_pilon	95.92		True
indel: indel (<= 5bp)
22609851	22609927	27293	27369	NW_019168381.1	tig00000190_pilon	97.4		True
indel: indel (<= 5bp)
22609929	22610024	27370	27465	NW_019168381.1	tig00000190_pilon	95.83		True
CONTIG	tig00000190_pilon	28010	misassembled
6878157	6878293	1	137	NW_019167893.1	tig00000191_pilon	97.81		True
local misassembly
6878415	6878655	257	497	NW_019167893.1	tig00000191_pilon	97.1		True
indel: indel (<= 5bp)
6878657	6878789	498	630	NW_019167893.1	tig00000191_pilon	96.99		True
indel: indel (<= 5bp)
6878791	6879083	631	923	NW_019167893.1	tig00000191_pilon	97.95		True
indel: indel (<= 5bp)
6879087	6879348	924	1185	NW_019167893.1	tig00000191_pilon	97.71		True
indel: indel (<= 5bp)
6879349	6879793	1187	1631	NW_019167893.1	tig00000191_pilon	95.73		True
local misassembly
6880010	6880140	1767	1897	NW_019167893.1	tig00000191_pilon	96.95		True
translocation
22610931	22611125	7575	7381	NW_019168381.1	tig00000191_pilon	97.44		True
local misassembly
22609851	22610024	9022	8849	NW_019168381.1	tig00000191_pilon	96.55		True
indel: stretch of mismatches
22609704	22609790	9169	9083	NW_019168381.1	tig00000191_pilon	97.7		True
translocation
6848060	6850827	14322	11555	NW_019168004.1	tig00000191_pilon	98.06		True
translocation
22589853	22602510	26977	14323	NW_019168381.1	tig00000191_pilon	99.26		True
CONTIG	tig00000191_pilon	26977	misassembled
22217968	22228996	1	10951	NW_019168381.1	tig00000192_pilon	98.09		True
local misassembly
22229100	22239444	11498	21835	NW_019168381.1	tig00000192_pilon	96.73		True
CONTIG	tig00000192_pilon	21835	correct
22269976	22280737	1	10722	NW_019168381.1	tig00000193_pilon	98.77		True
local misassembly
22280858	22297055	10723	26926	NW_019168381.1	tig00000193_pilon	99.03		True
CONTIG	tig00000193_pilon	26926	correct
4946987	4947099	166	54	NW_019167915.1	tig00000194_pilon	96.46		True
local misassembly
4945515	4945587	1638	1566	NW_019167915.1	tig00000194_pilon	97.26		True
indel: indel (<= 5bp)
4945362	4945513	1790	1639	NW_019167915.1	tig00000194_pilon	98.03		True
indel: indel (<= 5bp)
4945163	4945281	1993	1875	NW_019167915.1	tig00000194_pilon	95.8		True
indel: indel (<= 5bp)
4944971	4945129	2183	2025	NW_019167915.1	tig00000194_pilon	96.23		True
translocation
22175390	22175749	2204	2563	NW_019168381.1	tig00000194_pilon	95.56		True
local misassembly
22177751	22177867	4571	4687	NW_019168381.1	tig00000194_pilon	95.73		True
indel: indel (<= 5bp)
22177869	22177959	4688	4778	NW_019168381.1	tig00000194_pilon	96.7		True
local misassembly
22178151	22178351	4972	5172	NW_019168381.1	tig00000194_pilon	96.52		True
local misassembly
22178508	22179471	5327	6290	NW_019168381.1	tig00000194_pilon	96.37		True
indel: indel (<= 5bp)
22179474	22179775	6291	6592	NW_019168381.1	tig00000194_pilon	98.01		True
indel: stretch of mismatches
22179798	22179984	6615	6801	NW_019168381.1	tig00000194_pilon	96.79		True
indel: indel (<= 5bp)
22179986	22180304	6802	7120	NW_019168381.1	tig00000194_pilon	96.87		True
local misassembly
22180403	22180870	7217	7684	NW_019168381.1	tig00000194_pilon	96.79		True
relocation, inconsistency = 15540
22196650	22208551	7924	19866	NW_019168381.1	tig00000194_pilon	96.99		True
CONTIG	tig00000194_pilon	19866	misassembled
16412516	16412599	84	1	NW_019168381.1	tig00000195_pilon	96.43		True
unknown
16412184	16412255	439	368	NW_019168381.1	tig00000195_pilon	95.83		True
unknown
16411938	16412182	684	440	NW_019168381.1	tig00000195_pilon	95.1		True
unknown
16411783	16411853	835	765	NW_019168381.1	tig00000195_pilon	100.0		True
unknown
16411553	16411629	1069	993	NW_019168381.1	tig00000195_pilon	96.1		True
unknown
16411009	16411077	1633	1565	NW_019168381.1	tig00000195_pilon	97.1		True
unknown
16410898	16411008	1746	1636	NW_019168381.1	tig00000195_pilon	99.1		True
unknown
16410713	16410897	1932	1748	NW_019168381.1	tig00000195_pilon	100.0		True
unknown
16410418	16410700	2227	1945	NW_019168381.1	tig00000195_pilon	95.41		True
unknown
16410350	16410416	2294	2228	NW_019168381.1	tig00000195_pilon	98.51		True
unknown
16410247	16410349	2398	2296	NW_019168381.1	tig00000195_pilon	96.12		True
unknown
16409472	16409579	3163	3056	NW_019168381.1	tig00000195_pilon	99.07		True
unknown
16409389	16409471	3247	3165	NW_019168381.1	tig00000195_pilon	97.59		True
unknown
16409187	16409259	3460	3388	NW_019168381.1	tig00000195_pilon	98.63		True
unknown
16408954	16409122	3699	3531	NW_019168381.1	tig00000195_pilon	99.41		True
unknown
16408569	16408833	4087	3823	NW_019168381.1	tig00000195_pilon	96.6		True
unknown
16407353	16408491	5304	4166	NW_019168381.1	tig00000195_pilon	97.54		True
unknown
16407105	16407319	5552	5338	NW_019168381.1	tig00000195_pilon	97.67		True
unknown
16406520	16407104	6138	5554	NW_019168381.1	tig00000195_pilon	99.15		True
unknown
16406309	16406519	6350	6140	NW_019168381.1	tig00000195_pilon	99.53		True
unknown
16404418	16406308	8261	6371	NW_019168381.1	tig00000195_pilon	99.74		True
unknown
16402361	16404415	10316	8262	NW_019168381.1	tig00000195_pilon	99.56		True
unknown
16401856	16402298	10821	10379	NW_019168381.1	tig00000195_pilon	96.39		True
unknown
16401555	16401714	11116	10957	NW_019168381.1	tig00000195_pilon	98.75		True
unknown
16401454	16401553	11216	11117	NW_019168381.1	tig00000195_pilon	99.0		True
unknown
16401279	16401428	11389	11240	NW_019168381.1	tig00000195_pilon	99.33		True
unknown
16400870	16401277	11797	11390	NW_019168381.1	tig00000195_pilon	98.53		True
unknown
16400600	16400869	12069	11800	NW_019168381.1	tig00000195_pilon	98.89		True
unknown
16400288	16400598	12380	12070	NW_019168381.1	tig00000195_pilon	99.04		True
unknown
16400215	16400282	12452	12385	NW_019168381.1	tig00000195_pilon	95.59		True
unknown
16399428	16399504	13235	13159	NW_019168381.1	tig00000195_pilon	96.1		True
unknown
16395501	16395913	17704	17292	NW_019168381.1	tig00000195_pilon	95.4		True
unknown
16393355	16393459	19852	19748	NW_019168381.1	tig00000195_pilon	97.14		True
unknown
CONTIG	tig00000195_pilon	21548	mis_unaligned
16476000	16481743	1	5745	NW_019168381.1	tig00000196_pilon	97.53		True
local misassembly
16481739	16496471	6334	21124	NW_019168381.1	tig00000196_pilon	98.56		True
CONTIG	tig00000196_pilon	21124	correct
13324068	13324211	131	274	NW_019168492.1	tig00000197_pilon	100.0		True
indel: indel (<= 5bp)
13324213	13324375	275	437	NW_019168492.1	tig00000197_pilon	97.55		True
indel: stretch of mismatches
13324404	13324725	466	787	NW_019168492.1	tig00000197_pilon	96.89		True
translocation
13921029	13921156	846	973	NW_019167904.1	tig00000197_pilon	96.09		True
local misassembly
13921320	13921421	1082	1183	NW_019167904.1	tig00000197_pilon	97.06		True
local misassembly
13921455	13921538	1281	1364	NW_019167904.1	tig00000197_pilon	96.43		True
local misassembly
13921741	13921845	1555	1659	NW_019167904.1	tig00000197_pilon	97.14		True
local misassembly
13922198	13922482	2037	2321	NW_019167904.1	tig00000197_pilon	98.25		True
indel: indel (<= 5bp)
13922515	13922651	2357	2493	NW_019167904.1	tig00000197_pilon	100.0		True
indel: indel (<= 5bp)
13922661	13922748	2507	2594	NW_019167904.1	tig00000197_pilon	98.86		True
translocation
17313010	17323378	2595	12988	NW_019168381.1	tig00000197_pilon	97.97		True
CONTIG	tig00000197_pilon	12988	misassembled
18915780	18937105	1	21316	NW_019168381.1	tig00000198_pilon	99.62		True
CONTIG	tig00000198_pilon	21316	correct
18932754	18949982	17263	7	NW_019168381.1	tig00000199_pilon	95.71		True
CONTIG	tig00000199_pilon	17263	correct
20766086	20787122	1	21084	NW_019168381.1	tig00000201_pilon	99.03		True
relocation, inconsistency = 1765
20788890	20789797	21087	21978	NW_019168381.1	tig00000201_pilon	97.25		True
CONTIG	tig00000201_pilon	21978	misassembled
18719743	18719949	207	1	NW_019168381.1	tig00000203_pilon	95.17		True
local misassembly
18718982	18719209	977	750	NW_019168381.1	tig00000203_pilon	96.49		True
indel: stretch of mismatches
18718834	18718956	1125	1003	NW_019168381.1	tig00000203_pilon	99.19		True
local misassembly
18717788	18718210	2174	1752	NW_019168381.1	tig00000203_pilon	95.98		True
local misassembly
18717012	18717110	2949	2851	NW_019168381.1	tig00000203_pilon	95.96		True
local misassembly
18716488	18716864	3479	3103	NW_019168381.1	tig00000203_pilon	97.61		True
indel: indel (<= 5bp)
18716167	18716439	3799	3527	NW_019168381.1	tig00000203_pilon	97.8		True
indel: indel (<= 5bp)
18715018	18716166	4949	3801	NW_019168381.1	tig00000203_pilon	97.82		True
local misassembly
18714719	18714787	5245	5177	NW_019168381.1	tig00000203_pilon	98.55		True
indel: indel (<= 5bp)
18714394	18714716	5568	5246	NW_019168381.1	tig00000203_pilon	98.46		True
local misassembly
18699193	18713646	20025	5569	NW_019168381.1	tig00000203_pilon	98.56		True
CONTIG	tig00000203_pilon	20025	correct
10753551	11112558	359031	1	NW_019168381.1	tig00000204_pilon	99.92		True
CONTIG	tig00000204_pilon	364178	correct
4237538	4251791	1	14237	NW_019168381.1	tig00000206_pilon	99.53		True
local misassembly
4251792	4251884	14462	14554	NW_019168381.1	tig00000206_pilon	97.85		True
local misassembly
4251894	4264895	15312	28387	NW_019168381.1	tig00000206_pilon	99.01		True
CONTIG	tig00000206_pilon	28387	correct
4385266	4391301	1	6022	NW_019168381.1	tig00000207_pilon	98.76		True
local misassembly
4391798	4397660	6025	11863	NW_019168381.1	tig00000207_pilon	98.84		True
CONTIG	tig00000207_pilon	11863	correct
4124039	4131417	7368	1	NW_019168381.1	tig00000208_pilon	99.15		True
local misassembly
4119731	4123878	11517	7369	NW_019168381.1	tig00000208_pilon	99.14		True
local misassembly
4115231	4119728	16553	12058	NW_019168381.1	tig00000208_pilon	98.85		True
CONTIG	tig00000208_pilon	16553	correct
10850065	10857615	1	7567	NW_019168381.1	tig00000209_pilon	97.5		True
relocation, inconsistency = -1494
10857596	10876772	9042	28208	NW_019168381.1	tig00000209_pilon	99.39		True
CONTIG	tig00000209_pilon	28208	misassembled
12693249	12709571	1	16336	NW_019167993.1	tig00000210_pilon	98.57		True
CONTIG	tig00000210_pilon	16336	correct
12695669	12705403	1	9715	NW_019167993.1	tig00000211_pilon	97.19		True
relocation, inconsistency = -12469012
236577	243674	9901	16966	NW_019167993.1	tig00000211_pilon	99.21		True
CONTIG	tig00000211_pilon	16967	misassembled
4154305	4166048	11755	1	NW_019168381.1	tig00000212_pilon	97.51		True
translocation
24815242	24820558	17065	11756	NW_019168481.1	tig00000212_pilon	97.48		True
translocation
4144291	4154310	27081	17066	NW_019168381.1	tig00000212_pilon	98.64		True
CONTIG	tig00000212_pilon	27081	misassembled
10810490	10823918	1	13421	NW_019168381.1	tig00000213_pilon	98.93		True
relocation, inconsistency = 4791
10828710	10843043	13422	27721	NW_019168381.1	tig00000213_pilon	99.14		True
CONTIG	tig00000213_pilon	27721	misassembled
4312329	4335689	23407	15	NW_019168381.1	tig00000214_pilon	98.84		True
CONTIG	tig00000214_pilon	23407	correct
16491296	16516406	1	25178	NW_019168381.1	tig00000215_pilon	95.81		True
CONTIG	tig00000215_pilon	25178	correct
22654540	22660151	5554	1	NW_019168381.1	tig00000217_pilon	97.83		True
local misassembly
22645773	22654542	14931	6183	NW_019168381.1	tig00000217_pilon	99.28		True
CONTIG	tig00000217_pilon	14931	correct
22886117	22905528	1	19400	NW_019168381.1	tig00000218_pilon	99.64		True
CONTIG	tig00000218_pilon	19400	correct
22858872	22870450	1	11698	NW_019168381.1	tig00000219_pilon	96.44		True
local misassembly
22871453	22888866	12063	29446	NW_019168381.1	tig00000219_pilon	99.41		True
CONTIG	tig00000219_pilon	29446	correct
16880	27371	13008	2507	NW_019168186.1	tig00000220_pilon	98.92		True
CONTIG	tig00000220_pilon	13008	correct
22924993	22946649	1	21657	NW_019168381.1	tig00000221_pilon	99.6		True
CONTIG	tig00000221_pilon	21657	correct
9377662	9480323	5622	108270	NW_019168381.1	tig00000222_pilon	99.51		True
relocation, inconsistency = 34626
9514950	9726016	108271	319428	NW_019168381.1	tig00000222_pilon	99.63		True
CONTIG	tig00000222_pilon	319428	misassembled
9617875	9623228	1	5327	NW_019168381.1	tig00000223_pilon	98.3		True
local misassembly
9622695	9630522	5328	13130	NW_019168381.1	tig00000223_pilon	98.74		True
CONTIG	tig00000223_pilon	13130	correct
9727064	9850013	228	123273	NW_019168381.1	tig00000224_pilon	98.89		True
local misassembly
9850316	9857541	123274	130522	NW_019168381.1	tig00000224_pilon	98.47		True
CONTIG	tig00000224_pilon	130522	correct
22683928	22699898	1	15961	NW_019168381.1	tig00000225_pilon	98.9		True
local misassembly
22700899	22705497	16370	20976	NW_019168381.1	tig00000225_pilon	98.27		True
CONTIG	tig00000225_pilon	20976	correct
9710780	9717246	1	6471	NW_019168381.1	tig00000226_pilon	99.11		True
local misassembly
9717253	9725104	7035	14748	NW_019168381.1	tig00000226_pilon	96.62		True
CONTIG	tig00000226_pilon	14748	correct
9825877	9838620	12740	1	NW_019168381.1	tig00000227_pilon	98.79		True
local misassembly
9812860	9825283	25118	12741	NW_019168381.1	tig00000227_pilon	97.63		True
CONTIG	tig00000227_pilon	25118	correct
20230108	20305522	1	75454	NW_019168381.1	tig00000230_pilon	98.77		True
relocation, inconsistency = 21530
20327057	20383905	75459	132311	NW_019168381.1	tig00000230_pilon	98.89		True
local misassembly
20384520	20506312	132312	254239	NW_019168381.1	tig00000230_pilon	98.55		True
relocation, inconsistency = 20734
20527047	20535440	254240	262628	NW_019168381.1	tig00000230_pilon	98.08		True
CONTIG	tig00000230_pilon	265826	misassembled
13958680	13977187	1	18577	NW_019168381.1	tig00000231_pilon	98.82		True
CONTIG	tig00000231_pilon	18577	correct
1105280	1117062	24	11789	NW_019168381.1	tig00000232_pilon	98.11		True
relocation, inconsistency = 1300
1118363	1130788	11790	24288	NW_019168381.1	tig00000232_pilon	97.06		True
local misassembly
1131378	1142655	25207	36422	NW_019168381.1	tig00000232_pilon	98.35		True
CONTIG	tig00000232_pilon	36422	misassembled
18205025	18205441	1	415	NW_019167826.1	tig00000233_pilon	96.41		True
translocation
1245043	1245171	2421	2293	NW_019168381.1	tig00000233_pilon	96.12		True
indel: indel (> 5bp)
1244630	1245003	2828	2455	NW_019168381.1	tig00000233_pilon	95.19		True
indel: indel (<= 5bp)
1244474	1244628	2983	2829	NW_019168381.1	tig00000233_pilon	96.13		True
local misassembly
1243822	1243922	3643	3543	NW_019168381.1	tig00000233_pilon	98.02		True
indel: indel (<= 5bp)
1243692	1243819	3771	3644	NW_019168381.1	tig00000233_pilon	96.88		True
indel: indel (<= 5bp)
1243577	1243690	3885	3772	NW_019168381.1	tig00000233_pilon	96.49		True
indel: indel (<= 5bp)
1243457	1243576	4006	3887	NW_019168381.1	tig00000233_pilon	95.0		True
indel: indel (<= 5bp)
1243028	1243456	4436	4008	NW_019168381.1	tig00000233_pilon	97.44		True
indel: indel (<= 5bp)
1242923	1243026	4540	4437	NW_019168381.1	tig00000233_pilon	98.08		True
indel: indel (<= 5bp)
1242739	1242922	4725	4542	NW_019168381.1	tig00000233_pilon	97.28		True
indel: indel (<= 5bp)
1241869	1242696	5593	4766	NW_019168381.1	tig00000233_pilon	98.31		True
indel: indel (> 5bp)
1240464	1241862	6992	5594	NW_019168381.1	tig00000233_pilon	99.07		True
indel: indel (> 5bp)
1240245	1240457	7205	6993	NW_019168381.1	tig00000233_pilon	98.59		True
indel: indel (<= 5bp)
1240121	1240240	7325	7206	NW_019168381.1	tig00000233_pilon	99.17		True
indel: indel (<= 5bp)
1240000	1240118	7444	7326	NW_019168381.1	tig00000233_pilon	96.64		True
local misassembly
1226378	1239275	20402	7478	NW_019168381.1	tig00000233_pilon	99.2		True
CONTIG	tig00000233_pilon	20402	misassembled
20364586	20379852	1	15325	NW_019168381.1	tig00000234_pilon	97.56		True
relocation, inconsistency = 1949
20381802	20381902	15326	15426	NW_019168381.1	tig00000234_pilon	97.03		True
local misassembly
20382071	20407613	15752	41305	NW_019168381.1	tig00000234_pilon	99.03		True
CONTIG	tig00000234_pilon	41305	misassembled
24106012	24106094	5	87	NW_019168381.1	tig00000235_pilon	98.8		True
indel: indel (<= 5bp)
24106113	24106238	101	226	NW_019168381.1	tig00000235_pilon	97.62		True
indel: stretch of mismatches
24106243	24106315	231	303	NW_019168381.1	tig00000235_pilon	97.26		True
indel: indel (<= 5bp)
24106346	24106452	333	439	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24106481	24106578	471	568	NW_019168381.1	tig00000235_pilon	98.98		True
indel: indel (<= 5bp)
24106580	24106681	569	670	NW_019168381.1	tig00000235_pilon	100.0		True
local misassembly
24106772	24106854	757	839	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24106856	24106961	840	945	NW_019168381.1	tig00000235_pilon	99.06		True
indel: indel (<= 5bp)
24106991	24107058	973	1040	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24107096	24107847	1081	1832	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24107850	24108045	1833	2028	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24108047	24108440	2029	2422	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24108441	24108696	2424	2679	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (> 5bp)
24108705	24108928	2682	2905	NW_019168381.1	tig00000235_pilon	98.21		True
indel: indel (<= 5bp)
24108930	24109124	2906	3100	NW_019168381.1	tig00000235_pilon	98.97		True
indel: indel (<= 5bp)
24109126	24110242	3101	4217	NW_019168381.1	tig00000235_pilon	97.31		True
local misassembly
24110385	24110516	4362	4493	NW_019168381.1	tig00000235_pilon	95.45		True
indel: indel (<= 5bp)
24110606	24110801	4579	4774	NW_019168381.1	tig00000235_pilon	96.43		True
local misassembly
24110951	24111277	4913	5239	NW_019168381.1	tig00000235_pilon	99.08		True
indel: indel (<= 5bp)
24111278	24111629	5241	5592	NW_019168381.1	tig00000235_pilon	99.72		True
indel: indel (<= 5bp)
24111630	24111950	5596	5916	NW_019168381.1	tig00000235_pilon	98.75		True
indel: indel (<= 5bp)
24111951	24112251	5918	6218	NW_019168381.1	tig00000235_pilon	99.0		True
indel: indel (> 5bp)
24112295	24112526	6288	6519	NW_019168381.1	tig00000235_pilon	98.71		True
indel: indel (<= 5bp)
24112528	24112654	6520	6646	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24112656	24113833	6647	7824	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24113836	24114019	7825	8008	NW_019168381.1	tig00000235_pilon	98.91		True
indel: indel (<= 5bp)
24114021	24114824	8009	8812	NW_019168381.1	tig00000235_pilon	99.5		True
indel: indel (> 5bp)
24114858	24115300	8855	9297	NW_019168381.1	tig00000235_pilon	99.55		True
indel: indel (<= 5bp)
24115301	24115390	9299	9388	NW_019168381.1	tig00000235_pilon	98.89		True
indel: indel (<= 5bp)
24115449	24115711	9452	9714	NW_019168381.1	tig00000235_pilon	99.24		True
indel: indel (> 5bp)
24115712	24116276	9754	10318	NW_019168381.1	tig00000235_pilon	98.58		True
indel: stretch of mismatches
24116302	24117255	10344	11297	NW_019168381.1	tig00000235_pilon	96.44		True
local misassembly
24119211	24119296	13233	13318	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24119297	24119741	13320	13764	NW_019168381.1	tig00000235_pilon	95.06		True
local misassembly
24122553	24122724	16593	16764	NW_019168381.1	tig00000235_pilon	99.42		True
indel: indel (<= 5bp)
24122790	24122982	16829	17021	NW_019168381.1	tig00000235_pilon	98.45		True
indel: indel (<= 5bp)
24122983	24123060	17023	17100	NW_019168381.1	tig00000235_pilon	97.44		True
indel: indel (<= 5bp)
24123062	24123129	17101	17168	NW_019168381.1	tig00000235_pilon	100.0		True
indel: indel (<= 5bp)
24123213	24123554	17250	17591	NW_019168381.1	tig00000235_pilon	98.25		True
indel: indel (<= 5bp)
24123556	24123640	17592	17676	NW_019168381.1	tig00000235_pilon	98.82		True
indel: indel (<= 5bp)
24123643	24123730	17677	17764	NW_019168381.1	tig00000235_pilon	98.86		True
CONTIG	tig00000235_pilon	17764	correct
23899259	23913306	13976	1	NW_019168381.1	tig00000236_pilon	99.2		True
translocation
469651	469807	14345	14189	NW_019167926.1	tig00000236_pilon	95.54		True
indel: indel (<= 5bp)
469491	469650	14506	14347	NW_019167926.1	tig00000236_pilon	95.0		True
indel: stretch of mismatches
469403	469480	14594	14517	NW_019167926.1	tig00000236_pilon	98.72		True
indel: indel (<= 5bp)
469296	469401	14700	14595	NW_019167926.1	tig00000236_pilon	95.28		True
CONTIG	tig00000236_pilon	14700	misassembled
16861989	16884871	22880	1	NW_019168381.1	tig00000237_pilon	99.86		True
CONTIG	tig00000237_pilon	22880	correct
20403020	20437366	1	34333	NW_019168381.1	tig00000238_pilon	97.09		True
CONTIG	tig00000238_pilon	34333	correct
981295	1019596	1	38404	NW_019168381.1	tig00000239_pilon	99.2		True
CONTIG	tig00000239_pilon	38404	correct
16674266	16743833	1	69560	NW_019168381.1	tig00000240_pilon	99.53		True
local misassembly
16743950	16749629	69561	75221	NW_019168381.1	tig00000240_pilon	98.03		True
CONTIG	tig00000240_pilon	75221	correct
26294677	26551601	259879	2978	NW_019168381.1	tig00000241_pilon	99.79		True
local misassembly
26291049	26294091	262925	259883	NW_019168381.1	tig00000241_pilon	99.9		True
CONTIG	tig00000241_pilon	262925	correct
26475262	26484273	9006	1	NW_019168381.1	tig00000242_pilon	99.68		True
relocation, inconsistency = 7845
26458436	26467416	17983	9007	NW_019168381.1	tig00000242_pilon	99.8		True
CONTIG	tig00000242_pilon	17983	misassembled
14570164	14646763	3574	80270	NW_019168381.1	tig00000243_pilon	99.33		True
relocation, inconsistency = -10209
14647766	14736935	91482	180690	NW_019168381.1	tig00000243_pilon	99.45		True
CONTIG	tig00000243_pilon	184393	misassembled
16834166	16846342	12142	1	NW_019168381.1	tig00000245_pilon	98.48		True
translocation
14301915	14302040	13659	13784	NW_019167938.1	tig00000245_pilon	95.24		True
indel: indel (<= 5bp)
14302044	14302512	13785	14253	NW_019167938.1	tig00000245_pilon	95.1		True
local misassembly
14303024	14303591	14754	15321	NW_019167938.1	tig00000245_pilon	95.6		True
translocation
16826821	16833760	22912	15986	NW_019168381.1	tig00000245_pilon	96.87		True
CONTIG	tig00000245_pilon	22915	misassembled
10034965	10035029	7	71	NW_019168381.1	tig00000247_pilon	100.0		True
indel: indel (<= 5bp)
10035088	10035171	127	210	NW_019168381.1	tig00000247_pilon	96.43		True
indel: indel (<= 5bp)
10035172	10035244	212	284	NW_019168381.1	tig00000247_pilon	98.63		True
indel: indel (<= 5bp)
10035302	10035370	340	408	NW_019168381.1	tig00000247_pilon	98.55		True
indel: indel (<= 5bp)
10035432	10035558	474	600	NW_019168381.1	tig00000247_pilon	100.0		True
indel: indel (> 5bp)
10035559	10035633	616	690	NW_019168381.1	tig00000247_pilon	100.0		True
indel: indel (<= 5bp)
10035682	10036213	736	1267	NW_019168381.1	tig00000247_pilon	99.62		True
indel: indel (<= 5bp)
10036215	10036673	1268	1726	NW_019168381.1	tig00000247_pilon	98.91		True
indel: indel (<= 5bp)
10036674	10037011	1728	2065	NW_019168381.1	tig00000247_pilon	97.93		True
indel: indel (<= 5bp)
10037013	10037313	2066	2366	NW_019168381.1	tig00000247_pilon	98.34		True
indel: indel (<= 5bp)
10037315	10037553	2367	2605	NW_019168381.1	tig00000247_pilon	97.07		True
indel: indel (<= 5bp)
10037554	10038141	2607	3194	NW_019168381.1	tig00000247_pilon	98.3		True
local misassembly
10038311	10038825	3363	3877	NW_019168381.1	tig00000247_pilon	96.7		True
local misassembly
10038915	10039030	4009	4124	NW_019168381.1	tig00000247_pilon	96.55		True
indel: indel (<= 5bp)
10039033	10039100	4125	4192	NW_019168381.1	tig00000247_pilon	97.06		True
indel: indel (> 5bp)
10039101	10039363	4251	4513	NW_019168381.1	tig00000247_pilon	98.48		True
local misassembly
10039876	10040011	5023	5158	NW_019168381.1	tig00000247_pilon	95.59		True
indel: indel (<= 5bp)
10040026	10040188	5171	5333	NW_019168381.1	tig00000247_pilon	96.93		True
translocation
43665	47255	9297	5713	NW_019167835.1	tig00000247_pilon	98.55		True
CONTIG	tig00000247_pilon	9297	misassembled
16846600	16856860	10236	1	NW_019168381.1	tig00000248_pilon	97.94		True
local misassembly
16838274	16846231	18170	10257	NW_019168381.1	tig00000248_pilon	98.08		True
CONTIG	tig00000248_pilon	18170	correct
9962540	9968435	1	5866	NW_019168381.1	tig00000249_pilon	99.23		True
local misassembly
9968648	9975299	5867	12493	NW_019168381.1	tig00000249_pilon	97.44		True
CONTIG	tig00000249_pilon	12493	correct
23188650	23202524	13886	1	NW_019168381.1	tig00000252_pilon	99.09		True
local misassembly
23187402	23188636	15980	14750	NW_019168381.1	tig00000252_pilon	96.61		True
local misassembly
23184992	23187100	18105	15992	NW_019168381.1	tig00000252_pilon	96.72		True
CONTIG	tig00000252_pilon	18105	correct
23294463	23310522	16051	1	NW_019168381.1	tig00000254_pilon	99.55		True
relocation, inconsistency = 4665
23281683	23289797	24172	16052	NW_019168381.1	tig00000254_pilon	97.75		True
CONTIG	tig00000254_pilon	24172	misassembled
20797604	20815006	1	17383	NW_019168381.1	tig00000255_pilon	98.87		True
CONTIG	tig00000255_pilon	17383	correct
16956685	16981719	24981	1	NW_019168381.1	tig00000256_pilon	98.12		True
CONTIG	tig00000256_pilon	24981	correct
17122691	17134759	1	12075	NW_019168381.1	tig00000257_pilon	98.36		True
CONTIG	tig00000257_pilon	17073	correct
16893298	16909499	1	16148	NW_019168381.1	tig00000258_pilon	97.01		True
relocation, inconsistency = 1171
16910671	16920761	16149	26234	NW_019168381.1	tig00000258_pilon	97.06		True
CONTIG	tig00000258_pilon	26234	misassembled
20928043	20928196	14	167	NW_019168381.1	tig00000259_pilon	97.4		True
indel: indel (<= 5bp)
20928197	20928748	169	720	NW_019168381.1	tig00000259_pilon	96.38		True
indel: indel (<= 5bp)
20928771	20928853	739	821	NW_019168381.1	tig00000259_pilon	95.18		True
indel: indel (<= 5bp)
20928855	20929132	822	1099	NW_019168381.1	tig00000259_pilon	96.4		True
local misassembly
20929445	20929517	1409	1481	NW_019168381.1	tig00000259_pilon	95.89		True
indel: indel (<= 5bp)
20929518	20929986	1483	1951	NW_019168381.1	tig00000259_pilon	96.59		True
local misassembly
20930436	20930595	2435	2594	NW_019168381.1	tig00000259_pilon	97.5		True
local misassembly
20930899	20931547	2898	3546	NW_019168381.1	tig00000259_pilon	95.99		True
local misassembly
20932052	20932499	4050	4497	NW_019168381.1	tig00000259_pilon	97.77		True
indel: indel (<= 5bp)
20932506	20932606	4503	4603	NW_019168381.1	tig00000259_pilon	95.05		True
indel: indel (<= 5bp)
20932608	20932790	4604	4786	NW_019168381.1	tig00000259_pilon	98.91		True
indel: indel (<= 5bp)
20932792	20932944	4787	4939	NW_019168381.1	tig00000259_pilon	98.04		True
indel: indel (<= 5bp)
20932946	20933513	4940	5507	NW_019168381.1	tig00000259_pilon	97.01		True
indel: indel (<= 5bp)
20933514	20933694	5509	5689	NW_019168381.1	tig00000259_pilon	95.58		True
indel: indel (<= 5bp)
20933712	20934719	5702	6709	NW_019168381.1	tig00000259_pilon	96.03		True
indel: indel (<= 5bp)
20934730	20935069	6715	7054	NW_019168381.1	tig00000259_pilon	95.29		True
indel: indel (<= 5bp)
20935110	20935293	7093	7276	NW_019168381.1	tig00000259_pilon	97.28		True
indel: indel (<= 5bp)
20935295	20935369	7277	7351	NW_019168381.1	tig00000259_pilon	97.33		True
local misassembly
20935903	20936264	7885	8246	NW_019168381.1	tig00000259_pilon	96.69		True
local misassembly
20938675	20938837	10648	10810	NW_019168381.1	tig00000259_pilon	95.09		True
local misassembly
20941742	20941913	13748	13919	NW_019168381.1	tig00000259_pilon	95.35		True
local misassembly
20942431	20949315	14313	21210	NW_019168381.1	tig00000259_pilon	95.52		True
CONTIG	tig00000259_pilon	21210	correct
16615516	16615611	1	96	NW_019168381.1	tig00000260_pilon	100.0		True
unknown
16615612	16615753	98	239	NW_019168381.1	tig00000260_pilon	100.0		True
unknown
16615840	16615924	327	411	NW_019168381.1	tig00000260_pilon	100.0		True
unknown
16616059	16616200	546	687	NW_019168381.1	tig00000260_pilon	100.0		True
unknown
16616202	16616268	688	754	NW_019168381.1	tig00000260_pilon	100.0		True
unknown
16616269	16616487	756	974	NW_019168381.1	tig00000260_pilon	97.72		True
unknown
16616488	16616594	977	1083	NW_019168381.1	tig00000260_pilon	98.13		True
unknown
16616646	16616722	1133	1209	NW_019168381.1	tig00000260_pilon	96.1		True
unknown
16616724	16616967	1210	1453	NW_019168381.1	tig00000260_pilon	97.95		True
unknown
16616969	16617383	1454	1868	NW_019168381.1	tig00000260_pilon	96.87		True
unknown
16617926	16618252	2474	2800	NW_019168381.1	tig00000260_pilon	96.64		True
unknown
16618254	16618352	2801	2899	NW_019168381.1	tig00000260_pilon	97.98		True
unknown
16618447	16618601	2985	3139	NW_019168381.1	tig00000260_pilon	96.13		True
unknown
16619031	16619176	3565	3710	NW_019168381.1	tig00000260_pilon	95.21		True
unknown
16619177	16619261	3712	3796	NW_019168381.1	tig00000260_pilon	96.47		True
unknown
16620301	16620598	4841	5138	NW_019168381.1	tig00000260_pilon	95.97		True
unknown
16620599	16620767	5140	5308	NW_019168381.1	tig00000260_pilon	97.63		True
unknown
16620769	16620886	5309	5426	NW_019168381.1	tig00000260_pilon	99.15		True
unknown
16622111	16622184	6649	6722	NW_019168381.1	tig00000260_pilon	98.65		True
unknown
16625072	16625245	9579	9752	NW_019168381.1	tig00000260_pilon	96.55		True
unknown
16625873	16625954	10383	10464	NW_019168381.1	tig00000260_pilon	96.34		True
unknown
16626957	16627055	11467	11565	NW_019168381.1	tig00000260_pilon	96.97		True
unknown
16627306	16627426	11818	11938	NW_019168381.1	tig00000260_pilon	97.52		True
unknown
16627560	16627743	12072	12255	NW_019168381.1	tig00000260_pilon	97.28		True
unknown
16629365	16629447	13887	13969	NW_019168381.1	tig00000260_pilon	96.39		True
unknown
16630477	16630547	15037	15107	NW_019168381.1	tig00000260_pilon	97.18		True
unknown
16631031	16631098	15598	15665	NW_019168381.1	tig00000260_pilon	97.06		True
unknown
16633911	16634272	18532	18893	NW_019168381.1	tig00000260_pilon	95.58		True
unknown
16637476	16637542	22135	22201	NW_019168381.1	tig00000260_pilon	95.52		True
unknown
16641452	16641559	26120	26227	NW_019168381.1	tig00000260_pilon	96.3		True
unknown
16641857	16641931	26528	26602	NW_019168381.1	tig00000260_pilon	96.0		True
unknown
CONTIG	tig00000260_pilon	26647	mis_unaligned
26371113	26375039	3910	1	NW_019168381.1	tig00000261_pilon	98.45		True
relocation, inconsistency = -1277
26362171	26370127	14107	6173	NW_019168381.1	tig00000261_pilon	98.37		True
translocation
33475	35987	16589	14112	NW_019167990.1	tig00000261_pilon	96.27		True
CONTIG	tig00000261_pilon	16589	misassembled
5239104	5239902	799	1	NW_019168381.1	tig00000262_pilon	99.37		True
indel: indel (<= 5bp)
5238902	5239102	1000	800	NW_019168381.1	tig00000262_pilon	100.0		True
indel: indel (<= 5bp)
5238221	5238900	1680	1001	NW_019168381.1	tig00000262_pilon	99.85		True
indel: indel (<= 5bp)
5237902	5238219	1998	1681	NW_019168381.1	tig00000262_pilon	100.0		True
indel: indel (<= 5bp)
5237495	5237835	2403	2063	NW_019168381.1	tig00000262_pilon	99.71		True
indel: indel (> 5bp)
5237204	5237494	2714	2424	NW_019168381.1	tig00000262_pilon	99.66		True
indel: indel (<= 5bp)
5237121	5237202	2796	2715	NW_019168381.1	tig00000262_pilon	100.0		True
indel: indel (<= 5bp)
5236128	5237119	3788	2797	NW_019168381.1	tig00000262_pilon	100.0		True
indel: indel (<= 5bp)
5235528	5236126	4387	3789	NW_019168381.1	tig00000262_pilon	99.83		True
indel: indel (<= 5bp)
5234715	5235525	5198	4388	NW_019168381.1	tig00000262_pilon	99.75		True
indel: indel (<= 5bp)
5234337	5234713	5575	5199	NW_019168381.1	tig00000262_pilon	100.0		True
indel: indel (<= 5bp)
5234008	5234336	5905	5577	NW_019168381.1	tig00000262_pilon	98.78		True
local misassembly
5233642	5233896	6285	6031	NW_019168381.1	tig00000262_pilon	98.82		True
local misassembly
5233275	5233533	6652	6394	NW_019168381.1	tig00000262_pilon	99.23		True
indel: indel (> 5bp)
5232894	5233274	7039	6659	NW_019168381.1	tig00000262_pilon	99.74		True
local misassembly
5231779	5232086	8158	7851	NW_019168381.1	tig00000262_pilon	95.45		True
local misassembly
5231624	5231737	8394	8281	NW_019168381.1	tig00000262_pilon	98.25		True
local misassembly
5230880	5230996	9125	9009	NW_019168381.1	tig00000262_pilon	99.15		True
local misassembly
5229135	5229200	10921	10856	NW_019168381.1	tig00000262_pilon	95.45		True
CONTIG	tig00000262_pilon	11225	correct
20677248	20690523	1	13239	NW_019168381.1	tig00000263_pilon	98.08		True
local misassembly
20690517	20698076	13689	21196	NW_019168381.1	tig00000263_pilon	98.4		True
CONTIG	tig00000263_pilon	21196	correct
20727849	20728312	464	1	NW_019168381.1	tig00000264_pilon	98.71		True
indel: indel (<= 5bp)
20727271	20727848	1043	466	NW_019168381.1	tig00000264_pilon	97.23		True
local misassembly
20725653	20725795	2672	2530	NW_019168381.1	tig00000264_pilon	99.3		True
indel: indel (<= 5bp)
20725522	20725599	2805	2728	NW_019168381.1	tig00000264_pilon	96.15		True
indel: indel (<= 5bp)
20725307	20725521	3021	2807	NW_019168381.1	tig00000264_pilon	97.67		True
indel: stretch of mismatches
20725059	20725244	3269	3084	NW_019168381.1	tig00000264_pilon	96.77		True
indel: indel (<= 5bp)
20724670	20725047	3657	3280	NW_019168381.1	tig00000264_pilon	95.24		True
local misassembly
20724002	20724130	4311	4183	NW_019168381.1	tig00000264_pilon	95.35		True
local misassembly
20723494	20723653	4821	4662	NW_019168381.1	tig00000264_pilon	95.0		True
local misassembly
20722979	20723086	5360	5253	NW_019168381.1	tig00000264_pilon	95.37		True
indel: indel (<= 5bp)
20722465	20722978	5875	5362	NW_019168381.1	tig00000264_pilon	95.33		True
indel: indel (<= 5bp)
20721420	20722463	6919	5876	NW_019168381.1	tig00000264_pilon	95.31		True
indel: indel (> 5bp)
20721282	20721408	7046	6920	NW_019168381.1	tig00000264_pilon	98.43		True
indel: indel (<= 5bp)
20720938	20721281	7392	7049	NW_019168381.1	tig00000264_pilon	97.97		True
indel: indel (<= 5bp)
20720780	20720928	7553	7405	NW_019168381.1	tig00000264_pilon	98.66		True
indel: indel (<= 5bp)
20720706	20720779	7628	7555	NW_019168381.1	tig00000264_pilon	95.95		True
indel: indel (<= 5bp)
20720430	20720685	7902	7647	NW_019168381.1	tig00000264_pilon	97.27		True
local misassembly
20720044	20720157	8269	8156	NW_019168381.1	tig00000264_pilon	99.12		True
indel: indel (<= 5bp)
20719858	20719994	8452	8316	NW_019168381.1	tig00000264_pilon	97.81		True
indel: indel (<= 5bp)
20719561	20719856	8748	8453	NW_019168381.1	tig00000264_pilon	98.31		True
indel: stretch of mismatches
20719447	20719522	8862	8787	NW_019168381.1	tig00000264_pilon	96.05		True
translocation
1177565	1180296	12106	9419	NW_019167982.1	tig00000264_pilon	96.47		True
translocation
20718732	20718885	12376	12223	NW_019168381.1	tig00000264_pilon	97.4		True
indel: indel (<= 5bp)
20718616	20718720	12489	12385	NW_019168381.1	tig00000264_pilon	96.19		True
local misassembly
20718301	20718477	12800	12624	NW_019168381.1	tig00000264_pilon	97.74		True
local misassembly
20718011	20718079	12912	12844	NW_019168381.1	tig00000264_pilon	98.55		True
local misassembly
20717374	20717525	13537	13386	NW_019168381.1	tig00000264_pilon	96.05		True
local misassembly
20717051	20717171	13860	13740	NW_019168381.1	tig00000264_pilon	97.52		True
local misassembly
20716750	20716821	14179	14108	NW_019168381.1	tig00000264_pilon	95.83		True
local misassembly
20714665	20714748	16360	16277	NW_019168381.1	tig00000264_pilon	96.43		True
indel: indel (<= 5bp)
20714501	20714663	16523	16361	NW_019168381.1	tig00000264_pilon	95.09		True
local misassembly
20711093	20714428	20490	17121	NW_019168381.1	tig00000264_pilon	96.05		True
relocation, inconsistency = -1596
20698662	20711058	34497	22121	NW_019168381.1	tig00000264_pilon	96.4		True
CONTIG	tig00000264_pilon	34543	misassembled
20535636	20536945	1	1313	NW_019168381.1	tig00000265_pilon	99.16		True
relocation, inconsistency = -7489
20537946	20549044	9803	20970	NW_019168381.1	tig00000265_pilon	98.36		True
CONTIG	tig00000265_pilon	20970	misassembled
20538848	20553421	1	14599	NW_019168381.1	tig00000266_pilon	97.28		True
local misassembly
20553455	20553568	15069	15182	NW_019168381.1	tig00000266_pilon	96.49		True
indel: indel (<= 5bp)
20553570	20553656	15183	15269	NW_019168381.1	tig00000266_pilon	95.4		True
local misassembly
20553702	20564302	15456	26026	NW_019168381.1	tig00000266_pilon	99.1		True
CONTIG	tig00000266_pilon	26026	correct
30329911	30331111	1203	1	NW_019168159.1	tig00000267_pilon	96.87		True
translocation
12363740	12403744	1204	41324	NW_019168381.1	tig00000267_pilon	97.84		True
relocation, inconsistency = -7196
12403752	12403816	48528	48592	NW_019168381.1	tig00000267_pilon	95.38		True
indel: indel (> 5bp)
12403846	12404324	48593	49071	NW_019168381.1	tig00000267_pilon	96.45		True
indel: indel (<= 5bp)
12404325	12404501	49073	49249	NW_019168381.1	tig00000267_pilon	98.87		True
indel: stretch of mismatches
12404542	12405367	49290	50115	NW_019168381.1	tig00000267_pilon	97.82		True
indel: indel (> 5bp)
12405445	12405883	50116	50554	NW_019168381.1	tig00000267_pilon	96.36		True
indel: indel (<= 5bp)
12405884	12406060	50556	50732	NW_019168381.1	tig00000267_pilon	96.05		True
indel: indel (<= 5bp)
12406061	12406148	50734	50821	NW_019168381.1	tig00000267_pilon	98.86		True
local misassembly
12406479	12406558	51154	51233	NW_019168381.1	tig00000267_pilon	95.0		True
indel: indel (<= 5bp)
12406559	12407102	51235	51778	NW_019168381.1	tig00000267_pilon	96.69		True
indel: indel (> 5bp)
12407103	12407357	51802	52056	NW_019168381.1	tig00000267_pilon	95.29		True
indel: indel (<= 5bp)
12407358	12407749	52058	52449	NW_019168381.1	tig00000267_pilon	99.49		True
indel: indel (<= 5bp)
12407750	12408098	52451	52799	NW_019168381.1	tig00000267_pilon	98.28		True
local misassembly
12408213	12408654	52928	53369	NW_019168381.1	tig00000267_pilon	97.74		True
indel: indel (<= 5bp)
12408658	12408883	53370	53595	NW_019168381.1	tig00000267_pilon	100.0		True
translocation
7439393	7439721	68223	67895	NW_019167860.1	tig00000267_pilon	95.44		True
translocation
12437631	12455814	87678	69520	NW_019168381.1	tig00000267_pilon	97.8		True
inversion
12456815	12535391	87679	166170	NW_019168381.1	tig00000267_pilon	99.24		True
CONTIG	tig00000267_pilon	167702	misassembled
5847968	5883957	7216	43191	NW_019168381.1	tig00000269_pilon	99.16		True
local misassembly
5883954	5933985	43288	93355	NW_019168381.1	tig00000269_pilon	99.34		True
translocation
18793482	18793606	93532	93408	NW_019168470.1	tig00000269_pilon	95.2		True
indel: indel (<= 5bp)
18793401	18793480	93612	93533	NW_019168470.1	tig00000269_pilon	95.0		True
indel: indel (<= 5bp)
18793205	18793348	93810	93667	NW_019168470.1	tig00000269_pilon	96.53		True
indel: indel (<= 5bp)
18793117	18793203	93897	93811	NW_019168470.1	tig00000269_pilon	100.0		True
indel: indel (<= 5bp)
18793029	18793115	93984	93898	NW_019168470.1	tig00000269_pilon	97.7		True
indel: indel (<= 5bp)
18792937	18793027	94075	93985	NW_019168470.1	tig00000269_pilon	96.7		True
indel: indel (<= 5bp)
18792822	18792936	94191	94077	NW_019168470.1	tig00000269_pilon	98.26		True
indel: indel (<= 5bp)
18792612	18792735	94396	94273	NW_019168470.1	tig00000269_pilon	97.58		True
indel: indel (<= 5bp)
18792378	18792611	94631	94398	NW_019168470.1	tig00000269_pilon	95.73		True
CONTIG	tig00000269_pilon	96275	misassembled
12412346	12426281	13938	3	NW_019168381.1	tig00000270_pilon	99.69		True
CONTIG	tig00000270_pilon	13938	correct
13582400	13653180	71088	256	NW_019168381.1	tig00000272_pilon	99.42		True
translocation
15107430	15107508	79729	79651	NW_019168015.1	tig00000272_pilon	96.2		True
indel: indel (> 5bp)
15107300	15107429	79869	79740	NW_019168015.1	tig00000272_pilon	98.46		True
local misassembly
15106998	15107159	80157	79996	NW_019168015.1	tig00000272_pilon	97.53		True
translocation
10039168	10039266	81011	80913	NW_019168381.1	tig00000272_pilon	96.97		True
indel: indel (> 5bp)
10039042	10039152	81192	81082	NW_019168381.1	tig00000272_pilon	96.4		True
local misassembly
10038529	10038691	81743	81581	NW_019168381.1	tig00000272_pilon	95.71		True
local misassembly
10037893	10038009	82379	82263	NW_019168381.1	tig00000272_pilon	98.29		True
local misassembly
10037554	10037742	82711	82523	NW_019168381.1	tig00000272_pilon	97.35		True
indel: indel (<= 5bp)
10035829	10037553	84437	82713	NW_019168381.1	tig00000272_pilon	96.75		True
indel: indel (> 5bp)
10035537	10035819	84722	84440	NW_019168381.1	tig00000272_pilon	96.11		True
local misassembly
10033546	10033772	86707	86481	NW_019168381.1	tig00000272_pilon	95.15		True
indel: indel (<= 5bp)
10032697	10033544	87555	86708	NW_019168381.1	tig00000272_pilon	97.88		True
indel: indel (<= 5bp)
10031881	10032696	88372	87557	NW_019168381.1	tig00000272_pilon	97.92		True
indel: indel (<= 5bp)
10031589	10031880	88666	88375	NW_019168381.1	tig00000272_pilon	99.32		True
indel: indel (<= 5bp)
10031345	10031541	88913	88717	NW_019168381.1	tig00000272_pilon	96.45		True
indel: indel (<= 5bp)
10031204	10031344	89055	88915	NW_019168381.1	tig00000272_pilon	97.87		True
indel: indel (<= 5bp)
10030894	10031203	89366	89057	NW_019168381.1	tig00000272_pilon	99.03		True
indel: indel (<= 5bp)
10030093	10030893	90168	89368	NW_019168381.1	tig00000272_pilon	97.38		True
indel: indel (<= 5bp)
10029688	10030092	90574	90170	NW_019168381.1	tig00000272_pilon	96.79		True
local misassembly
10029531	10029602	90738	90667	NW_019168381.1	tig00000272_pilon	100.0		True
indel: indel (<= 5bp)
10029045	10029480	91225	90790	NW_019168381.1	tig00000272_pilon	96.33		True
indel: indel (<= 5bp)
10028859	10029010	91414	91263	NW_019168381.1	tig00000272_pilon	100.0		True
indel: indel (<= 5bp)
10028556	10028818	91720	91458	NW_019168381.1	tig00000272_pilon	95.44		True
local misassembly
10028140	10028286	92118	91972	NW_019168381.1	tig00000272_pilon	95.92		True
indel: indel (<= 5bp)
10027595	10028138	92662	92119	NW_019168381.1	tig00000272_pilon	97.43		True
local misassembly
10027306	10027394	92967	92879	NW_019168381.1	tig00000272_pilon	95.51		True
local misassembly
10026997	10027129	93260	93128	NW_019168381.1	tig00000272_pilon	97.74		True
local misassembly
10026638	10026773	93647	93512	NW_019168381.1	tig00000272_pilon	99.26		True
local misassembly
10025417	10025511	94828	94734	NW_019168381.1	tig00000272_pilon	97.89		True
indel: indel (> 5bp)
10025299	10025416	95003	94886	NW_019168381.1	tig00000272_pilon	97.46		True
indel: indel (<= 5bp)
10025227	10025298	95077	95006	NW_019168381.1	tig00000272_pilon	98.61		True
local misassembly
10025094	10025177	95264	95181	NW_019168381.1	tig00000272_pilon	96.43		True
indel: stretch of mismatches
10024963	10025054	95395	95304	NW_019168381.1	tig00000272_pilon	98.91		True
indel: indel (<= 5bp)
10024803	10024962	95558	95399	NW_019168381.1	tig00000272_pilon	98.75		True
indel: indel (<= 5bp)
10024714	10024802	95648	95560	NW_019168381.1	tig00000272_pilon	97.75		True
indel: indel (<= 5bp)
10024605	10024712	95756	95649	NW_019168381.1	tig00000272_pilon	95.37		True
indel: indel (<= 5bp)
10024540	10024604	95822	95758	NW_019168381.1	tig00000272_pilon	98.46		True
CONTIG	tig00000272_pilon	101266	misassembled
12677647	12699697	1	22075	NW_019168381.1	tig00000273_pilon	97.65		True
CONTIG	tig00000273_pilon	22075	correct
12649797	12674868	25086	1	NW_019168381.1	tig00000274_pilon	98.66		True
CONTIG	tig00000274_pilon	25086	correct
12399782	12408883	19123	10012	NW_019168381.1	tig00000275_pilon	98.3		True
CONTIG	tig00000275_pilon	19123	correct_unaligned
20299258	20324305	25045	1	NW_019168381.1	tig00000276_pilon	99.71		True
local misassembly
20287225	20299019	36842	25046	NW_019168381.1	tig00000276_pilon	99.2		True
relocation, inconsistency = 2720
20277987	20284504	43356	36843	NW_019168381.1	tig00000276_pilon	99.25		True
CONTIG	tig00000276_pilon	43356	misassembled
12955995	12971746	15769	1	NW_019168381.1	tig00000277_pilon	98.23		True
translocation
22411510	22412175	16434	15770	NW_019168270.1	tig00000277_pilon	97.5		True
translocation
12929498	12955992	42934	16435	NW_019168381.1	tig00000277_pilon	95.57		True
CONTIG	tig00000277_pilon	43101	misassembled
15813258	15829876	1	16569	NW_019168381.1	tig00000279_pilon	98.13		True
local misassembly
15830046	15838648	16570	25167	NW_019168381.1	tig00000279_pilon	99.28		True
local misassembly
15838780	15840601	25168	26989	NW_019168381.1	tig00000279_pilon	97.71		True
CONTIG	tig00000279_pilon	26989	correct
15792361	15811468	1	19090	NW_019168381.1	tig00000280_pilon	99.36		True
relocation, inconsistency = 2132
15813601	15824069	29568	19091	NW_019168381.1	tig00000280_pilon	98.36		True
CONTIG	tig00000280_pilon	29568	misassembled
23958922	23963900	4946	1	NW_019168381.1	tig00000281_pilon	98.92		True
local misassembly
23957199	23958492	6237	4947	NW_019168381.1	tig00000281_pilon	99.31		True
local misassembly
23950244	23956716	12697	6245	NW_019168381.1	tig00000281_pilon	97.53		True
CONTIG	tig00000281_pilon	12697	correct
12571583	12585633	3345	17388	NW_019168381.1	tig00000282_pilon	99.77		True
local misassembly
12586102	12633577	17389	64843	NW_019168381.1	tig00000282_pilon	99.86		True
CONTIG	tig00000282_pilon	70424	correct
14518280	14518601	18815	18494	NW_019168381.1	tig00000284_pilon	100.0		True
unknown
9059819	9061299	31983	30507	NW_019167971.1	tig00000284_pilon	99.66		True
unknown
9058579	9059169	32656	32069	NW_019167971.1	tig00000284_pilon	96.11		True
unknown
CONTIG	tig00000284_pilon	56821	mis_unaligned
4501770	4516470	14648	1	NW_019168381.1	tig00000285_pilon	99.08		True
CONTIG	tig00000285_pilon	14648	correct
4985573	4989591	4042	6	NW_019167860.1	tig00000286_pilon	96.66		True
translocation
7690914	7692686	4689	6468	NW_019168270.1	tig00000286_pilon	96.63		True
relocation, inconsistency = 1549875
6140373	6140953	7134	6554	NW_019168270.1	tig00000286_pilon	100.0		True
translocation
7946842	7947265	7135	7558	NW_019167937.1	tig00000286_pilon	100.0		True
indel: indel (> 5bp)
7947266	7947384	7610	7728	NW_019167937.1	tig00000286_pilon	100.0		True
translocation
7909481	7909779	9196	8898	NW_019167871.1	tig00000286_pilon	100.0		True
translocation
5579576	5580299	9512	10231	NW_019168037.1	tig00000286_pilon	95.72		True
translocation
9684465	9684754	10759	10470	NW_019168481.1	tig00000286_pilon	100.0		True
translocation
13329897	13333686	14841	11052	NW_019168381.1	tig00000286_pilon	99.76		True
translocation
18037646	18038540	15097	16020	NW_019167860.1	tig00000286_pilon	95.79		True
relocation, inconsistency = 1865
18040406	18041088	16021	16703	NW_019167860.1	tig00000286_pilon	99.71		True
translocation
11932155	11932711	16968	17524	NW_019168492.1	tig00000286_pilon	100.0		True
translocation
10014869	10015182	18637	18950	NW_019167904.1	tig00000286_pilon	98.73		True
translocation
2558365	2558711	19046	19392	NW_019167882.1	tig00000286_pilon	95.97		True
indel: indel (> 5bp)
2558776	2558940	19474	19638	NW_019167882.1	tig00000286_pilon	98.79		True
translocation
8758547	8759159	20361	19749	NW_019167982.1	tig00000286_pilon	100.0		True
translocation
10835879	10836400	21603	22124	NW_019167827.1	tig00000286_pilon	98.85		True
translocation
11773476	11774210	23156	22422	NW_019167893.1	tig00000286_pilon	99.86		True
translocation
6431954	6432558	24195	23579	NW_019168026.1	tig00000286_pilon	96.62		True
translocation
13073045	13073349	24630	24933	NW_019167860.1	tig00000286_pilon	99.67		True
translocation
9203536	9203810	26355	26081	NW_019168270.1	tig00000286_pilon	100.0		True
translocation
8457612	8457879	26652	26385	NW_019168381.1	tig00000286_pilon	100.0		True
translocation
5596077	5596469	27076	26684	NW_019168470.1	tig00000286_pilon	100.0		True
translocation
5759676	5760097	27804	27376	NW_019168270.1	tig00000286_pilon	98.14		True
translocation
5701320	5701595	28647	28372	NW_019167882.1	tig00000286_pilon	96.01		True
translocation
17276030	17276778	28739	29500	NW_019168470.1	tig00000286_pilon	95.94		True
local misassembly
17276807	17277035	29990	30218	NW_019168470.1	tig00000286_pilon	100.0		True
translocation
28250836	28250924	30865	30953	NW_019167826.1	tig00000286_pilon	97.75		True
local misassembly
28250835	28250947	30973	31086	NW_019167826.1	tig00000286_pilon	96.52		True
local misassembly
28250836	28251179	31138	31481	NW_019167826.1	tig00000286_pilon	100.0		True
translocation
2023718	2024037	31860	31541	NW_019167960.1	tig00000286_pilon	100.0		True
translocation
4153917	4154209	31861	32153	NW_019167849.1	tig00000286_pilon	100.0		True
translocation
2801937	2802295	32613	32255	NW_019168481.1	tig00000286_pilon	98.89		True
translocation
5513118	5513619	32649	33150	NW_019167838.1	tig00000286_pilon	100.0		True
translocation
7453657	7453930	33424	33151	NW_019167904.1	tig00000286_pilon	100.0		True
translocation
12506455	12506992	33473	34010	NW_019167871.1	tig00000286_pilon	100.0		True
translocation
18288871	18289612	35019	34278	NW_019167915.1	tig00000286_pilon	100.0		True
relocation, inconsistency = 4007878
14280025	14280942	35986	35070	NW_019167915.1	tig00000286_pilon	99.46		True
translocation
16138599	16139072	35996	36490	NW_019167893.1	tig00000286_pilon	95.76		True
translocation
3548128	3548667	37232	36692	NW_019167982.1	tig00000286_pilon	98.89		True
translocation
14533842	14533998	37637	37793	NW_019167838.1	tig00000286_pilon	98.73		True
local misassembly
14534432	14534660	38231	38459	NW_019167838.1	tig00000286_pilon	99.56		True
local misassembly
14534781	14534868	38583	38670	NW_019167838.1	tig00000286_pilon	100.0		True
translocation
11806949	11807470	40146	39624	NW_019167871.1	tig00000286_pilon	99.81		True
translocation
3076520	3076789	40147	40416	NW_019168049.1	tig00000286_pilon	100.0		True
translocation
5303734	5304056	41258	40936	NW_019168004.1	tig00000286_pilon	100.0		True
translocation
5041222	5041900	42129	41455	NW_019167904.1	tig00000286_pilon	99.26		True
CONTIG	tig00000286_pilon	42129	misassembled
11115420	11165746	50410	1	NW_019168381.1	tig00000287_pilon	99.47		True
CONTIG	tig00000287_pilon	50410	correct
1	21723	205	22015	NW_019168113.1	tig00000288_pilon	98.44		True
CONTIG	tig00000288_pilon	22015	correct
2620798	2623242	1	2443	NW_019167993.1	tig00000290_pilon	97.1		True
local misassembly
2622734	2639039	2444	18766	NW_019167993.1	tig00000290_pilon	98.66		True
relocation, inconsistency = -16301
2622739	2623242	18767	19270	NW_019167993.1	tig00000290_pilon	98.36		True
local misassembly
2622734	2630711	19271	27256	NW_019167993.1	tig00000290_pilon	98.49		True
CONTIG	tig00000290_pilon	27256	misassembled
20299828	20300023	1	196	NW_019167882.1	tig00000291_pilon	97.96		True
local misassembly
20300208	20300439	378	609	NW_019167882.1	tig00000291_pilon	99.14		True
indel: indel (<= 5bp)
20300441	20300530	610	699	NW_019167882.1	tig00000291_pilon	98.89		True
indel: indel (<= 5bp)
20300531	20300688	701	858	NW_019167882.1	tig00000291_pilon	98.1		True
indel: indel (> 5bp)
20300689	20300920	891	1122	NW_019167882.1	tig00000291_pilon	97.84		True
indel: indel (<= 5bp)
20300968	20301083	1167	1282	NW_019167882.1	tig00000291_pilon	100.0		True
indel: indel (<= 5bp)
20301120	20301296	1322	1498	NW_019167882.1	tig00000291_pilon	100.0		True
local misassembly
20301413	20301546	1621	1754	NW_019167882.1	tig00000291_pilon	99.25		True
indel: indel (> 5bp)
20301547	20301611	1764	1828	NW_019167882.1	tig00000291_pilon	100.0		True
indel: indel (<= 5bp)
20301613	20301790	1829	2006	NW_019167882.1	tig00000291_pilon	99.44		True
translocation
1202850	1214956	2027	14174	NW_019168381.1	tig00000291_pilon	98.95		True
local misassembly
1214816	1217537	14175	16873	NW_019168381.1	tig00000291_pilon	98.2		True
CONTIG	tig00000291_pilon	16873	misassembled
9304833	9341695	1	36863	NW_019167949.1	tig00000292_pilon	99.45		True
CONTIG	tig00000292_pilon	36863	correct
11308569	11341710	33113	1	NW_019168381.1	tig00000293_pilon	99.08		True
CONTIG	tig00000293_pilon	33113	correct
14351995	14380727	28789	1	NW_019168381.1	tig00000294_pilon	99.52		True
local misassembly
14334695	14352160	46416	28994	NW_019168381.1	tig00000294_pilon	99.42		True
CONTIG	tig00000294_pilon	46416	correct
662851	664638	1796	1	NW_019167871.1	tig00000295_pilon	98.11		True
translocation
4733722	4743229	3887	13575	NW_019167960.1	tig00000295_pilon	96.2		True
CONTIG	tig00000295_pilon	13575	misassembled
11889294	11899531	1	10203	NW_019167993.1	tig00000296_pilon	98.32		True
CONTIG	tig00000296_pilon	15377	correct
19424	19649	1	226	NW_019168332.1	tig00000297_pilon	99.56		True
indel: indel (> 5bp)
19673	19841	227	395	NW_019168332.1	tig00000297_pilon	99.41		True
indel: indel (<= 5bp)
19843	19912	396	465	NW_019168332.1	tig00000297_pilon	100.0		True
indel: stretch of mismatches
19948	20584	501	1137	NW_019168332.1	tig00000297_pilon	96.7		True
local misassembly
20675	20824	1138	1287	NW_019168332.1	tig00000297_pilon	97.35		True
translocation
9883962	9889646	1288	6972	NW_019168004.1	tig00000297_pilon	99.88		True
translocation
18815	18945	6973	7103	NW_019168332.1	tig00000297_pilon	97.73		True
indel: indel (<= 5bp)
18946	19082	7105	7241	NW_019168332.1	tig00000297_pilon	95.62		True
local misassembly
19421	19577	7530	7686	NW_019168332.1	tig00000297_pilon	100.0		True
indel: indel (<= 5bp)
19579	19755	7687	7863	NW_019168332.1	tig00000297_pilon	100.0		True
indel: indel (<= 5bp)
19757	19856	7864	7963	NW_019168332.1	tig00000297_pilon	100.0		True
indel: indel (<= 5bp)
19870	19958	7973	8061	NW_019168332.1	tig00000297_pilon	97.75		True
indel: indel (<= 5bp)
20043	20146	8145	8248	NW_019168332.1	tig00000297_pilon	100.0		True
indel: indel (<= 5bp)
20148	20381	8249	8482	NW_019168332.1	tig00000297_pilon	98.72		True
CONTIG	tig00000297_pilon	8620	misassembled
14062157	14083100	6	20887	NW_019167960.1	tig00000299_pilon	99.06		True
CONTIG	tig00000299_pilon	20887	correct
7030724	7073713	42965	1	NW_019167971.1	tig00000300_pilon	99.59		True
CONTIG	tig00000300_pilon	42965	correct
12812436	12820975	8568	1	NW_019168381.1	tig00000301_pilon	97.01		True
relocation, inconsistency = 11597216
1214978	1215143	8645	8810	NW_019168381.1	tig00000301_pilon	96.99		True
local misassembly
1215815	1215965	9457	9607	NW_019168381.1	tig00000301_pilon	95.36		True
local misassembly
1216166	1216245	9759	9838	NW_019168381.1	tig00000301_pilon	95.0		True
indel: indel (> 5bp)
1216339	1216413	9907	9981	NW_019168381.1	tig00000301_pilon	97.33		True
indel: stretch of mismatches
1216492	1216631	10060	10199	NW_019168381.1	tig00000301_pilon	97.86		True
translocation
8129089	8129661	11489	10914	NW_019167993.1	tig00000301_pilon	96.2		True
CONTIG	tig00000301_pilon	15454	misassembled
6005938	6023694	17740	1	NW_019168015.1	tig00000302_pilon	98.6		True
CONTIG	tig00000302_pilon	17740	correct
12598069	12598352	15177	14894	NW_019167960.1	tig00000303_pilon	100.0		True
CONTIG	tig00000303_pilon	20428	correct_unaligned
20175097	20175391	1342	1047	NW_019168048.1	tig00000304_pilon	99.66		True
translocation
14605264	14605519	2045	2300	NW_019167993.1	tig00000304_pilon	99.22		True
translocation
11729737	11730047	2733	2423	NW_019168037.1	tig00000304_pilon	100.0		True
indel: indel (<= 5bp)
11729646	11729735	2823	2734	NW_019168037.1	tig00000304_pilon	100.0		True
indel: indel (<= 5bp)
11729357	11729645	3113	2825	NW_019168037.1	tig00000304_pilon	100.0		True
indel: indel (<= 5bp)
11729255	11729356	3216	3115	NW_019168037.1	tig00000304_pilon	100.0		True
indel: indel (<= 5bp)
11729087	11729239	3381	3229	NW_019168037.1	tig00000304_pilon	100.0		True
local misassembly
11728866	11728974	3784	3676	NW_019168037.1	tig00000304_pilon	100.0		True
indel: indel (<= 5bp)
11728781	11728863	3867	3785	NW_019168037.1	tig00000304_pilon	100.0		True
indel: indel (> 5bp)
11728229	11728656	4338	3911	NW_019168037.1	tig00000304_pilon	100.0		True
indel: indel (<= 5bp)
11725626	11728227	6940	4339	NW_019168037.1	tig00000304_pilon	99.88		True
translocation
7620817	7621632	7756	6941	NW_019168481.1	tig00000304_pilon	100.0		True
indel: indel (<= 5bp)
7618798	7620814	9773	7757	NW_019168481.1	tig00000304_pilon	99.16		True
indel: indel (> 5bp)
7618602	7618738	9982	9846	NW_019168481.1	tig00000304_pilon	95.62		True
indel: indel (<= 5bp)
7618100	7618597	10480	9983	NW_019168481.1	tig00000304_pilon	98.19		True
translocation
11715767	11724543	19677	10701	NW_019168037.1	tig00000304_pilon	97.45		True
translocation
6690944	6691779	19678	20513	NW_019168381.1	tig00000304_pilon	95.88		True
local misassembly
6691819	6691971	20600	20752	NW_019168381.1	tig00000304_pilon	99.35		True
translocation
2013	26869	20890	45796	NW_019168100.1	tig00000304_pilon	99.55		True
CONTIG	tig00000304_pilon	45796	misassembled
19627783	19627893	16993	17103	NW_019168381.1	tig00000305_pilon	100.0		True
unknown
19627915	19628397	17104	17586	NW_019168381.1	tig00000305_pilon	97.31		True
unknown
19628701	19628878	17891	18068	NW_019168381.1	tig00000305_pilon	96.63		True
unknown
19628879	19629319	18096	18536	NW_019168381.1	tig00000305_pilon	95.46		True
unknown
15444362	15444668	19216	18904	NW_019167838.1	tig00000305_pilon	95.21		True
unknown
CONTIG	tig00000305_pilon	35736	mis_unaligned
16085251	16088511	1	3266	NW_019167971.1	tig00000306_pilon	97.66		True
translocation
14863848	14864220	3329	3701	NW_019167893.1	tig00000306_pilon	95.44		True
translocation
10026650	10026773	5248	5371	NW_019168381.1	tig00000306_pilon	97.58		True
local misassembly
10027048	10027131	5573	5656	NW_019168381.1	tig00000306_pilon	96.43		True
local misassembly
10027315	10027394	5808	5887	NW_019168381.1	tig00000306_pilon	97.5		True
local misassembly
10027512	10027593	6016	6097	NW_019168381.1	tig00000306_pilon	96.34		True
indel: indel (<= 5bp)
10027595	10028019	6102	6526	NW_019168381.1	tig00000306_pilon	97.41		True
local misassembly
10028342	10028555	6844	7057	NW_019168381.1	tig00000306_pilon	95.33		True
local misassembly
10028859	10029010	7365	7516	NW_019168381.1	tig00000306_pilon	97.37		True
indel: indel (<= 5bp)
10029012	10029480	7521	7989	NW_019168381.1	tig00000306_pilon	96.59		True
indel: indel (<= 5bp)
10029481	10029608	7992	8119	NW_019168381.1	tig00000306_pilon	97.66		True
local misassembly
10029688	10030092	8206	8610	NW_019168381.1	tig00000306_pilon	96.05		True
indel: indel (<= 5bp)
10030093	10030778	8612	9297	NW_019168381.1	tig00000306_pilon	95.19		True
indel: indel (<= 5bp)
10030780	10030893	9298	9411	NW_019168381.1	tig00000306_pilon	97.37		True
indel: indel (<= 5bp)
10030929	10031203	9449	9723	NW_019168381.1	tig00000306_pilon	95.64		True
local misassembly
10031590	10031735	10115	10260	NW_019168381.1	tig00000306_pilon	98.63		True
indel: indel (<= 5bp)
10031737	10032694	10261	11218	NW_019168381.1	tig00000306_pilon	97.81		True
indel: indel (<= 5bp)
10032695	10032895	11220	11420	NW_019168381.1	tig00000306_pilon	97.51		True
indel: indel (<= 5bp)
10032907	10033145	11434	11672	NW_019168381.1	tig00000306_pilon	99.58		True
indel: indel (<= 5bp)
10033147	10033225	11673	11751	NW_019168381.1	tig00000306_pilon	100.0		True
local misassembly
10033326	10033542	11849	12065	NW_019168381.1	tig00000306_pilon	96.31		True
indel: indel (<= 5bp)
10033545	10033770	12066	12291	NW_019168381.1	tig00000306_pilon	98.23		True
indel: indel (<= 5bp)
10033790	10033907	12313	12430	NW_019168381.1	tig00000306_pilon	97.46		True
indel: indel (<= 5bp)
10033908	10034158	12432	12682	NW_019168381.1	tig00000306_pilon	97.61		True
CONTIG	tig00000306_pilon	12796	misassembled
2007301	2007384	1	84	NW_019168481.1	tig00000307_pilon	97.62		True
local misassembly
2007614	2007753	311	450	NW_019168481.1	tig00000307_pilon	95.0		True
indel: indel (<= 5bp)
2007804	2007905	496	597	NW_019168481.1	tig00000307_pilon	96.08		True
translocation
10027306	10027394	5882	5970	NW_019168381.1	tig00000307_pilon	95.51		True
local misassembly
10027595	10027911	6186	6502	NW_019168381.1	tig00000307_pilon	97.79		True
local misassembly
10028590	10028818	7170	7398	NW_019168381.1	tig00000307_pilon	96.94		True
indel: indel (<= 5bp)
10028859	10028941	7442	7524	NW_019168381.1	tig00000307_pilon	98.8		True
indel: indel (<= 5bp)
10028943	10029010	7525	7592	NW_019168381.1	tig00000307_pilon	97.06		True
indel: indel (<= 5bp)
10029045	10029476	7630	8061	NW_019168381.1	tig00000307_pilon	97.69		True
indel: indel (<= 5bp)
10029481	10029608	8068	8195	NW_019168381.1	tig00000307_pilon	95.31		True
local misassembly
10029688	10030092	8282	8686	NW_019168381.1	tig00000307_pilon	95.56		True
indel: indel (<= 5bp)
10030093	10030893	8688	9488	NW_019168381.1	tig00000307_pilon	96.13		True
indel: indel (<= 5bp)
10030894	10031203	9490	9799	NW_019168381.1	tig00000307_pilon	97.42		True
indel: indel (<= 5bp)
10031204	10031344	9801	9941	NW_019168381.1	tig00000307_pilon	95.04		True
local misassembly
10031589	10032694	10190	11295	NW_019168381.1	tig00000307_pilon	97.56		True
indel: indel (<= 5bp)
10032695	10033543	11297	12145	NW_019168381.1	tig00000307_pilon	95.29		True
indel: indel (<= 5bp)
10033552	10033770	12152	12370	NW_019168381.1	tig00000307_pilon	95.89		True
indel: indel (<= 5bp)
10033771	10034489	12372	13090	NW_019168381.1	tig00000307_pilon	96.38		True
indel: indel (<= 5bp)
10034490	10035052	13092	13654	NW_019168381.1	tig00000307_pilon	95.91		True
local misassembly
10035537	10036233	14136	14832	NW_019168381.1	tig00000307_pilon	97.42		True
indel: indel (<= 5bp)
10036235	10037553	14833	16151	NW_019168381.1	tig00000307_pilon	97.95		True
indel: indel (<= 5bp)
10037554	10037642	16153	16241	NW_019168381.1	tig00000307_pilon	96.63		True
indel: indel (<= 5bp)
10037643	10038150	16244	16751	NW_019168381.1	tig00000307_pilon	97.64		True
local misassembly
10038311	10038417	16910	17016	NW_019168381.1	tig00000307_pilon	95.33		True
local misassembly
10038529	10038691	17128	17290	NW_019168381.1	tig00000307_pilon	96.32		True
local misassembly
10038915	10038979	17444	17508	NW_019168381.1	tig00000307_pilon	95.38		True
indel: indel (<= 5bp)
10038980	10039076	17510	17606	NW_019168381.1	tig00000307_pilon	95.88		True
CONTIG	tig00000307_pilon	19375	misassembled
16874	29665	1	12828	NW_019168120.1	tig00000308_pilon	96.58		True
translocation
5168216	5170696	12829	15295	NW_019167993.1	tig00000308_pilon	98.41		True
CONTIG	tig00000308_pilon	15295	misassembled
886148	899510	13386	46	NW_019168004.1	tig00000309_pilon	98.54		True
CONTIG	tig00000309_pilon	13396	correct
426448	445004	18566	1	NW_019167993.1	tig00000310_pilon	99.78		True
CONTIG	tig00000310_pilon	18566	correct
4733717	4747282	13741	1	NW_019167960.1	tig00000311_pilon	96.34		True
translocation
7003220	7003294	13838	13912	NW_019167993.1	tig00000311_pilon	97.33		True
indel: indel (<= 5bp)
7003297	7003831	13913	14447	NW_019167993.1	tig00000311_pilon	96.45		True
indel: indel (<= 5bp)
7003833	7003976	14448	14591	NW_019167993.1	tig00000311_pilon	95.83		True
indel: indel (<= 5bp)
7003977	7004268	14593	14884	NW_019167993.1	tig00000311_pilon	98.29		True
local misassembly
7004334	7004439	15005	15110	NW_019167993.1	tig00000311_pilon	97.17		True
indel: indel (<= 5bp)
7004441	7004629	15111	15299	NW_019167993.1	tig00000311_pilon	98.94		True
indel: indel (<= 5bp)
7004630	7004933	15301	15604	NW_019167993.1	tig00000311_pilon	98.03		True
indel: indel (<= 5bp)
7004935	7005098	15605	15768	NW_019167993.1	tig00000311_pilon	96.95		True
translocation
2769460	2769947	17314	17798	NW_019167960.1	tig00000311_pilon	98.77		True
CONTIG	tig00000311_pilon	18629	misassembled
12114876	12131264	1	16380	NW_019167993.1	tig00000312_pilon	98.97		True
CONTIG	tig00000312_pilon	16380	correct
22627977	22629509	1529	1	NW_019168381.1	tig00000313_pilon	97.47		True
local misassembly
22603522	22627532	25552	1530	NW_019168381.1	tig00000313_pilon	95.58		True
CONTIG	tig00000313_pilon	25880	correct
10370	28094	17740	1	NW_019168169.1	tig00000314_pilon	99.54		True
CONTIG	tig00000314_pilon	17740	correct
5237800	5260000	1	22193	NW_019168049.1	tig00000315_pilon	99.52		True
CONTIG	tig00000315_pilon	22193	correct
1551875	1562592	10724	1	NW_019168015.1	tig00000316_pilon	98.12		True
CONTIG	tig00000316_pilon	10724	correct
15027997	15028412	1	415	NW_019168470.1	tig00000317_pilon	99.76		True
unknown
19220973	19221315	7306	7648	NW_019167849.1	tig00000317_pilon	100.0		True
unknown
CONTIG	tig00000317_pilon	24396	mis_unaligned
16743265	16761397	18117	1	NW_019167993.1	tig00000318_pilon	99.38		True
CONTIG	tig00000318_pilon	18122	correct
11243103	11260601	17499	1	NW_019168381.1	tig00000319_pilon	99.07		True
CONTIG	tig00000319_pilon	17499	correct
15935199	15935465	2583	2849	NW_019167982.1	tig00000320_pilon	100.0		True
CONTIG	tig00000320_pilon	22544	correct_unaligned
8585555	8585808	2629	2376	NW_019168492.1	tig00000321_pilon	100.0		True
unknown
11994235	11995877	14736	13095	NW_019167949.1	tig00000321_pilon	99.94		True
unknown
11982022	11986307	19131	14801	NW_019167949.1	tig00000321_pilon	97.97		True
unknown
11973715	11976351	21774	19146	NW_019167949.1	tig00000321_pilon	98.75		True
unknown
CONTIG	tig00000321_pilon	22466	mis_unaligned
22161647	22172784	2091	13211	NW_019168381.1	tig00000322_pilon	98.83		True
CONTIG	tig00000322_pilon	13211	correct
22603527	22629543	1	26083	NW_019168381.1	tig00000323_pilon	96.88		True
CONTIG	tig00000323_pilon	26083	correct
15303784	15304011	1716	1489	NW_019168492.1	tig00000324_pilon	100.0		True
CONTIG	tig00000324_pilon	17352	correct_unaligned
9980800	9987550	1	6746	NW_019167982.1	tig00000326_pilon	98.7		True
relocation, inconsistency = 1001
9988563	10001589	6758	19792	NW_019167982.1	tig00000326_pilon	99.53		True
CONTIG	tig00000326_pilon	19792	misassembled
7728518	7751237	22687	1	NW_019167982.1	tig00000327_pilon	99.38		True
CONTIG	tig00000327_pilon	22687	correct
9481324	9485874	8377	3811	NW_019168381.1	tig00000328_pilon	98.77		True
relocation, inconsistency = 90669
9380036	9389417	18946	9615	NW_019168381.1	tig00000328_pilon	97.63		True
local misassembly
9377662	9379100	20390	18947	NW_019168381.1	tig00000328_pilon	99.03		True
CONTIG	tig00000328_pilon	26095	misassembled
14556060	14573860	1	17764	NW_019168026.1	tig00000329_pilon	99.03		True
relocation, inconsistency = 776958
15350825	15351331	18281	17771	NW_019168026.1	tig00000329_pilon	96.87		True
relocation, inconsistency = 113137
15466009	15466120	19822	19933	NW_019168026.1	tig00000329_pilon	95.54		True
indel: stretch of mismatches
15466133	15466276	19946	20089	NW_019168026.1	tig00000329_pilon	97.92		True
indel: indel (<= 5bp)
15466278	15466504	20090	20316	NW_019168026.1	tig00000329_pilon	95.15		True
indel: indel (<= 5bp)
15466510	15466644	20323	20457	NW_019168026.1	tig00000329_pilon	95.56		True
CONTIG	tig00000329_pilon	23291	misassembled
5843316	5850963	1	7637	NW_019168026.1	tig00000330_pilon	98.73		True
translocation
2878705	2879080	8983	9362	NW_019168492.1	tig00000330_pilon	95.79		True
translocation
10027089	10027170	10077	10158	NW_019168381.1	tig00000330_pilon	96.34		True
local misassembly
10027512	10027593	10515	10596	NW_019168381.1	tig00000330_pilon	95.12		True
indel: indel (<= 5bp)
10027594	10027921	10599	10926	NW_019168381.1	tig00000330_pilon	96.95		True
local misassembly
10028335	10028555	11311	11531	NW_019168381.1	tig00000330_pilon	95.93		True
indel: indel (<= 5bp)
10028556	10028818	11533	11795	NW_019168381.1	tig00000330_pilon	96.2		True
indel: indel (<= 5bp)
10028862	10029010	11842	11990	NW_019168381.1	tig00000330_pilon	96.64		True
local misassembly
10029277	10029480	12269	12472	NW_019168381.1	tig00000330_pilon	97.55		True
indel: indel (<= 5bp)
10029481	10029608	12475	12602	NW_019168381.1	tig00000330_pilon	99.22		True
local misassembly
10029688	10029871	12689	12872	NW_019168381.1	tig00000330_pilon	98.37		True
indel: indel (<= 5bp)
10029875	10030092	12873	13090	NW_019168381.1	tig00000330_pilon	96.79		True
indel: indel (<= 5bp)
10030093	10030893	13092	13892	NW_019168381.1	tig00000330_pilon	96.75		True
indel: indel (<= 5bp)
10030894	10031203	13894	14203	NW_019168381.1	tig00000330_pilon	97.1		True
local misassembly
10031345	10031541	14345	14541	NW_019168381.1	tig00000330_pilon	96.45		True
indel: indel (<= 5bp)
10031590	10032050	14593	15053	NW_019168381.1	tig00000330_pilon	98.48		True
indel: indel (<= 5bp)
10032052	10032695	15054	15697	NW_019168381.1	tig00000330_pilon	96.58		True
indel: indel (<= 5bp)
10032696	10033544	15699	16547	NW_019168381.1	tig00000330_pilon	97.06		True
indel: indel (<= 5bp)
10033546	10033770	16548	16772	NW_019168381.1	tig00000330_pilon	95.11		True
local misassembly
10034543	10035052	17557	18066	NW_019168381.1	tig00000330_pilon	95.49		True
local misassembly
10035597	10037553	18613	20569	NW_019168381.1	tig00000330_pilon	96.47		True
indel: indel (<= 5bp)
10037554	10038150	20571	21167	NW_019168381.1	tig00000330_pilon	97.82		True
translocation
3008022	3008106	21413	21329	NW_019168048.1	tig00000330_pilon	95.29		True
local misassembly
3007282	3007390	22153	22045	NW_019168048.1	tig00000330_pilon	97.25		True
local misassembly
3006119	3006189	23427	23357	NW_019168048.1	tig00000330_pilon	98.59		True
indel: indel (> 5bp)
3005981	3006118	23572	23435	NW_019168048.1	tig00000330_pilon	98.55		True
translocation
5850970	5854531	23736	27278	NW_019168026.1	tig00000330_pilon	98.18		True
CONTIG	tig00000330_pilon	27278	misassembled
16705283	16719108	13835	1	NW_019167993.1	tig00000331_pilon	99.54		True
CONTIG	tig00000331_pilon	13835	correct
174086	196349	1	22320	NW_019168137.1	tig00000332_pilon	98.45		True
CONTIG	tig00000332_pilon	22320	correct
15294109	15317107	1	23021	NW_019167960.1	tig00000333_pilon	98.49		True
CONTIG	tig00000333_pilon	23021	correct
1855789	1857935	2141	1	NW_019167926.1	tig00000334_pilon	96.08		True
translocation
12822152	12835970	15977	2142	NW_019168381.1	tig00000334_pilon	99.48		True
translocation
68449	70035	17728	16118	NW_019167837.1	tig00000334_pilon	96.53		True
CONTIG	tig00000334_pilon	17728	misassembled
11319513	11343716	1	24190	NW_019168015.1	tig00000335_pilon	99.18		True
CONTIG	tig00000335_pilon	24190	correct
13172642	13173169	530	7	NW_019168004.1	tig00000336_pilon	95.5		True
translocation
54755	78636	635	24526	NW_019167835.1	tig00000336_pilon	98.28		True
CONTIG	tig00000336_pilon	24526	misassembled
12056892	12057603	12941	13652	NW_019167949.1	tig00000337_pilon	100.0		True
unknown
23679860	23680150	16793	16503	NW_019168381.1	tig00000337_pilon	100.0		True
unknown
CONTIG	tig00000337_pilon	27846	mis_unaligned
4798325	4801677	1	3363	NW_019167949.1	tig00000338_pilon	97.87		True
local misassembly
4801679	4820028	3979	22314	NW_019167949.1	tig00000338_pilon	98.05		True
CONTIG	tig00000338_pilon	22314	correct
338212	338340	18923	19051	NW_019168381.1	tig00000339_pilon	95.35		True
unknown
338923	339038	20142	20257	NW_019168381.1	tig00000339_pilon	96.55		True
unknown
339136	339278	20353	20495	NW_019168381.1	tig00000339_pilon	97.2		True
unknown
341934	342197	23408	23671	NW_019168381.1	tig00000339_pilon	96.21		True
unknown
CONTIG	tig00000339_pilon	30582	mis_unaligned
11302189	11302393	17350	17146	NW_019167949.1	tig00000340_pilon	98.05		True
CONTIG	tig00000340_pilon	31004	correct_unaligned
1466168	1479232	1	13037	NW_019167982.1	tig00000341_pilon	99.05		True
CONTIG	tig00000341_pilon	13037	correct
7690433	7703345	12894	1	NW_019167949.1	tig00000342_pilon	98.26		True
CONTIG	tig00000342_pilon	12894	correct
14456924	14469304	12483	1	NW_019168015.1	tig00000343_pilon	97.37		True
relocation, inconsistency = -15264
14465977	14472187	18727	12484	NW_019168015.1	tig00000343_pilon	97.08		True
CONTIG	tig00000343_pilon	18727	misassembled
949390	962716	1	13316	NW_019168049.1	tig00000344_pilon	99.3		True
CONTIG	tig00000344_pilon	13316	correct
11244622	11260104	1	15459	NW_019168026.1	tig00000345_pilon	98.93		True
CONTIG	tig00000345_pilon	15465	correct
16231839	16231936	921	1018	NW_019167926.1	tig00000346_pilon	97.96		True
indel: indel (<= 5bp)
16231951	16232045	1036	1130	NW_019167926.1	tig00000346_pilon	97.89		True
indel: indel (<= 5bp)
16232078	16232265	1164	1351	NW_019167926.1	tig00000346_pilon	95.21		True
indel: indel (<= 5bp)
16232269	16232364	1357	1452	NW_019167926.1	tig00000346_pilon	95.83		True
local misassembly
16232901	16233004	1973	2076	NW_019167926.1	tig00000346_pilon	97.12		True
translocation
18167432	18167547	2744	2629	NW_019168381.1	tig00000346_pilon	99.14		True
indel: indel (<= 5bp)
18167174	18167431	3003	2746	NW_019168381.1	tig00000346_pilon	96.9		True
indel: indel (<= 5bp)
18167050	18167148	3125	3027	NW_019168381.1	tig00000346_pilon	95.96		True
indel: stretch of mismatches
18166500	18167013	3675	3162	NW_019168381.1	tig00000346_pilon	97.28		True
indel: indel (<= 5bp)
18165420	18166498	4754	3676	NW_019168381.1	tig00000346_pilon	96.48		True
indel: indel (<= 5bp)
18164496	18165418	5677	4755	NW_019168381.1	tig00000346_pilon	97.51		True
indel: indel (<= 5bp)
18163893	18164493	6278	5678	NW_019168381.1	tig00000346_pilon	97.67		True
indel: indel (<= 5bp)
18163455	18163892	6718	6281	NW_019168381.1	tig00000346_pilon	96.8		True
local misassembly
18162676	18163055	7506	7127	NW_019168381.1	tig00000346_pilon	97.63		True
translocation
4741366	4742969	9149	7546	NW_019167960.1	tig00000346_pilon	96.45		True
indel: indel (<= 5bp)
4738436	4741361	12081	9156	NW_019167960.1	tig00000346_pilon	95.49		True
indel: indel (> 5bp)
4737510	4738435	13016	12091	NW_019167960.1	tig00000346_pilon	95.46		True
translocation
1592683	1592893	13082	13292	NW_019167937.1	tig00000346_pilon	97.16		True
indel: indel (<= 5bp)
1592895	1593370	13293	13768	NW_019167937.1	tig00000346_pilon	95.8		True
local misassembly
1593457	1593534	13863	13940	NW_019167937.1	tig00000346_pilon	96.15		True
local misassembly
1593718	1593801	14124	14207	NW_019167937.1	tig00000346_pilon	97.62		True
local misassembly
1594125	1594247	14479	14601	NW_019167937.1	tig00000346_pilon	97.56		True
local misassembly
1594744	1594905	15065	15226	NW_019167937.1	tig00000346_pilon	95.68		True
translocation
6182117	6182763	16769	16122	NW_019167949.1	tig00000346_pilon	95.39		True
CONTIG	tig00000346_pilon	17521	misassembled
12175740	12177202	1463	1	NW_019167949.1	tig00000347_pilon	97.9		True
CONTIG	tig00000347_pilon	14099	correct_unaligned
10381728	10393906	1	12186	NW_019167949.1	tig00000348_pilon	98.8		True
translocation
30583	30672	14889	14800	NW_019168007.1	tig00000348_pilon	98.89		True
indel: indel (<= 5bp)
30192	30561	15278	14909	NW_019168007.1	tig00000348_pilon	97.03		True
indel: indel (<= 5bp)
30100	30190	15369	15279	NW_019168007.1	tig00000348_pilon	95.6		True
indel: indel (<= 5bp)
29926	30030	15544	15440	NW_019168007.1	tig00000348_pilon	97.14		True
local misassembly
29357	29431	16142	16068	NW_019168007.1	tig00000348_pilon	96.0		True
indel: indel (<= 5bp)
29216	29304	16285	16197	NW_019168007.1	tig00000348_pilon	95.51		True
local misassembly
28996	29074	16505	16427	NW_019168007.1	tig00000348_pilon	96.2		True
indel: indel (<= 5bp)
28822	28995	16680	16507	NW_019168007.1	tig00000348_pilon	98.28		True
local misassembly
28638	28703	16867	16802	NW_019168007.1	tig00000348_pilon	95.45		True
indel: indel (<= 5bp)
28545	28629	16963	16879	NW_019168007.1	tig00000348_pilon	98.82		True
indel: indel (<= 5bp)
28464	28542	17042	16964	NW_019168007.1	tig00000348_pilon	97.47		True
indel: indel (<= 5bp)
28231	28463	17276	17044	NW_019168007.1	tig00000348_pilon	95.28		True
indel: stretch of mismatches
28112	28204	17395	17303	NW_019168007.1	tig00000348_pilon	96.77		True
indel: indel (<= 5bp)
27974	28045	17537	17466	NW_019168007.1	tig00000348_pilon	95.83		True
local misassembly
26889	26968	18627	18548	NW_019168007.1	tig00000348_pilon	96.25		True
local misassembly
26655	26728	18863	18790	NW_019168007.1	tig00000348_pilon	98.65		True
indel: indel (<= 5bp)
26457	26571	19063	18949	NW_019168007.1	tig00000348_pilon	96.52		True
local misassembly
26236	26309	19283	19210	NW_019168007.1	tig00000348_pilon	95.95		True
CONTIG	tig00000348_pilon	19844	misassembled
17788675	17808116	19489	1	NW_019167982.1	tig00000349_pilon	99.1		True
CONTIG	tig00000349_pilon	19489	correct
12544399	12570582	1	26185	NW_019168381.1	tig00000350_pilon	99.97		True
relocation, inconsistency = 16685
12587278	12587375	26196	26293	NW_019168381.1	tig00000350_pilon	96.94		True
local misassembly
12587486	12587665	26413	26592	NW_019168381.1	tig00000350_pilon	95.56		True
indel: indel (> 5bp)
12587690	12587951	26623	26884	NW_019168381.1	tig00000350_pilon	96.18		True
local misassembly
12588614	12588783	27068	27237	NW_019168381.1	tig00000350_pilon	97.65		True
local misassembly
12588900	12589127	27380	27607	NW_019168381.1	tig00000350_pilon	97.37		True
indel: indel (<= 5bp)
12589129	12589444	27608	27923	NW_019168381.1	tig00000350_pilon	97.15		True
local misassembly
12589752	12589865	28230	28343	NW_019168381.1	tig00000350_pilon	97.37		True
CONTIG	tig00000350_pilon	28343	misassembled
12088352	12102845	15201	739	NW_019168037.1	tig00000351_pilon	98.2		True
CONTIG	tig00000351_pilon	15201	correct
56145	59243	1	3087	NW_019167835.1	tig00000352_pilon	96.28		True
relocation, inconsistency = 33299
8191	22845	17750	3088	NW_019167835.1	tig00000352_pilon	99.47		True
CONTIG	tig00000352_pilon	17750	misassembled
10224520	10225997	1	1487	NW_019167993.1	tig00000353_pilon	97.19		True
local misassembly
10225997	10237219	2100	13309	NW_019167993.1	tig00000353_pilon	98.98		True
CONTIG	tig00000353_pilon	13317	correct
10048981	10059880	10912	1	NW_019167971.1	tig00000354_pilon	99.18		True
CONTIG	tig00000354_pilon	10912	correct
12051786	12052534	1	749	NW_019167949.1	tig00000355_pilon	100.0		True
CONTIG	tig00000355_pilon	17001	correct_unaligned
144679	155591	10873	1	NW_019168082.1	tig00000356_pilon	97.72		True
CONTIG	tig00000356_pilon	10873	correct
12092003	12092250	4026	4273	NW_019167949.1	tig00000357_pilon	100.0		True
CONTIG	tig00000357_pilon	10143	correct_unaligned
10806495	10819872	1	13351	NW_019167982.1	tig00000358_pilon	99.53		True
CONTIG	tig00000358_pilon	13351	correct
8606300	8612541	1	6267	NW_019167949.1	tig00000359_pilon	96.99		True
CONTIG	tig00000359_pilon	6267	correct
5878133	5896243	1	18093	NW_019167960.1	tig00000360_pilon	99.65		True
CONTIG	tig00000360_pilon	18093	correct
18700212	18711586	11375	1	NW_019167960.1	tig00000361_pilon	99.33		True
CONTIG	tig00000361_pilon	11375	correct
10863079	10878069	1	14952	NW_019167993.1	tig00000362_pilon	98.54		True
CONTIG	tig00000362_pilon	14952	correct
14322247	14345599	1	23281	NW_019168015.1	tig00000363_pilon	98.56		True
CONTIG	tig00000363_pilon	23281	correct
5395266	5406597	11330	1	NW_019168049.1	tig00000364_pilon	99.15		True
CONTIG	tig00000364_pilon	11330	correct
8192697	8199186	1	6520	NW_019168015.1	tig00000365_pilon	98.51		True
local misassembly
8199296	8209841	6521	17089	NW_019168015.1	tig00000365_pilon	97.2		True
CONTIG	tig00000365_pilon	17089	correct
9643922	9656765	1	12841	NW_019168015.1	tig00000366_pilon	98.99		True
CONTIG	tig00000366_pilon	12841	correct
5288703	5310253	1	21543	NW_019167960.1	tig00000367_pilon	98.63		True
CONTIG	tig00000367_pilon	21543	correct
1264457	1281522	17048	1	NW_019167982.1	tig00000368_pilon	99.47		True
CONTIG	tig00000368_pilon	17048	correct
12986488	12997407	10916	1	NW_019167960.1	tig00000369_pilon	99.61		True
relocation, inconsistency = 27437
12958720	12958855	11247	11112	NW_019167960.1	tig00000369_pilon	97.79		True
local misassembly
12958017	12958121	11940	11836	NW_019167960.1	tig00000369_pilon	95.24		True
local misassembly
12957426	12957490	12518	12454	NW_019167960.1	tig00000369_pilon	95.38		True
local misassembly
12956588	12957071	13442	12959	NW_019167960.1	tig00000369_pilon	95.04		True
CONTIG	tig00000369_pilon	13640	misassembled
14352765	14371499	1	18753	NW_019167960.1	tig00000370_pilon	99.24		True
CONTIG	tig00000370_pilon	18753	correct
9862861	9875234	12360	1	NW_019168037.1	tig00000371_pilon	98.97		True
CONTIG	tig00000371_pilon	12360	correct
7417266	7417352	3210	3124	NW_019167915.1	tig00000372_pilon	96.55		True
unknown
7417125	7417192	3341	3274	NW_019167915.1	tig00000372_pilon	100.0		True
unknown
7416871	7417124	3596	3343	NW_019167915.1	tig00000372_pilon	95.67		True
unknown
7416784	7416870	3684	3598	NW_019167915.1	tig00000372_pilon	96.55		True
unknown
7416172	7416265	4230	4137	NW_019167915.1	tig00000372_pilon	96.81		True
unknown
7415951	7416114	4568	4405	NW_019167915.1	tig00000372_pilon	96.34		True
unknown
7415798	7415876	4718	4640	NW_019167915.1	tig00000372_pilon	97.47		True
unknown
7415671	7415741	4789	4719	NW_019167915.1	tig00000372_pilon	95.77		True
unknown
2039599	2039722	4973	5096	NW_019168015.1	tig00000372_pilon	96.77		True
unknown
2039974	2040233	5351	5610	NW_019168015.1	tig00000372_pilon	96.54		True
unknown
2040235	2040421	5611	5797	NW_019168015.1	tig00000372_pilon	97.33		True
unknown
2040505	2041469	5882	6846	NW_019168015.1	tig00000372_pilon	95.44		True
unknown
2041583	2042547	6960	7924	NW_019168015.1	tig00000372_pilon	95.13		True
unknown
CONTIG	tig00000372_pilon	9286	mis_unaligned
8762483	8782356	1	19875	NW_019168037.1	tig00000373_pilon	98.6		True
CONTIG	tig00000373_pilon	19875	correct
16876870	16877011	142	1	NW_019168159.1	tig00000374_pilon	98.59		True
indel: indel (<= 5bp)
16876739	16876868	272	143	NW_019168159.1	tig00000374_pilon	96.15		True
indel: indel (<= 5bp)
16876654	16876736	355	273	NW_019168159.1	tig00000374_pilon	97.59		True
relocation, inconsistency = 1119365
15756636	15756736	1008	908	NW_019168159.1	tig00000374_pilon	95.05		True
indel: indel (<= 5bp)
15756568	15756635	1077	1010	NW_019168159.1	tig00000374_pilon	100.0		True
indel: indel (<= 5bp)
15756502	15756566	1142	1078	NW_019168159.1	tig00000374_pilon	95.38		True
indel: indel (<= 5bp)
15756420	15756500	1223	1143	NW_019168159.1	tig00000374_pilon	97.53		True
indel: indel (<= 5bp)
15756129	15756396	1516	1249	NW_019168159.1	tig00000374_pilon	98.51		True
indel: indel (<= 5bp)
15755795	15756127	1849	1517	NW_019168159.1	tig00000374_pilon	96.7		True
indel: indel (<= 5bp)
15755610	15755784	2032	1858	NW_019168159.1	tig00000374_pilon	99.43		True
indel: indel (<= 5bp)
15755392	15755608	2249	2033	NW_019168159.1	tig00000374_pilon	98.62		True
local misassembly
15755192	15755291	2349	2250	NW_019168159.1	tig00000374_pilon	99.0		True
indel: indel (<= 5bp)
15754999	15755140	2541	2400	NW_019168159.1	tig00000374_pilon	95.07		True
indel: indel (<= 5bp)
15754849	15754938	2692	2603	NW_019168159.1	tig00000374_pilon	97.78		True
local misassembly
15754576	15754650	2962	2888	NW_019168159.1	tig00000374_pilon	96.0		True
local misassembly
15754200	15754267	3333	3266	NW_019168159.1	tig00000374_pilon	97.06		True
local misassembly
15753883	15754001	3674	3556	NW_019168159.1	tig00000374_pilon	98.32		True
indel: indel (> 5bp)
15753669	15753785	3867	3751	NW_019168159.1	tig00000374_pilon	99.15		True
indel: indel (<= 5bp)
15753194	15753666	4340	3868	NW_019168159.1	tig00000374_pilon	97.04		True
indel: indel (<= 5bp)
15753112	15753193	4424	4343	NW_019168159.1	tig00000374_pilon	97.56		True
indel: indel (<= 5bp)
15752857	15753110	4678	4425	NW_019168159.1	tig00000374_pilon	97.24		True
indel: indel (<= 5bp)
15752506	15752855	5028	4679	NW_019168159.1	tig00000374_pilon	95.71		True
relocation, inconsistency = 578735
15173610	15173701	5098	5189	NW_019168159.1	tig00000374_pilon	96.74		True
local misassembly
15173900	15173997	5434	5531	NW_019168159.1	tig00000374_pilon	95.92		True
indel: indel (<= 5bp)
15173999	15174144	5532	5677	NW_019168159.1	tig00000374_pilon	96.58		True
indel: indel (<= 5bp)
15174146	15174427	5678	5959	NW_019168159.1	tig00000374_pilon	98.23		True
indel: indel (<= 5bp)
15174481	15175310	6010	6839	NW_019168159.1	tig00000374_pilon	97.23		True
translocation
10027595	10027799	6974	7178	NW_019168381.1	tig00000374_pilon	97.56		True
local misassembly
10028342	10028546	7721	7925	NW_019168381.1	tig00000374_pilon	95.12		True
local misassembly
10028675	10028818	8053	8196	NW_019168381.1	tig00000374_pilon	96.53		True
indel: indel (<= 5bp)
10028859	10029011	8240	8392	NW_019168381.1	tig00000374_pilon	98.69		True
indel: indel (<= 5bp)
10029044	10029478	8428	8862	NW_019168381.1	tig00000374_pilon	96.78		True
indel: indel (<= 5bp)
10029481	10029608	8867	8994	NW_019168381.1	tig00000374_pilon	99.22		True
local misassembly
10029688	10030092	9081	9485	NW_019168381.1	tig00000374_pilon	96.54		True
indel: indel (<= 5bp)
10030093	10030893	9487	10287	NW_019168381.1	tig00000374_pilon	96.75		True
local misassembly
10031204	10031344	10600	10740	NW_019168381.1	tig00000374_pilon	95.74		True
indel: indel (<= 5bp)
10031345	10031538	10742	10935	NW_019168381.1	tig00000374_pilon	96.91		True
indel: indel (<= 5bp)
10031589	10031915	10989	11315	NW_019168381.1	tig00000374_pilon	99.39		True
indel: indel (<= 5bp)
10031918	10032694	11316	12092	NW_019168381.1	tig00000374_pilon	98.84		True
indel: indel (<= 5bp)
10032695	10033544	12094	12943	NW_019168381.1	tig00000374_pilon	97.29		True
indel: indel (<= 5bp)
10033546	10034243	12944	13641	NW_019168381.1	tig00000374_pilon	97.71		True
local misassembly
10034509	10035267	13918	14676	NW_019168381.1	tig00000374_pilon	95.78		True
local misassembly
10035537	10037445	14950	16858	NW_019168381.1	tig00000374_pilon	97.43		True
indel: indel (<= 5bp)
10037447	10037553	16859	16965	NW_019168381.1	tig00000374_pilon	96.26		True
indel: indel (<= 5bp)
10037554	10037642	16967	17055	NW_019168381.1	tig00000374_pilon	96.63		True
local misassembly
10037893	10038141	17299	17547	NW_019168381.1	tig00000374_pilon	99.2		True
indel: indel (> 5bp)
10038152	10038241	17548	17637	NW_019168381.1	tig00000374_pilon	96.67		True
indel: indel (<= 5bp)
10038243	10038313	17638	17708	NW_019168381.1	tig00000374_pilon	95.77		True
indel: indel (<= 5bp)
10038315	10038685	17709	18079	NW_019168381.1	tig00000374_pilon	95.42		True
indel: indel (> 5bp)
10038695	10038780	18080	18165	NW_019168381.1	tig00000374_pilon	96.51		True
CONTIG	tig00000374_pilon	18595	misassembled
10027146	10039572	18704	6329	NW_019168381.1	tig00000375_pilon	95.13		True
CONTIG	tig00000375_pilon	24232	correct
10739103	10753543	6149	20589	NW_019168381.1	tig00000376_pilon	99.97		True
CONTIG	tig00000376_pilon	24857	correct
16479900	16502748	22847	1	NW_019167993.1	tig00000377_pilon	99.73		True
CONTIG	tig00000377_pilon	22847	correct
8986	22269	1	13339	NW_019168393.1	tig00000378_pilon	97.05		True
CONTIG	tig00000378_pilon	13346	correct
11341318	11362444	3	21059	NW_019168381.1	tig00000379_pilon	99.24		True
CONTIG	tig00000379_pilon	21059	correct
11319534	11333273	13719	1	NW_019167982.1	tig00000380_pilon	98.92		True
local misassembly
11314498	11319040	18234	13720	NW_019167982.1	tig00000380_pilon	97.42		True
translocation
11741613	11742039	18277	18703	NW_019168381.1	tig00000380_pilon	96.49		True
translocation
11384402	11384617	20393	20178	NW_019167904.1	tig00000380_pilon	99.54		True
indel: indel (> 5bp)
11384071	11384311	20648	20408	NW_019167904.1	tig00000380_pilon	97.51		True
indel: indel (> 5bp)
11383963	11384070	20839	20732	NW_019167904.1	tig00000380_pilon	98.15		True
indel: indel (<= 5bp)
11383895	11383962	20908	20841	NW_019167904.1	tig00000380_pilon	97.06		True
translocation
15123007	15123088	21002	21083	NW_019168026.1	tig00000380_pilon	97.56		True
indel: indel (<= 5bp)
15123089	15123308	21085	21304	NW_019168026.1	tig00000380_pilon	96.82		True
indel: indel (<= 5bp)
15123309	15124396	21306	22393	NW_019168026.1	tig00000380_pilon	98.9		True
indel: indel (> 5bp)
15124408	15124491	22394	22477	NW_019168026.1	tig00000380_pilon	100.0		True
indel: indel (<= 5bp)
15124536	15124865	22525	22854	NW_019168026.1	tig00000380_pilon	99.39		True
indel: indel (<= 5bp)
15124925	15124996	22910	22981	NW_019168026.1	tig00000380_pilon	100.0		True
translocation
1950547	1950860	22982	23295	NW_019167937.1	tig00000380_pilon	95.86		True
indel: indel (> 5bp)
1950901	1950978	23314	23391	NW_019167937.1	tig00000380_pilon	96.15		True
indel: indel (<= 5bp)
1950979	1951413	23393	23827	NW_019167937.1	tig00000380_pilon	97.7		True
indel: indel (<= 5bp)
1951415	1951967	23828	24380	NW_019167937.1	tig00000380_pilon	98.19		True
translocation
11747790	11748116	24381	24707	NW_019168381.1	tig00000380_pilon	96.95		True
local misassembly
11748735	11749151	25329	25745	NW_019168381.1	tig00000380_pilon	96.4		True
indel: stretch of mismatches
11749207	11749293	25801	25887	NW_019168381.1	tig00000380_pilon	95.4		True
indel: indel (<= 5bp)
11749295	11749721	25888	26314	NW_019168381.1	tig00000380_pilon	98.13		True
indel: indel (<= 5bp)
11749722	11749878	26319	26475	NW_019168381.1	tig00000380_pilon	97.45		True
local misassembly
11750042	11750113	26645	26716	NW_019168381.1	tig00000380_pilon	100.0		True
local misassembly
11750312	11750401	26834	26923	NW_019168381.1	tig00000380_pilon	95.56		True
translocation
11314227	11314503	28265	27989	NW_019167982.1	tig00000380_pilon	99.28		True
local misassembly
11313276	11313630	29325	28971	NW_019167982.1	tig00000380_pilon	100.0		True
indel: indel (<= 5bp)
11313085	11313275	29517	29327	NW_019167982.1	tig00000380_pilon	100.0		True
indel: indel (<= 5bp)
11312976	11313084	29627	29519	NW_019167982.1	tig00000380_pilon	100.0		True
CONTIG	tig00000380_pilon	29847	misassembled
15695029	15707517	12481	1	NW_019168004.1	tig00000381_pilon	99.4		True
CONTIG	tig00000381_pilon	12481	correct
16642399	16642481	31	113	NW_019167982.1	tig00000382_pilon	97.59		True
unknown
16642815	16642931	446	562	NW_019167982.1	tig00000382_pilon	95.73		True
unknown
16643093	16643291	710	908	NW_019167982.1	tig00000382_pilon	96.48		True
unknown
16643359	16643455	973	1069	NW_019167982.1	tig00000382_pilon	98.97		True
unknown
16643456	16643815	1073	1432	NW_019167982.1	tig00000382_pilon	95.56		True
unknown
16644586	16644664	2202	2280	NW_019167982.1	tig00000382_pilon	98.73		True
unknown
16646597	16646744	4214	4361	NW_019167982.1	tig00000382_pilon	95.27		True
unknown
16646906	16647006	4520	4620	NW_019167982.1	tig00000382_pilon	97.03		True
unknown
16647007	16647352	4622	4967	NW_019167982.1	tig00000382_pilon	96.53		True
unknown
16648508	16648641	6124	6257	NW_019167982.1	tig00000382_pilon	97.01		True
unknown
16535798	16536221	6823	6400	NW_019167982.1	tig00000382_pilon	96.46		True
unknown
16582850	16583860	7247	8257	NW_019167982.1	tig00000382_pilon	96.54		True
unknown
16616044	16616196	8978	9130	NW_019167982.1	tig00000382_pilon	96.08		True
unknown
16616714	16616781	9649	9716	NW_019167982.1	tig00000382_pilon	97.06		True
unknown
16616876	16617177	9810	10111	NW_019167982.1	tig00000382_pilon	95.7		True
unknown
16617529	16617678	10464	10613	NW_019167982.1	tig00000382_pilon	98.67		True
unknown
16617679	16618208	10615	11144	NW_019167982.1	tig00000382_pilon	95.85		True
unknown
16618220	16618288	11156	11224	NW_019167982.1	tig00000382_pilon	98.55		True
unknown
16618289	16618473	11242	11426	NW_019167982.1	tig00000382_pilon	97.84		True
unknown
16618474	16618743	11429	11698	NW_019167982.1	tig00000382_pilon	98.89		True
unknown
16587296	16587368	11700	11772	NW_019167982.1	tig00000382_pilon	98.63		True
unknown
16587394	16587639	11796	12041	NW_019167982.1	tig00000382_pilon	96.75		True
unknown
16587640	16588041	12043	12444	NW_019167982.1	tig00000382_pilon	98.76		True
unknown
16588042	16588237	12446	12641	NW_019167982.1	tig00000382_pilon	98.47		True
unknown
16588238	16588304	12643	12709	NW_019167982.1	tig00000382_pilon	97.01		True
unknown
16588306	16588446	12710	12850	NW_019167982.1	tig00000382_pilon	98.58		True
unknown
16588449	16588694	12851	13096	NW_019167982.1	tig00000382_pilon	96.75		True
unknown
16588699	16589042	13097	13440	NW_019167982.1	tig00000382_pilon	97.09		True
unknown
16589043	16589110	13443	13510	NW_019167982.1	tig00000382_pilon	95.59		True
unknown
CONTIG	tig00000382_pilon	13532	mis_unaligned
8738777	8754800	15979	1	NW_019168015.1	tig00000383_pilon	98.43		True
CONTIG	tig00000383_pilon	15979	correct
7948294	7959552	11240	1	NW_019167971.1	tig00000384_pilon	98.89		True
relocation, inconsistency = 1285
7946105	7947008	12136	11241	NW_019167971.1	tig00000384_pilon	97.49		True
CONTIG	tig00000384_pilon	12136	misassembled
519393	534576	1	15112	NW_019167982.1	tig00000385_pilon	99.02		True
CONTIG	tig00000385_pilon	15112	correct
15861153	15861226	3472	3399	NW_019168381.1	tig00000386_pilon	98.65		True
unknown
15861086	15861151	3538	3473	NW_019168381.1	tig00000386_pilon	96.97		True
unknown
15860561	15860680	4076	3957	NW_019168381.1	tig00000386_pilon	95.83		True
unknown
15860156	15860454	4451	4153	NW_019168381.1	tig00000386_pilon	96.66		True
unknown
15860059	15860154	4547	4452	NW_019168381.1	tig00000386_pilon	97.92		True
unknown
15859846	15860058	4761	4549	NW_019168381.1	tig00000386_pilon	97.18		True
unknown
15859581	15859710	5027	4898	NW_019168381.1	tig00000386_pilon	96.15		True
unknown
15857630	15857721	6758	6667	NW_019168381.1	tig00000386_pilon	97.83		True
unknown
15856827	15857043	7569	7353	NW_019168381.1	tig00000386_pilon	98.16		True
unknown
15856625	15856826	7772	7571	NW_019168381.1	tig00000386_pilon	98.51		True
unknown
15856522	15856622	7873	7773	NW_019168381.1	tig00000386_pilon	100.0		True
unknown
15856243	15856361	8116	7998	NW_019168381.1	tig00000386_pilon	97.48		True
unknown
15855414	15856242	8946	8118	NW_019168381.1	tig00000386_pilon	96.74		True
unknown
15855311	15855412	9048	8947	NW_019168381.1	tig00000386_pilon	95.1		True
unknown
15854243	15854464	10132	9911	NW_019168381.1	tig00000386_pilon	97.3		True
unknown
18543846	18544155	11309	11000	NW_019167871.1	tig00000386_pilon	95.81		True
unknown
18542279	18542391	12870	12758	NW_019167871.1	tig00000386_pilon	95.58		True
unknown
CONTIG	tig00000386_pilon	13323	mis_unaligned
16888936	16919445	1	30547	NW_019168381.1	tig00000387_pilon	98.99		True
CONTIG	tig00000387_pilon	30547	correct
1	8970	8901	1	NW_019167978.1	tig00000388_pilon	96.84		True
relocation, inconsistency = -5647
5127	5340	9422	9209	NW_019167978.1	tig00000388_pilon	95.33		True
indel: indel (<= 5bp)
4986	5126	9564	9424	NW_019167978.1	tig00000388_pilon	96.45		True
indel: indel (> 5bp)
4761	4953	9775	9583	NW_019167978.1	tig00000388_pilon	98.45		True
indel: indel (<= 5bp)
4672	4759	9863	9776	NW_019167978.1	tig00000388_pilon	100.0		True
indel: stretch of mismatches
4515	4600	10020	9935	NW_019167978.1	tig00000388_pilon	98.84		True
indel: indel (<= 5bp)
4088	4461	10449	10076	NW_019167978.1	tig00000388_pilon	97.06		True
CONTIG	tig00000388_pilon	13147	misassembled
16682569	16682788	3199	2980	NW_019168492.1	tig00000389_pilon	95.45		True
unknown
16681709	16681821	3992	3880	NW_019168492.1	tig00000389_pilon	97.35		True
unknown
5742797	5742882	13812	13897	NW_019167926.1	tig00000389_pilon	96.51		True
unknown
5742883	5743891	13899	14907	NW_019167926.1	tig00000389_pilon	97.52		True
unknown
5744208	5744319	15227	15338	NW_019167926.1	tig00000389_pilon	95.54		True
unknown
5744320	5744419	15340	15439	NW_019167926.1	tig00000389_pilon	98.0		True
unknown
5744599	5744696	15632	15729	NW_019167926.1	tig00000389_pilon	96.94		True
unknown
5744697	5744805	15735	15843	NW_019167926.1	tig00000389_pilon	97.25		True
unknown
5744807	5744884	15844	15921	NW_019167926.1	tig00000389_pilon	100.0		True
unknown
5744888	5744996	15922	16030	NW_019167926.1	tig00000389_pilon	97.25		True
unknown
CONTIG	tig00000389_pilon	16094	mis_unaligned
25633652	25633974	5918	5596	NW_019167937.1	tig00000390_pilon	100.0		True
unknown
11299376	11299667	9066	8782	NW_019167949.1	tig00000390_pilon	97.26		True
unknown
CONTIG	tig00000390_pilon	20661	mis_unaligned
10198593	10208600	9997	13	NW_019167993.1	tig00000391_pilon	99.23		True
CONTIG	tig00000391_pilon	9997	correct
62941	73205	10216	1	NW_019167835.1	tig00000392_pilon	98.27		True
relocation, inconsistency = 55096
6073	7844	10217	11987	NW_019167835.1	tig00000392_pilon	99.49		True
CONTIG	tig00000392_pilon	11987	misassembled
60266	68150	9288	1417	NW_019167835.1	tig00000393_pilon	97.62		True
CONTIG	tig00000393_pilon	9288	correct
14231275	14231609	5579	5918	NW_019167971.1	tig00000394_pilon	96.5		True
CONTIG	tig00000394_pilon	6991	correct_unaligned
19684278	19684379	1581	1682	NW_019168381.1	tig00000395_pilon	100.0		True
unknown
19684983	19685064	2212	2293	NW_019168381.1	tig00000395_pilon	95.12		True
unknown
CONTIG	tig00000395_pilon	9123	mis_unaligned
11315274	11327401	12113	1	NW_019167982.1	tig00000396_pilon	99.46		True
CONTIG	tig00000396_pilon	12113	correct
11830244	11843675	1	13428	NW_019167960.1	tig00000397_pilon	99.46		True
CONTIG	tig00000397_pilon	13428	correct
22505863	22505982	237	118	NW_019168381.1	tig00000398_pilon	96.67		True
CONTIG	tig00000398_pilon	9346	correct_unaligned
CONTIG	tig00000399_pilon	12608	unaligned
CONTIG	tig00000400_pilon	8111	unaligned
7109870	7109992	4209	4331	NW_019167960.1	tig00000401_pilon	95.93		True
unknown
7110350	7110432	4690	4772	NW_019167960.1	tig00000401_pilon	96.39		True
unknown
7110450	7110560	4773	4883	NW_019167960.1	tig00000401_pilon	95.5		True
unknown
7110862	7110938	5125	5201	NW_019167960.1	tig00000401_pilon	96.1		True
unknown
11932866	11933015	8273	8422	NW_019167993.1	tig00000401_pilon	96.0		True
unknown
11933016	11933445	8428	8857	NW_019167993.1	tig00000401_pilon	97.67		True
unknown
11933461	11933927	8858	9324	NW_019167993.1	tig00000401_pilon	97.22		True
unknown
11933928	11934593	9326	9991	NW_019167993.1	tig00000401_pilon	95.05		True
unknown
11934643	11934737	10041	10135	NW_019167993.1	tig00000401_pilon	96.84		True
unknown
11935293	11935543	10746	10996	NW_019167993.1	tig00000401_pilon	96.02		True
unknown
CONTIG	tig00000401_pilon	17617	mis_unaligned
9458619	9471962	13318	1	NW_019168049.1	tig00000402_pilon	99.14		True
CONTIG	tig00000402_pilon	13318	correct
14832369	14846573	14242	1	NW_019167993.1	tig00000403_pilon	96.91		True
CONTIG	tig00000403_pilon	14242	correct
12877842	12896842	1	19070	NW_019168015.1	tig00000404_pilon	97.91		True
CONTIG	tig00000404_pilon	19070	correct
1133108	1140643	4	7553	NW_019168004.1	tig00000405_pilon	99.0		True
CONTIG	tig00000405_pilon	7553	correct
11832295	11841192	1	8897	NW_019168037.1	tig00000406_pilon	99.14		True
local misassembly
11841193	11844554	9378	12728	NW_019168037.1	tig00000406_pilon	97.53		True
CONTIG	tig00000406_pilon	12728	correct
13631773	13643966	1	12144	NW_019168037.1	tig00000407_pilon	96.67		True
CONTIG	tig00000407_pilon	12144	correct
3005813	3005903	487	397	NW_019168049.1	tig00000408_pilon	98.9		True
local misassembly
3004982	3005057	1317	1242	NW_019168049.1	tig00000408_pilon	97.37		True
local misassembly
3004702	3004793	1600	1509	NW_019168049.1	tig00000408_pilon	96.74		True
local misassembly
3004043	3004182	2259	2120	NW_019168049.1	tig00000408_pilon	95.71		True
local misassembly
3003643	3003865	2659	2437	NW_019168049.1	tig00000408_pilon	95.07		True
indel: indel (<= 5bp)
3003423	3003642	2880	2661	NW_019168049.1	tig00000408_pilon	97.27		True
indel: indel (<= 5bp)
3003337	3003421	2965	2881	NW_019168049.1	tig00000408_pilon	97.65		True
indel: indel (<= 5bp)
3003219	3003314	3087	2992	NW_019168049.1	tig00000408_pilon	96.88		True
indel: indel (<= 5bp)
3003123	3003212	3187	3098	NW_019168049.1	tig00000408_pilon	97.78		True
indel: indel (<= 5bp)
3002964	3003122	3347	3189	NW_019168049.1	tig00000408_pilon	96.86		True
indel: indel (<= 5bp)
3002847	3002963	3465	3349	NW_019168049.1	tig00000408_pilon	98.29		True
indel: indel (<= 5bp)
3002670	3002842	3639	3467	NW_019168049.1	tig00000408_pilon	99.42		True
indel: indel (> 5bp)
3002573	3002643	3710	3640	NW_019168049.1	tig00000408_pilon	100.0		True
indel: indel (<= 5bp)
3002391	3002572	3893	3712	NW_019168049.1	tig00000408_pilon	96.15		True
indel: indel (<= 5bp)
3002281	3002389	4002	3894	NW_019168049.1	tig00000408_pilon	100.0		True
indel: indel (<= 5bp)
3001509	3002279	4773	4003	NW_019168049.1	tig00000408_pilon	100.0		True
indel: indel (<= 5bp)
3001298	3001508	4985	4775	NW_019168049.1	tig00000408_pilon	100.0		True
indel: indel (<= 5bp)
3001075	3001214	5209	5070	NW_019168049.1	tig00000408_pilon	97.86		True
local misassembly
3000437	3000782	5815	5470	NW_019168049.1	tig00000408_pilon	98.55		True
indel: indel (<= 5bp)
3000335	3000427	5919	5827	NW_019168049.1	tig00000408_pilon	98.92		True
indel: indel (<= 5bp)
3000052	3000334	6205	5923	NW_019168049.1	tig00000408_pilon	98.94		True
translocation
20975	21108	6515	6382	NW_019168152.1	tig00000408_pilon	95.52		True
local misassembly
20661	20817	6935	6779	NW_019168152.1	tig00000408_pilon	95.54		True
indel: indel (<= 5bp)
20317	20660	7280	6937	NW_019168152.1	tig00000408_pilon	96.47		True
translocation
10527951	10532093	11439	7281	NW_019167838.1	tig00000408_pilon	96.26		True
translocation
2999793	3000061	11791	11523	NW_019168049.1	tig00000408_pilon	98.51		True
indel: indel (<= 5bp)
2999089	2999791	12494	11792	NW_019168049.1	tig00000408_pilon	97.87		True
local misassembly
2998626	2998942	12945	12629	NW_019168049.1	tig00000408_pilon	98.42		True
indel: indel (> 5bp)
2998285	2998555	13277	13007	NW_019168049.1	tig00000408_pilon	96.68		True
local misassembly
2997981	2998104	13589	13466	NW_019168049.1	tig00000408_pilon	97.58		True
indel: indel (<= 5bp)
2997769	2997980	13802	13591	NW_019168049.1	tig00000408_pilon	96.23		True
indel: indel (<= 5bp)
2997600	2997764	13967	13803	NW_019168049.1	tig00000408_pilon	96.36		True
indel: indel (<= 5bp)
2997437	2997596	14129	13970	NW_019168049.1	tig00000408_pilon	96.25		True
indel: indel (<= 5bp)
2996927	2997436	14640	14131	NW_019168049.1	tig00000408_pilon	95.1		True
local misassembly
2996383	2996581	15186	14988	NW_019168049.1	tig00000408_pilon	96.98		True
indel: indel (> 5bp)
2996028	2996370	15529	15187	NW_019168049.1	tig00000408_pilon	97.08		True
indel: indel (<= 5bp)
2995827	2996027	15732	15532	NW_019168049.1	tig00000408_pilon	96.52		True
indel: indel (<= 5bp)
2995625	2995812	15935	15748	NW_019168049.1	tig00000408_pilon	99.47		True
indel: indel (<= 5bp)
2995531	2995624	16030	15937	NW_019168049.1	tig00000408_pilon	96.81		True
indel: indel (<= 5bp)
2995312	2995471	16253	16094	NW_019168049.1	tig00000408_pilon	95.62		True
local misassembly
2994954	2995085	16606	16475	NW_019168049.1	tig00000408_pilon	96.97		True
indel: indel (<= 5bp)
2994633	2994889	16929	16673	NW_019168049.1	tig00000408_pilon	95.72		True
indel: indel (<= 5bp)
2994362	2994631	17199	16930	NW_019168049.1	tig00000408_pilon	97.41		True
indel: stretch of mismatches
2994227	2994311	17334	17250	NW_019168049.1	tig00000408_pilon	97.65		True
indel: stretch of mismatches
2994143	2994221	17418	17340	NW_019168049.1	tig00000408_pilon	96.2		True
indel: stretch of mismatches
2993689	2994062	17872	17499	NW_019168049.1	tig00000408_pilon	98.4		True
local misassembly
2993455	2993527	18111	18039	NW_019168049.1	tig00000408_pilon	97.26		True
local misassembly
2993228	2993324	18337	18241	NW_019168049.1	tig00000408_pilon	97.94		True
indel: indel (<= 5bp)
2993103	2993188	18461	18376	NW_019168049.1	tig00000408_pilon	95.35		True
local misassembly
2992825	2992991	18741	18575	NW_019168049.1	tig00000408_pilon	95.21		True
indel: stretch of mismatches
2992723	2992807	18843	18759	NW_019168049.1	tig00000408_pilon	96.47		True
local misassembly
2992349	2992466	19213	19096	NW_019168049.1	tig00000408_pilon	95.76		True
indel: indel (<= 5bp)
2992254	2992346	19311	19219	NW_019168049.1	tig00000408_pilon	95.7		True
indel: indel (<= 5bp)
2992188	2992252	19376	19312	NW_019168049.1	tig00000408_pilon	96.92		True
indel: indel (<= 5bp)
2992084	2992186	19479	19377	NW_019168049.1	tig00000408_pilon	99.03		True
indel: indel (<= 5bp)
2992005	2992082	19557	19480	NW_019168049.1	tig00000408_pilon	97.44		True
local misassembly
2991766	2991839	19794	19721	NW_019168049.1	tig00000408_pilon	97.3		True
CONTIG	tig00000408_pilon	19985	misassembled
19456943	19463242	6303	1	NW_019167949.1	tig00000409_pilon	99.1		True
local misassembly
19454164	19456646	8850	6364	NW_019167949.1	tig00000409_pilon	99.56		True
CONTIG	tig00000409_pilon	10919	correct
3697978	3709206	1	11205	NW_019168049.1	tig00000410_pilon	98.33		True
CONTIG	tig00000410_pilon	11205	correct
2467590	2481697	1	14045	NW_019168037.1	tig00000411_pilon	98.8		True
CONTIG	tig00000411_pilon	14052	correct
1521476	1521621	739	884	NW_019167982.1	tig00000412_pilon	95.89		True
local misassembly
1521793	1522427	1056	1690	NW_019167982.1	tig00000412_pilon	97.64		True
indel: indel (<= 5bp)
1522433	1522505	1692	1764	NW_019167982.1	tig00000412_pilon	97.26		True
indel: indel (<= 5bp)
1522507	1522781	1765	2039	NW_019167982.1	tig00000412_pilon	98.18		True
indel: indel (<= 5bp)
1522784	1522896	2040	2152	NW_019167982.1	tig00000412_pilon	96.46		True
indel: indel (> 5bp)
1522897	1523202	2166	2471	NW_019167982.1	tig00000412_pilon	98.04		True
indel: indel (<= 5bp)
1523204	1523271	2472	2539	NW_019167982.1	tig00000412_pilon	100.0		True
indel: indel (<= 5bp)
1523273	1523645	2540	2912	NW_019167982.1	tig00000412_pilon	99.46		True
relocation, inconsistency = -19070
1504608	1514845	2945	13271	NW_019167982.1	tig00000412_pilon	97.75		True
CONTIG	tig00000412_pilon	13271	misassembled
1521319	1534333	1	13007	NW_019167982.1	tig00000413_pilon	99.71		True
CONTIG	tig00000413_pilon	13007	correct
7853603	7866490	1	12992	NW_019167982.1	tig00000414_pilon	98.57		True
CONTIG	tig00000414_pilon	12992	correct
6966986	6976525	1	9535	NW_019168037.1	tig00000415_pilon	99.03		True
CONTIG	tig00000415_pilon	9537	correct
4114426	4127196	12757	1	NW_019168004.1	tig00000416_pilon	99.58		True
CONTIG	tig00000416_pilon	12757	correct
6637406	6641449	4046	1	NW_019167993.1	tig00000417_pilon	99.65		True
relocation, inconsistency = 60797
6576284	6576608	4371	4047	NW_019167993.1	tig00000417_pilon	98.83		True
local misassembly
6575979	6576073	4672	4578	NW_019167993.1	tig00000417_pilon	95.79		True
indel: stretch of mismatches
6575863	6575938	4788	4713	NW_019167993.1	tig00000417_pilon	97.37		True
indel: indel (<= 5bp)
6575663	6575862	4989	4790	NW_019167993.1	tig00000417_pilon	96.0		True
translocation
8451912	8452155	6375	6618	NW_019168015.1	tig00000417_pilon	96.31		True
indel: indel (<= 5bp)
8452218	8452315	6679	6776	NW_019168015.1	tig00000417_pilon	97.96		True
translocation
69078	69268	9374	9184	NW_019168426.1	tig00000417_pilon	95.81		True
indel: indel (<= 5bp)
68980	69077	9473	9376	NW_019168426.1	tig00000417_pilon	98.98		True
local misassembly
68636	68847	9819	9608	NW_019168426.1	tig00000417_pilon	97.17		True
local misassembly
68333	68502	10135	9966	NW_019168426.1	tig00000417_pilon	97.65		True
indel: indel (<= 5bp)
68139	68269	10328	10198	NW_019168426.1	tig00000417_pilon	95.42		True
CONTIG	tig00000417_pilon	10819	misassembled
4765414	4773059	6	7682	NW_019167960.1	tig00000418_pilon	95.33		True
CONTIG	tig00000418_pilon	8215	correct
10231122	10231205	2129	2046	NW_019167993.1	tig00000419_pilon	95.24		True
unknown
10230183	10230347	3122	2958	NW_019167993.1	tig00000419_pilon	95.76		True
unknown
10229659	10229761	3559	3457	NW_019167993.1	tig00000419_pilon	96.12		True
unknown
10205306	10205433	8174	8301	NW_019167993.1	tig00000419_pilon	97.66		True
unknown
10205912	10206188	8779	9055	NW_019167993.1	tig00000419_pilon	95.67		True
unknown
10206662	10206781	9545	9664	NW_019167993.1	tig00000419_pilon	95.83		True
unknown
CONTIG	tig00000419_pilon	9864	mis_unaligned
8733473	8741984	8509	1	NW_019167971.1	tig00000420_pilon	99.45		True
CONTIG	tig00000420_pilon	8509	correct
18745619	18766965	1	21342	NW_019167949.1	tig00000421_pilon	99.4		True
CONTIG	tig00000421_pilon	21342	correct
14598738	14599093	520	165	NW_019168381.1	tig00000422_pilon	96.63		True
indel: indel (<= 5bp)
14598576	14598737	683	522	NW_019168381.1	tig00000422_pilon	96.3		True
indel: indel (<= 5bp)
14598273	14598575	987	685	NW_019168381.1	tig00000422_pilon	98.68		True
indel: indel (<= 5bp)
14598135	14598270	1123	988	NW_019168381.1	tig00000422_pilon	95.59		True
indel: indel (> 5bp)
14597659	14598006	1551	1204	NW_019168381.1	tig00000422_pilon	95.69		True
local misassembly
14594981	14595138	4201	4044	NW_019168381.1	tig00000422_pilon	95.57		True
local misassembly
14594517	14594706	4671	4482	NW_019168381.1	tig00000422_pilon	96.84		True
indel: indel (<= 5bp)
14594283	14594461	4910	4732	NW_019168381.1	tig00000422_pilon	96.09		True
local misassembly
14593957	14594067	5241	5131	NW_019168381.1	tig00000422_pilon	96.4		True
translocation
75374	75441	6838	6905	NW_019167845.1	tig00000422_pilon	95.59		True
local misassembly
75685	75828	7162	7305	NW_019167845.1	tig00000422_pilon	95.14		True
local misassembly
76772	77008	8259	8495	NW_019167845.1	tig00000422_pilon	95.04		True
translocation
2041906	2042506	9096	8496	NW_019168015.1	tig00000422_pilon	97.34		True
indel: stretch of mismatches
2041585	2041900	9417	9102	NW_019168015.1	tig00000422_pilon	95.89		True
indel: indel (<= 5bp)
2040505	2041584	10498	9419	NW_019168015.1	tig00000422_pilon	95.46		True
local misassembly
2040123	2040421	10883	10585	NW_019168015.1	tig00000422_pilon	95.99		True
indel: indel (<= 5bp)
2039973	2040121	11032	10884	NW_019168015.1	tig00000422_pilon	97.99		True
translocation
5580021	5584577	18001	13446	NW_019168026.1	tig00000422_pilon	99.56		True
CONTIG	tig00000422_pilon	18001	misassembled
8653334	8669931	1	16594	NW_019167982.1	tig00000423_pilon	99.63		True
CONTIG	tig00000423_pilon	16594	correct
4786526	4800019	13450	1	NW_019168015.1	tig00000424_pilon	99.07		True
CONTIG	tig00000424_pilon	13450	correct
13553207	13553275	782	714	NW_019168037.1	tig00000425_pilon	98.55		True
indel: indel (> 5bp)
13553040	13553147	962	855	NW_019168037.1	tig00000425_pilon	96.3		True
local misassembly
13552831	13552931	1177	1077	NW_019168037.1	tig00000425_pilon	96.04		True
indel: indel (<= 5bp)
13552665	13552804	1344	1205	NW_019168037.1	tig00000425_pilon	97.14		True
translocation
18167823	18167932	2179	2070	NW_019168381.1	tig00000425_pilon	95.45		True
local misassembly
18167430	18167551	2588	2467	NW_019168381.1	tig00000425_pilon	97.54		True
indel: indel (<= 5bp)
18167174	18167391	2846	2629	NW_019168381.1	tig00000425_pilon	96.33		True
indel: indel (<= 5bp)
18167045	18167172	2974	2847	NW_019168381.1	tig00000425_pilon	96.88		True
indel: indel (<= 5bp)
18166758	18167043	3260	2975	NW_019168381.1	tig00000425_pilon	96.15		True
indel: indel (<= 5bp)
18166641	18166756	3376	3261	NW_019168381.1	tig00000425_pilon	97.41		True
indel: indel (> 5bp)
18166539	18166633	3471	3377	NW_019168381.1	tig00000425_pilon	97.89		True
indel: indel (<= 5bp)
18166440	18166537	3569	3472	NW_019168381.1	tig00000425_pilon	96.94		True
indel: indel (<= 5bp)
18165148	18166438	4860	3570	NW_019168381.1	tig00000425_pilon	96.51		True
indel: indel (<= 5bp)
18165067	18165146	4940	4861	NW_019168381.1	tig00000425_pilon	97.5		True
indel: indel (<= 5bp)
18164419	18165065	5587	4941	NW_019168381.1	tig00000425_pilon	97.06		True
local misassembly
18163897	18164110	6095	5882	NW_019168381.1	tig00000425_pilon	95.79		True
indel: indel (> 5bp)
18163295	18163894	6704	6105	NW_019168381.1	tig00000425_pilon	95.33		True
local misassembly
18162627	18163070	7386	6943	NW_019168381.1	tig00000425_pilon	95.95		True
indel: indel (> 5bp)
18162384	18162626	7649	7407	NW_019168381.1	tig00000425_pilon	96.71		True
relocation, inconsistency = 8128843
10031881	10032695	9309	8495	NW_019168381.1	tig00000425_pilon	97.42		True
indel: indel (<= 5bp)
10031590	10031880	9601	9311	NW_019168381.1	tig00000425_pilon	98.28		True
indel: indel (<= 5bp)
10031344	10031538	9850	9656	NW_019168381.1	tig00000425_pilon	96.41		True
local misassembly
10030094	10030893	11103	10304	NW_019168381.1	tig00000425_pilon	95.5		True
indel: indel (<= 5bp)
10029725	10030066	11467	11126	NW_019168381.1	tig00000425_pilon	96.2		True
local misassembly
10029481	10029608	11717	11590	NW_019168381.1	tig00000425_pilon	96.88		True
indel: indel (<= 5bp)
10029048	10029480	12152	11720	NW_019168381.1	tig00000425_pilon	97.23		True
indel: indel (<= 5bp)
10028859	10029009	12344	12194	NW_019168381.1	tig00000425_pilon	96.03		True
indel: indel (<= 5bp)
10028556	10028818	12650	12388	NW_019168381.1	tig00000425_pilon	95.44		True
local misassembly
10027918	10028066	13282	13134	NW_019168381.1	tig00000425_pilon	96.64		True
indel: indel (<= 5bp)
10027766	10027917	13435	13284	NW_019168381.1	tig00000425_pilon	95.39		True
local misassembly
10027468	10027586	13714	13596	NW_019168381.1	tig00000425_pilon	98.32		True
translocation
7567897	7568154	13795	14052	NW_019167871.1	tig00000425_pilon	97.29		True
local misassembly
7568278	7568483	14053	14258	NW_019167871.1	tig00000425_pilon	95.63		True
indel: indel (> 5bp)
7568484	7568669	14289	14474	NW_019167871.1	tig00000425_pilon	95.16		True
indel: indel (<= 5bp)
7568714	7568816	14514	14616	NW_019167871.1	tig00000425_pilon	100.0		True
indel: indel (> 5bp)
7568830	7568955	14624	14749	NW_019167871.1	tig00000425_pilon	96.83		True
translocation
20306740	20308506	16597	18353	NW_019168270.1	tig00000425_pilon	98.98		True
CONTIG	tig00000425_pilon	18353	misassembled
9271044	9271641	9160	9754	NW_019168159.1	tig00000426_pilon	99.5		True
CONTIG	tig00000426_pilon	9754	correct_unaligned
15063227	15080635	17400	1	NW_019167982.1	tig00000427_pilon	97.74		True
CONTIG	tig00000427_pilon	17402	correct
16598277	16605744	1	7476	NW_019167993.1	tig00000428_pilon	99.36		True
CONTIG	tig00000428_pilon	7476	correct
17630390	17646267	15863	1	NW_019167982.1	tig00000429_pilon	98.97		True
CONTIG	tig00000429_pilon	15868	correct
16526822	16537997	11154	1	NW_019167993.1	tig00000430_pilon	99.18		True
CONTIG	tig00000430_pilon	11154	correct
16636	19071	2426	1	NW_019168269.1	tig00000431_pilon	98.49		True
CONTIG	tig00000431_pilon	2426	correct
2917	4247	1331	1	NW_019168218.1	tig00000432_pilon	99.7		True
CONTIG	tig00000432_pilon	1331	correct
15935199	15935465	15597	15331	NW_019167982.1	tig00000433_pilon	100.0		True
CONTIG	tig00000433_pilon	17682	correct_unaligned
12353875	12365771	11888	1	NW_019168381.1	tig00000434_pilon	97.57		True
CONTIG	tig00000434_pilon	17218	correct
14678925	14685558	1	6633	NW_019168015.1	tig00000435_pilon	97.43		True
CONTIG	tig00000435_pilon	6633	correct
14079219	14082093	2888	1	NW_019167960.1	tig00000436_pilon	96.84		True
local misassembly
14076618	14079219	6058	3471	NW_019167960.1	tig00000436_pilon	97.13		True
relocation, inconsistency = 3500
14065604	14073117	13480	6059	NW_019167960.1	tig00000436_pilon	96.07		True
relocation, inconsistency = 1748
14055592	14063854	21726	13482	NW_019167960.1	tig00000436_pilon	98.7		True
CONTIG	tig00000436_pilon	21726	misassembled
2983363	2994946	11646	1	NW_019168037.1	tig00000438_pilon	97.85		True
CONTIG	tig00000438_pilon	11646	correct
3352492	3360764	8264	1	NW_019167982.1	tig00000439_pilon	98.73		True
CONTIG	tig00000439_pilon	8264	correct
6236356	6242118	1	5755	NW_019168049.1	tig00000440_pilon	98.37		True
local misassembly
6242123	6249767	6079	13609	NW_019168049.1	tig00000440_pilon	98.09		True
CONTIG	tig00000440_pilon	13609	correct
6163041	6173693	1	10620	NW_019168049.1	tig00000441_pilon	97.23		True
CONTIG	tig00000441_pilon	10620	correct
12389166	12405758	1	16490	NW_019167982.1	tig00000442_pilon	98.54		True
local misassembly
12405876	12408608	16491	19207	NW_019167982.1	tig00000442_pilon	97.58		True
CONTIG	tig00000442_pilon	19207	correct
10667522	10667839	688	374	NW_019167904.1	tig00000443_pilon	97.17		True
CONTIG	tig00000443_pilon	16989	correct_unaligned
6202225	6212613	1	10388	NW_019168004.1	tig00000444_pilon	98.22		True
CONTIG	tig00000444_pilon	10388	correct
5261423	5275207	1	13811	NW_019168004.1	tig00000445_pilon	98.05		True
CONTIG	tig00000445_pilon	13811	correct
16897493	16909499	1	11980	NW_019168381.1	tig00000446_pilon	99.22		True
translocation
21667132	21667388	12462	12718	NW_019167838.1	tig00000446_pilon	95.72		True
local misassembly
21667510	21667620	12845	12955	NW_019167838.1	tig00000446_pilon	96.4		True
indel: indel (> 5bp)
21667642	21667707	12968	13033	NW_019167838.1	tig00000446_pilon	98.48		True
translocation
12917605	12917730	13819	13944	NW_019168159.1	tig00000446_pilon	96.83		True
indel: indel (<= 5bp)
12917777	12917854	13988	14065	NW_019168159.1	tig00000446_pilon	97.44		True
indel: indel (<= 5bp)
12917855	12918012	14069	14226	NW_019168159.1	tig00000446_pilon	98.1		True
local misassembly
12918241	12918313	14445	14517	NW_019168159.1	tig00000446_pilon	98.63		True
translocation
7165032	7165147	14643	14528	NW_019167993.1	tig00000446_pilon	97.41		True
local misassembly
7164179	7164286	15467	15360	NW_019167993.1	tig00000446_pilon	98.15		True
indel: indel (<= 5bp)
7163918	7164177	15727	15468	NW_019167993.1	tig00000446_pilon	96.92		True
CONTIG	tig00000446_pilon	15727	misassembled
9703634	9703698	14375	14439	NW_019167949.1	tig00000447_pilon	100.0		True
unknown
9704273	9704708	14441	14876	NW_019167949.1	tig00000447_pilon	100.0		True
unknown
CONTIG	tig00000447_pilon	17847	mis_unaligned
6081810	6091411	1	9607	NW_019167982.1	tig00000448_pilon	99.42		True
CONTIG	tig00000448_pilon	9607	correct
10483892	10494674	1	10790	NW_019167982.1	tig00000449_pilon	99.56		True
CONTIG	tig00000449_pilon	10790	correct
17528784	17542523	13783	1	NW_019167982.1	tig00000450_pilon	98.91		True
CONTIG	tig00000450_pilon	13783	correct
18718049	18718209	4023	4183	NW_019168381.1	tig00000451_pilon	95.03		True
unknown
18724374	18724445	10488	10559	NW_019168381.1	tig00000451_pilon	95.83		True
unknown
CONTIG	tig00000451_pilon	12880	mis_unaligned
2326243	2345247	19037	1	NW_019167993.1	tig00000452_pilon	97.86		True
relocation, inconsistency = -8053
2333970	2334295	19363	19038	NW_019167993.1	tig00000452_pilon	97.19		True
local misassembly
2333846	2333919	19876	19803	NW_019167993.1	tig00000452_pilon	98.65		True
indel: indel (<= 5bp)
2333209	2333811	20515	19913	NW_019167993.1	tig00000452_pilon	99.0		True
indel: indel (> 5bp)
2333120	2333208	20627	20539	NW_019167993.1	tig00000452_pilon	97.75		True
indel: indel (<= 5bp)
2333001	2333119	20747	20629	NW_019167993.1	tig00000452_pilon	99.16		True
indel: indel (<= 5bp)
2332875	2332999	20872	20748	NW_019167993.1	tig00000452_pilon	97.6		True
indel: indel (<= 5bp)
2332779	2332873	20967	20873	NW_019167993.1	tig00000452_pilon	98.95		True
local misassembly
2332382	2332630	21363	21115	NW_019167993.1	tig00000452_pilon	97.99		True
local misassembly
2332156	2332231	21529	21454	NW_019167993.1	tig00000452_pilon	100.0		True
indel: indel (<= 5bp)
2332053	2332151	21628	21530	NW_019167993.1	tig00000452_pilon	98.99		True
indel: indel (<= 5bp)
2331948	2332042	21734	21640	NW_019167993.1	tig00000452_pilon	98.95		True
relocation, inconsistency = -1437
2331691	2331889	23428	23230	NW_019167993.1	tig00000452_pilon	96.98		True
indel: indel (<= 5bp)
2331623	2331689	23495	23429	NW_019167993.1	tig00000452_pilon	98.51		True
indel: indel (<= 5bp)
2331556	2331621	23561	23496	NW_019167993.1	tig00000452_pilon	96.97		True
local misassembly
2331079	2331463	24038	23654	NW_019167993.1	tig00000452_pilon	98.44		True
indel: indel (> 5bp)
2330875	2330982	24226	24119	NW_019167993.1	tig00000452_pilon	95.37		True
indel: indel (<= 5bp)
2330793	2330858	24311	24246	NW_019167993.1	tig00000452_pilon	98.48		True
local misassembly
2330597	2330690	24540	24447	NW_019167993.1	tig00000452_pilon	97.87		True
indel: indel (<= 5bp)
2330493	2330596	24645	24542	NW_019167993.1	tig00000452_pilon	100.0		True
CONTIG	tig00000452_pilon	24645	misassembled
12307947	12315734	4	7790	NW_019168015.1	tig00000453_pilon	99.83		True
CONTIG	tig00000453_pilon	7790	correct
10788820	10805177	1	16307	NW_019167993.1	tig00000454_pilon	99.19		True
CONTIG	tig00000454_pilon	16307	correct
20610961	20624373	1	13412	NW_019168381.1	tig00000455_pilon	99.78		True
CONTIG	tig00000455_pilon	13412	correct
771	12828	1	12037	NW_019168010.1	tig00000456_pilon	99.42		True
CONTIG	tig00000456_pilon	12037	correct
6141181	6154738	13559	1	NW_019167993.1	tig00000457_pilon	98.8		True
CONTIG	tig00000457_pilon	13559	correct
16693070	16693326	1233	978	NW_019167982.1	tig00000458_pilon	99.61		True
unknown
18807556	18807928	1821	2193	NW_019167949.1	tig00000458_pilon	99.73		True
unknown
9790	10787	10171	9173	NW_019168374.1	tig00000458_pilon	98.51		True
unknown
CONTIG	tig00000458_pilon	21785	mis_unaligned
13346005	13353579	1	7510	NW_019168026.1	tig00000459_pilon	98.73		True
CONTIG	tig00000459_pilon	7515	correct
CONTIG	tig00000460_pilon	6562	unaligned
12875998	12886451	10444	1	NW_019168004.1	tig00000461_pilon	98.58		True
CONTIG	tig00000461_pilon	10444	correct
8673520	8683066	9520	1	NW_019167960.1	tig00000462_pilon	99.41		True
CONTIG	tig00000462_pilon	9520	correct
7640682	7650148	9477	1	NW_019167949.1	tig00000463_pilon	98.56		True
CONTIG	tig00000463_pilon	9477	correct
3858608	3868311	1	9704	NW_019168037.1	tig00000464_pilon	99.09		True
CONTIG	tig00000464_pilon	9712	correct
13346632	13365529	18918	1	NW_019168004.1	tig00000465_pilon	98.98		True
CONTIG	tig00000465_pilon	18918	correct
10832038	10834446	2400	1	NW_019168026.1	tig00000466_pilon	98.18		True
CONTIG	tig00000466_pilon	3438	correct
24102	24238	91	227	NW_019167851.1	tig00000467_pilon	97.08		True
local misassembly
24515	24718	544	747	NW_019167851.1	tig00000467_pilon	96.57		True
indel: indel (<= 5bp)
24798	24890	824	916	NW_019167851.1	tig00000467_pilon	96.77		True
indel: indel (<= 5bp)
24891	25104	918	1131	NW_019167851.1	tig00000467_pilon	97.2		True
indel: indel (<= 5bp)
25148	25513	1173	1538	NW_019167851.1	tig00000467_pilon	97.27		True
indel: indel (<= 5bp)
25514	25774	1540	1800	NW_019167851.1	tig00000467_pilon	98.85		True
local misassembly
25941	26005	1959	2023	NW_019167851.1	tig00000467_pilon	95.38		True
translocation
11571650	11572164	2132	2646	NW_019168026.1	tig00000467_pilon	95.15		True
indel: indel (> 5bp)
11572216	11572348	2685	2817	NW_019168026.1	tig00000467_pilon	100.0		True
local misassembly
11572362	11572473	3293	3404	NW_019168026.1	tig00000467_pilon	95.54		True
relocation, inconsistency = 275026
11847664	11851924	7841	3569	NW_019168026.1	tig00000467_pilon	97.9		True
CONTIG	tig00000467_pilon	7842	misassembled
11429049	11431734	2688	1	NW_019167982.1	tig00000468_pilon	98.0		True
CONTIG	tig00000468_pilon	2688	correct
8069426	8079033	1	9623	NW_019167960.1	tig00000469_pilon	98.42		True
CONTIG	tig00000469_pilon	9623	correct
1233674	1247809	14080	1	NW_019168037.1	tig00000470_pilon	97.68		True
CONTIG	tig00000470_pilon	14082	correct
8108123	8120397	1	12294	NW_019168026.1	tig00000471_pilon	99.25		True
CONTIG	tig00000471_pilon	12294	correct
7028277	7047086	1	18740	NW_019168015.1	tig00000472_pilon	98.49		True
CONTIG	tig00000472_pilon	18740	correct
7698309	7709905	1	11577	NW_019167960.1	tig00000473_pilon	98.56		True
CONTIG	tig00000473_pilon	11577	correct
11462277	11483791	1	21494	NW_019168015.1	tig00000474_pilon	99.43		True
CONTIG	tig00000474_pilon	21494	correct
10020988	10032759	1	11731	NW_019168015.1	tig00000475_pilon	99.0		True
CONTIG	tig00000475_pilon	11731	correct
15008560	15022913	1	14337	NW_019167960.1	tig00000476_pilon	97.82		True
CONTIG	tig00000476_pilon	14337	correct
5698596	5705229	6587	1	NW_019168037.1	tig00000477_pilon	98.93		True
CONTIG	tig00000477_pilon	6588	correct
10531115	10540901	9776	1	NW_019167949.1	tig00000478_pilon	98.88		True
CONTIG	tig00000478_pilon	9776	correct
244866	254355	9493	1	NW_019167949.1	tig00000479_pilon	99.48		True
CONTIG	tig00000479_pilon	9493	correct
3226941	3238025	1	11069	NW_019168004.1	tig00000480_pilon	98.09		True
CONTIG	tig00000480_pilon	11069	correct
11012232	11025760	13519	1	NW_019167982.1	tig00000481_pilon	99.15		True
CONTIG	tig00000481_pilon	13519	correct
16423	16555	4832	4700	NW_019167914.1	tig00000482_pilon	95.49		True
unknown
15760	15827	5446	5379	NW_019167914.1	tig00000482_pilon	98.53		True
unknown
CONTIG	tig00000482_pilon	5757	mis_unaligned
10577488	10590473	13021	1	NW_019167949.1	tig00000483_pilon	99.05		True
CONTIG	tig00000483_pilon	13021	correct
7311715	7311993	2501	2223	NW_019168381.1	tig00000484_pilon	96.42		True
CONTIG	tig00000484_pilon	3063	correct_unaligned
10959616	10972291	1	12652	NW_019168037.1	tig00000485_pilon	95.8		True
CONTIG	tig00000485_pilon	12652	correct
7617493	7622549	1	5055	NW_019168381.1	tig00000486_pilon	98.27		True
unknown
7625444	7625592	7942	8090	NW_019168381.1	tig00000486_pilon	95.3		True
unknown
7626596	7626662	9075	9141	NW_019168381.1	tig00000486_pilon	97.01		True
unknown
CONTIG	tig00000486_pilon	12412	mis_unaligned
15240962	15248813	1	7845	NW_019168015.1	tig00000487_pilon	98.42		True
CONTIG	tig00000487_pilon	7845	correct
13164684	13169741	1	5048	NW_019168015.1	tig00000488_pilon	99.07		True
local misassembly
13169920	13172811	5078	7977	NW_019168015.1	tig00000488_pilon	97.12		True
local misassembly
13172822	13173492	8238	8905	NW_019168015.1	tig00000488_pilon	97.77		True
CONTIG	tig00000488_pilon	8905	correct
6648669	6657242	8591	1	NW_019167949.1	tig00000489_pilon	98.3		True
CONTIG	tig00000489_pilon	8591	correct
1751353	1776133	24734	1	NW_019168004.1	tig00000490_pilon	99.65		True
CONTIG	tig00000490_pilon	24734	correct
8953699	8965482	1	11811	NW_019167960.1	tig00000491_pilon	98.42		True
CONTIG	tig00000491_pilon	11811	correct
116624	127921	1	11270	NW_019167949.1	tig00000492_pilon	99.2		True
CONTIG	tig00000492_pilon	11270	correct
7933592	7941827	1	8211	NW_019167982.1	tig00000493_pilon	98.16		True
CONTIG	tig00000493_pilon	8211	correct
13911384	13919692	8308	1	NW_019167982.1	tig00000494_pilon	96.77		True
CONTIG	tig00000494_pilon	8308	correct
9722148	9736866	13	14748	NW_019167993.1	tig00000495_pilon	99.23		True
CONTIG	tig00000495_pilon	14748	correct
2750694	2757227	6513	1	NW_019168049.1	tig00000496_pilon	98.24		True
CONTIG	tig00000496_pilon	6513	correct
1824433	1839870	5	15405	NW_019168049.1	tig00000497_pilon	99.03		True
CONTIG	tig00000497_pilon	15405	correct
543550	552654	1	9122	NW_019168049.1	tig00000498_pilon	99.24		True
CONTIG	tig00000498_pilon	9122	correct
8709016	8717539	8523	1	NW_019167960.1	tig00000499_pilon	98.42		True
CONTIG	tig00000499_pilon	8523	correct
6043640	6054940	1	11320	NW_019168026.1	tig00000500_pilon	99.03		True
CONTIG	tig00000500_pilon	11320	correct
9303302	9313320	10002	1	NW_019167993.1	tig00000501_pilon	99.42		True
CONTIG	tig00000501_pilon	10416	correct
16194636	16212051	1	17378	NW_019167960.1	tig00000502_pilon	99.44		True
CONTIG	tig00000502_pilon	17378	correct
10987832	10987921	871	782	NW_019167938.1	tig00000503_pilon	96.67		True
unknown
10987366	10987493	1323	1196	NW_019167938.1	tig00000503_pilon	96.09		True
unknown
10987278	10987361	1407	1324	NW_019167938.1	tig00000503_pilon	96.43		True
unknown
10298037	10298150	4580	4693	NW_019167938.1	tig00000503_pilon	96.49		True
unknown
10298151	10298215	4696	4760	NW_019167938.1	tig00000503_pilon	95.38		True
unknown
10299258	10299350	5831	5923	NW_019167938.1	tig00000503_pilon	98.92		True
unknown
10299426	10299540	5988	6102	NW_019167938.1	tig00000503_pilon	96.52		True
unknown
19049713	19049794	7068	7149	NW_019167926.1	tig00000503_pilon	97.56		True
unknown
19050028	19050155	7384	7511	NW_019167926.1	tig00000503_pilon	96.09		True
unknown
19050929	19051080	8305	8456	NW_019167926.1	tig00000503_pilon	95.39		True
unknown
19051368	19051776	8746	9154	NW_019167926.1	tig00000503_pilon	95.11		True
unknown
CONTIG	tig00000503_pilon	10542	mis_unaligned
10024589	10024672	1663	1746	NW_019168381.1	tig00000504_pilon	95.24		True
unknown
10024713	10024842	1785	1914	NW_019168381.1	tig00000504_pilon	99.23		True
unknown
10024844	10024963	1915	2034	NW_019168381.1	tig00000504_pilon	97.5		True
unknown
10024964	10025048	2038	2122	NW_019168381.1	tig00000504_pilon	100.0		True
unknown
10027306	10027376	4412	4482	NW_019168381.1	tig00000504_pilon	95.77		True
unknown
10027595	10027913	4713	5031	NW_019168381.1	tig00000504_pilon	96.55		True
unknown
10028343	10028555	5446	5658	NW_019168381.1	tig00000504_pilon	97.18		True
unknown
10028556	10028817	5660	5921	NW_019168381.1	tig00000504_pilon	95.04		True
unknown
10028862	10029010	5969	6117	NW_019168381.1	tig00000504_pilon	96.64		True
unknown
10029481	10029608	6593	6720	NW_019168381.1	tig00000504_pilon	98.44		True
unknown
10029688	10030021	6807	7140	NW_019168381.1	tig00000504_pilon	98.2		True
unknown
10030093	10030355	7214	7476	NW_019168381.1	tig00000504_pilon	96.96		True
unknown
10030358	10030710	7480	7832	NW_019168381.1	tig00000504_pilon	98.58		True
unknown
10030712	10030893	7833	8014	NW_019168381.1	tig00000504_pilon	96.15		True
unknown
10030894	10031025	8016	8147	NW_019168381.1	tig00000504_pilon	96.21		True
unknown
10031204	10031344	8326	8466	NW_019168381.1	tig00000504_pilon	95.74		True
unknown
10031589	10031693	8715	8819	NW_019168381.1	tig00000504_pilon	99.05		True
unknown
10031695	10031915	8820	9040	NW_019168381.1	tig00000504_pilon	99.55		True
unknown
10031918	10032275	9041	9398	NW_019168381.1	tig00000504_pilon	97.77		True
unknown
10032303	10032666	9424	9787	NW_019168381.1	tig00000504_pilon	97.8		True
unknown
10032705	10033115	9825	10235	NW_019168381.1	tig00000504_pilon	96.35		True
unknown
10033253	10033318	10372	10437	NW_019168381.1	tig00000504_pilon	96.97		True
unknown
10033475	10033544	10595	10664	NW_019168381.1	tig00000504_pilon	97.14		True
unknown
10033627	10033770	10736	10879	NW_019168381.1	tig00000504_pilon	96.53		True
unknown
10033954	10034028	11062	11136	NW_019168381.1	tig00000504_pilon	100.0		True
unknown
CONTIG	tig00000504_pilon	11136	mis_unaligned
7573530	7574762	3	1238	NW_019167871.1	tig00000505_pilon	96.3		True
local misassembly
7574768	7574832	1457	1521	NW_019167871.1	tig00000505_pilon	96.92		True
indel: indel (<= 5bp)
7574885	7574995	1577	1687	NW_019167871.1	tig00000505_pilon	96.4		True
translocation
16851882	16852364	2210	1727	NW_019167971.1	tig00000505_pilon	96.49		True
translocation
7572328	7573470	2243	3383	NW_019167871.1	tig00000505_pilon	96.0		True
relocation, inconsistency = -4884
7568714	7568821	3511	3618	NW_019167871.1	tig00000505_pilon	100.0		True
indel: indel (<= 5bp)
7568822	7568917	3623	3718	NW_019167871.1	tig00000505_pilon	98.96		True
local misassembly
7570202	7570337	5147	5282	NW_019167871.1	tig00000505_pilon	97.79		True
indel: indel (<= 5bp)
7570341	7570648	5285	5592	NW_019167871.1	tig00000505_pilon	96.1		True
translocation
79527	79610	5676	5593	NW_019167845.1	tig00000505_pilon	95.73		True
local misassembly
79052	79155	6151	6048	NW_019167845.1	tig00000505_pilon	96.15		True
local misassembly
78592	78951	6613	6254	NW_019167845.1	tig00000505_pilon	95.83		True
translocation
19058433	19058612	7309	7130	NW_019167926.1	tig00000505_pilon	96.67		True
local misassembly
19057896	19058203	7846	7539	NW_019167926.1	tig00000505_pilon	96.43		True
indel: indel (<= 5bp)
19057352	19057894	8389	7847	NW_019167926.1	tig00000505_pilon	97.61		True
local misassembly
19057163	19057234	8579	8508	NW_019167926.1	tig00000505_pilon	97.22		True
indel: indel (<= 5bp)
19056947	19057086	8797	8658	NW_019167926.1	tig00000505_pilon	95.71		True
local misassembly
19055968	19056062	9789	9695	NW_019167926.1	tig00000505_pilon	96.84		True
CONTIG	tig00000505_pilon	10388	misassembled
16248196	16255588	1	7377	NW_019167993.1	tig00000506_pilon	99.08		True
CONTIG	tig00000506_pilon	7377	correct
15241163	15241328	171	6	NW_019168015.1	tig00000507_pilon	95.78		True
unknown
15240942	15241162	394	174	NW_019168015.1	tig00000507_pilon	95.02		True
unknown
15240444	15240527	894	811	NW_019168015.1	tig00000507_pilon	96.43		True
unknown
CONTIG	tig00000507_pilon	5675	mis_unaligned
184424	200340	15842	1	NW_019168037.1	tig00000508_pilon	98.74		True
CONTIG	tig00000508_pilon	15842	correct
11194625	11213093	18474	1	NW_019168381.1	tig00000509_pilon	99.42		True
CONTIG	tig00000509_pilon	18474	correct
207305	207499	661	467	NW_019168071.1	tig00000510_pilon	96.92		True
local misassembly
207010	207081	953	882	NW_019168071.1	tig00000510_pilon	97.22		True
indel: indel (<= 5bp)
206897	207009	1067	955	NW_019168071.1	tig00000510_pilon	96.46		True
indel: indel (<= 5bp)
206812	206895	1151	1068	NW_019168071.1	tig00000510_pilon	98.81		True
relocation, inconsistency = 419265
626823	627261	1814	2252	NW_019168071.1	tig00000510_pilon	95.44		True
indel: indel (> 5bp)
627262	627326	2309	2373	NW_019168071.1	tig00000510_pilon	96.92		True
relocation, inconsistency = 421276
205777	205961	2582	2398	NW_019168071.1	tig00000510_pilon	97.3		True
indel: indel (<= 5bp)
205696	205776	2665	2585	NW_019168071.1	tig00000510_pilon	97.53		True
indel: indel (<= 5bp)
205542	205646	2821	2717	NW_019168071.1	tig00000510_pilon	98.1		True
indel: indel (> 5bp)
205381	205503	3001	2879	NW_019168071.1	tig00000510_pilon	97.56		True
indel: indel (<= 5bp)
205253	205379	3128	3002	NW_019168071.1	tig00000510_pilon	95.28		True
indel: indel (<= 5bp)
205180	205252	3202	3130	NW_019168071.1	tig00000510_pilon	98.63		True
indel: indel (<= 5bp)
204671	205099	3714	3286	NW_019168071.1	tig00000510_pilon	97.67		True
indel: indel (<= 5bp)
204541	204660	3847	3728	NW_019168071.1	tig00000510_pilon	97.5		True
indel: indel (> 5bp)
204406	204491	3972	3887	NW_019168071.1	tig00000510_pilon	100.0		True
indel: indel (<= 5bp)
203845	204331	4528	4042	NW_019168071.1	tig00000510_pilon	99.38		True
indel: indel (> 5bp)
203750	203844	4649	4555	NW_019168071.1	tig00000510_pilon	98.95		True
indel: indel (<= 5bp)
203656	203722	4744	4678	NW_019168071.1	tig00000510_pilon	98.51		True
indel: indel (> 5bp)
203539	203622	4843	4760	NW_019168071.1	tig00000510_pilon	96.43		True
indel: indel (<= 5bp)
203438	203537	4943	4844	NW_019168071.1	tig00000510_pilon	99.0		True
local misassembly
203189	203317	5309	5181	NW_019168071.1	tig00000510_pilon	97.67		True
local misassembly
202861	203046	5639	5454	NW_019168071.1	tig00000510_pilon	96.24		True
indel: indel (> 5bp)
202623	202834	5859	5648	NW_019168071.1	tig00000510_pilon	96.23		True
indel: indel (> 5bp)
202396	202553	6064	5907	NW_019168071.1	tig00000510_pilon	96.84		True
local misassembly
202042	202142	6431	6331	NW_019168071.1	tig00000510_pilon	97.03		True
indel: indel (<= 5bp)
201961	202041	6513	6433	NW_019168071.1	tig00000510_pilon	96.3		True
local misassembly
201749	201823	6748	6674	NW_019168071.1	tig00000510_pilon	97.33		True
indel: indel (<= 5bp)
201582	201685	6913	6810	NW_019168071.1	tig00000510_pilon	99.04		True
local misassembly
201411	201491	7088	7008	NW_019168071.1	tig00000510_pilon	98.77		True
indel: stretch of mismatches
201271	201383	7228	7116	NW_019168071.1	tig00000510_pilon	99.12		True
indel: indel (<= 5bp)
200957	201207	7541	7291	NW_019168071.1	tig00000510_pilon	97.21		True
indel: indel (<= 5bp)
200659	200955	7838	7542	NW_019168071.1	tig00000510_pilon	97.31		True
CONTIG	tig00000510_pilon	7872	misassembled
37803	46154	8333	1	NW_019168393.1	tig00000511_pilon	98.4		True
CONTIG	tig00000511_pilon	8333	correct
10172604	10181024	1	8390	NW_019168026.1	tig00000512_pilon	98.94		True
CONTIG	tig00000512_pilon	8390	correct
11270822	11271003	247	66	NW_019168381.1	tig00000513_pilon	99.45		True
indel: indel (> 5bp)
11270754	11270821	330	263	NW_019168381.1	tig00000513_pilon	100.0		True
indel: indel (> 5bp)
11270349	11270680	717	386	NW_019168381.1	tig00000513_pilon	97.89		True
indel: indel (> 5bp)
11269825	11270257	1220	788	NW_019168381.1	tig00000513_pilon	95.38		True
indel: indel (<= 5bp)
11269711	11269824	1335	1222	NW_019168381.1	tig00000513_pilon	99.12		True
indel: indel (<= 5bp)
11269617	11269710	1430	1337	NW_019168381.1	tig00000513_pilon	100.0		True
indel: indel (> 5bp)
11269278	11269599	1763	1442	NW_019168381.1	tig00000513_pilon	98.14		True
indel: indel (<= 5bp)
11269087	11269277	1955	1765	NW_019168381.1	tig00000513_pilon	100.0		True
indel: stretch of mismatches
11268908	11269059	2134	1983	NW_019168381.1	tig00000513_pilon	99.34		True
indel: indel (<= 5bp)
11268699	11268907	2344	2136	NW_019168381.1	tig00000513_pilon	100.0		True
indel: indel (<= 5bp)
11268398	11268698	2647	2347	NW_019168381.1	tig00000513_pilon	99.34		True
indel: indel (<= 5bp)
11268224	11268397	2822	2649	NW_019168381.1	tig00000513_pilon	95.4		True
local misassembly
11267952	11268041	3095	3006	NW_019168381.1	tig00000513_pilon	96.67		True
indel: indel (> 5bp)
11267733	11267942	3305	3096	NW_019168381.1	tig00000513_pilon	98.1		True
indel: indel (<= 5bp)
11267612	11267732	3427	3307	NW_019168381.1	tig00000513_pilon	97.52		True
local misassembly
11266600	11266977	3827	3447	NW_019168381.1	tig00000513_pilon	95.3		True
CONTIG	tig00000513_pilon	3827	correct
8007	17032	9001	1	NW_019167934.1	tig00000514_pilon	97.24		True
CONTIG	tig00000514_pilon	9001	correct
11279585	11291323	11734	1	NW_019168381.1	tig00000515_pilon	99.3		True
CONTIG	tig00000515_pilon	11734	correct
18988	27211	1	8218	NW_019168102.1	tig00000516_pilon	98.71		True
CONTIG	tig00000516_pilon	8218	correct
154395	154484	114	25	NW_019168259.1	tig00000517_pilon	100.0		True
local misassembly
154000	154305	507	202	NW_019168259.1	tig00000517_pilon	97.71		True
indel: indel (<= 5bp)
153834	153998	672	508	NW_019168259.1	tig00000517_pilon	95.32		True
translocation
85002	85628	673	1299	NW_019168137.1	tig00000517_pilon	96.17		True
indel: indel (> 5bp)
85629	85843	1312	1526	NW_019168137.1	tig00000517_pilon	96.74		True
indel: indel (<= 5bp)
85844	85978	1528	1662	NW_019168137.1	tig00000517_pilon	95.56		True
indel: indel (<= 5bp)
85979	86107	1664	1792	NW_019168137.1	tig00000517_pilon	97.67		True
CONTIG	tig00000517_pilon	1792	misassembled
6068986	6078022	9028	4	NW_019168026.1	tig00000518_pilon	99.57		True
CONTIG	tig00000518_pilon	9028	correct
6745985	6758277	12258	5	NW_019168004.1	tig00000519_pilon	97.58		True
CONTIG	tig00000519_pilon	12258	correct
15091822	15098483	6658	1	NW_019167982.1	tig00000520_pilon	99.52		True
local misassembly
15083065	15090803	14420	6678	NW_019167982.1	tig00000520_pilon	98.45		True
CONTIG	tig00000520_pilon	14420	correct
14416347	14426244	1	9922	NW_019167960.1	tig00000521_pilon	98.64		True
CONTIG	tig00000521_pilon	9922	correct
2032433	2035871	3424	1	NW_019168049.1	tig00000522_pilon	97.31		True
CONTIG	tig00000522_pilon	3424	correct
4033362	4045688	12384	1	NW_019168049.1	tig00000523_pilon	97.89		True
CONTIG	tig00000523_pilon	12384	correct
14383476	14395865	1	12390	NW_019167993.1	tig00000524_pilon	99.46		True
CONTIG	tig00000524_pilon	12390	correct
16605384	16617703	12300	1	NW_019167982.1	tig00000525_pilon	95.5		True
CONTIG	tig00000525_pilon	12300	correct
16165	22625	6453	1	NW_019168152.1	tig00000526_pilon	96.65		True
translocation
4598263	4599769	6454	7948	NW_019167960.1	tig00000526_pilon	96.37		True
CONTIG	tig00000526_pilon	7948	misassembled
13471937	13479683	1	7741	NW_019167982.1	tig00000527_pilon	99.55		True
CONTIG	tig00000527_pilon	7741	correct
11378167	11387760	1	9595	NW_019167993.1	tig00000528_pilon	99.47		True
CONTIG	tig00000528_pilon	9595	correct
18493806	18501350	263	7755	NW_019167949.1	tig00000529_pilon	97.61		True
CONTIG	tig00000529_pilon	7755	correct
13825151	13837013	1	11832	NW_019168037.1	tig00000530_pilon	99.42		True
CONTIG	tig00000530_pilon	11832	correct
10576845	10584249	372	7741	NW_019167993.1	tig00000532_pilon	96.0		True
CONTIG	tig00000532_pilon	12767	correct
6240567	6249177	1	8687	NW_019168049.1	tig00000533_pilon	98.32		True
CONTIG	tig00000533_pilon	8687	correct
14060587	14072959	12354	1	NW_019168037.1	tig00000534_pilon	98.97		True
CONTIG	tig00000534_pilon	12354	correct
11769992	11781628	1	11626	NW_019168037.1	tig00000535_pilon	99.5		True
CONTIG	tig00000535_pilon	11627	correct
4166753	4175629	1	8895	NW_019167949.1	tig00000536_pilon	98.9		True
CONTIG	tig00000536_pilon	8895	correct
8786496	8795268	1	8765	NW_019168004.1	tig00000537_pilon	98.99		True
CONTIG	tig00000537_pilon	8765	correct
1372640	1386375	1	13716	NW_019168049.1	tig00000538_pilon	99.23		True
CONTIG	tig00000538_pilon	13716	correct
1362924	1367413	1	4492	NW_019168049.1	tig00000539_pilon	99.56		True
local misassembly
1367508	1371063	4493	8048	NW_019168049.1	tig00000539_pilon	98.55		True
CONTIG	tig00000539_pilon	8048	correct
9249288	9253904	4597	1	NW_019168037.1	tig00000540_pilon	98.59		True
CONTIG	tig00000540_pilon	4597	correct
14596134	14596215	899	818	NW_019168381.1	tig00000541_pilon	95.12		True
unknown
14596008	14596132	1024	900	NW_019168381.1	tig00000541_pilon	96.0		True
unknown
14594985	14595061	2047	1971	NW_019168381.1	tig00000541_pilon	96.1		True
unknown
14594910	14594984	2123	2049	NW_019168381.1	tig00000541_pilon	97.33		True
unknown
14594517	14594705	2522	2334	NW_019168381.1	tig00000541_pilon	97.35		True
unknown
14594283	14594462	2761	2582	NW_019168381.1	tig00000541_pilon	95.56		True
unknown
14594067	14594263	2981	2785	NW_019168381.1	tig00000541_pilon	96.45		True
unknown
14593958	14594066	3091	2983	NW_019168381.1	tig00000541_pilon	96.33		True
unknown
14589646	14591452	7407	5601	NW_019168381.1	tig00000541_pilon	95.3		True
unknown
79020	79109	8698	8787	NW_019167843.1	tig00000541_pilon	95.56		True
unknown
79329	79620	9008	9299	NW_019167843.1	tig00000541_pilon	95.21		True
unknown
79622	79696	9300	9374	NW_019167843.1	tig00000541_pilon	98.67		True
unknown
CONTIG	tig00000541_pilon	9374	mis_unaligned
14898632	14906937	8320	1	NW_019167971.1	tig00000542_pilon	98.25		True
CONTIG	tig00000542_pilon	8320	correct
2504201	2504680	516	37	NW_019168004.1	tig00000543_pilon	97.92		True
indel: indel (> 5bp)
2503899	2504193	811	517	NW_019168004.1	tig00000543_pilon	95.93		True
local misassembly
2500842	2501274	4024	3592	NW_019168004.1	tig00000543_pilon	96.54		True
indel: indel (<= 5bp)
2500742	2500841	4125	4026	NW_019168004.1	tig00000543_pilon	96.0		True
indel: indel (<= 5bp)
2500618	2500740	4248	4126	NW_019168004.1	tig00000543_pilon	99.19		True
local misassembly
2499712	2500411	5149	4450	NW_019168004.1	tig00000543_pilon	99.29		True
indel: indel (<= 5bp)
2499516	2499710	5344	5150	NW_019168004.1	tig00000543_pilon	98.46		True
local misassembly
2495075	2499365	9616	5345	NW_019168004.1	tig00000543_pilon	95.06		True
CONTIG	tig00000543_pilon	10004	correct
5775897	5777892	1	1996	NW_019168049.1	tig00000544_pilon	98.45		True
local misassembly
5777661	5786975	2001	11323	NW_019168049.1	tig00000544_pilon	98.9		True
CONTIG	tig00000544_pilon	11323	correct
119767	119862	551	646	NW_019168293.1	tig00000545_pilon	100.0		True
indel: indel (> 5bp)
119876	119976	647	747	NW_019168293.1	tig00000545_pilon	97.03		True
indel: indel (<= 5bp)
120007	120191	781	965	NW_019168293.1	tig00000545_pilon	97.3		True
local misassembly
120529	120679	1300	1450	NW_019168293.1	tig00000545_pilon	98.68		True
indel: indel (<= 5bp)
120686	120859	1455	1628	NW_019168293.1	tig00000545_pilon	98.85		True
indel: indel (<= 5bp)
120862	120961	1629	1728	NW_019168293.1	tig00000545_pilon	100.0		True
indel: stretch of mismatches
121019	121087	1786	1854	NW_019168293.1	tig00000545_pilon	98.55		True
local misassembly
121694	122086	2456	2848	NW_019168293.1	tig00000545_pilon	95.67		True
indel: indel (<= 5bp)
122097	122196	2864	2963	NW_019168293.1	tig00000545_pilon	98.0		True
indel: indel (<= 5bp)
122205	122524	2970	3289	NW_019168293.1	tig00000545_pilon	96.88		True
indel: indel (<= 5bp)
122525	122647	3291	3413	NW_019168293.1	tig00000545_pilon	97.56		True
indel: indel (<= 5bp)
122648	122920	3415	3687	NW_019168293.1	tig00000545_pilon	98.17		True
indel: indel (<= 5bp)
122921	123037	3689	3805	NW_019168293.1	tig00000545_pilon	96.58		True
local misassembly
123977	124215	4748	4986	NW_019168293.1	tig00000545_pilon	95.4		True
indel: stretch of mismatches
124224	124302	4995	5073	NW_019168293.1	tig00000545_pilon	96.2		True
indel: indel (<= 5bp)
124356	124488	5124	5256	NW_019168293.1	tig00000545_pilon	97.74		True
indel: indel (<= 5bp)
124489	124618	5258	5387	NW_019168293.1	tig00000545_pilon	96.92		True
local misassembly
125074	125282	5845	6053	NW_019168293.1	tig00000545_pilon	97.13		True
indel: indel (<= 5bp)
125284	125425	6054	6195	NW_019168293.1	tig00000545_pilon	98.59		True
CONTIG	tig00000545_pilon	6195	correct
15009887	15009971	237	321	NW_019167960.1	tig00000546_pilon	98.82		True
local misassembly
15012975	15013069	3302	3396	NW_019167960.1	tig00000546_pilon	95.79		True
local misassembly
15013623	15013973	3937	4287	NW_019167960.1	tig00000546_pilon	96.3		True
local misassembly
15015072	15015264	5404	5596	NW_019167960.1	tig00000546_pilon	95.85		True
relocation, inconsistency = 1310
15016701	15021986	5723	10988	NW_019167960.1	tig00000546_pilon	96.26		True
CONTIG	tig00000546_pilon	10988	misassembled
7339648	7353139	1	13487	NW_019167982.1	tig00000547_pilon	99.33		True
CONTIG	tig00000547_pilon	13487	correct
13777800	13794768	1	17018	NW_019168004.1	tig00000548_pilon	98.91		True
CONTIG	tig00000548_pilon	17018	correct
12447648	12458716	1	11072	NW_019167960.1	tig00000549_pilon	99.89		True
CONTIG	tig00000549_pilon	11072	correct
6552478	6559468	1	7007	NW_019167982.1	tig00000550_pilon	98.58		True
CONTIG	tig00000550_pilon	7041	correct
4558252	4572272	1	14022	NW_019168049.1	tig00000551_pilon	99.67		True
CONTIG	tig00000551_pilon	14022	correct
12256260	12265991	9723	1	NW_019167971.1	tig00000552_pilon	99.65		True
CONTIG	tig00000552_pilon	9723	correct
10010952	10019633	8672	1	NW_019167949.1	tig00000553_pilon	98.79		True
CONTIG	tig00000553_pilon	8672	correct
7876196	7876316	200	80	NW_019168049.1	tig00000554_pilon	95.87		True
indel: indel (<= 5bp)
7876114	7876194	281	201	NW_019168049.1	tig00000554_pilon	98.77		True
local misassembly
7875016	7875827	1383	572	NW_019168049.1	tig00000554_pilon	95.23		True
relocation, inconsistency = 1209367
6659360	6665648	1384	7685	NW_019168049.1	tig00000554_pilon	96.1		True
CONTIG	tig00000554_pilon	7685	misassembled
12363009	12368884	5922	1	NW_019168004.1	tig00000555_pilon	97.03		True
CONTIG	tig00000555_pilon	5922	correct
5997102	6006990	1	9881	NW_019167949.1	tig00000556_pilon	98.98		True
CONTIG	tig00000556_pilon	9881	correct
6973058	6987298	1	14267	NW_019167949.1	tig00000557_pilon	96.17		True
CONTIG	tig00000557_pilon	16839	correct
8357048	8360919	3854	1	NW_019168004.1	tig00000558_pilon	98.38		True
relocation, inconsistency = 4030
8346016	8353017	10818	3855	NW_019168004.1	tig00000558_pilon	98.36		True
CONTIG	tig00000558_pilon	10818	misassembled
21171266	21171336	1942	2012	NW_019168381.1	tig00000559_pilon	100.0		True
local misassembly
21171520	21171706	2209	2395	NW_019168381.1	tig00000559_pilon	97.86		True
translocation
4737726	4748212	13638	3212	NW_019167960.1	tig00000559_pilon	95.4		True
CONTIG	tig00000559_pilon	13638	misassembled
1228791	1238706	9876	2	NW_019167960.1	tig00000560_pilon	96.25		True
CONTIG	tig00000560_pilon	9876	correct
12304471	12304589	1162	1044	NW_019167993.1	tig00000561_pilon	99.16		True
unknown
12304398	12304469	1234	1163	NW_019167993.1	tig00000561_pilon	98.61		True
unknown
12304301	12304397	1339	1243	NW_019167993.1	tig00000561_pilon	95.88		True
unknown
12304208	12304300	1433	1341	NW_019167993.1	tig00000561_pilon	97.85		True
unknown
12303328	12303428	2300	2200	NW_019167993.1	tig00000561_pilon	95.05		True
unknown
CONTIG	tig00000561_pilon	3874	mis_unaligned
5527207	5542251	15032	1	NW_019168026.1	tig00000562_pilon	99.58		True
CONTIG	tig00000562_pilon	15032	correct
7262106	7267810	5690	1	NW_019168015.1	tig00000563_pilon	97.36		True
CONTIG	tig00000563_pilon	5690	correct
8622111	8622513	1	402	NW_019168015.1	tig00000564_pilon	95.29		True
unknown
19627915	19628024	445	554	NW_019168381.1	tig00000564_pilon	100.0		True
unknown
19628025	19628389	556	920	NW_019168381.1	tig00000564_pilon	96.99		True
unknown
1	2312	5377	7686	NW_019168372.1	tig00000564_pilon	99.09		True
unknown
CONTIG	tig00000564_pilon	7686	mis_unaligned
19629627	19629909	18970	18688	NW_019168381.1	tig00000565_pilon	98.23		True
unknown
11732126	11732422	22031	21735	NW_019168381.1	tig00000565_pilon	100.0		True
unknown
10496720	10497152	23705	23273	NW_019167960.1	tig00000565_pilon	99.08		True
unknown
11663784	11664096	26059	26371	NW_019168470.1	tig00000565_pilon	95.85		True
unknown
CONTIG	tig00000565_pilon	38274	mis_unaligned
12906899	12907044	7015	6870	NW_019167937.1	tig00000566_pilon	96.58		True
unknown
12906717	12906842	7215	7090	NW_019167937.1	tig00000566_pilon	95.24		True
unknown
12906037	12906366	7890	7561	NW_019167937.1	tig00000566_pilon	96.97		True
unknown
12905854	12906035	8072	7891	NW_019167937.1	tig00000566_pilon	98.9		True
unknown
12905360	12905756	8597	8201	NW_019167937.1	tig00000566_pilon	95.47		True
unknown
12905256	12905358	8700	8598	NW_019167937.1	tig00000566_pilon	98.06		True
unknown
12905065	12905223	8880	8722	NW_019167937.1	tig00000566_pilon	96.86		True
unknown
12904956	12905063	8988	8881	NW_019167937.1	tig00000566_pilon	96.3		True
unknown
12904306	12904572	9582	9316	NW_019167937.1	tig00000566_pilon	97.0		True
unknown
CONTIG	tig00000566_pilon	10948	mis_unaligned
14794683	14800021	5	5355	NW_019167960.1	tig00000567_pilon	97.17		True
CONTIG	tig00000567_pilon	5355	correct
15197846	15205458	7703	1	NW_019167982.1	tig00000568_pilon	96.93		True
CONTIG	tig00000568_pilon	7703	correct
5210374	5216803	1	6455	NW_019167949.1	tig00000569_pilon	98.24		True
CONTIG	tig00000569_pilon	6455	correct
6172378	6187680	15280	1	NW_019167960.1	tig00000570_pilon	99.65		True
CONTIG	tig00000570_pilon	15280	correct
1943160	1951358	1	8205	NW_019167982.1	tig00000571_pilon	99.0		True
CONTIG	tig00000571_pilon	8205	correct
21195070	21197209	2148	7	NW_019168381.1	tig00000572_pilon	99.02		True
local misassembly
21191548	21194958	5579	2166	NW_019168381.1	tig00000572_pilon	99.24		True
translocation
18763747	18764519	5580	6353	NW_019168492.1	tig00000572_pilon	96.78		True
translocation
21185312	21191553	12580	6354	NW_019168381.1	tig00000572_pilon	98.75		True
local misassembly
21178459	21185316	19765	12909	NW_019168381.1	tig00000572_pilon	99.14		True
CONTIG	tig00000572_pilon	19765	misassembled
9877793	9894745	1	16925	NW_019168004.1	tig00000573_pilon	99.16		True
CONTIG	tig00000573_pilon	16925	correct
22214958	22215828	1	859	NW_019168381.1	tig00000574_pilon	97.25		True
local misassembly
22216799	22217243	860	1301	NW_019168381.1	tig00000574_pilon	98.0		True
CONTIG	tig00000574_pilon	1301	correct
13674383	13683212	1	8800	NW_019167960.1	tig00000575_pilon	98.62		True
CONTIG	tig00000575_pilon	8800	correct
3447922	3456690	8794	1	NW_019168049.1	tig00000576_pilon	98.62		True
translocation
9664151	9664626	9273	8795	NW_019167893.1	tig00000576_pilon	96.09		True
CONTIG	tig00000576_pilon	9276	misassembled
16204815	16220533	1	15728	NW_019167982.1	tig00000577_pilon	97.06		True
CONTIG	tig00000577_pilon	15728	correct
6941558	6950533	1	8975	NW_019168015.1	tig00000578_pilon	98.32		True
CONTIG	tig00000578_pilon	8975	correct
18132846	18140048	7216	6	NW_019167971.1	tig00000579_pilon	98.67		True
CONTIG	tig00000579_pilon	7216	correct
14205532	14214619	1	9076	NW_019168037.1	tig00000580_pilon	99.56		True
CONTIG	tig00000580_pilon	9076	correct
6990588	6991962	1	1368	NW_019168004.1	tig00000581_pilon	96.69		True
local misassembly
6991959	7007385	1560	16975	NW_019168004.1	tig00000581_pilon	99.25		True
CONTIG	tig00000581_pilon	16975	correct
8826764	8842474	15716	1	NW_019167949.1	tig00000582_pilon	98.83		True
CONTIG	tig00000582_pilon	15716	correct
9185463	9188853	3394	1	NW_019167949.1	tig00000583_pilon	99.09		True
CONTIG	tig00000583_pilon	3394	correct
6627156	6636405	3	9224	NW_019167993.1	tig00000584_pilon	98.91		True
CONTIG	tig00000584_pilon	9838	correct
13062647	13073806	1	11154	NW_019168015.1	tig00000585_pilon	98.83		True
CONTIG	tig00000585_pilon	11154	correct
7586231	7586362	2318	2187	NW_019168004.1	tig00000586_pilon	97.73		True
local misassembly
7585722	7585868	2831	2685	NW_019168004.1	tig00000586_pilon	97.28		True
translocation
1217211	1217298	3193	3106	NW_019168381.1	tig00000586_pilon	96.59		True
indel: indel (> 5bp)
1217051	1217204	3370	3217	NW_019168381.1	tig00000586_pilon	95.45		True
local misassembly
1216293	1216424	4087	3956	NW_019168381.1	tig00000586_pilon	99.24		True
indel: indel (<= 5bp)
1216152	1216259	4226	4119	NW_019168381.1	tig00000586_pilon	95.37		True
local misassembly
1202874	1215348	17503	4991	NW_019168381.1	tig00000586_pilon	95.18		True
CONTIG	tig00000586_pilon	17503	misassembled
1624667	1627828	3145	1	NW_019168381.1	tig00000587_pilon	95.61		True
relocation, inconsistency = -1700
1624273	1624507	5239	5005	NW_019168381.1	tig00000587_pilon	95.32		True
indel: indel (<= 5bp)
1623957	1624271	5554	5240	NW_019168381.1	tig00000587_pilon	95.87		True
indel: indel (> 5bp)
1623602	1623956	5940	5586	NW_019168381.1	tig00000587_pilon	98.03		True
indel: indel (<= 5bp)
1623411	1623600	6130	5941	NW_019168381.1	tig00000587_pilon	97.89		True
local misassembly
1622748	1623411	7076	6412	NW_019168381.1	tig00000587_pilon	97.75		True
CONTIG	tig00000587_pilon	7996	misassembled
1703167	1708333	1	5127	NW_019168381.1	tig00000588_pilon	97.74		True
relocation, inconsistency = 1264
1709738	1709965	5495	5268	NW_019168381.1	tig00000588_pilon	98.68		True
indel: indel (<= 5bp)
1709497	1709686	5741	5552	NW_019168381.1	tig00000588_pilon	97.37		True
local misassembly
1709179	1709367	6128	5940	NW_019168381.1	tig00000588_pilon	95.24		True
indel: indel (<= 5bp)
1709028	1709114	6278	6192	NW_019168381.1	tig00000588_pilon	97.7		True
indel: indel (<= 5bp)
1708352	1708995	6952	6309	NW_019168381.1	tig00000588_pilon	95.03		True
indel: indel (<= 5bp)
1708265	1708350	7038	6953	NW_019168381.1	tig00000588_pilon	98.84		True
CONTIG	tig00000588_pilon	7119	misassembled
5420015	5429255	1	9206	NW_019168004.1	tig00000589_pilon	99.06		True
CONTIG	tig00000589_pilon	9206	correct
1801490	1820614	1	19098	NW_019168004.1	tig00000590_pilon	99.57		True
CONTIG	tig00000590_pilon	19098	correct
3490317	3490861	1353	1898	NW_019168004.1	tig00000591_pilon	96.37		True
local misassembly
3491506	3492713	1899	3104	NW_019168004.1	tig00000591_pilon	98.18		True
local misassembly
3492714	3493222	3389	3904	NW_019168004.1	tig00000591_pilon	96.71		True
local misassembly
3493231	3498835	4491	10089	NW_019168004.1	tig00000591_pilon	97.12		True
CONTIG	tig00000591_pilon	10089	correct
3059799	3061106	1311	1	NW_019168037.1	tig00000592_pilon	98.33		True
local misassembly
3053941	3059802	7454	1568	NW_019168037.1	tig00000592_pilon	98.56		True
CONTIG	tig00000592_pilon	7454	correct
2195669	2207219	11544	1	NW_019168381.1	tig00000593_pilon	99.81		True
translocation
5860813	5861049	12613	12377	NW_019168159.1	tig00000593_pilon	95.36		True
indel: indel (<= 5bp)
5860736	5860811	12689	12614	NW_019168159.1	tig00000593_pilon	100.0		True
local misassembly
5860261	5860437	13164	12988	NW_019168159.1	tig00000593_pilon	95.68		True
translocation
12428523	12428758	13400	13165	NW_019168492.1	tig00000593_pilon	96.19		True
local misassembly
12428187	12428405	13742	13524	NW_019168492.1	tig00000593_pilon	95.43		True
translocation
2189423	2195458	20178	14144	NW_019168381.1	tig00000593_pilon	99.72		True
CONTIG	tig00000593_pilon	20178	misassembled
5553945	5555575	1630	1	NW_019167982.1	tig00000594_pilon	96.78		True
local misassembly
5547264	5553378	7760	1643	NW_019167982.1	tig00000594_pilon	99.09		True
CONTIG	tig00000594_pilon	7760	correct
10172171	10173499	1331	1	NW_019168015.1	tig00000596_pilon	99.55		True
CONTIG	tig00000596_pilon	1331	correct
26085	30760	4641	1	NW_019168113.1	tig00000597_pilon	97.04		True
relocation, inconsistency = 1497
19970	24582	9280	4647	NW_019168113.1	tig00000597_pilon	95.51		True
CONTIG	tig00000597_pilon	11115	misassembled
12266145	12273083	1	6909	NW_019167993.1	tig00000598_pilon	97.03		True
CONTIG	tig00000598_pilon	6909	correct
5808028	5810973	2957	1	NW_019168015.1	tig00000599_pilon	96.36		True
unknown
1969176	1969513	6619	6282	NW_019168004.1	tig00000599_pilon	95.86		True
unknown
1964958	1965377	10866	10447	NW_019168004.1	tig00000599_pilon	97.38		True
unknown
CONTIG	tig00000599_pilon	15074	mis_unaligned
CONTIG	tig00000600_pilon	10865	unaligned
4951493	4960324	2961	11777	NW_019168381.1	tig00000601_pilon	95.05		True
CONTIG	tig00000601_pilon	11778	correct
12259192	12272617	13399	3	NW_019167982.1	tig00000602_pilon	98.8		True
CONTIG	tig00000602_pilon	13401	correct
4981466	4981923	1	452	NW_019168381.1	tig00000603_pilon	95.76		True
relocation, inconsistency = 5268
4987192	4996132	453	9382	NW_019168381.1	tig00000603_pilon	95.79		True
CONTIG	tig00000603_pilon	9382	misassembled
17735881	17739888	1	3992	NW_019167960.1	tig00000604_pilon	97.49		True
CONTIG	tig00000604_pilon	3992	correct
5015317	5029050	13742	3	NW_019168381.1	tig00000605_pilon	99.59		True
CONTIG	tig00000605_pilon	13742	correct
3670484	3670597	114	1	NW_019168004.1	tig00000606_pilon	98.25		True
indel: indel (<= 5bp)
3670281	3670468	315	128	NW_019168004.1	tig00000606_pilon	95.21		True
local misassembly
3669982	3670154	618	446	NW_019168004.1	tig00000606_pilon	97.69		True
local misassembly
3669392	3669535	1213	1070	NW_019168004.1	tig00000606_pilon	95.83		True
indel: indel (<= 5bp)
3669295	3669390	1309	1214	NW_019168004.1	tig00000606_pilon	96.88		True
indel: indel (<= 5bp)
3669012	3669293	1591	1310	NW_019168004.1	tig00000606_pilon	99.29		True
indel: indel (<= 5bp)
3668872	3669010	1730	1592	NW_019168004.1	tig00000606_pilon	95.68		True
indel: indel (<= 5bp)
3668631	3668870	1970	1731	NW_019168004.1	tig00000606_pilon	96.25		True
local misassembly
3668442	3668516	2157	2083	NW_019168004.1	tig00000606_pilon	96.0		True
indel: indel (<= 5bp)
3668262	3668441	2338	2159	NW_019168004.1	tig00000606_pilon	97.78		True
indel: indel (> 5bp)
3667811	3668261	2795	2345	NW_019168004.1	tig00000606_pilon	95.79		True
local misassembly
3667373	3667593	3231	3011	NW_019168004.1	tig00000606_pilon	96.38		True
local misassembly
3666568	3667206	4036	3398	NW_019168004.1	tig00000606_pilon	96.71		True
indel: indel (> 5bp)
3666351	3666461	4204	4094	NW_019168004.1	tig00000606_pilon	95.5		True
indel: indel (<= 5bp)
3666230	3666350	4326	4206	NW_019168004.1	tig00000606_pilon	95.87		True
local misassembly
3665968	3666042	4585	4511	NW_019168004.1	tig00000606_pilon	97.33		True
indel: indel (> 5bp)
3665792	3665917	4754	4629	NW_019168004.1	tig00000606_pilon	97.62		True
indel: indel (> 5bp)
3665142	3665762	5423	4803	NW_019168004.1	tig00000606_pilon	97.91		True
indel: stretch of mismatches
3664975	3665064	5590	5501	NW_019168004.1	tig00000606_pilon	96.67		True
indel: indel (<= 5bp)
3664893	3664974	5673	5592	NW_019168004.1	tig00000606_pilon	97.56		True
indel: indel (<= 5bp)
3664823	3664891	5742	5674	NW_019168004.1	tig00000606_pilon	95.65		True
local misassembly
3664074	3664167	6492	6399	NW_019168004.1	tig00000606_pilon	95.74		True
indel: indel (<= 5bp)
3663758	3664023	6807	6542	NW_019168004.1	tig00000606_pilon	97.37		True
local misassembly
3662732	3662837	7828	7723	NW_019168004.1	tig00000606_pilon	96.23		True
local misassembly
3662417	3662632	8144	7929	NW_019168004.1	tig00000606_pilon	95.37		True
indel: indel (<= 5bp)
3662278	3662416	8286	8148	NW_019168004.1	tig00000606_pilon	99.28		True
CONTIG	tig00000606_pilon	8521	correct
5215987	5232513	16544	1	NW_019168381.1	tig00000607_pilon	99.33		True
CONTIG	tig00000607_pilon	16544	correct
13082631	13087709	1	5079	NW_019167993.1	tig00000608_pilon	98.51		True
CONTIG	tig00000608_pilon	5079	correct
14455676	14467355	11712	1	NW_019168015.1	tig00000609_pilon	98.27		True
CONTIG	tig00000609_pilon	11714	correct
8692935	8699109	1	6224	NW_019167993.1	tig00000610_pilon	97.33		True
CONTIG	tig00000610_pilon	6224	correct
7253355	7259851	6442	1	NW_019167960.1	tig00000611_pilon	98.74		True
CONTIG	tig00000611_pilon	6442	correct
5836877	5846967	15903	5836	NW_019168381.1	tig00000612_pilon	98.66		True
CONTIG	tig00000612_pilon	15903	correct
5859753	5868919	2	9170	NW_019168381.1	tig00000613_pilon	99.53		True
translocation
5378718	5378809	9262	9171	NW_019168159.1	tig00000613_pilon	98.91		True
indel: indel (<= 5bp)
5378643	5378717	9342	9268	NW_019168159.1	tig00000613_pilon	100.0		True
local misassembly
5378354	5378437	9606	9523	NW_019168159.1	tig00000613_pilon	97.62		True
indel: indel (<= 5bp)
5378249	5378352	9710	9607	NW_019168159.1	tig00000613_pilon	97.12		True
local misassembly
5377624	5377743	10309	10190	NW_019168159.1	tig00000613_pilon	95.0		True
indel: indel (> 5bp)
5377498	5377562	10449	10385	NW_019168159.1	tig00000613_pilon	98.46		True
local misassembly
5377258	5377375	10689	10572	NW_019168159.1	tig00000613_pilon	97.46		True
local misassembly
5377082	5377257	10983	10808	NW_019168159.1	tig00000613_pilon	99.43		True
indel: indel (<= 5bp)
5376939	5377032	11125	11032	NW_019168159.1	tig00000613_pilon	96.81		True
CONTIG	tig00000613_pilon	11155	misassembled
4648542	4648624	640	558	NW_019167982.1	tig00000614_pilon	97.59		True
indel: indel (<= 5bp)
4648431	4648541	752	642	NW_019167982.1	tig00000614_pilon	98.2		True
indel: indel (<= 5bp)
4648020	4648394	1165	791	NW_019167982.1	tig00000614_pilon	98.93		True
indel: indel (<= 5bp)
4645911	4648019	3275	1167	NW_019167982.1	tig00000614_pilon	98.72		True
indel: indel (<= 5bp)
4645844	4645909	3341	3276	NW_019167982.1	tig00000614_pilon	96.97		True
local misassembly
4645307	4645401	3834	3740	NW_019167982.1	tig00000614_pilon	95.79		True
local misassembly
4644239	4644347	4893	4785	NW_019167982.1	tig00000614_pilon	98.17		True
indel: indel (<= 5bp)
4644147	4644237	4984	4894	NW_019167982.1	tig00000614_pilon	96.7		True
local misassembly
4643478	4643564	5674	5588	NW_019167982.1	tig00000614_pilon	95.4		True
local misassembly
4643048	4643196	6090	5942	NW_019167982.1	tig00000614_pilon	100.0		True
local misassembly
4642654	4642921	6484	6217	NW_019167982.1	tig00000614_pilon	98.51		True
indel: indel (<= 5bp)
4642505	4642616	6632	6521	NW_019167982.1	tig00000614_pilon	100.0		True
indel: indel (> 5bp)
4642170	4642455	6981	6696	NW_019167982.1	tig00000614_pilon	98.6		True
indel: indel (<= 5bp)
4641900	4642168	7250	6982	NW_019167982.1	tig00000614_pilon	99.26		True
CONTIG	tig00000614_pilon	7365	correct
3596858	3598954	2105	1	NW_019168037.1	tig00000615_pilon	98.91		True
CONTIG	tig00000615_pilon	2105	correct
6315682	6317183	1500	1	NW_019168381.1	tig00000616_pilon	97.94		True
relocation, inconsistency = 3806
6308281	6311870	5109	1506	NW_019168381.1	tig00000616_pilon	98.12		True
local misassembly
6287977	6308382	25536	5134	NW_019168381.1	tig00000616_pilon	99.66		True
CONTIG	tig00000616_pilon	25536	misassembled
7304631	7312629	7999	1	NW_019168004.1	tig00000617_pilon	97.31		True
CONTIG	tig00000617_pilon	8048	correct
2732006	2733254	1246	1	NW_019167960.1	tig00000618_pilon	95.69		True
relocation, inconsistency = -9017
2733034	2739333	9233	2936	NW_019167960.1	tig00000618_pilon	97.54		True
CONTIG	tig00000618_pilon	9233	misassembled
4944432	4949397	4949	1	NW_019167960.1	tig00000619_pilon	98.37		True
CONTIG	tig00000619_pilon	4949	correct
11560024	11567582	1	7558	NW_019167982.1	tig00000620_pilon	98.46		True
CONTIG	tig00000620_pilon	7558	correct
16083334	16088924	5581	1	NW_019167982.1	tig00000621_pilon	99.04		True
CONTIG	tig00000621_pilon	5583	correct
13862908	13869584	1	6671	NW_019167960.1	tig00000622_pilon	99.22		True
CONTIG	tig00000622_pilon	6671	correct
6873083	6881870	8776	1	NW_019167982.1	tig00000623_pilon	99.6		True
CONTIG	tig00000623_pilon	8776	correct
4301671	4311948	1	10254	NW_019168037.1	tig00000624_pilon	99.21		True
CONTIG	tig00000624_pilon	10254	correct
10833641	10838882	5223	1	NW_019168037.1	tig00000625_pilon	99.12		True
CONTIG	tig00000625_pilon	5223	correct
11257937	11258189	1	253	NW_019167949.1	tig00000627_pilon	98.82		True
CONTIG	tig00000627_pilon	3455	correct_unaligned
7969878	7984424	1	14534	NW_019168015.1	tig00000628_pilon	99.75		True
CONTIG	tig00000628_pilon	14534	correct
7356833	7366593	10598	815	NW_019168381.1	tig00000629_pilon	97.86		True
CONTIG	tig00000629_pilon	10598	correct
7369905	7370132	4689	4916	NW_019168381.1	tig00000630_pilon	97.37		True
indel: indel (> 5bp)
7370160	7370277	4955	5072	NW_019168381.1	tig00000630_pilon	97.46		True
indel: indel (> 5bp)
7370322	7370389	5131	5198	NW_019168381.1	tig00000630_pilon	97.06		True
local misassembly
7370521	7370830	5327	5636	NW_019168381.1	tig00000630_pilon	96.77		True
indel: indel (<= 5bp)
7370831	7371032	5638	5839	NW_019168381.1	tig00000630_pilon	99.01		True
local misassembly
7371052	7380166	6015	15109	NW_019168381.1	tig00000630_pilon	98.94		True
CONTIG	tig00000630_pilon	15109	correct
16111846	16124567	12729	1	NW_019167960.1	tig00000631_pilon	99.49		True
CONTIG	tig00000631_pilon	12729	correct
6514025	6527072	1	12907	NW_019168037.1	tig00000632_pilon	97.42		True
CONTIG	tig00000632_pilon	12907	correct
294053	297850	3843	31	NW_019168004.1	tig00000633_pilon	99.21		True
CONTIG	tig00000633_pilon	3843	correct
16560050	16571322	1	11268	NW_019167960.1	tig00000634_pilon	99.36		True
CONTIG	tig00000634_pilon	11268	correct
5725294	5729267	3973	1	NW_019167982.1	tig00000635_pilon	99.55		True
CONTIG	tig00000635_pilon	3973	correct
CONTIG	tig00000636_pilon	1465	unaligned
8599656	8607655	1	8008	NW_019168381.1	tig00000637_pilon	99.56		True
translocation
21683450	21683567	8341	8224	NW_019168492.1	tig00000637_pilon	95.76		True
local misassembly
21683220	21683358	8574	8436	NW_019168492.1	tig00000637_pilon	97.12		True
indel: indel (> 5bp)
21682959	21683208	8824	8575	NW_019168492.1	tig00000637_pilon	95.6		True
local misassembly
21682204	21682552	9464	9116	NW_019168492.1	tig00000637_pilon	95.7		True
translocation
8607653	8616497	9494	18403	NW_019168381.1	tig00000637_pilon	98.79		True
local misassembly
8616722	8621377	18404	23052	NW_019168381.1	tig00000637_pilon	99.47		True
CONTIG	tig00000637_pilon	23052	misassembled
2552974	2564372	1	11366	NW_019168004.1	tig00000638_pilon	95.35		True
CONTIG	tig00000638_pilon	11366	correct
4025454	4031987	6538	1	NW_019167949.1	tig00000639_pilon	99.31		True
CONTIG	tig00000639_pilon	6538	correct
6663181	6670385	1	7181	NW_019168026.1	tig00000640_pilon	99.2		True
CONTIG	tig00000640_pilon	7181	correct
2969704	2979593	1	9866	NW_019168037.1	tig00000641_pilon	98.01		True
CONTIG	tig00000641_pilon	9870	correct
16906	25030	1	8113	NW_019167954.1	tig00000642_pilon	98.83		True
CONTIG	tig00000642_pilon	8113	correct
9334193	9344404	10228	1	NW_019167960.1	tig00000643_pilon	96.97		True
local misassembly
9333383	9334196	11165	10351	NW_019167960.1	tig00000643_pilon	97.67		True
CONTIG	tig00000643_pilon	11165	correct
4214103	4222900	1	8794	NW_019168049.1	tig00000644_pilon	99.27		True
CONTIG	tig00000644_pilon	8794	correct
8703359	8715444	1	12048	NW_019167971.1	tig00000645_pilon	99.25		True
CONTIG	tig00000645_pilon	12048	correct
9218094	9226764	8674	8	NW_019167993.1	tig00000646_pilon	98.61		True
CONTIG	tig00000646_pilon	8674	correct
9481324	9482466	1145	1	NW_019168381.1	tig00000647_pilon	98.09		True
relocation, inconsistency = 90695
9379980	9389417	11796	2357	NW_019168381.1	tig00000647_pilon	97.81		True
relocation, inconsistency = 1819
9377662	9378160	12289	11797	NW_019168381.1	tig00000647_pilon	97.22		True
CONTIG	tig00000647_pilon	14834	misassembled
12565333	12575908	1	10541	NW_019167971.1	tig00000648_pilon	98.21		True
CONTIG	tig00000648_pilon	10541	correct
6397226	6403921	6696	1	NW_019168037.1	tig00000649_pilon	98.05		True
CONTIG	tig00000649_pilon	6704	correct
17691628	17697870	1	6230	NW_019167993.1	tig00000650_pilon	98.36		True
CONTIG	tig00000650_pilon	6230	correct
8360557	8363224	2661	1	NW_019168026.1	tig00000651_pilon	99.25		True
CONTIG	tig00000651_pilon	2661	correct
10516997	10525100	1	8091	NW_019167960.1	tig00000652_pilon	99.45		True
CONTIG	tig00000652_pilon	8096	correct
10498162	10509336	11175	1	NW_019167960.1	tig00000653_pilon	99.55		True
CONTIG	tig00000653_pilon	11175	correct
3946556	3955385	8835	1	NW_019168049.1	tig00000654_pilon	98.28		True
CONTIG	tig00000654_pilon	8835	correct
15239670	15248200	8522	1	NW_019167971.1	tig00000655_pilon	99.04		True
CONTIG	tig00000655_pilon	8522	correct
16957169	16968782	11591	1	NW_019167993.1	tig00000656_pilon	99.32		True
CONTIG	tig00000656_pilon	11591	correct
241829	250863	8869	1	NW_019168004.1	tig00000657_pilon	97.5		True
CONTIG	tig00000657_pilon	8869	correct
10027595	10027957	22	384	NW_019168381.1	tig00000658_pilon	96.97		True
unknown
10027968	10028258	395	685	NW_019168381.1	tig00000658_pilon	98.63		True
unknown
10028556	10028818	1013	1275	NW_019168381.1	tig00000658_pilon	95.06		True
unknown
10029048	10029467	1511	1930	NW_019168381.1	tig00000658_pilon	96.19		True
unknown
10029481	10029608	1945	2072	NW_019168381.1	tig00000658_pilon	98.44		True
unknown
10029688	10030092	2159	2563	NW_019168381.1	tig00000658_pilon	95.06		True
unknown
10031344	10031538	3819	4013	NW_019168381.1	tig00000658_pilon	95.9		True
unknown
10031589	10031880	4067	4358	NW_019168381.1	tig00000658_pilon	97.26		True
unknown
10031881	10032696	4360	5175	NW_019168381.1	tig00000658_pilon	95.83		True
unknown
10035633	10035703	8116	8186	NW_019168381.1	tig00000658_pilon	98.59		True
unknown
CONTIG	tig00000658_pilon	8186	mis_unaligned
10027151	10038845	11706	6	NW_019168381.1	tig00000659_pilon	96.56		True
CONTIG	tig00000659_pilon	11706	correct
2776431	2776557	133	259	NW_019167982.1	tig00000660_pilon	95.28		True
local misassembly
2776900	2777047	584	731	NW_019167982.1	tig00000660_pilon	95.27		True
indel: indel (<= 5bp)
2777049	2777161	732	844	NW_019167982.1	tig00000660_pilon	99.12		True
local misassembly
2777483	2777639	1176	1332	NW_019167982.1	tig00000660_pilon	97.45		True
indel: indel (<= 5bp)
2777693	2777866	1390	1563	NW_019167982.1	tig00000660_pilon	97.7		True
indel: indel (<= 5bp)
2777906	2777983	1599	1676	NW_019167982.1	tig00000660_pilon	98.72		True
translocation
10027468	10027593	1910	2035	NW_019168381.1	tig00000660_pilon	99.21		True
indel: indel (<= 5bp)
10027595	10028258	2040	2703	NW_019168381.1	tig00000660_pilon	97.14		True
indel: indel (> 5bp)
10028313	10028443	2750	2880	NW_019168381.1	tig00000660_pilon	96.18		True
indel: indel (<= 5bp)
10028445	10028555	2881	2991	NW_019168381.1	tig00000660_pilon	98.2		True
indel: indel (<= 5bp)
10028556	10028768	2993	3205	NW_019168381.1	tig00000660_pilon	99.06		True
local misassembly
10028859	10029010	3298	3449	NW_019168381.1	tig00000660_pilon	100.0		True
indel: indel (<= 5bp)
10029045	10029480	3486	3921	NW_019168381.1	tig00000660_pilon	98.85		True
indel: indel (<= 5bp)
10029481	10029608	3924	4051	NW_019168381.1	tig00000660_pilon	100.0		True
indel: indel (> 5bp)
10029688	10030092	4137	4541	NW_019168381.1	tig00000660_pilon	98.02		True
indel: indel (<= 5bp)
10030093	10030664	4543	5114	NW_019168381.1	tig00000660_pilon	97.9		True
indel: indel (<= 5bp)
10030666	10030752	5115	5201	NW_019168381.1	tig00000660_pilon	98.85		True
indel: indel (<= 5bp)
10030754	10030893	5202	5341	NW_019168381.1	tig00000660_pilon	99.29		True
indel: indel (<= 5bp)
10030894	10031203	5343	5652	NW_019168381.1	tig00000660_pilon	100.0		True
indel: indel (<= 5bp)
10031204	10031344	5654	5794	NW_019168381.1	tig00000660_pilon	97.87		True
indel: indel (<= 5bp)
10031345	10031588	5796	6039	NW_019168381.1	tig00000660_pilon	97.54		True
indel: indel (<= 5bp)
10031589	10031917	6041	6369	NW_019168381.1	tig00000660_pilon	99.7		True
indel: indel (<= 5bp)
10031919	10032695	6370	7146	NW_019168381.1	tig00000660_pilon	99.36		True
indel: indel (<= 5bp)
10032696	10033145	7148	7597	NW_019168381.1	tig00000660_pilon	99.33		True
indel: indel (<= 5bp)
10033147	10033249	7598	7700	NW_019168381.1	tig00000660_pilon	100.0		True
indel: indel (<= 5bp)
10033251	10033544	7701	7994	NW_019168381.1	tig00000660_pilon	97.96		True
indel: indel (<= 5bp)
10033546	10033773	7995	8222	NW_019168381.1	tig00000660_pilon	99.12		True
indel: stretch of mismatches
10033795	10034064	8244	8513	NW_019168381.1	tig00000660_pilon	97.41		True
local misassembly
10034164	10034243	8611	8690	NW_019168381.1	tig00000660_pilon	96.25		True
indel: indel (> 5bp)
10034244	10034908	8703	9367	NW_019168381.1	tig00000660_pilon	97.59		True
indel: indel (<= 5bp)
10034910	10035258	9368	9716	NW_019168381.1	tig00000660_pilon	97.13		True
local misassembly
10035403	10035476	9847	9920	NW_019168381.1	tig00000660_pilon	95.95		True
indel: indel (> 5bp)
10035537	10035614	9973	10050	NW_019168381.1	tig00000660_pilon	96.15		True
indel: indel (<= 5bp)
10035634	10036556	10072	10994	NW_019168381.1	tig00000660_pilon	98.48		True
indel: indel (<= 5bp)
10036558	10036778	10995	11215	NW_019168381.1	tig00000660_pilon	97.29		True
indel: indel (<= 5bp)
10036780	10036888	11216	11324	NW_019168381.1	tig00000660_pilon	98.17		True
indel: indel (<= 5bp)
10036890	10037553	11325	11988	NW_019168381.1	tig00000660_pilon	96.69		True
indel: indel (<= 5bp)
10037554	10038113	11990	12549	NW_019168381.1	tig00000660_pilon	98.75		True
indel: indel (<= 5bp)
10038152	10038377	12585	12810	NW_019168381.1	tig00000660_pilon	95.58		True
local misassembly
10038526	10038664	12959	13097	NW_019168381.1	tig00000660_pilon	96.4		True
translocation
66117	67746	13472	15106	NW_019168479.1	tig00000660_pilon	97.25		True
CONTIG	tig00000660_pilon	15106	misassembled
3644232	3652900	1	8647	NW_019168015.1	tig00000661_pilon	98.68		True
CONTIG	tig00000661_pilon	8647	correct
4765216	4773314	8076	1	NW_019168026.1	tig00000662_pilon	97.62		True
CONTIG	tig00000662_pilon	8076	correct
20496619	20496718	7185	7086	NW_019168048.1	tig00000663_pilon	95.0		True
CONTIG	tig00000663_pilon	10239	correct_unaligned
10474366	10482787	1	8439	NW_019168037.1	tig00000664_pilon	97.34		True
CONTIG	tig00000664_pilon	8439	correct
10323398	10326286	2869	1	NW_019167971.1	tig00000665_pilon	96.98		True
local misassembly
10318251	10323399	8534	3354	NW_019167971.1	tig00000665_pilon	98.02		True
local misassembly
10309994	10317250	16589	9283	NW_019167971.1	tig00000665_pilon	98.59		True
CONTIG	tig00000665_pilon	16589	correct
4606030	4612933	6895	1	NW_019167960.1	tig00000666_pilon	99.57		True
CONTIG	tig00000666_pilon	10002	correct
5077358	5079637	1	2318	NW_019167960.1	tig00000667_pilon	96.57		True
CONTIG	tig00000667_pilon	2318	correct
10478633	10487541	8884	1	NW_019168381.1	tig00000668_pilon	99.05		True
translocation
4233228	4238358	14022	8894	NW_019167860.1	tig00000668_pilon	97.08		True
CONTIG	tig00000668_pilon	14022	misassembled
13651867	13651952	43	128	NW_019167938.1	tig00000669_pilon	97.67		True
indel: indel (> 5bp)
13652003	13652123	173	293	NW_019167938.1	tig00000669_pilon	99.17		True
local misassembly
13652255	13652495	414	654	NW_019167938.1	tig00000669_pilon	96.27		True
local misassembly
13652662	13652768	806	912	NW_019167938.1	tig00000669_pilon	99.07		True
indel: indel (<= 5bp)
13652770	13652959	913	1102	NW_019167938.1	tig00000669_pilon	95.26		True
indel: indel (<= 5bp)
13652960	13653106	1104	1250	NW_019167938.1	tig00000669_pilon	97.28		True
indel: indel (<= 5bp)
13653108	13653612	1251	1755	NW_019167938.1	tig00000669_pilon	98.61		True
indel: indel (<= 5bp)
13653624	13653726	1769	1871	NW_019167938.1	tig00000669_pilon	99.03		True
indel: indel (<= 5bp)
13653728	13653840	1872	1984	NW_019167938.1	tig00000669_pilon	96.46		True
indel: indel (<= 5bp)
13653901	13653968	2046	2113	NW_019167938.1	tig00000669_pilon	97.06		True
translocation
10488353	10496404	10146	2116	NW_019168381.1	tig00000669_pilon	99.28		True
CONTIG	tig00000669_pilon	10146	misassembled
12571186	12581113	9909	1	NW_019168037.1	tig00000670_pilon	99.44		True
CONTIG	tig00000670_pilon	9909	correct
12580204	12580407	255	52	NW_019168037.1	tig00000671_pilon	99.02		True
unknown
12579860	12580138	593	315	NW_019168037.1	tig00000671_pilon	97.85		True
unknown
12579578	12579858	874	594	NW_019168037.1	tig00000671_pilon	96.09		True
unknown
12579494	12579576	957	875	NW_019168037.1	tig00000671_pilon	96.39		True
unknown
12577714	12577828	2751	2637	NW_019168037.1	tig00000671_pilon	97.39		True
unknown
12577101	12577531	3475	3045	NW_019168037.1	tig00000671_pilon	95.13		True
unknown
12576903	12577086	3671	3488	NW_019168037.1	tig00000671_pilon	96.2		True
unknown
12575595	12575798	4978	4775	NW_019168037.1	tig00000671_pilon	96.08		True
unknown
12575507	12575593	5065	4979	NW_019168037.1	tig00000671_pilon	97.7		True
unknown
12575412	12575505	5159	5066	NW_019168037.1	tig00000671_pilon	95.74		True
unknown
12574722	12575315	5846	5253	NW_019168037.1	tig00000671_pilon	95.29		True
unknown
12574612	12574719	5954	5847	NW_019168037.1	tig00000671_pilon	98.15		True
unknown
12573745	12573835	6820	6730	NW_019168037.1	tig00000671_pilon	96.7		True
unknown
12573450	12573666	7115	6899	NW_019168037.1	tig00000671_pilon	96.77		True
unknown
12573087	12573447	7476	7116	NW_019168037.1	tig00000671_pilon	96.12		True
unknown
12572970	12573085	7592	7477	NW_019168037.1	tig00000671_pilon	100.0		True
unknown
12572688	12572766	7871	7793	NW_019168037.1	tig00000671_pilon	96.2		True
unknown
12572438	12572517	8118	8039	NW_019168037.1	tig00000671_pilon	95.0		True
unknown
CONTIG	tig00000671_pilon	8262	mis_unaligned
8515948	8528782	12827	1	NW_019168026.1	tig00000673_pilon	98.27		True
CONTIG	tig00000673_pilon	12827	correct
16509853	16517293	1	7398	NW_019167993.1	tig00000674_pilon	99.01		True
CONTIG	tig00000674_pilon	7398	correct
16454462	16466565	12056	1	NW_019167993.1	tig00000675_pilon	99.16		True
CONTIG	tig00000675_pilon	12056	correct
578862	581966	3103	1	NW_019168082.1	tig00000676_pilon	99.61		True
CONTIG	tig00000676_pilon	3103	correct
17797	22200	4399	1	NW_019168009.1	tig00000678_pilon	98.96		True
CONTIG	tig00000678_pilon	4399	correct
28266	30939	1	2681	NW_019168359.1	tig00000679_pilon	99.63		True
CONTIG	tig00000679_pilon	2681	correct
11199396	11199467	362	291	NW_019168381.1	tig00000680_pilon	97.22		True
indel: stretch of mismatches
11199184	11199385	574	373	NW_019168381.1	tig00000680_pilon	96.04		True
local misassembly
11198577	11198644	1156	1089	NW_019168381.1	tig00000680_pilon	97.06		True
local misassembly
11198353	11198429	1383	1307	NW_019168381.1	tig00000680_pilon	97.4		True
local misassembly
11197908	11197995	1719	1632	NW_019168381.1	tig00000680_pilon	97.73		True
indel: stretch of mismatches
11197835	11197900	1792	1727	NW_019168381.1	tig00000680_pilon	96.97		True
indel: indel (<= 5bp)
11197650	11197833	1976	1793	NW_019168381.1	tig00000680_pilon	95.65		True
indel: indel (<= 5bp)
11197527	11197649	2101	1979	NW_019168381.1	tig00000680_pilon	98.37		True
indel: indel (> 5bp)
11197376	11197468	2267	2175	NW_019168381.1	tig00000680_pilon	95.7		True
indel: indel (<= 5bp)
11197080	11197375	2564	2269	NW_019168381.1	tig00000680_pilon	95.27		True
indel: indel (<= 5bp)
11196913	11197072	2729	2570	NW_019168381.1	tig00000680_pilon	98.12		True
indel: indel (<= 5bp)
11196779	11196912	2864	2731	NW_019168381.1	tig00000680_pilon	98.51		True
local misassembly
11196598	11196671	3047	2974	NW_019168381.1	tig00000680_pilon	98.65		True
local misassembly
11196035	11196468	3589	3156	NW_019168381.1	tig00000680_pilon	96.77		True
indel: indel (> 5bp)
11195846	11195968	3747	3625	NW_019168381.1	tig00000680_pilon	98.37		True
indel: indel (<= 5bp)
11195726	11195844	3866	3748	NW_019168381.1	tig00000680_pilon	98.32		True
indel: indel (> 5bp)
11195631	11195701	3988	3918	NW_019168381.1	tig00000680_pilon	100.0		True
indel: indel (<= 5bp)
11195165	11195630	4456	3991	NW_019168381.1	tig00000680_pilon	97.21		True
local misassembly
11194757	11195027	4815	4545	NW_019168381.1	tig00000680_pilon	98.89		True
local misassembly
11194409	11194531	5154	5032	NW_019168381.1	tig00000680_pilon	97.56		True
indel: indel (<= 5bp)
11194221	11194408	5343	5156	NW_019168381.1	tig00000680_pilon	98.94		True
indel: indel (<= 5bp)
11194036	11194219	5527	5344	NW_019168381.1	tig00000680_pilon	98.91		True
local misassembly
11193412	11193532	6202	6082	NW_019168381.1	tig00000680_pilon	100.0		True
CONTIG	tig00000680_pilon	6242	correct
11202786	11202880	350	444	NW_019168381.1	tig00000681_pilon	97.89		True
indel: indel (<= 5bp)
11202921	11203032	487	598	NW_019168381.1	tig00000681_pilon	96.43		True
indel: indel (<= 5bp)
11203086	11203181	651	746	NW_019168381.1	tig00000681_pilon	96.88		True
indel: indel (<= 5bp)
11203183	11203266	747	830	NW_019168381.1	tig00000681_pilon	97.62		True
indel: indel (<= 5bp)
11203280	11203399	841	960	NW_019168381.1	tig00000681_pilon	95.83		True
indel: indel (<= 5bp)
11203401	11203688	961	1248	NW_019168381.1	tig00000681_pilon	96.18		True
indel: indel (<= 5bp)
11203701	11203891	1258	1448	NW_019168381.1	tig00000681_pilon	99.48		True
indel: indel (> 5bp)
11203955	11204021	1504	1570	NW_019168381.1	tig00000681_pilon	98.51		True
indel: indel (<= 5bp)
11204022	11204198	1572	1748	NW_019168381.1	tig00000681_pilon	98.87		True
indel: stretch of mismatches
11204208	11204413	1758	1963	NW_019168381.1	tig00000681_pilon	97.57		True
indel: indel (<= 5bp)
11204414	11204492	1965	2043	NW_019168381.1	tig00000681_pilon	96.2		True
local misassembly
11204700	11204878	2214	2392	NW_019168381.1	tig00000681_pilon	95.53		True
indel: indel (> 5bp)
11204890	11204957	2393	2460	NW_019168381.1	tig00000681_pilon	97.06		True
indel: indel (> 5bp)
11205007	11205150	2485	2628	NW_019168381.1	tig00000681_pilon	97.92		True
indel: indel (<= 5bp)
11205151	11205292	2630	2771	NW_019168381.1	tig00000681_pilon	99.3		True
indel: indel (<= 5bp)
11205339	11205509	2819	2989	NW_019168381.1	tig00000681_pilon	98.25		True
indel: indel (<= 5bp)
11205514	11205935	2991	3412	NW_019168381.1	tig00000681_pilon	97.63		True
CONTIG	tig00000681_pilon	3844	correct
8128	14359	1	6220	NW_019168404.1	tig00000682_pilon	97.78		True
CONTIG	tig00000682_pilon	6220	correct
9814701	9821678	6987	1	NW_019168037.1	tig00000683_pilon	99.03		True
CONTIG	tig00000683_pilon	6987	correct
448370	452296	1	3925	NW_019168093.1	tig00000684_pilon	99.16		True
CONTIG	tig00000684_pilon	3925	correct
11364371	11382724	1	18336	NW_019167949.1	tig00000685_pilon	99.1		True
CONTIG	tig00000685_pilon	18336	correct
11293732	11301217	1	7491	NW_019168381.1	tig00000687_pilon	98.46		True
CONTIG	tig00000687_pilon	7491	correct
5514	5581	255	188	NW_019168393.1	tig00000688_pilon	97.06		True
indel: indel (<= 5bp)
5437	5513	333	257	NW_019168393.1	tig00000688_pilon	98.7		True
local misassembly
4863	4956	953	860	NW_019168393.1	tig00000688_pilon	100.0		True
indel: indel (> 5bp)
4136	4852	1703	987	NW_019168393.1	tig00000688_pilon	98.61		True
local misassembly
3740	4036	2092	1796	NW_019168393.1	tig00000688_pilon	98.65		True
indel: indel (<= 5bp)
3624	3738	2207	2093	NW_019168393.1	tig00000688_pilon	97.39		True
indel: indel (<= 5bp)
3512	3622	2318	2208	NW_019168393.1	tig00000688_pilon	97.3		True
indel: indel (> 5bp)
3272	3511	2581	2342	NW_019168393.1	tig00000688_pilon	97.92		True
indel: indel (<= 5bp)
3169	3269	2686	2586	NW_019168393.1	tig00000688_pilon	99.01		True
indel: indel (> 5bp)
2728	3141	3100	2687	NW_019168393.1	tig00000688_pilon	99.28		True
translocation
11211740	11211825	3101	3186	NW_019168381.1	tig00000688_pilon	97.8		True
indel: indel (> 5bp)
11211881	11211950	3200	3269	NW_019168381.1	tig00000688_pilon	98.57		True
indel: indel (<= 5bp)
11211976	11212285	3293	3602	NW_019168381.1	tig00000688_pilon	97.74		True
indel: indel (> 5bp)
11212322	11212404	3661	3743	NW_019168381.1	tig00000688_pilon	98.8		True
indel: stretch of mismatches
11212415	11212793	3754	4132	NW_019168381.1	tig00000688_pilon	96.83		True
indel: indel (<= 5bp)
11212794	11212870	4134	4210	NW_019168381.1	tig00000688_pilon	97.4		True
local misassembly
11213084	11213210	4405	4531	NW_019168381.1	tig00000688_pilon	97.64		True
relocation, inconsistency = 53882
11267612	11267732	5051	5171	NW_019168381.1	tig00000688_pilon	95.04		True
indel: indel (<= 5bp)
11267733	11267914	5173	5354	NW_019168381.1	tig00000688_pilon	97.25		True
indel: indel (> 5bp)
11267952	11268030	5382	5460	NW_019168381.1	tig00000688_pilon	96.2		True
local misassembly
11268224	11268318	5654	5748	NW_019168381.1	tig00000688_pilon	97.89		True
indel: indel (> 5bp)
11268409	11268700	5801	6092	NW_019168381.1	tig00000688_pilon	95.89		True
indel: indel (<= 5bp)
11268701	11268826	6094	6219	NW_019168381.1	tig00000688_pilon	96.83		True
indel: indel (<= 5bp)
11268827	11268978	6221	6372	NW_019168381.1	tig00000688_pilon	98.03		True
local misassembly
11268853	11269057	6392	6596	NW_019168381.1	tig00000688_pilon	98.54		True
CONTIG	tig00000688_pilon	6596	misassembled
94221	102694	146	8590	NW_019168393.1	tig00000689_pilon	97.65		True
CONTIG	tig00000689_pilon	8590	correct
5644228	5657901	1	13686	NW_019168026.1	tig00000690_pilon	99.41		True
CONTIG	tig00000690_pilon	13686	correct
8626821	8636099	9270	1	NW_019167971.1	tig00000691_pilon	99.15		True
CONTIG	tig00000691_pilon	9270	correct
9271253	9275788	4539	1	NW_019167971.1	tig00000692_pilon	99.6		True
CONTIG	tig00000692_pilon	4539	correct
17695056	17696126	7914	6835	NW_019167982.1	tig00000693_pilon	98.15		True
CONTIG	tig00000693_pilon	7914	correct_unaligned
4478430	4482458	1	4029	NW_019168004.1	tig00000694_pilon	99.55		True
CONTIG	tig00000694_pilon	4029	correct
918179	933409	15306	1	NW_019168004.1	tig00000695_pilon	97.61		True
CONTIG	tig00000695_pilon	15306	correct
8094028	8101056	1	7028	NW_019167960.1	tig00000696_pilon	98.78		True
CONTIG	tig00000696_pilon	7028	correct
13895936	13907975	1	12034	NW_019168037.1	tig00000697_pilon	98.85		True
CONTIG	tig00000697_pilon	12034	correct
6218285	6221867	3572	1	NW_019167949.1	tig00000698_pilon	99.19		True
CONTIG	tig00000698_pilon	3572	correct
14249433	14259897	10458	8	NW_019167993.1	tig00000699_pilon	98.68		True
CONTIG	tig00000699_pilon	10458	correct
18303119	18323156	20034	1	NW_019167949.1	tig00000700_pilon	99.28		True
CONTIG	tig00000700_pilon	20035	correct
344289	346155	1	1883	NW_019167926.1	tig00000701_pilon	95.54		True
CONTIG	tig00000701_pilon	1903	correct
2230779	2238817	1	8149	NW_019168037.1	tig00000702_pilon	95.87		True
CONTIG	tig00000702_pilon	8149	correct
15208466	15219647	11202	1	NW_019167982.1	tig00000703_pilon	98.78		True
CONTIG	tig00000703_pilon	11202	correct
12844017	12847540	1	3524	NW_019168004.1	tig00000704_pilon	98.7		True
CONTIG	tig00000704_pilon	3524	correct
12377410	12390002	12673	1	NW_019168381.1	tig00000705_pilon	95.35		True
CONTIG	tig00000705_pilon	12679	correct
13864274	13864355	5931	6012	NW_019167926.1	tig00000707_pilon	95.12		True
CONTIG	tig00000707_pilon	8486	correct_unaligned
13487706	13502446	1	14761	NW_019168004.1	tig00000708_pilon	97.87		True
CONTIG	tig00000708_pilon	14765	correct
14695693	14707088	5	11375	NW_019167982.1	tig00000709_pilon	98.43		True
CONTIG	tig00000709_pilon	11375	correct
4185144	4185425	1801	1520	NW_019168026.1	tig00000710_pilon	96.81		True
indel: indel (<= 5bp)
4185003	4185143	1943	1803	NW_019168026.1	tig00000710_pilon	95.04		True
indel: indel (<= 5bp)
4184460	4185000	2484	1944	NW_019168026.1	tig00000710_pilon	95.93		True
local misassembly
4182102	4182246	4903	4759	NW_019168026.1	tig00000710_pilon	95.86		True
indel: indel (<= 5bp)
4181787	4182098	5215	4904	NW_019168026.1	tig00000710_pilon	96.47		True
local misassembly
4180986	4181598	6014	5402	NW_019168026.1	tig00000710_pilon	98.04		True
indel: indel (<= 5bp)
4180834	4180962	6168	6040	NW_019168026.1	tig00000710_pilon	97.67		True
indel: indel (> 5bp)
4180251	4180779	6697	6169	NW_019168026.1	tig00000710_pilon	96.41		True
indel: indel (<= 5bp)
4179958	4180250	6991	6699	NW_019168026.1	tig00000710_pilon	95.22		True
local misassembly
4179760	4179829	7186	7117	NW_019168026.1	tig00000710_pilon	97.14		True
local misassembly
4178598	4179127	8375	7846	NW_019168026.1	tig00000710_pilon	97.74		True
indel: indel (<= 5bp)
4178328	4178596	8644	8376	NW_019168026.1	tig00000710_pilon	95.17		True
indel: indel (<= 5bp)
4178035	4178326	8936	8645	NW_019168026.1	tig00000710_pilon	97.95		True
indel: indel (<= 5bp)
4177392	4178034	9580	8938	NW_019168026.1	tig00000710_pilon	97.82		True
indel: indel (<= 5bp)
4177204	4177336	9770	9638	NW_019168026.1	tig00000710_pilon	96.24		True
local misassembly
4176651	4176970	10325	10006	NW_019168026.1	tig00000710_pilon	95.31		True
indel: indel (<= 5bp)
4175990	4176648	10984	10326	NW_019168026.1	tig00000710_pilon	97.42		True
indel: indel (<= 5bp)
4175900	4175987	11072	10985	NW_019168026.1	tig00000710_pilon	96.59		True
indel: indel (<= 5bp)
4174963	4175898	12008	11073	NW_019168026.1	tig00000710_pilon	97.76		True
local misassembly
4174599	4174781	12373	12191	NW_019168026.1	tig00000710_pilon	97.81		True
indel: indel (<= 5bp)
4174504	4174597	12467	12374	NW_019168026.1	tig00000710_pilon	100.0		True
indel: indel (> 5bp)
4174326	4174414	12639	12551	NW_019168026.1	tig00000710_pilon	100.0		True
indel: indel (<= 5bp)
4174147	4174280	12816	12683	NW_019168026.1	tig00000710_pilon	97.76		True
indel: indel (<= 5bp)
4173796	4174078	13165	12883	NW_019168026.1	tig00000710_pilon	95.41		True
indel: indel (<= 5bp)
4173707	4173771	13256	13192	NW_019168026.1	tig00000710_pilon	98.46		True
indel: indel (<= 5bp)
4173467	4173644	13494	13317	NW_019168026.1	tig00000710_pilon	97.75		True
local misassembly
4173271	4173363	13685	13593	NW_019168026.1	tig00000710_pilon	95.7		True
indel: indel (<= 5bp)
4173088	4173269	13867	13686	NW_019168026.1	tig00000710_pilon	98.35		True
indel: indel (<= 5bp)
4173006	4173087	13950	13869	NW_019168026.1	tig00000710_pilon	95.12		True
indel: indel (<= 5bp)
4172892	4173005	14065	13952	NW_019168026.1	tig00000710_pilon	96.49		True
indel: indel (<= 5bp)
4172793	4172890	14163	14066	NW_019168026.1	tig00000710_pilon	97.96		True
local misassembly
4172562	4172648	14393	14307	NW_019168026.1	tig00000710_pilon	96.55		True
local misassembly
4172014	4172139	14941	14816	NW_019168026.1	tig00000710_pilon	97.62		True
indel: indel (<= 5bp)
4171464	4172013	15492	14943	NW_019168026.1	tig00000710_pilon	100.0		True
indel: indel (<= 5bp)
4171320	4171427	15638	15531	NW_019168026.1	tig00000710_pilon	100.0		True
CONTIG	tig00000710_pilon	15638	correct
4184855	4184975	136	16	NW_019168026.1	tig00000711_pilon	97.52		True
indel: indel (<= 5bp)
4184668	4184852	321	137	NW_019168026.1	tig00000711_pilon	98.92		True
local misassembly
4184422	4184572	566	416	NW_019168026.1	tig00000711_pilon	97.35		True
indel: indel (<= 5bp)
4184117	4184395	873	595	NW_019168026.1	tig00000711_pilon	98.57		True
indel: indel (<= 5bp)
4183839	4184115	1150	874	NW_019168026.1	tig00000711_pilon	97.47		True
indel: indel (<= 5bp)
4182961	4183777	2025	1209	NW_019168026.1	tig00000711_pilon	99.27		True
indel: indel (<= 5bp)
4182858	4182959	2127	2026	NW_019168026.1	tig00000711_pilon	100.0		True
local misassembly
4181404	4182310	3577	2671	NW_019168026.1	tig00000711_pilon	96.36		True
indel: indel (<= 5bp)
4181286	4181403	3696	3579	NW_019168026.1	tig00000711_pilon	95.76		True
relocation, inconsistency = -62459
4243287	4243744	4154	3697	NW_019168026.1	tig00000711_pilon	97.16		True
local misassembly
4240512	4240943	6972	6541	NW_019168026.1	tig00000711_pilon	98.61		True
indel: indel (<= 5bp)
4240179	4240511	7306	6974	NW_019168026.1	tig00000711_pilon	98.5		True
local misassembly
4239746	4239954	7736	7528	NW_019168026.1	tig00000711_pilon	95.69		True
local misassembly
4238677	4238874	8806	8609	NW_019168026.1	tig00000711_pilon	96.97		True
local misassembly
4237765	4238126	9713	9352	NW_019168026.1	tig00000711_pilon	96.13		True
indel: indel (<= 5bp)
4237606	4237753	9868	9721	NW_019168026.1	tig00000711_pilon	95.27		True
local misassembly
4237125	4237403	10345	10067	NW_019168026.1	tig00000711_pilon	96.06		True
indel: indel (<= 5bp)
4237052	4237123	10417	10346	NW_019168026.1	tig00000711_pilon	95.83		True
indel: indel (<= 5bp)
4236928	4237050	10540	10418	NW_019168026.1	tig00000711_pilon	95.93		True
indel: indel (<= 5bp)
4236849	4236926	10618	10541	NW_019168026.1	tig00000711_pilon	97.44		True
local misassembly
4236159	4236434	11306	11031	NW_019168026.1	tig00000711_pilon	96.01		True
indel: stretch of mismatches
4235930	4236077	11535	11388	NW_019168026.1	tig00000711_pilon	95.95		True
CONTIG	tig00000711_pilon	11884	misassembled
12836976	12840110	3133	1	NW_019168381.1	tig00000712_pilon	99.14		True
unknown
12789600	12790060	9492	9952	NW_019168381.1	tig00000712_pilon	98.05		True
unknown
12790062	12790142	9953	10033	NW_019168381.1	tig00000712_pilon	100.0		True
unknown
12790175	12790257	10034	10116	NW_019168381.1	tig00000712_pilon	95.18		True
unknown
12790939	12791339	10300	10699	NW_019168381.1	tig00000712_pilon	96.51		True
unknown
12791344	12793702	11557	13902	NW_019168381.1	tig00000712_pilon	95.01		True
unknown
815099	815188	15715	15626	NW_019168470.1	tig00000712_pilon	95.56		True
unknown
814963	815043	15876	15796	NW_019168470.1	tig00000712_pilon	97.53		True
unknown
814818	814931	16016	15903	NW_019168470.1	tig00000712_pilon	95.61		True
unknown
814734	814816	16099	16017	NW_019168470.1	tig00000712_pilon	95.18		True
unknown
CONTIG	tig00000712_pilon	17212	mis_unaligned
12174801	12174893	340	432	NW_019168481.1	tig00000713_pilon	96.77		True
local misassembly
12175027	12175143	595	711	NW_019168481.1	tig00000713_pilon	96.58		True
indel: indel (<= 5bp)
12175144	12175398	713	967	NW_019168481.1	tig00000713_pilon	95.29		True
local misassembly
12175502	12175585	1066	1149	NW_019168481.1	tig00000713_pilon	95.24		True
translocation
20299766	20302343	4105	1565	NW_019167882.1	tig00000713_pilon	95.04		True
translocation
5734241	5745496	15500	4250	NW_019167826.1	tig00000713_pilon	99.16		True
CONTIG	tig00000713_pilon	15500	misassembled
20318307	20319236	932	1	NW_019168470.1	tig00000714_pilon	99.36		True
translocation
12767510	12768320	1744	933	NW_019168381.1	tig00000714_pilon	98.69		True
relocation, inconsistency = 42080
12810401	12816934	1745	8232	NW_019168381.1	tig00000714_pilon	97.13		True
CONTIG	tig00000714_pilon	8232	misassembled
16332086	16338199	1	6073	NW_019167993.1	tig00000715_pilon	98.3		True
CONTIG	tig00000715_pilon	6073	correct
5809336	5819632	10273	1	NW_019167949.1	tig00000716_pilon	99.6		True
CONTIG	tig00000716_pilon	10273	correct
2058967	2059489	519	1	NW_019168004.1	tig00000717_pilon	98.28		True
relocation, inconsistency = 5668
2045185	2053221	8735	597	NW_019168004.1	tig00000717_pilon	95.09		True
CONTIG	tig00000717_pilon	8735	misassembled
16643925	16657679	13755	2	NW_019167982.1	tig00000718_pilon	98.3		True
CONTIG	tig00000718_pilon	13755	correct
16436255	16445563	9334	1	NW_019167982.1	tig00000719_pilon	96.49		True
local misassembly
16434943	16436095	10755	9604	NW_019167982.1	tig00000719_pilon	98.96		True
CONTIG	tig00000719_pilon	10755	correct
18601699	18609281	7596	1	NW_019167949.1	tig00000720_pilon	99.61		True
CONTIG	tig00000720_pilon	7596	correct
13137307	13144885	7661	48	NW_019168381.1	tig00000721_pilon	96.66		True
local misassembly
13130694	13136983	13953	7662	NW_019168381.1	tig00000721_pilon	98.44		True
CONTIG	tig00000721_pilon	13953	correct
13246578	13246861	795	1078	NW_019168381.1	tig00000722_pilon	97.18		True
local misassembly
13246967	13247822	1187	2042	NW_019168381.1	tig00000722_pilon	95.91		True
indel: indel (<= 5bp)
13247824	13248572	2043	2791	NW_019168381.1	tig00000722_pilon	96.26		True
indel: indel (<= 5bp)
13248575	13248643	2792	2860	NW_019168381.1	tig00000722_pilon	97.1		True
indel: indel (<= 5bp)
13248644	13248715	2862	2933	NW_019168381.1	tig00000722_pilon	95.83		True
indel: indel (<= 5bp)
13248717	13248836	2934	3053	NW_019168381.1	tig00000722_pilon	99.17		True
indel: indel (<= 5bp)
13248894	13249219	3108	3433	NW_019168381.1	tig00000722_pilon	99.08		True
indel: indel (<= 5bp)
13249238	13249624	3450	3836	NW_019168381.1	tig00000722_pilon	97.42		True
local misassembly
13249990	13250741	4194	4945	NW_019168381.1	tig00000722_pilon	96.54		True
indel: indel (<= 5bp)
13250744	13250829	4946	5031	NW_019168381.1	tig00000722_pilon	96.51		True
local misassembly
13251012	13251150	5212	5350	NW_019168381.1	tig00000722_pilon	97.84		True
indel: stretch of mismatches
13251157	13251315	5357	5515	NW_019168381.1	tig00000722_pilon	95.6		True
indel: indel (<= 5bp)
13251387	13251606	5583	5802	NW_019168381.1	tig00000722_pilon	98.18		True
local misassembly
13252388	13252675	6578	6865	NW_019168381.1	tig00000722_pilon	96.18		True
local misassembly
13252881	13252976	7070	7165	NW_019168381.1	tig00000722_pilon	96.88		True
local misassembly
13253071	13253172	7259	7360	NW_019168381.1	tig00000722_pilon	99.02		True
indel: indel (<= 5bp)
13253191	13253256	7377	7442	NW_019168381.1	tig00000722_pilon	95.45		True
local misassembly
13253521	13253594	7692	7765	NW_019168381.1	tig00000722_pilon	100.0		True
local misassembly
13253728	13253807	7893	7972	NW_019168381.1	tig00000722_pilon	100.0		True
local misassembly
13254081	13254217	8237	8373	NW_019168381.1	tig00000722_pilon	100.0		True
local misassembly
13254413	13254492	8560	8639	NW_019168381.1	tig00000722_pilon	96.25		True
indel: indel (<= 5bp)
13254493	13254602	8641	8750	NW_019168381.1	tig00000722_pilon	95.45		True
local misassembly
13255164	13255229	9267	9332	NW_019168381.1	tig00000722_pilon	100.0		True
indel: indel (<= 5bp)
13255231	13255453	9333	9555	NW_019168381.1	tig00000722_pilon	98.21		True
local misassembly
13255599	13256330	9701	10432	NW_019168381.1	tig00000722_pilon	97.4		True
local misassembly
13256414	13256486	10524	10596	NW_019168381.1	tig00000722_pilon	98.63		True
indel: stretch of mismatches
13256538	13256939	10648	11049	NW_019168381.1	tig00000722_pilon	98.01		True
indel: indel (<= 5bp)
13256944	13257168	11050	11274	NW_019168381.1	tig00000722_pilon	98.22		True
indel: indel (<= 5bp)
13257171	13257632	11275	11736	NW_019168381.1	tig00000722_pilon	95.89		True
indel: indel (> 5bp)
13257642	13257812	11740	11910	NW_019168381.1	tig00000722_pilon	98.25		True
indel: indel (<= 5bp)
13257814	13258145	11911	12242	NW_019168381.1	tig00000722_pilon	95.18		True
local misassembly
13258427	13258512	12515	12600	NW_019168381.1	tig00000722_pilon	97.67		True
local misassembly
13258833	13258966	12918	13051	NW_019168381.1	tig00000722_pilon	97.76		True
CONTIG	tig00000722_pilon	13094	correct
17454123	17457488	1	3413	NW_019167993.1	tig00000723_pilon	96.09		True
relocation, inconsistency = 1442
17458962	17463083	3445	7570	NW_019167993.1	tig00000723_pilon	97.19		True
local misassembly
17463378	17463476	7670	7768	NW_019167993.1	tig00000723_pilon	97.98		True
CONTIG	tig00000723_pilon	7979	misassembled
6996040	7003250	7204	1	NW_019167949.1	tig00000725_pilon	98.41		True
CONTIG	tig00000725_pilon	7204	correct
13721051	13721298	919	1166	NW_019168381.1	tig00000726_pilon	95.16		True
unknown
13721300	13721535	1167	1402	NW_019168381.1	tig00000726_pilon	95.76		True
unknown
13721774	13721876	1620	1722	NW_019168381.1	tig00000726_pilon	97.09		True
unknown
13725736	13725859	5576	5699	NW_019168381.1	tig00000726_pilon	95.16		True
unknown
13725876	13725974	5715	5813	NW_019168381.1	tig00000726_pilon	97.98		True
unknown
13726508	13726595	6279	6366	NW_019168381.1	tig00000726_pilon	96.59		True
unknown
13727341	13727511	7118	7288	NW_019168381.1	tig00000726_pilon	96.49		True
unknown
13727513	13727615	7289	7391	NW_019168381.1	tig00000726_pilon	97.09		True
unknown
13727778	13727851	7552	7625	NW_019168381.1	tig00000726_pilon	100.0		True
unknown
13727877	13728004	7683	7810	NW_019168381.1	tig00000726_pilon	99.22		True
unknown
13729125	13729192	8893	8960	NW_019168381.1	tig00000726_pilon	97.06		True
unknown
CONTIG	tig00000726_pilon	8960	mis_unaligned
10572259	10576338	1	4084	NW_019167993.1	tig00000727_pilon	99.39		True
local misassembly
10576842	10584249	4085	11615	NW_019167993.1	tig00000727_pilon	95.0		True
CONTIG	tig00000727_pilon	17059	correct
10603971	10609638	1	5676	NW_019168026.1	tig00000728_pilon	98.72		True
CONTIG	tig00000728_pilon	5676	correct
5628548	5638932	8	10369	NW_019168049.1	tig00000729_pilon	99.39		True
CONTIG	tig00000729_pilon	10369	correct
7734245	7741449	1	7193	NW_019168026.1	tig00000730_pilon	99.71		True
CONTIG	tig00000730_pilon	7193	correct
1178592	1180301	1	1716	NW_019167982.1	tig00000732_pilon	96.8		True
unknown
2343082	2343418	1717	2054	NW_019167926.1	tig00000732_pilon	95.58		True
unknown
CONTIG	tig00000732_pilon	6930	mis_unaligned
1353675	1363534	9844	4	NW_019168037.1	tig00000733_pilon	99.17		True
CONTIG	tig00000733_pilon	9844	correct
7893719	7894044	256	581	NW_019168049.1	tig00000734_pilon	96.32		True
indel: indel (<= 5bp)
7894045	7894292	583	830	NW_019168049.1	tig00000734_pilon	95.97		True
local misassembly
7895607	7895692	1528	1613	NW_019168049.1	tig00000734_pilon	95.35		True
local misassembly
7896333	7896422	2267	2356	NW_019168049.1	tig00000734_pilon	95.56		True
relocation, inconsistency = 1232331
6663638	6663826	2720	2532	NW_019168049.1	tig00000734_pilon	95.24		True
indel: indel (<= 5bp)
6663552	6663637	2807	2722	NW_019168049.1	tig00000734_pilon	96.51		True
local misassembly
6662444	6662967	3913	3390	NW_019168049.1	tig00000734_pilon	96.76		True
translocation
13870848	13888008	4819	21952	NW_019168381.1	tig00000734_pilon	99.32		True
CONTIG	tig00000734_pilon	21952	misassembled
4152788	4164181	11381	1	NW_019168049.1	tig00000735_pilon	99.29		True
CONTIG	tig00000735_pilon	11381	correct
3282893	3283227	359	693	NW_019168049.1	tig00000736_pilon	97.01		True
CONTIG	tig00000736_pilon	3290	correct_unaligned
5714378	5717508	3128	1	NW_019168026.1	tig00000737_pilon	98.44		True
CONTIG	tig00000737_pilon	3135	correct
7187797	7193971	1	6119	NW_019167993.1	tig00000738_pilon	97.71		True
CONTIG	tig00000738_pilon	6119	correct
12318430	12322784	1	4347	NW_019167971.1	tig00000739_pilon	98.58		True
CONTIG	tig00000739_pilon	4347	correct
14126095	14135562	1	9319	NW_019168381.1	tig00000740_pilon	96.05		True
CONTIG	tig00000740_pilon	11262	correct
9754420	9763190	1	8774	NW_019167949.1	tig00000741_pilon	99.11		True
CONTIG	tig00000741_pilon	8774	correct
14940334	14947234	1	6905	NW_019167993.1	tig00000742_pilon	99.49		True
CONTIG	tig00000742_pilon	6905	correct
12829191	12836239	13035	5997	NW_019167982.1	tig00000743_pilon	99.01		True
CONTIG	tig00000743_pilon	13035	correct
9986257	9990439	1	4167	NW_019167949.1	tig00000744_pilon	98.57		True
CONTIG	tig00000744_pilon	4167	correct
9123969	9132953	8960	1	NW_019168049.1	tig00000745_pilon	99.0		True
CONTIG	tig00000745_pilon	8960	correct
14502237	14504651	2437	6	NW_019168381.1	tig00000746_pilon	95.77		True
CONTIG	tig00000746_pilon	2437	correct
11439300	11453330	14019	1	NW_019167971.1	tig00000747_pilon	99.2		True
CONTIG	tig00000747_pilon	14019	correct
10613171	10613320	709	858	NW_019167971.1	tig00000748_pilon	95.33		True
indel: indel (> 5bp)
10613342	10613448	866	972	NW_019167971.1	tig00000748_pilon	97.2		True
indel: indel (<= 5bp)
10613449	10613533	975	1059	NW_019167971.1	tig00000748_pilon	98.82		True
indel: indel (<= 5bp)
10613534	10613679	1061	1206	NW_019167971.1	tig00000748_pilon	97.26		True
indel: indel (<= 5bp)
10613680	10613914	1208	1442	NW_019167971.1	tig00000748_pilon	100.0		True
indel: indel (<= 5bp)
10613915	10614248	1445	1778	NW_019167971.1	tig00000748_pilon	98.8		True
local misassembly
10614619	10615044	2149	2574	NW_019167971.1	tig00000748_pilon	98.83		True
indel: indel (<= 5bp)
10615046	10615472	2575	3001	NW_019167971.1	tig00000748_pilon	96.49		True
indel: indel (<= 5bp)
10615474	10615668	3002	3196	NW_019167971.1	tig00000748_pilon	96.92		True
indel: indel (<= 5bp)
10615696	10615890	3222	3416	NW_019167971.1	tig00000748_pilon	96.41		True
indel: indel (<= 5bp)
10615892	10616158	3417	3683	NW_019167971.1	tig00000748_pilon	95.88		True
local misassembly
10616367	10616587	3891	4111	NW_019167971.1	tig00000748_pilon	95.48		True
indel: indel (<= 5bp)
10616589	10616972	4112	4495	NW_019167971.1	tig00000748_pilon	98.18		True
indel: indel (<= 5bp)
10616999	10617095	4520	4616	NW_019167971.1	tig00000748_pilon	96.91		True
indel: indel (<= 5bp)
10617123	10617247	4642	4766	NW_019167971.1	tig00000748_pilon	96.0		True
local misassembly
10617938	10618029	5449	5540	NW_019167971.1	tig00000748_pilon	96.74		True
indel: indel (<= 5bp)
10618032	10618109	5541	5618	NW_019167971.1	tig00000748_pilon	97.44		True
CONTIG	tig00000748_pilon	5618	correct
4229922	4236056	1	6143	NW_019167993.1	tig00000749_pilon	98.07		True
CONTIG	tig00000749_pilon	6143	correct
14740116	14749148	8969	1	NW_019168381.1	tig00000750_pilon	96.91		True
local misassembly
14739590	14739729	9833	9694	NW_019168381.1	tig00000750_pilon	95.0		True
CONTIG	tig00000750_pilon	12862	correct
14775919	14788973	13006	1	NW_019168381.1	tig00000751_pilon	98.71		True
CONTIG	tig00000751_pilon	16388	correct
5676608	5691474	14821	1	NW_019168015.1	tig00000752_pilon	98.48		True
CONTIG	tig00000752_pilon	14822	correct
14930938	14932532	1601	14	NW_019168381.1	tig00000753_pilon	95.33		True
relocation, inconsistency = -1376
14912801	14932313	21127	1602	NW_019168381.1	tig00000753_pilon	98.22		True
CONTIG	tig00000753_pilon	21177	misassembled
14989628	14989805	697	520	NW_019168381.1	tig00000754_pilon	96.07		True
unknown
14989388	14989627	938	699	NW_019168381.1	tig00000754_pilon	96.25		True
unknown
14989058	14989158	1265	1165	NW_019168381.1	tig00000754_pilon	95.05		True
unknown
14988540	14988658	1866	1748	NW_019168381.1	tig00000754_pilon	95.8		True
unknown
14986789	14986856	3597	3530	NW_019168381.1	tig00000754_pilon	95.59		True
unknown
CONTIG	tig00000754_pilon	4214	mis_unaligned
1872777	1878398	5614	1	NW_019167982.1	tig00000755_pilon	98.99		True
CONTIG	tig00000755_pilon	5614	correct
4948455	4948538	319	402	NW_019168481.1	tig00000756_pilon	97.62		True
unknown
4948794	4948865	656	727	NW_019168481.1	tig00000756_pilon	95.83		True
unknown
4948867	4948941	728	802	NW_019168481.1	tig00000756_pilon	97.33		True
unknown
CONTIG	tig00000756_pilon	13889	mis_unaligned
15179396	15186689	7344	1	NW_019168381.1	tig00000757_pilon	96.76		True
local misassembly
15172650	15179190	13957	7368	NW_019168381.1	tig00000757_pilon	96.63		True
local misassembly
15171667	15172506	14797	13958	NW_019168381.1	tig00000757_pilon	98.61		True
CONTIG	tig00000757_pilon	14797	correct
15181319	15188738	7371	1	NW_019167993.1	tig00000758_pilon	98.64		True
CONTIG	tig00000758_pilon	7371	correct
7893217	7904896	1	11688	NW_019168015.1	tig00000759_pilon	98.69		True
CONTIG	tig00000759_pilon	11688	correct
15253792	15264733	10914	1	NW_019168381.1	tig00000760_pilon	98.76		True
CONTIG	tig00000760_pilon	12628	correct
15793	19857	4038	2	NW_019168163.1	tig00000761_pilon	97.92		True
CONTIG	tig00000761_pilon	4038	correct
10881395	10885239	3831	1	NW_019167949.1	tig00000762_pilon	98.83		True
CONTIG	tig00000762_pilon	3831	correct
17306138	17306232	858	952	NW_019168381.1	tig00000763_pilon	95.79		True
unknown
17306402	17306483	1097	1178	NW_019168381.1	tig00000763_pilon	95.12		True
unknown
CONTIG	tig00000763_pilon	1435	mis_unaligned
10410988	10417684	9	6733	NW_019167982.1	tig00000764_pilon	99.05		True
CONTIG	tig00000764_pilon	6733	correct
12224233	12230936	1	6681	NW_019167993.1	tig00000765_pilon	98.44		True
CONTIG	tig00000765_pilon	6681	correct
719611	729430	9805	1	NW_019167993.1	tig00000766_pilon	98.76		True
CONTIG	tig00000766_pilon	9805	correct
3782782	3787881	1	5137	NW_019168026.1	tig00000767_pilon	97.66		True
CONTIG	tig00000767_pilon	5137	correct
11740017	11750277	1	10256	NW_019168015.1	tig00000768_pilon	98.19		True
CONTIG	tig00000768_pilon	10256	correct
9821311	9825898	1	4589	NW_019167971.1	tig00000769_pilon	99.0		True
CONTIG	tig00000769_pilon	4589	correct
5294992	5305949	1	11001	NW_019168037.1	tig00000770_pilon	98.16		True
CONTIG	tig00000770_pilon	11001	correct
16115463	16126541	1	11071	NW_019168381.1	tig00000771_pilon	98.85		True
local misassembly
16126169	16128508	11072	13403	NW_019168381.1	tig00000771_pilon	98.51		True
relocation, inconsistency = 1358
16130339	16131417	13876	14952	NW_019168381.1	tig00000771_pilon	97.59		True
local misassembly
16131694	16137425	14953	20706	NW_019168381.1	tig00000771_pilon	98.2		True
CONTIG	tig00000771_pilon	20706	misassembled
13741500	13747472	5951	1	NW_019168004.1	tig00000772_pilon	98.48		True
CONTIG	tig00000772_pilon	5951	correct
16434889	16450018	3708	18849	NW_019168381.1	tig00000773_pilon	98.03		True
CONTIG	tig00000773_pilon	18849	correct
18749	25416	1	6659	NW_019168101.1	tig00000774_pilon	98.07		True
CONTIG	tig00000774_pilon	6659	correct
3391828	3397020	1	5196	NW_019168004.1	tig00000775_pilon	97.54		True
CONTIG	tig00000775_pilon	5196	correct
14978790	14990415	11606	1	NW_019167971.1	tig00000776_pilon	99.02		True
CONTIG	tig00000776_pilon	11606	correct
8348006	8358461	10459	1	NW_019167993.1	tig00000777_pilon	98.39		True
CONTIG	tig00000777_pilon	10459	correct
1689826	1699740	1	9900	NW_019167993.1	tig00000778_pilon	99.62		True
CONTIG	tig00000778_pilon	9900	correct
13294881	13303551	1	8619	NW_019167971.1	tig00000779_pilon	95.32		True
CONTIG	tig00000779_pilon	8619	correct
11011322	11016024	1	4711	NW_019168004.1	tig00000780_pilon	99.05		True
CONTIG	tig00000780_pilon	4711	correct
28436842	28437319	474	1	NW_019167937.1	tig00000781_pilon	97.51		True
translocation
16792146	16792260	475	589	NW_019168381.1	tig00000781_pilon	95.69		True
indel: indel (<= 5bp)
16792330	16792412	658	740	NW_019168381.1	tig00000781_pilon	98.8		True
local misassembly
16792619	16792960	948	1289	NW_019168381.1	tig00000781_pilon	95.91		True
local misassembly
16793422	16793661	1753	1992	NW_019168381.1	tig00000781_pilon	97.08		True
local misassembly
16793793	16793878	2120	2205	NW_019168381.1	tig00000781_pilon	96.51		True
indel: indel (<= 5bp)
16793955	16794091	2277	2413	NW_019168381.1	tig00000781_pilon	97.08		True
local misassembly
16794184	16797008	2658	5473	NW_019168381.1	tig00000781_pilon	97.81		True
CONTIG	tig00000781_pilon	5473	misassembled
10324615	10336076	1	11443	NW_019168015.1	tig00000782_pilon	97.99		True
CONTIG	tig00000782_pilon	11443	correct
17089726	17095875	6404	270	NW_019168381.1	tig00000783_pilon	98.31		True
local misassembly
17081138	17089735	15468	6864	NW_019168381.1	tig00000783_pilon	98.57		True
CONTIG	tig00000783_pilon	15468	correct
CONTIG	tig00000784_pilon	2104	unaligned
15373239	15377875	1	4642	NW_019167960.1	tig00000785_pilon	98.76		True
CONTIG	tig00000785_pilon	4642	correct
5754391	5763276	1	8897	NW_019168004.1	tig00000786_pilon	98.28		True
CONTIG	tig00000786_pilon	8897	correct
16430241	16432455	1	2211	NW_019167960.1	tig00000787_pilon	99.59		True
CONTIG	tig00000787_pilon	2211	correct
17130853	17137803	1	6955	NW_019167982.1	tig00000788_pilon	98.81		True
CONTIG	tig00000788_pilon	6955	correct
10950780	10960177	1	9430	NW_019167993.1	tig00000789_pilon	97.38		True
CONTIG	tig00000789_pilon	9430	correct
6749330	6755448	6114	1	NW_019168037.1	tig00000790_pilon	99.53		True
CONTIG	tig00000790_pilon	6116	correct
1871099	1877169	6080	1	NW_019168026.1	tig00000791_pilon	99.13		True
CONTIG	tig00000791_pilon	6080	correct
4029502	4034906	1	5404	NW_019167993.1	tig00000792_pilon	99.11		True
CONTIG	tig00000792_pilon	5404	correct
17860622	17873062	1	12430	NW_019168381.1	tig00000793_pilon	99.04		True
relocation, inconsistency = -5321
17873062	17874071	17751	18759	NW_019168381.1	tig00000793_pilon	99.8		True
CONTIG	tig00000793_pilon	18759	misassembled
17978386	17980364	1	1978	NW_019168381.1	tig00000794_pilon	99.04		True
relocation, inconsistency = -1969
17978397	17980447	4031	1980	NW_019168381.1	tig00000794_pilon	99.37		True
CONTIG	tig00000794_pilon	4031	misassembled
172395	174336	1936	1	NW_019168182.1	tig00000795_pilon	97.79		True
CONTIG	tig00000795_pilon	1936	correct
8960584	8968317	7721	1	NW_019168037.1	tig00000796_pilon	99.01		True
CONTIG	tig00000796_pilon	7721	correct
3507777	3522869	15074	1	NW_019168037.1	tig00000797_pilon	98.66		True
CONTIG	tig00000797_pilon	15074	correct
7844819	7845122	4036	3733	NW_019167982.1	tig00000799_pilon	98.68		True
indel: indel (<= 5bp)
7844664	7844803	4189	4050	NW_019167982.1	tig00000799_pilon	99.16		True
translocation
18153852	18164370	4190	14769	NW_019168381.1	tig00000799_pilon	96.84		True
CONTIG	tig00000799_pilon	14769	misassembled
12692822	12698357	5533	1	NW_019167993.1	tig00000800_pilon	97.59		True
translocation
18155258	18155363	5921	5816	NW_019168381.1	tig00000800_pilon	95.28		True
local misassembly
18154744	18154847	6343	6240	NW_019168381.1	tig00000800_pilon	97.12		True
indel: indel (<= 5bp)
18154615	18154721	6474	6368	NW_019168381.1	tig00000800_pilon	96.26		True
local misassembly
18153585	18153651	7493	7427	NW_019168381.1	tig00000800_pilon	98.51		True
indel: indel (<= 5bp)
18153478	18153584	7603	7497	NW_019168381.1	tig00000800_pilon	96.26		True
local misassembly
18153255	18153380	7834	7709	NW_019168381.1	tig00000800_pilon	95.24		True
translocation
32974380	32974657	8120	8397	NW_019168048.1	tig00000800_pilon	96.4		True
indel: indel (<= 5bp)
32974696	32974794	8439	8537	NW_019168048.1	tig00000800_pilon	98.99		True
indel: indel (<= 5bp)
32974796	32974927	8538	8669	NW_019168048.1	tig00000800_pilon	100.0		True
indel: indel (<= 5bp)
32974929	32975119	8670	8860	NW_019168048.1	tig00000800_pilon	100.0		True
indel: indel (<= 5bp)
32975121	32975279	8861	9019	NW_019168048.1	tig00000800_pilon	100.0		True
local misassembly
32975400	32975520	9138	9258	NW_019168048.1	tig00000800_pilon	100.0		True
indel: stretch of mismatches
32975564	32975726	9302	9464	NW_019168048.1	tig00000800_pilon	98.77		True
relocation, inconsistency = -15208
32960520	32960613	9466	9559	NW_019168048.1	tig00000800_pilon	96.81		True
local misassembly
32960843	32961060	9785	10002	NW_019168048.1	tig00000800_pilon	98.62		True
indel: indel (<= 5bp)
32961062	32961136	10003	10077	NW_019168048.1	tig00000800_pilon	100.0		True
indel: indel (<= 5bp)
32961138	32961244	10078	10184	NW_019168048.1	tig00000800_pilon	100.0		True
indel: indel (<= 5bp)
32961245	32961317	10186	10258	NW_019168048.1	tig00000800_pilon	98.63		True
indel: stretch of mismatches
32961340	32961430	10281	10371	NW_019168048.1	tig00000800_pilon	97.8		True
indel: indel (<= 5bp)
32961431	32961523	10373	10465	NW_019168048.1	tig00000800_pilon	100.0		True
indel: indel (<= 5bp)
32961524	32961674	10467	10617	NW_019168048.1	tig00000800_pilon	100.0		True
indel: indel (<= 5bp)
32961676	32961775	10618	10717	NW_019168048.1	tig00000800_pilon	100.0		True
indel: indel (<= 5bp)
32961776	32962108	10719	11051	NW_019168048.1	tig00000800_pilon	98.2		True
CONTIG	tig00000800_pilon	11167	misassembled
4733722	4743629	9974	1	NW_019167960.1	tig00000801_pilon	96.22		True
CONTIG	tig00000801_pilon	11622	correct
11882081	11897220	1	15103	NW_019167993.1	tig00000802_pilon	99.35		True
CONTIG	tig00000802_pilon	15110	correct
4741030	4748021	1	6991	NW_019167960.1	tig00000803_pilon	95.37		True
translocation
14661241	14661653	8104	8516	NW_019167949.1	tig00000803_pilon	98.31		True
indel: indel (> 5bp)
14661695	14661802	8537	8644	NW_019167949.1	tig00000803_pilon	99.07		True
CONTIG	tig00000803_pilon	12174	misassembled
80867	89060	8188	4	NW_019168004.1	tig00000804_pilon	99.07		True
CONTIG	tig00000804_pilon	8188	correct
18331403	18331495	175	83	NW_019168381.1	tig00000805_pilon	97.85		True
CONTIG	tig00000805_pilon	3914	correct_unaligned
870577	883251	1	12639	NW_019167982.1	tig00000806_pilon	98.51		True
CONTIG	tig00000806_pilon	12639	correct
13738884	13745215	1	6337	NW_019167971.1	tig00000807_pilon	98.84		True
CONTIG	tig00000807_pilon	6337	correct
8606534	8612310	5772	1	NW_019167971.1	tig00000808_pilon	99.1		True
CONTIG	tig00000808_pilon	5772	correct
11139375	11142871	3491	1	NW_019168049.1	tig00000809_pilon	98.23		True
CONTIG	tig00000809_pilon	3491	correct
3363353	3372473	9112	1	NW_019167982.1	tig00000810_pilon	98.23		True
CONTIG	tig00000810_pilon	9112	correct
10803682	10804675	1	990	NW_019168026.1	tig00000811_pilon	95.78		True
relocation, inconsistency = -76849
10727827	10733319	991	6461	NW_019168026.1	tig00000811_pilon	95.43		True
CONTIG	tig00000811_pilon	6461	misassembled
3281015	3283753	2736	1	NW_019168026.1	tig00000812_pilon	98.07		True
CONTIG	tig00000812_pilon	2736	correct
15190469	15190541	233	305	NW_019167938.1	tig00000813_pilon	97.26		True
CONTIG	tig00000813_pilon	9571	correct_unaligned
CONTIG	tig00000814_pilon	6782	unaligned
19269173	19269241	1395	1463	NW_019168381.1	tig00000815_pilon	95.65		True
unknown
19270464	19270677	2193	2406	NW_019168381.1	tig00000815_pilon	95.79		True
unknown
19271758	19271900	3495	3637	NW_019168381.1	tig00000815_pilon	97.9		True
unknown
CONTIG	tig00000815_pilon	4173	mis_unaligned
10634129	10639357	5232	1	NW_019167982.1	tig00000816_pilon	98.27		True
CONTIG	tig00000816_pilon	5232	correct
12870308	12883532	13205	1	NW_019167982.1	tig00000817_pilon	99.29		True
CONTIG	tig00000817_pilon	13205	correct
12032940	12035724	2764	1	NW_019168004.1	tig00000818_pilon	95.27		True
CONTIG	tig00000818_pilon	2764	correct
1649766	1655460	1	5707	NW_019168049.1	tig00000819_pilon	97.43		True
CONTIG	tig00000819_pilon	5707	correct
9789571	9793455	3913	3	NW_019168037.1	tig00000820_pilon	97.81		True
CONTIG	tig00000820_pilon	3913	correct
12532028	12534308	1	2285	NW_019167993.1	tig00000821_pilon	99.39		True
CONTIG	tig00000821_pilon	2285	correct
10759352	10773365	13990	1	NW_019167993.1	tig00000822_pilon	98.78		True
CONTIG	tig00000822_pilon	13996	correct
14710715	14713917	3201	1	NW_019167993.1	tig00000823_pilon	99.41		True
CONTIG	tig00000823_pilon	3201	correct
14681321	14685889	1	4573	NW_019167960.1	tig00000824_pilon	99.45		True
CONTIG	tig00000824_pilon	4573	correct
CONTIG	tig00000825_pilon	3063	unaligned
5117741	5118220	1	483	NW_019167871.1	tig00000826_pilon	97.73		True
translocation
20059881	20069974	484	10585	NW_019168381.1	tig00000826_pilon	99.03		True
CONTIG	tig00000826_pilon	10590	misassembled
20108490	20108556	67	1	NW_019168381.1	tig00000827_pilon	97.01		True
unknown
20108228	20108489	330	69	NW_019168381.1	tig00000827_pilon	98.09		True
unknown
20107812	20108074	746	484	NW_019168381.1	tig00000827_pilon	95.82		True
unknown
20107710	20107804	849	755	NW_019168381.1	tig00000827_pilon	98.95		True
unknown
20107448	20107665	1111	894	NW_019168381.1	tig00000827_pilon	98.17		True
unknown
20106567	20106782	1991	1776	NW_019168381.1	tig00000827_pilon	96.76		True
unknown
20106248	20106405	2311	2154	NW_019168381.1	tig00000827_pilon	95.57		True
unknown
CONTIG	tig00000827_pilon	2698	mis_unaligned
2481818	2491787	1	9931	NW_019168004.1	tig00000828_pilon	96.83		True
CONTIG	tig00000828_pilon	9933	correct
2708429	2719583	1	11133	NW_019168037.1	tig00000829_pilon	99.34		True
CONTIG	tig00000829_pilon	11133	correct
4563136	4574352	11200	1	NW_019168015.1	tig00000830_pilon	98.81		True
CONTIG	tig00000830_pilon	11200	correct
5769474	5780978	11542	1	NW_019168015.1	tig00000831_pilon	99.01		True
CONTIG	tig00000831_pilon	11542	correct
20817755	20822572	140	4958	NW_019168381.1	tig00000832_pilon	97.98		True
local misassembly
20823055	20826132	4987	8063	NW_019168381.1	tig00000832_pilon	98.0		True
CONTIG	tig00000832_pilon	8063	correct
2174737	2181410	6675	1	NW_019168049.1	tig00000833_pilon	97.43		True
CONTIG	tig00000833_pilon	6675	correct
10835741	10838733	1	2991	NW_019167971.1	tig00000834_pilon	99.3		True
CONTIG	tig00000834_pilon	2991	correct
9385901	9393897	8002	1	NW_019168037.1	tig00000835_pilon	98.68		True
CONTIG	tig00000835_pilon	8002	correct
3622088	3623775	1694	1	NW_019168015.1	tig00000836_pilon	98.88		True
CONTIG	tig00000836_pilon	1694	correct
13315719	13323088	7338	1	NW_019167960.1	tig00000837_pilon	99.0		True
CONTIG	tig00000837_pilon	7338	correct
14513500	14523795	1	10273	NW_019167993.1	tig00000838_pilon	98.69		True
CONTIG	tig00000838_pilon	10273	correct
7594250	7600218	1	5965	NW_019168049.1	tig00000839_pilon	96.11		True
CONTIG	tig00000839_pilon	5965	correct
21616818	21624176	1	7325	NW_019168381.1	tig00000840_pilon	98.67		True
CONTIG	tig00000840_pilon	8677	correct
17582707	17589862	7077	1	NW_019167960.1	tig00000841_pilon	97.64		True
CONTIG	tig00000841_pilon	7077	correct
22110893	22113087	1	2193	NW_019168381.1	tig00000842_pilon	96.94		True
CONTIG	tig00000842_pilon	2193	correct
955688	965937	1	10232	NW_019167982.1	tig00000843_pilon	99.53		True
CONTIG	tig00000843_pilon	10232	correct
12114209	12116536	2328	1	NW_019168037.1	tig00000844_pilon	97.87		True
CONTIG	tig00000844_pilon	2328	correct
5199919	5206236	1	6262	NW_019167993.1	tig00000845_pilon	97.03		True
CONTIG	tig00000845_pilon	6262	correct
12067054	12074045	1	6963	NW_019168037.1	tig00000846_pilon	98.59		True
CONTIG	tig00000846_pilon	6963	correct
22450596	22475549	25029	1	NW_019168381.1	tig00000847_pilon	98.49		True
CONTIG	tig00000847_pilon	25029	correct
22521177	22529143	2047	9994	NW_019168381.1	tig00000848_pilon	96.78		True
CONTIG	tig00000848_pilon	9994	correct
8228627	8241866	1	13235	NW_019167971.1	tig00000849_pilon	99.6		True
CONTIG	tig00000849_pilon	13235	correct
6934246	6942146	7904	1	NW_019167949.1	tig00000850_pilon	98.97		True
CONTIG	tig00000850_pilon	7904	correct
4210146	4210251	37	142	NW_019168015.1	tig00000851_pilon	97.17		True
indel: indel (<= 5bp)
4210252	4210344	144	236	NW_019168015.1	tig00000851_pilon	96.77		True
local misassembly
4210708	4210858	600	750	NW_019168015.1	tig00000851_pilon	96.03		True
indel: indel (<= 5bp)
4210859	4211150	752	1043	NW_019168015.1	tig00000851_pilon	96.92		True
indel: indel (<= 5bp)
4211151	4211216	1046	1111	NW_019168015.1	tig00000851_pilon	96.97		True
indel: indel (<= 5bp)
4211265	4211442	1159	1336	NW_019168015.1	tig00000851_pilon	96.07		True
indel: stretch of mismatches
4211466	4211585	1360	1479	NW_019168015.1	tig00000851_pilon	95.83		True
indel: indel (<= 5bp)
4211587	4211711	1480	1604	NW_019168015.1	tig00000851_pilon	99.2		True
indel: indel (<= 5bp)
4211723	4211792	1619	1688	NW_019168015.1	tig00000851_pilon	97.14		True
indel: indel (> 5bp)
4211813	4211926	1693	1806	NW_019168015.1	tig00000851_pilon	98.25		True
indel: indel (<= 5bp)
4211928	4212708	1807	2587	NW_019168015.1	tig00000851_pilon	97.95		True
indel: indel (> 5bp)
4212775	4212913	2588	2726	NW_019168015.1	tig00000851_pilon	97.84		True
indel: indel (> 5bp)
4212924	4213289	2727	3092	NW_019168015.1	tig00000851_pilon	97.27		True
indel: indel (<= 5bp)
4213291	4213604	3093	3406	NW_019168015.1	tig00000851_pilon	97.13		True
indel: indel (<= 5bp)
4213605	4213794	3408	3597	NW_019168015.1	tig00000851_pilon	97.89		True
indel: indel (<= 5bp)
4213797	4214117	3598	3918	NW_019168015.1	tig00000851_pilon	97.51		True
indel: indel (<= 5bp)
4214120	4214194	3925	3999	NW_019168015.1	tig00000851_pilon	98.67		True
indel: indel (<= 5bp)
4214195	4214477	4001	4283	NW_019168015.1	tig00000851_pilon	96.11		True
indel: indel (> 5bp)
4214490	4214689	4284	4483	NW_019168015.1	tig00000851_pilon	100.0		True
indel: indel (<= 5bp)
4214690	4215085	4485	4880	NW_019168015.1	tig00000851_pilon	96.72		True
indel: indel (<= 5bp)
4215086	4215156	4882	4952	NW_019168015.1	tig00000851_pilon	98.59		True
indel: indel (<= 5bp)
4215157	4215335	4954	5132	NW_019168015.1	tig00000851_pilon	99.44		True
indel: indel (<= 5bp)
4215340	4215415	5135	5210	NW_019168015.1	tig00000851_pilon	97.37		True
local misassembly
4215604	4215682	5395	5473	NW_019168015.1	tig00000851_pilon	97.47		True
local misassembly
4215803	4215902	5653	5752	NW_019168015.1	tig00000851_pilon	100.0		True
indel: indel (<= 5bp)
4215903	4215976	5754	5827	NW_019168015.1	tig00000851_pilon	100.0		True
indel: indel (<= 5bp)
4215979	4216073	5828	5922	NW_019168015.1	tig00000851_pilon	97.89		True
indel: indel (<= 5bp)
4216075	4216425	5923	6273	NW_019168015.1	tig00000851_pilon	98.58		True
indel: stretch of mismatches
4216450	4216978	6298	6826	NW_019168015.1	tig00000851_pilon	98.68		True
indel: indel (<= 5bp)
4216980	4217083	6827	6930	NW_019168015.1	tig00000851_pilon	100.0		True
indel: stretch of mismatches
4217090	4217314	6937	7161	NW_019168015.1	tig00000851_pilon	97.78		True
indel: indel (<= 5bp)
4217316	4217483	7162	7329	NW_019168015.1	tig00000851_pilon	100.0		True
local misassembly
4217607	4217909	7452	7754	NW_019168015.1	tig00000851_pilon	99.34		True
indel: indel (<= 5bp)
4217911	4218039	7755	7883	NW_019168015.1	tig00000851_pilon	100.0		True
indel: indel (<= 5bp)
4218041	4218352	7884	8195	NW_019168015.1	tig00000851_pilon	100.0		True
CONTIG	tig00000851_pilon	8218	correct
31044218	31044325	666	559	NW_019168159.1	tig00000852_pilon	95.37		True
unknown
31043887	31043976	988	899	NW_019168159.1	tig00000852_pilon	100.0		True
unknown
31043814	31043885	1060	989	NW_019168159.1	tig00000852_pilon	98.61		True
unknown
22798969	22801915	1119	4070	NW_019168381.1	tig00000852_pilon	98.58		True
unknown
CONTIG	tig00000852_pilon	8611	mis_unaligned
10376600	10388173	1	11597	NW_019167982.1	tig00000853_pilon	98.48		True
local misassembly
10388395	10392156	12217	15973	NW_019167982.1	tig00000853_pilon	98.89		True
CONTIG	tig00000853_pilon	15973	correct
23077927	23091980	1	14022	NW_019168381.1	tig00000854_pilon	98.55		True
relocation, inconsistency = 4118
23096736	23097055	14660	14979	NW_019168381.1	tig00000854_pilon	97.5		True
local misassembly
23097296	23097360	15224	15288	NW_019168381.1	tig00000854_pilon	95.38		True
indel: indel (<= 5bp)
23097363	23097470	15289	15396	NW_019168381.1	tig00000854_pilon	98.15		True
local misassembly
23097624	23097777	15564	15717	NW_019168381.1	tig00000854_pilon	98.7		True
indel: indel (> 5bp)
23097868	23097957	15750	15839	NW_019168381.1	tig00000854_pilon	97.78		True
indel: indel (<= 5bp)
23097977	23098073	15855	15951	NW_019168381.1	tig00000854_pilon	96.91		True
CONTIG	tig00000854_pilon	16012	misassembled
21306819	21307844	7031	6012	NW_019167827.1	tig00000856_pilon	96.04		True
CONTIG	tig00000856_pilon	7031	correct_unaligned
15658256	15669249	10980	1	NW_019167960.1	tig00000857_pilon	98.49		True
CONTIG	tig00000857_pilon	10982	correct
7581327	7581427	11673	11773	NW_019168037.1	tig00000858_pilon	95.05		True
CONTIG	tig00000858_pilon	11822	correct_unaligned
8445724	8459402	13727	1	NW_019168015.1	tig00000859_pilon	98.56		True
CONTIG	tig00000859_pilon	13727	correct
18947007	18950159	1	3147	NW_019167971.1	tig00000860_pilon	99.68		True
CONTIG	tig00000860_pilon	3147	correct
9566309	9575438	1	9126	NW_019168037.1	tig00000861_pilon	99.07		True
CONTIG	tig00000861_pilon	9126	correct
12249101	12254357	5243	7	NW_019168015.1	tig00000862_pilon	98.69		True
CONTIG	tig00000862_pilon	5243	correct
13080652	13092423	11751	1	NW_019167960.1	tig00000863_pilon	99.36		True
CONTIG	tig00000863_pilon	11751	correct
5496676	5496943	310	43	NW_019167982.1	tig00000864_pilon	100.0		True
unknown
25854769	25854845	2283	2207	NW_019168381.1	tig00000864_pilon	100.0		True
unknown
25854430	25854506	2620	2544	NW_019168381.1	tig00000864_pilon	96.1		True
unknown
25854199	25854264	2908	2843	NW_019168381.1	tig00000864_pilon	98.48		True
unknown
CONTIG	tig00000864_pilon	3951	mis_unaligned
8499697	8511876	1	12185	NW_019168049.1	tig00000865_pilon	99.36		True
CONTIG	tig00000865_pilon	12185	correct
18150659	18164795	14170	1	NW_019167971.1	tig00000866_pilon	98.3		True
CONTIG	tig00000866_pilon	14170	correct
9924737	9937859	1	13125	NW_019168037.1	tig00000867_pilon	97.73		True
translocation
9884121	9885499	14501	13126	NW_019168004.1	tig00000867_pilon	99.8		True
CONTIG	tig00000867_pilon	14501	misassembled
9320050	9376661	69967	13298	NW_019168381.1	tig00000868_pilon	99.28		True
local misassembly
8780188	9319856	609735	69968	NW_019168381.1	tig00000868_pilon	99.51		True
local misassembly
8388730	8780318	1001459	609826	NW_019168381.1	tig00000868_pilon	99.65		True
local misassembly
8367060	8388549	1022954	1001460	NW_019168381.1	tig00000868_pilon	99.75		True
local misassembly
8303591	8366669	1086191	1023073	NW_019168381.1	tig00000868_pilon	99.51		True
CONTIG	tig00000868_pilon	1086191	correct
8008055	8311425	303324	1	NW_019168381.1	tig00000869_pilon	99.79		True
local misassembly
7953042	8007917	358231	303344	NW_019168381.1	tig00000869_pilon	98.87		True
relocation, inconsistency = 18091
7910973	7934950	382218	358232	NW_019168381.1	tig00000869_pilon	99.01		True
CONTIG	tig00000869_pilon	382220	misassembled
7910285	7921074	10801	1	NW_019168381.1	tig00000870_pilon	99.44		True
local misassembly
7847317	7910098	73726	10855	NW_019168381.1	tig00000870_pilon	99.56		True
relocation, inconsistency = 22565
7494039	7824751	404366	73727	NW_019168381.1	tig00000870_pilon	99.4		True
local misassembly
7453675	7493589	444225	404367	NW_019168381.1	tig00000870_pilon	99.56		True
CONTIG	tig00000870_pilon	444225	misassembled
7453411	7463395	10002	1	NW_019168381.1	tig00000871_pilon	99.3		True
relocation, inconsistency = 1190
7445172	7452220	17077	10003	NW_019168381.1	tig00000871_pilon	99.02		True
relocation, inconsistency = -1289
7445098	7445172	18440	18366	NW_019168381.1	tig00000871_pilon	98.67		True
indel: indel (<= 5bp)
7445028	7445096	18509	18441	NW_019168381.1	tig00000871_pilon	98.55		True
local misassembly
7445098	7445172	18604	18530	NW_019168381.1	tig00000871_pilon	98.67		True
indel: indel (<= 5bp)
7444459	7445096	19242	18605	NW_019168381.1	tig00000871_pilon	99.37		True
indel: indel (<= 5bp)
7444314	7444396	19389	19307	NW_019168381.1	tig00000871_pilon	97.59		True
indel: indel (<= 5bp)
7444054	7444312	19648	19390	NW_019168381.1	tig00000871_pilon	98.07		True
indel: indel (<= 5bp)
7443900	7443996	19801	19705	NW_019168381.1	tig00000871_pilon	95.88		True
local misassembly
7443706	7443796	19907	19817	NW_019168381.1	tig00000871_pilon	100.0		True
local misassembly
7443273	7443576	20357	20054	NW_019168381.1	tig00000871_pilon	96.05		True
indel: stretch of mismatches
7442830	7443268	20800	20362	NW_019168381.1	tig00000871_pilon	98.86		True
indel: indel (<= 5bp)
7442377	7442743	21249	20883	NW_019168381.1	tig00000871_pilon	95.64		True
local misassembly
7442038	7442311	21629	21356	NW_019168381.1	tig00000871_pilon	97.45		True
indel: indel (> 5bp)
7441914	7442037	21765	21642	NW_019168381.1	tig00000871_pilon	97.58		True
indel: indel (<= 5bp)
7441705	7441912	21973	21766	NW_019168381.1	tig00000871_pilon	99.04		True
indel: indel (> 5bp)
7441629	7441698	22043	21974	NW_019168381.1	tig00000871_pilon	95.71		True
indel: indel (<= 5bp)
7441363	7441628	22310	22045	NW_019168381.1	tig00000871_pilon	97.74		True
indel: stretch of mismatches
7440863	7441344	22810	22329	NW_019168381.1	tig00000871_pilon	99.17		True
local misassembly
7438047	7440738	25833	23140	NW_019168381.1	tig00000871_pilon	99.67		True
local misassembly
7432725	7437770	30964	25842	NW_019168381.1	tig00000871_pilon	95.82		True
local misassembly
7335200	7432291	127962	30965	NW_019168381.1	tig00000871_pilon	99.21		True
relocation, inconsistency = 19263
7303991	7315936	139897	127963	NW_019168381.1	tig00000871_pilon	98.03		True
relocation, inconsistency = 1799
7244377	7301954	197714	140135	NW_019168381.1	tig00000871_pilon	98.86		True
relocation, inconsistency = -1515
7160260	7243376	283614	200230	NW_019168381.1	tig00000871_pilon	99.15		True
CONTIG	tig00000871_pilon	283614	misassembled
7119099	7168128	49151	1	NW_019168381.1	tig00000872_pilon	98.54		True
local misassembly
7109332	7118107	58036	49228	NW_019168381.1	tig00000872_pilon	99.23		True
translocation
16674048	16678972	58037	62948	NW_019167904.1	tig00000872_pilon	95.04		True
relocation, inconsistency = 6009937
10664004	10664071	63055	62988	NW_019167904.1	tig00000872_pilon	100.0		True
indel: indel (> 5bp)
10663899	10664003	63179	63075	NW_019167904.1	tig00000872_pilon	96.19		True
indel: indel (<= 5bp)
10662800	10663897	64277	63180	NW_019167904.1	tig00000872_pilon	95.99		True
translocation
6980095	7109340	193698	64436	NW_019168381.1	tig00000872_pilon	99.49		True
relocation, inconsistency = -4423
6874958	6979283	303306	198933	NW_019168381.1	tig00000872_pilon	99.55		True
relocation, inconsistency = 1102
6861693	6873855	315467	303307	NW_019168381.1	tig00000872_pilon	98.48		True
relocation, inconsistency = 2541
6700317	6859148	474308	315471	NW_019168381.1	tig00000872_pilon	99.65		True
local misassembly
6635102	6700312	539681	474449	NW_019168381.1	tig00000872_pilon	99.5		True
local misassembly
6534080	6635083	640851	539809	NW_019168381.1	tig00000872_pilon	99.44		True
local misassembly
6394664	6533826	780025	640852	NW_019168381.1	tig00000872_pilon	99.46		True
CONTIG	tig00000872_pilon	780025	misassembled
6390941	6404394	13426	1	NW_019168381.1	tig00000873_pilon	99.17		True
CONTIG	tig00000873_pilon	13426	correct
6310503	6403164	92654	1	NW_019168381.1	tig00000874_pilon	99.42		True
local misassembly
6303118	6310632	100171	92655	NW_019168381.1	tig00000874_pilon	99.51		True
local misassembly
6185443	6303356	217985	100172	NW_019168381.1	tig00000874_pilon	99.4		True
relocation, inconsistency = -11983996
18162213	18169438	225230	217986	NW_019168381.1	tig00000874_pilon	98.02		True
CONTIG	tig00000874_pilon	225230	misassembled
18155737	18169158	13435	1	NW_019168381.1	tig00000875_pilon	97.53		True
CONTIG	tig00000875_pilon	13435	correct
4736006	4748429	12431	4	NW_019167960.1	tig00000876_pilon	98.24		True
CONTIG	tig00000876_pilon	12452	correct
4735192	4748339	13183	1	NW_019167960.1	tig00000877_pilon	97.76		True
CONTIG	tig00000877_pilon	13183	correct
18157726	18167768	10073	36	NW_019168381.1	tig00000878_pilon	98.77		True
relocation, inconsistency = 17251312
593069	906413	10074	323467	NW_019168381.1	tig00000878_pilon	99.68		True
local misassembly
906437	936300	323753	353595	NW_019168381.1	tig00000878_pilon	99.71		True
CONTIG	tig00000878_pilon	358931	misassembled
3106798	3215132	108841	493	NW_019168381.1	tig00000879_pilon	99.47		True
CONTIG	tig00000879_pilon	108841	correct
3032527	3116057	83575	1	NW_019168381.1	tig00000880_pilon	99.6		True
local misassembly
2918106	3032322	197766	83576	NW_019168381.1	tig00000880_pilon	99.56		True
local misassembly
2882155	2918109	233923	197952	NW_019168381.1	tig00000880_pilon	99.05		True
translocation
19079403	19081769	233929	236277	NW_019167871.1	tig00000880_pilon	95.27		True
translocation
2875420	2882159	242978	236278	NW_019168381.1	tig00000880_pilon	98.03		True
relocation, inconsistency = -8173
2854607	2878573	271966	247998	NW_019168381.1	tig00000880_pilon	99.73		True
CONTIG	tig00000880_pilon	271966	misassembled
2857449	2864824	7373	1	NW_019168381.1	tig00000881_pilon	99.54		True
relocation, inconsistency = 29555
2796539	2827893	38733	7374	NW_019168381.1	tig00000881_pilon	99.31		True
local misassembly
2776775	2796251	58211	38734	NW_019168381.1	tig00000881_pilon	99.64		True
relocation, inconsistency = -62959
2837772	2839733	60166	58212	NW_019168381.1	tig00000881_pilon	98.84		True
relocation, inconsistency = 60996
2732744	2776775	104204	60167	NW_019168381.1	tig00000881_pilon	99.23		True
CONTIG	tig00000881_pilon	104204	misassembled
2721467	2738948	17480	1	NW_019168381.1	tig00000882_pilon	99.24		True
CONTIG	tig00000882_pilon	17480	correct
2670066	2730212	60038	1	NW_019168381.1	tig00000883_pilon	99.17		True
local misassembly
2574508	2670074	156033	60474	NW_019168381.1	tig00000883_pilon	99.56		True
local misassembly
2530739	2574607	199915	156034	NW_019168381.1	tig00000883_pilon	99.63		True
local misassembly
2485699	2530331	245080	200417	NW_019168381.1	tig00000883_pilon	99.02		True
relocation, inconsistency = -3147
2487780	2487923	246146	246003	NW_019168381.1	tig00000883_pilon	100.0		True
indel: indel (> 5bp)
2487427	2487767	246487	246147	NW_019168381.1	tig00000883_pilon	99.41		True
indel: indel (<= 5bp)
2487104	2487426	246812	246490	NW_019168381.1	tig00000883_pilon	98.76		True
indel: indel (<= 5bp)
2486049	2487101	247865	246813	NW_019168381.1	tig00000883_pilon	98.39		True
local misassembly
2484402	2485704	249522	248220	NW_019168381.1	tig00000883_pilon	99.46		True
indel: indel (<= 5bp)
2483957	2484400	249966	249523	NW_019168381.1	tig00000883_pilon	98.87		True
local misassembly
2483655	2483862	250328	250121	NW_019168381.1	tig00000883_pilon	99.52		True
local misassembly
2481691	2483522	252165	250330	NW_019168381.1	tig00000883_pilon	99.35		True
local misassembly
2399006	2480814	334795	252899	NW_019168381.1	tig00000883_pilon	99.51		True
CONTIG	tig00000883_pilon	334797	misassembled
2394468	2405920	11497	1	NW_019168381.1	tig00000884_pilon	98.75		True
local misassembly
2338030	2394598	68041	11498	NW_019168381.1	tig00000884_pilon	99.58		True
local misassembly
2289345	2337602	116242	68042	NW_019168381.1	tig00000884_pilon	99.29		True
CONTIG	tig00000884_pilon	116242	correct
2288560	2297468	8909	1	NW_019168381.1	tig00000885_pilon	98.18		True
local misassembly
1971591	2288566	326344	9302	NW_019168381.1	tig00000885_pilon	99.39		True
local misassembly
1410325	1971498	887650	326346	NW_019168381.1	tig00000885_pilon	99.69		True
local misassembly
1227952	1410307	1070260	887864	NW_019168381.1	tig00000885_pilon	99.56		True
CONTIG	tig00000885_pilon	1070260	correct
1092754	1200910	108168	1	NW_019168381.1	tig00000886_pilon	99.83		True
local misassembly
1005357	1092742	195681	108269	NW_019168381.1	tig00000886_pilon	99.76		True
translocation
4751658	4752399	195682	196423	NW_019168270.1	tig00000886_pilon	97.44		True
translocation
936294	1005362	265442	196424	NW_019168381.1	tig00000886_pilon	99.49		True
CONTIG	tig00000886_pilon	269900	misassembled
7432751	7460777	1	28079	NW_019168381.1	tig00000887_pilon	98.16		True
CONTIG	tig00000887_pilon	28079	correct
7452559	7462969	1	10400	NW_019168381.1	tig00000888_pilon	99.55		True
CONTIG	tig00000888_pilon	10400	correct
19994124	20227662	233450	1	NW_019168381.1	tig00000889_pilon	99.2		True
local misassembly
19924271	19994117	303758	233879	NW_019168381.1	tig00000889_pilon	98.92		True
relocation, inconsistency = -8701
19828731	19923260	408013	313470	NW_019168381.1	tig00000889_pilon	99.67		True
local misassembly
19828587	19828738	408602	408451	NW_019168381.1	tig00000889_pilon	99.34		True
relocation, inconsistency = 2818
19787566	19825753	446815	408618	NW_019168381.1	tig00000889_pilon	99.85		True
relocation, inconsistency = 2709
19240799	19784856	990973	446816	NW_019168381.1	tig00000889_pilon	99.6		True
CONTIG	tig00000889_pilon	990973	misassembled
19239653	19257488	17854	1	NW_019168381.1	tig00000890_pilon	98.66		True
CONTIG	tig00000890_pilon	17854	correct
19239164	19249891	10777	1	NW_019168381.1	tig00000891_pilon	98.43		True
local misassembly
19235892	19238310	13189	10778	NW_019168381.1	tig00000891_pilon	96.14		True
local misassembly
19233849	19235778	15144	13207	NW_019168381.1	tig00000891_pilon	95.0		True
local misassembly
19077541	19233852	172373	15993	NW_019168381.1	tig00000891_pilon	99.3		True
CONTIG	tig00000891_pilon	172373	correct
18986011	19087957	101931	1	NW_019168381.1	tig00000892_pilon	99.27		True
local misassembly
18976014	18986018	112389	102410	NW_019168381.1	tig00000892_pilon	98.18		True
CONTIG	tig00000892_pilon	112389	correct
18932159	18984722	52526	1	NW_019168381.1	tig00000893_pilon	99.33		True
CONTIG	tig00000893_pilon	52526	correct
18928398	18944122	15707	1	NW_019168381.1	tig00000894_pilon	98.24		True
local misassembly
18606897	18927928	337153	15711	NW_019168381.1	tig00000894_pilon	99.41		True
translocation
1563671	1563815	337459	337315	NW_019168004.1	tig00000894_pilon	95.17		True
local misassembly
1563389	1563463	337737	337663	NW_019168004.1	tig00000894_pilon	98.67		True
local misassembly
1563216	1563289	337942	337869	NW_019168004.1	tig00000894_pilon	98.65		True
local misassembly
1562270	1562388	338753	338635	NW_019168004.1	tig00000894_pilon	96.64		True
CONTIG	tig00000894_pilon	338890	misassembled
19221710	19249486	1	27880	NW_019168381.1	tig00000895_pilon	98.25		True
CONTIG	tig00000895_pilon	27880	correct
19238623	19257039	1	18415	NW_019168381.1	tig00000896_pilon	99.23		True
CONTIG	tig00000896_pilon	18415	correct
19296612	19305050	1	8464	NW_019168381.1	tig00000897_pilon	98.61		True
local misassembly
19305421	19312329	8465	15349	NW_019168381.1	tig00000897_pilon	98.07		True
CONTIG	tig00000897_pilon	15349	correct
19304394	19304884	1	489	NW_019168381.1	tig00000898_pilon	97.12		True
local misassembly
19305255	19316536	490	11762	NW_019168381.1	tig00000898_pilon	98.07		True
CONTIG	tig00000898_pilon	11762	correct
8303434	8311946	8523	1	NW_019168381.1	tig00000899_pilon	99.07		True
translocation
8187873	8190442	11104	8529	NW_019168015.1	tig00000899_pilon	96.9		True
CONTIG	tig00000899_pilon	11106	misassembled
13082071	13102837	1	20806	NW_019168381.1	tig00000900_pilon	99.31		True
local misassembly
13103080	13301998	20807	219846	NW_019168381.1	tig00000900_pilon	99.22		True
relocation, inconsistency = 1060
13303062	13400515	219850	317169	NW_019168381.1	tig00000900_pilon	99.15		True
local misassembly
13400763	13436515	317170	352893	NW_019168381.1	tig00000900_pilon	99.2		True
local misassembly
13436697	13479846	352904	396038	NW_019168381.1	tig00000900_pilon	99.42		True
local misassembly
13480024	13581399	396039	497410	NW_019168381.1	tig00000900_pilon	99.34		True
CONTIG	tig00000900_pilon	502385	misassembled
8966227	8976163	9928	1	NW_019168381.1	tig00000901_pilon	99.69		True
CONTIG	tig00000901_pilon	10116	correct
8966223	8972437	6212	1	NW_019168381.1	tig00000902_pilon	99.58		True
relocation, inconsistency = 2440
8963430	8963753	6562	6242	NW_019168381.1	tig00000902_pilon	99.07		True
CONTIG	tig00000902_pilon	6562	misassembled
8966223	8972435	6208	1	NW_019168381.1	tig00000903_pilon	99.6		True
relocation, inconsistency = 2438
8954639	8963758	15339	6235	NW_019168381.1	tig00000903_pilon	99.67		True
CONTIG	tig00000903_pilon	15339	misassembled
26000819	26288593	287860	1	NW_019168381.1	tig00000904_pilon	99.65		True
local misassembly
25831654	26000554	456760	287861	NW_019168381.1	tig00000904_pilon	99.74		True
local misassembly
25675230	25831492	613144	456785	NW_019168381.1	tig00000904_pilon	99.67		True
local misassembly
25645315	25675099	642907	613149	NW_019168381.1	tig00000904_pilon	99.86		True
local misassembly
25522834	25645486	765657	642908	NW_019168381.1	tig00000904_pilon	99.61		True
relocation, inconsistency = 7092
25476948	25515741	804476	765658	NW_019168381.1	tig00000904_pilon	99.55		True
local misassembly
25255820	25476445	1025074	804493	NW_019168381.1	tig00000904_pilon	99.61		True
translocation
32581274	32585509	1025075	1029305	NW_019168159.1	tig00000904_pilon	97.46		True
CONTIG	tig00000904_pilon	1029306	misassembled
4982099	5029772	1	47540	NW_019168381.1	tig00000905_pilon	98.15		True
local misassembly
5029416	5127365	47541	145473	NW_019168381.1	tig00000905_pilon	99.37		True
local misassembly
5127500	5145857	145488	163985	NW_019168381.1	tig00000905_pilon	98.12		True
local misassembly
5146165	5172230	164040	190146	NW_019168381.1	tig00000905_pilon	99.35		True
local misassembly
5172709	5225122	190147	242557	NW_019168381.1	tig00000905_pilon	98.97		True
translocation
8497804	8498106	243864	243562	NW_019167893.1	tig00000905_pilon	99.34		True
translocation
5230347	5276737	243931	290417	NW_019168381.1	tig00000905_pilon	99.27		True
local misassembly
5276638	5276737	290561	290659	NW_019168381.1	tig00000905_pilon	98.0		True
local misassembly
5276638	5308260	290803	322421	NW_019168381.1	tig00000905_pilon	99.64		True
CONTIG	tig00000905_pilon	322421	misassembled
5300494	5311987	1	11459	NW_019168381.1	tig00000906_pilon	97.22		True
CONTIG	tig00000906_pilon	11459	correct
5301452	5381822	1	80371	NW_019168381.1	tig00000907_pilon	99.47		True
local misassembly
5381975	5396854	80372	95334	NW_019168381.1	tig00000907_pilon	98.21		True
relocation, inconsistency = -17514
5379341	5381822	95335	97830	NW_019168381.1	tig00000907_pilon	95.58		True
local misassembly
5381975	5387364	97831	103284	NW_019168381.1	tig00000907_pilon	95.76		True
CONTIG	tig00000907_pilon	103284	misassembled
23889846	23898203	1	8356	NW_019168381.1	tig00000908_pilon	99.95		True
relocation, inconsistency = 1438
23905307	23949259	14022	57898	NW_019168381.1	tig00000908_pilon	98.84		True
local misassembly
23949374	24214577	57899	323185	NW_019168381.1	tig00000908_pilon	99.48		True
relocation, inconsistency = 50344
24264923	24270767	323187	329035	NW_019168381.1	tig00000908_pilon	99.81		True
relocation, inconsistency = 4583
24275354	24277374	329039	331059	NW_019168381.1	tig00000908_pilon	97.99		True
relocation, inconsistency = -25793
24251582	24257796	331060	337257	NW_019168381.1	tig00000908_pilon	99.35		True
relocation, inconsistency = 27726
24285523	24321580	337258	373331	NW_019168381.1	tig00000908_pilon	98.81		True
local misassembly
24321730	24530059	373389	581739	NW_019168381.1	tig00000908_pilon	99.21		True
relocation, inconsistency = -24912
24505647	24505712	582239	582304	NW_019168381.1	tig00000908_pilon	95.45		True
indel: indel (> 5bp)
24505749	24505960	582357	582568	NW_019168381.1	tig00000908_pilon	97.64		True
indel: indel (<= 5bp)
24505963	24506147	582569	582753	NW_019168381.1	tig00000908_pilon	98.38		True
indel: indel (<= 5bp)
24506148	24506336	582755	582943	NW_019168381.1	tig00000908_pilon	97.88		True
indel: indel (<= 5bp)
24506359	24506456	582964	583061	NW_019168381.1	tig00000908_pilon	95.92		True
indel: indel (<= 5bp)
24506458	24506774	583062	583378	NW_019168381.1	tig00000908_pilon	96.85		True
local misassembly
24507346	24507453	583946	584053	NW_019168381.1	tig00000908_pilon	95.37		True
indel: indel (<= 5bp)
24507471	24507562	584075	584166	NW_019168381.1	tig00000908_pilon	97.83		True
local misassembly
24507970	24508359	584574	584963	NW_019168381.1	tig00000908_pilon	95.64		True
indel: indel (<= 5bp)
24508361	24508731	584964	585334	NW_019168381.1	tig00000908_pilon	95.42		True
indel: indel (<= 5bp)
24508733	24508958	585335	585560	NW_019168381.1	tig00000908_pilon	96.02		True
local misassembly
24509305	24509554	585858	586107	NW_019168381.1	tig00000908_pilon	98.0		True
indel: stretch of mismatches
24509558	24509625	586111	586178	NW_019168381.1	tig00000908_pilon	98.53		True
indel: indel (<= 5bp)
24509627	24510021	586179	586573	NW_019168381.1	tig00000908_pilon	95.44		True
indel: indel (<= 5bp)
24510022	24510123	586575	586676	NW_019168381.1	tig00000908_pilon	99.02		True
indel: indel (<= 5bp)
24510124	24510343	586678	586897	NW_019168381.1	tig00000908_pilon	96.36		True
local misassembly
24510990	24511534	587543	588087	NW_019168381.1	tig00000908_pilon	95.96		True
local misassembly
24512330	24512604	588883	589157	NW_019168381.1	tig00000908_pilon	95.27		True
local misassembly
24512753	24513034	589306	589587	NW_019168381.1	tig00000908_pilon	95.74		True
indel: indel (<= 5bp)
24513035	24513177	589589	589731	NW_019168381.1	tig00000908_pilon	95.8		True
indel: indel (<= 5bp)
24513178	24513459	589733	590014	NW_019168381.1	tig00000908_pilon	96.1		True
local misassembly
24514137	24514220	590698	590781	NW_019168381.1	tig00000908_pilon	97.62		True
local misassembly
24514833	24514899	591393	591459	NW_019168381.1	tig00000908_pilon	95.52		True
local misassembly
24514992	24515148	591557	591713	NW_019168381.1	tig00000908_pilon	95.54		True
indel: stretch of mismatches
24515163	24515557	591728	592122	NW_019168381.1	tig00000908_pilon	96.71		True
indel: indel (<= 5bp)
24515558	24518459	592124	595025	NW_019168381.1	tig00000908_pilon	99.76		True
local misassembly
24518746	24519017	595311	595582	NW_019168381.1	tig00000908_pilon	96.69		True
indel: indel (<= 5bp)
24519018	24519408	595584	595974	NW_019168381.1	tig00000908_pilon	99.49		True
indel: indel (<= 5bp)
24519409	24519648	595976	596215	NW_019168381.1	tig00000908_pilon	100.0		True
indel: indel (<= 5bp)
24519649	24519949	596217	596517	NW_019168381.1	tig00000908_pilon	97.01		True
indel: indel (<= 5bp)
24519950	24520071	596519	596640	NW_019168381.1	tig00000908_pilon	98.36		True
indel: indel (<= 5bp)
24520073	24520138	596641	596706	NW_019168381.1	tig00000908_pilon	100.0		True
indel: indel (<= 5bp)
24520139	24520231	596708	596800	NW_019168381.1	tig00000908_pilon	98.92		True
indel: indel (<= 5bp)
24520299	24520516	596866	597083	NW_019168381.1	tig00000908_pilon	98.62		True
local misassembly
24522137	24522317	598698	598878	NW_019168381.1	tig00000908_pilon	97.24		True
indel: indel (<= 5bp)
24522318	24522508	598880	599070	NW_019168381.1	tig00000908_pilon	95.81		True
local misassembly
24525026	24525474	601573	602021	NW_019168381.1	tig00000908_pilon	95.99		True
local misassembly
24525883	24525976	602451	602544	NW_019168381.1	tig00000908_pilon	100.0		True
indel: indel (> 5bp)
24526015	24526082	602593	602660	NW_019168381.1	tig00000908_pilon	97.06		True
indel: indel (<= 5bp)
24526083	24526149	602662	602728	NW_019168381.1	tig00000908_pilon	100.0		True
local misassembly
24526299	24527383	602879	603963	NW_019168381.1	tig00000908_pilon	98.8		True
indel: indel (> 5bp)
24527384	24529442	603979	606037	NW_019168381.1	tig00000908_pilon	98.25		True
relocation, inconsistency = -25658
24504927	24505058	607180	607311	NW_019168381.1	tig00000908_pilon	98.48		True
indel: indel (<= 5bp)
24505059	24505178	607314	607433	NW_019168381.1	tig00000908_pilon	97.5		True
indel: indel (<= 5bp)
24505180	24505597	607434	607851	NW_019168381.1	tig00000908_pilon	96.89		True
indel: indel (<= 5bp)
24505599	24505712	607852	607965	NW_019168381.1	tig00000908_pilon	96.49		True
indel: indel (> 5bp)
24505713	24506147	607981	608415	NW_019168381.1	tig00000908_pilon	97.93		True
indel: indel (<= 5bp)
24506148	24506373	608417	608642	NW_019168381.1	tig00000908_pilon	96.02		True
indel: indel (> 5bp)
24506374	24506456	608665	608747	NW_019168381.1	tig00000908_pilon	96.39		True
relocation, inconsistency = -26457
24480751	24481031	609499	609779	NW_019168381.1	tig00000908_pilon	96.09		True
indel: indel (> 5bp)
24481048	24481304	609780	610036	NW_019168381.1	tig00000908_pilon	95.33		True
relocation, inconsistency = 22788
24505256	24505341	611200	611285	NW_019168381.1	tig00000908_pilon	98.84		True
indel: indel (> 5bp)
24505342	24505597	611292	611547	NW_019168381.1	tig00000908_pilon	97.66		True
indel: indel (<= 5bp)
24505599	24505712	611548	611661	NW_019168381.1	tig00000908_pilon	95.61		True
indel: indel (> 5bp)
24505749	24505960	611713	611924	NW_019168381.1	tig00000908_pilon	98.11		True
indel: indel (<= 5bp)
24505961	24506135	611927	612101	NW_019168381.1	tig00000908_pilon	100.0		True
indel: indel (<= 5bp)
24506151	24506456	612119	612424	NW_019168381.1	tig00000908_pilon	97.71		True
indel: indel (<= 5bp)
24506458	24506553	612425	612520	NW_019168381.1	tig00000908_pilon	95.83		True
indel: indel (<= 5bp)
24506554	24506746	612522	612714	NW_019168381.1	tig00000908_pilon	96.89		True
local misassembly
24507139	24507319	613105	613285	NW_019168381.1	tig00000908_pilon	97.24		True
local misassembly
24512878	24513034	618785	618941	NW_019168381.1	tig00000908_pilon	96.82		True
local misassembly
24513719	24513992	619629	619902	NW_019168381.1	tig00000908_pilon	95.26		True
local misassembly
24519214	24564719	625818	671333	NW_019168381.1	tig00000908_pilon	99.12		True
CONTIG	tig00000908_pilon	671333	misassembled
24554504	24565485	1	10931	NW_019168381.1	tig00000909_pilon	98.85		True
CONTIG	tig00000909_pilon	10931	correct
24555618	24565814	1	10182	NW_019168381.1	tig00000910_pilon	99.3		True
CONTIG	tig00000910_pilon	10182	correct
24557099	24568236	18	11164	NW_019168381.1	tig00000911_pilon	98.09		True
relocation, inconsistency = 8693
24576930	24617453	11165	51603	NW_019168381.1	tig00000911_pilon	99.29		True
CONTIG	tig00000911_pilon	51603	misassembled
24610756	24620466	1	9700	NW_019168381.1	tig00000912_pilon	99.01		True
local misassembly
24621062	24750056	10179	139172	NW_019168381.1	tig00000912_pilon	99.37		True
local misassembly
24750722	24996760	139174	385268	NW_019168381.1	tig00000912_pilon	99.64		True
CONTIG	tig00000912_pilon	385268	correct
24988620	25004666	1	16003	NW_019168381.1	tig00000913_pilon	99.09		True
CONTIG	tig00000913_pilon	16003	correct
24995470	25007995	1	12514	NW_019168381.1	tig00000914_pilon	99.13		True
local misassembly
25008353	25012287	12515	16499	NW_019168381.1	tig00000914_pilon	97.82		True
local misassembly
25012871	25151735	16501	155311	NW_019168381.1	tig00000914_pilon	99.55		True
local misassembly
25152013	25206065	155312	209330	NW_019168381.1	tig00000914_pilon	99.38		True
CONTIG	tig00000914_pilon	209330	correct
25197752	25215826	1	18024	NW_019168381.1	tig00000915_pilon	99.09		True
local misassembly
25216597	25248876	18025	50317	NW_019168381.1	tig00000915_pilon	99.76		True
local misassembly
25248876	25255514	50427	57079	NW_019168381.1	tig00000915_pilon	99.29		True
CONTIG	tig00000915_pilon	57079	correct
5384040	5396665	1	12612	NW_019168381.1	tig00000916_pilon	99.14		True
local misassembly
5396849	5403576	12676	19467	NW_019168381.1	tig00000916_pilon	98.3		True
local misassembly
5403371	5444948	19468	61098	NW_019168381.1	tig00000916_pilon	99.4		True
local misassembly
5444615	5478054	61099	94529	NW_019168381.1	tig00000916_pilon	99.68		True
CONTIG	tig00000916_pilon	94529	correct
5469320	5480844	1	11507	NW_019168381.1	tig00000917_pilon	99.63		True
local misassembly
5481526	5557142	11519	87137	NW_019168381.1	tig00000917_pilon	99.31		True
local misassembly
5557556	5753012	87629	283315	NW_019168381.1	tig00000917_pilon	99.43		True
indel: stretch of mismatches
5753013	5819483	283316	349810	NW_019168381.1	tig00000917_pilon	99.57		True
local misassembly
5819483	5832959	350022	363486	NW_019168381.1	tig00000917_pilon	99.69		True
local misassembly
5833120	5846967	363488	377325	NW_019168381.1	tig00000917_pilon	99.52		True
CONTIG	tig00000917_pilon	383373	correct
19075873	19088756	1	12905	NW_019168381.1	tig00000918_pilon	99.19		True
translocation
22033818	22039129	18209	12906	NW_019167827.1	tig00000918_pilon	97.84		True
CONTIG	tig00000918_pilon	18209	misassembled
730	2842	2115	1	NW_019167948.1	tig00000919_pilon	97.89		True
translocation
11544175	11984800	2116	442726	NW_019168381.1	tig00000919_pilon	99.73		True
local misassembly
11985285	12113003	442727	570517	NW_019168381.1	tig00000919_pilon	99.38		True
relocation, inconsistency = 3752
12116756	12266709	570518	720507	NW_019168381.1	tig00000919_pilon	99.72		True
relocation, inconsistency = 7895
12274605	12275275	720508	721165	NW_019168381.1	tig00000919_pilon	97.65		True
CONTIG	tig00000919_pilon	721165	misassembled
12253897	12265718	1	11786	NW_019168381.1	tig00000920_pilon	98.6		True
relocation, inconsistency = 7896
12273615	12346391	11787	84631	NW_019168381.1	tig00000920_pilon	99.38		True
CONTIG	tig00000920_pilon	84631	misassembled
12332802	12334218	1	1419	NW_019168381.1	tig00000921_pilon	98.67		True
local misassembly
12334463	12348066	1432	15011	NW_019168381.1	tig00000921_pilon	98.22		True
CONTIG	tig00000921_pilon	15011	correct
12336384	12375604	1	39164	NW_019168381.1	tig00000922_pilon	97.62		True
CONTIG	tig00000922_pilon	39164	correct
4501001	4501140	280	141	NW_019168381.1	tig00000923_pilon	99.29		True
indel: indel (<= 5bp)
4500920	4500999	360	281	NW_019168381.1	tig00000923_pilon	100.0		True
indel: indel (<= 5bp)
4500828	4500918	451	361	NW_019168381.1	tig00000923_pilon	100.0		True
indel: indel (<= 5bp)
4500731	4500808	546	469	NW_019168381.1	tig00000923_pilon	97.44		True
local misassembly
4500498	4500608	763	653	NW_019168381.1	tig00000923_pilon	99.1		True
indel: indel (<= 5bp)
4500430	4500495	829	764	NW_019168381.1	tig00000923_pilon	98.48		True
indel: indel (<= 5bp)
4500314	4500429	946	831	NW_019168381.1	tig00000923_pilon	95.69		True
relocation, inconsistency = 12566
4324710	4487738	163929	956	NW_019168381.1	tig00000923_pilon	99.27		True
translocation
11551064	11551183	163979	164098	NW_019167838.1	tig00000923_pilon	99.17		True
indel: indel (> 5bp)
11551243	11551739	164150	164646	NW_019167838.1	tig00000923_pilon	95.77		True
local misassembly
11552179	11552243	165080	165144	NW_019167838.1	tig00000923_pilon	95.38		True
indel: indel (<= 5bp)
11552245	11552332	165145	165232	NW_019167838.1	tig00000923_pilon	96.59		True
indel: indel (<= 5bp)
11552333	11552495	165235	165397	NW_019167838.1	tig00000923_pilon	96.32		True
translocation
4104588	4324706	386338	166249	NW_019168381.1	tig00000923_pilon	99.55		True
relocation, inconsistency = 1366
4094312	4103092	395189	386468	NW_019168381.1	tig00000923_pilon	98.35		True
local misassembly
4061970	4093867	427107	395195	NW_019168381.1	tig00000923_pilon	99.41		True
CONTIG	tig00000923_pilon	427124	misassembled
4041630	4069350	27732	1	NW_019168381.1	tig00000924_pilon	99.5		True
relocation, inconsistency = 1277
3990947	4040352	77105	27733	NW_019168381.1	tig00000924_pilon	99.46		True
local misassembly
3913917	3990720	153762	77116	NW_019168381.1	tig00000924_pilon	99.17		True
CONTIG	tig00000924_pilon	153762	misassembled
3897003	3919051	22008	1	NW_019168381.1	tig00000925_pilon	99.24		True
CONTIG	tig00000925_pilon	22008	correct
3796648	3906119	109569	1	NW_019168381.1	tig00000926_pilon	99.36		True
translocation
3939611	3940235	110395	109769	NW_019167827.1	tig00000926_pilon	95.06		True
translocation
3795195	3796562	111766	110396	NW_019168381.1	tig00000926_pilon	95.79		True
local misassembly
3793674	3794972	113476	112171	NW_019168381.1	tig00000926_pilon	98.09		True
local misassembly
3768977	3793592	138330	113707	NW_019168381.1	tig00000926_pilon	98.45		True
relocation, inconsistency = -1142
3578407	3768956	330115	139493	NW_019168381.1	tig00000926_pilon	99.24		True
local misassembly
3531873	3578414	377151	330575	NW_019168381.1	tig00000926_pilon	99.27		True
translocation
11958285	11960356	377152	379241	NW_019167993.1	tig00000926_pilon	97.95		True
translocation
3506979	3531875	404140	379244	NW_019168381.1	tig00000926_pilon	99.7		True
local misassembly
3506701	3506979	404572	404294	NW_019168381.1	tig00000926_pilon	99.64		True
local misassembly
3419567	3506701	491910	404770	NW_019168381.1	tig00000926_pilon	99.6		True
local misassembly
3419126	3419570	492830	492387	NW_019168381.1	tig00000926_pilon	96.36		True
local misassembly
3353089	3418937	558733	492831	NW_019168381.1	tig00000926_pilon	99.31		True
local misassembly
3276234	3352601	635048	558734	NW_019168381.1	tig00000926_pilon	99.21		True
relocation, inconsistency = 20156
3236848	3256077	654277	635049	NW_019168381.1	tig00000926_pilon	99.59		True
relocation, inconsistency = 5968
3228337	3230879	656827	654278	NW_019168381.1	tig00000926_pilon	98.98		True
local misassembly
3215127	3228341	670283	657086	NW_019168381.1	tig00000926_pilon	99.53		True
translocation
11813066	11819757	670284	677043	NW_019168026.1	tig00000926_pilon	96.39		True
CONTIG	tig00000926_pilon	677049	misassembled
3496636	3506701	1	10028	NW_019168381.1	tig00000927_pilon	98.76		True
local misassembly
3506979	3517098	10029	20146	NW_019168381.1	tig00000927_pilon	99.27		True
CONTIG	tig00000927_pilon	20148	correct
3505445	3506701	1	1237	NW_019168381.1	tig00000928_pilon	96.83		True
local misassembly
3506979	3520165	1238	14402	NW_019168381.1	tig00000928_pilon	99.35		True
CONTIG	tig00000928_pilon	14402	correct
4972530	4993712	21214	1	NW_019168381.1	tig00000929_pilon	98.59		True
relocation, inconsistency = 2196
4968389	4970333	23167	21215	NW_019168381.1	tig00000929_pilon	99.19		True
relocation, inconsistency = 5343
4928397	4963045	57810	23168	NW_019168381.1	tig00000929_pilon	98.33		True
CONTIG	tig00000929_pilon	57810	misassembled
789	12565	11762	1	NW_019168186.1	tig00000930_pilon	98.39		True
CONTIG	tig00000930_pilon	11762	correct
4699995	4933635	233511	1	NW_019168381.1	tig00000931_pilon	99.7		True
relocation, inconsistency = 1336
4684480	4698325	247698	233845	NW_019168381.1	tig00000931_pilon	98.11		True
CONTIG	tig00000931_pilon	247698	misassembled
4683222	4694208	10983	11	NW_019168381.1	tig00000932_pilon	97.79		True
CONTIG	tig00000932_pilon	10983	correct
4525779	4692151	166274	10	NW_019168381.1	tig00000933_pilon	99.61		True
relocation, inconsistency = 31296
4484651	4494482	176069	166275	NW_019168381.1	tig00000933_pilon	98.3		True
local misassembly
4478484	4484131	181817	176170	NW_019168381.1	tig00000933_pilon	99.26		True
CONTIG	tig00000933_pilon	181817	misassembled
3760563	3782912	1	22341	NW_019168381.1	tig00000934_pilon	99.66		True
CONTIG	tig00000934_pilon	22341	correct
3776503	3784166	1	7649	NW_019168381.1	tig00000935_pilon	99.31		True
translocation
3939611	3940234	7650	8277	NW_019167827.1	tig00000935_pilon	96.04		True
translocation
3784162	3793673	8278	17838	NW_019168381.1	tig00000935_pilon	99.17		True
relocation, inconsistency = 1467
3795195	3809260	17893	31948	NW_019168381.1	tig00000935_pilon	99.62		True
CONTIG	tig00000935_pilon	31948	misassembled
5389319	5396503	1	7151	NW_019168381.1	tig00000936_pilon	98.12		True
relocation, inconsistency = 2746
5399261	5401844	7163	9760	NW_019168381.1	tig00000936_pilon	96.27		True
CONTIG	tig00000936_pilon	9766	misassembled
5399260	5403636	166	4549	NW_019168381.1	tig00000937_pilon	97.58		True
CONTIG	tig00000937_pilon	4549	correct
12022673	12031420	8731	1	NW_019168381.1	tig00000938_pilon	98.99		True
relocation, inconsistency = -2157
12015777	12022663	17784	10898	NW_019168381.1	tig00000938_pilon	99.19		True
CONTIG	tig00000938_pilon	17784	misassembled
12013887	12022663	9046	289	NW_019168381.1	tig00000939_pilon	99.1		True
CONTIG	tig00000939_pilon	9046	correct
5749992	5752880	2919	3	NW_019168381.1	tig00000940_pilon	96.99		True
local misassembly
5742138	5750003	11197	3316	NW_019168381.1	tig00000940_pilon	97.33		True
translocation
90196	90281	11499	11414	NW_019167949.1	tig00000940_pilon	95.35		True
local misassembly
85338	85640	16332	16030	NW_019167949.1	tig00000940_pilon	95.38		True
translocation
5732317	5742142	26321	16525	NW_019168381.1	tig00000940_pilon	98.79		True
CONTIG	tig00000940_pilon	26321	misassembled
5731731	5742140	10826	453	NW_019168381.1	tig00000941_pilon	98.91		True
CONTIG	tig00000941_pilon	10826	correct
24607862	24623600	12	15733	NW_019168381.1	tig00000942_pilon	98.96		True
CONTIG	tig00000942_pilon	15733	correct
24612360	24631936	1	19592	NW_019168381.1	tig00000943_pilon	98.83		True
CONTIG	tig00000943_pilon	19592	correct
14738304	14833658	37	95411	NW_019168381.1	tig00000944_pilon	99.61		True
local misassembly
14833656	14863659	95506	125588	NW_019168381.1	tig00000944_pilon	99.41		True
local misassembly
14863659	14894950	125938	157164	NW_019168381.1	tig00000944_pilon	98.67		True
relocation, inconsistency = 5345
14900296	14927010	157165	183945	NW_019168381.1	tig00000944_pilon	98.8		True
local misassembly
14926905	15078038	183947	335419	NW_019168381.1	tig00000944_pilon	98.32		True
CONTIG	tig00000944_pilon	335419	misassembled
15071757	15128233	7	56643	NW_019168381.1	tig00000945_pilon	99.01		True
local misassembly
15128628	15161342	56644	89340	NW_019168381.1	tig00000945_pilon	99.34		True
local misassembly
15161321	15229714	89552	157935	NW_019168381.1	tig00000945_pilon	99.14		True
local misassembly
15229854	15284211	157936	212317	NW_019168381.1	tig00000945_pilon	98.86		True
relocation, inconsistency = 1118
15285338	15529917	212326	456824	NW_019168381.1	tig00000945_pilon	99.35		True
local misassembly
15529939	15552245	457001	479319	NW_019168381.1	tig00000945_pilon	99.05		True
CONTIG	tig00000945_pilon	479319	misassembled
15543879	15557439	1	13563	NW_019168381.1	tig00000946_pilon	99.08		True
local misassembly
15556857	15636600	13564	93364	NW_019168381.1	tig00000946_pilon	98.9		True
CONTIG	tig00000946_pilon	93364	correct
15632940	15678591	1	45626	NW_019168381.1	tig00000947_pilon	99.11		True
local misassembly
15678830	15680909	45627	47702	NW_019168381.1	tig00000947_pilon	96.56		True
local misassembly
15681379	15724311	47704	90691	NW_019168381.1	tig00000947_pilon	98.95		True
local misassembly
15724314	15760790	90851	127307	NW_019168381.1	tig00000947_pilon	98.53		True
relocation, inconsistency = 36125
15796916	15797280	127672	127308	NW_019168381.1	tig00000947_pilon	95.8		True
local misassembly
15794584	15794649	129983	129918	NW_019168381.1	tig00000947_pilon	95.45		True
indel: stretch of mismatches
15794307	15794538	130260	130029	NW_019168381.1	tig00000947_pilon	96.12		True
local misassembly
15793940	15794039	130630	130531	NW_019168381.1	tig00000947_pilon	95.0		True
local misassembly
15792958	15793149	131641	131450	NW_019168381.1	tig00000947_pilon	95.31		True
CONTIG	tig00000947_pilon	136981	misassembled
10240718	10245096	1	4376	NW_019168381.1	tig00000948_pilon	99.38		True
local misassembly
10245511	10367928	4829	127237	NW_019168381.1	tig00000948_pilon	99.53		True
local misassembly
10367826	10457788	127240	217283	NW_019168381.1	tig00000948_pilon	99.45		True
CONTIG	tig00000948_pilon	217283	correct
10447739	10500753	1	52976	NW_019168381.1	tig00000949_pilon	99.46		True
local misassembly
10500865	10739106	52977	291233	NW_019168381.1	tig00000949_pilon	99.92		True
CONTIG	tig00000949_pilon	294453	correct
21711750	22111963	400281	40	NW_019168381.1	tig00000950_pilon	99.49		True
local misassembly
21642746	21711741	470072	401014	NW_019168381.1	tig00000950_pilon	99.05		True
local misassembly
21599719	21642205	512554	470073	NW_019168381.1	tig00000950_pilon	99.81		True
CONTIG	tig00000950_pilon	512554	correct
21597001	21606825	9838	1	NW_019168381.1	tig00000951_pilon	98.58		True
local misassembly
21596812	21596993	10141	9960	NW_019168381.1	tig00000951_pilon	97.8		True
local misassembly
21442108	21596405	164570	10143	NW_019168381.1	tig00000951_pilon	99.04		True
relocation, inconsistency = -2586
21425754	21442106	183500	167158	NW_019168381.1	tig00000951_pilon	97.83		True
local misassembly
21412541	21425566	196532	183501	NW_019168381.1	tig00000951_pilon	99.37		True
local misassembly
21364244	21412137	245130	197341	NW_019168381.1	tig00000951_pilon	98.9		True
local misassembly
21305803	21363699	303156	245193	NW_019168381.1	tig00000951_pilon	97.96		True
CONTIG	tig00000951_pilon	303156	misassembled
21305779	21315016	9270	1	NW_019168381.1	tig00000952_pilon	98.12		True
local misassembly
21305105	21305765	10553	9893	NW_019168381.1	tig00000952_pilon	96.67		True
indel: indel (<= 5bp)
21304980	21305103	10677	10554	NW_019168381.1	tig00000952_pilon	99.19		True
local misassembly
21303720	21304096	11937	11561	NW_019168381.1	tig00000952_pilon	96.29		True
local misassembly
21303262	21303352	12390	12300	NW_019168381.1	tig00000952_pilon	98.9		True
local misassembly
21302468	21302776	13191	12883	NW_019168381.1	tig00000952_pilon	95.79		True
indel: indel (<= 5bp)
21302192	21302405	13465	13252	NW_019168381.1	tig00000952_pilon	96.73		True
local misassembly
21301876	21302015	13774	13635	NW_019168381.1	tig00000952_pilon	95.53		True
relocation, inconsistency = 3482
21281554	21298393	30631	13775	NW_019168381.1	tig00000952_pilon	97.68		True
relocation, inconsistency = 5690
21187431	21275863	119158	30632	NW_019168381.1	tig00000952_pilon	98.97		True
local misassembly
21176418	21187195	129934	119159	NW_019168381.1	tig00000952_pilon	99.44		True
CONTIG	tig00000952_pilon	136277	misassembled
17737399	17745268	1	7791	NW_019168381.1	tig00000953_pilon	96.64		True
local misassembly
17745690	17754565	7792	16655	NW_019168381.1	tig00000953_pilon	98.19		True
CONTIG	tig00000953_pilon	16655	correct
17745690	17755986	38	10317	NW_019168381.1	tig00000954_pilon	98.29		True
CONTIG	tig00000954_pilon	10317	correct
10245511	10253865	8367	1	NW_019168381.1	tig00000955_pilon	98.96		True
relocation, inconsistency = 5291
10137988	10240213	110611	8374	NW_019168381.1	tig00000955_pilon	99.4		True
relocation, inconsistency = 1072
10127401	10136915	120128	110612	NW_019168381.1	tig00000955_pilon	99.21		True
relocation, inconsistency = 1488
10048169	10125912	197823	120129	NW_019168381.1	tig00000955_pilon	99.21		True
CONTIG	tig00000955_pilon	197823	misassembled
10047350	10056264	8902	1	NW_019168381.1	tig00000956_pilon	98.81		True
CONTIG	tig00000956_pilon	8902	correct
10053282	10054681	1398	1	NW_019168381.1	tig00000957_pilon	99.08		True
local misassembly
10040553	10053160	14025	1399	NW_019168381.1	tig00000957_pilon	98.07		True
relocation, inconsistency = 16014
10014925	10024538	23640	14026	NW_019168381.1	tig00000957_pilon	98.4		True
CONTIG	tig00000957_pilon	23640	misassembled
9977376	10021332	43924	1	NW_019168381.1	tig00000958_pilon	99.24		True
local misassembly
9844721	9977156	176402	43928	NW_019168381.1	tig00000958_pilon	99.27		True
CONTIG	tig00000958_pilon	176402	correct
2559663	2570421	10824	1	NW_019168381.1	tig00000959_pilon	98.56		True
CONTIG	tig00000959_pilon	10824	correct
2549610	2569559	20135	1	NW_019168381.1	tig00000960_pilon	97.12		True
CONTIG	tig00000960_pilon	20135	correct
2172703	2172858	211	56	NW_019167860.1	tig00000961_pilon	96.79		True
indel: indel (<= 5bp)
2172616	2172680	297	233	NW_019167860.1	tig00000961_pilon	95.38		True
local misassembly
2170771	2170862	2197	2106	NW_019167860.1	tig00000961_pilon	97.83		True
indel: indel (<= 5bp)
2170688	2170770	2282	2200	NW_019167860.1	tig00000961_pilon	96.51		True
translocation
18215400	18606902	393845	2283	NW_019168381.1	tig00000961_pilon	99.57		True
local misassembly
18197573	18215399	411847	394008	NW_019168381.1	tig00000961_pilon	98.88		True
local misassembly
18184340	18197586	425196	411953	NW_019168381.1	tig00000961_pilon	99.1		True
CONTIG	tig00000961_pilon	425196	misassembled
18182548	18188975	6424	1	NW_019168381.1	tig00000962_pilon	99.33		True
relocation, inconsistency = 8860
18157157	18173687	23012	6425	NW_019168381.1	tig00000962_pilon	98.07		True
CONTIG	tig00000962_pilon	23064	misassembled
18202646	18214355	1	11732	NW_019168381.1	tig00000963_pilon	98.58		True
CONTIG	tig00000963_pilon	11763	correct
18207546	18215393	1	7865	NW_019168381.1	tig00000964_pilon	99.04		True
local misassembly
18216284	18233365	7866	24943	NW_019168381.1	tig00000964_pilon	99.65		True
CONTIG	tig00000964_pilon	24943	correct
15883856	15924279	592	41041	NW_019168381.1	tig00000965_pilon	97.61		True
CONTIG	tig00000965_pilon	41041	correct
15917395	15937473	1	20064	NW_019168381.1	tig00000966_pilon	97.52		True
relocation, inconsistency = 17045
15954519	15977428	20065	43023	NW_019168381.1	tig00000966_pilon	98.2		True
CONTIG	tig00000966_pilon	43023	misassembled
15969695	15987158	1	17624	NW_019168381.1	tig00000967_pilon	95.59		True
local misassembly
15987133	15997526	17773	28170	NW_019168381.1	tig00000967_pilon	96.75		True
relocation, inconsistency = 1288
15998820	16007023	28176	36420	NW_019168381.1	tig00000967_pilon	98.12		True
CONTIG	tig00000967_pilon	36420	misassembled
15999102	16024124	1	25068	NW_019168381.1	tig00000968_pilon	99.49		True
relocation, inconsistency = 2425
16026551	16204497	25070	202929	NW_019168381.1	tig00000968_pilon	99.43		True
local misassembly
16204876	16214892	202930	212868	NW_019168381.1	tig00000968_pilon	98.39		True
local misassembly
16215893	16267536	212869	264400	NW_019168381.1	tig00000968_pilon	99.14		True
relocation, inconsistency = 71066
16338603	16360618	264401	286395	NW_019168381.1	tig00000968_pilon	99.26		True
local misassembly
16360386	16411706	286396	337764	NW_019168381.1	tig00000968_pilon	98.85		True
CONTIG	tig00000968_pilon	337764	misassembled
16403317	16502654	1	99515	NW_019168381.1	tig00000969_pilon	98.88		True
local misassembly
16502525	16507023	99516	104023	NW_019168381.1	tig00000969_pilon	96.39		True
relocation, inconsistency = 34850
16544470	16551306	106620	113410	NW_019168381.1	tig00000969_pilon	98.42		True
local misassembly
16551737	16681422	113899	243664	NW_019168381.1	tig00000969_pilon	98.94		True
relocation, inconsistency = 51879
16733306	16749597	243669	260019	NW_019168381.1	tig00000969_pilon	97.45		True
CONTIG	tig00000969_pilon	260019	misassembled
16739668	16857077	1	117349	NW_019168381.1	tig00000970_pilon	99.55		True
CONTIG	tig00000970_pilon	117349	correct
16847140	16870857	1	23740	NW_019168381.1	tig00000971_pilon	98.67		True
relocation, inconsistency = 15756
16886713	16890214	23840	27307	NW_019168381.1	tig00000971_pilon	96.72		True
translocation
7674746	7674871	29126	29251	NW_019168004.1	tig00000971_pilon	96.03		True
local misassembly
7675581	7675732	29958	30109	NW_019168004.1	tig00000971_pilon	97.37		True
CONTIG	tig00000971_pilon	31398	misassembled
4919251	4924721	1	5459	NW_019168381.1	tig00000972_pilon	99.58		True
local misassembly
4925160	4936974	5460	17276	NW_019168381.1	tig00000972_pilon	98.44		True
CONTIG	tig00000972_pilon	17276	correct
4923595	4924721	1	1116	NW_019168381.1	tig00000973_pilon	98.98		True
local misassembly
4925160	4937095	1117	13028	NW_019168381.1	tig00000973_pilon	98.08		True
CONTIG	tig00000973_pilon	13028	correct
13408507	13417138	8619	1	NW_019168381.1	tig00000974_pilon	98.2		True
local misassembly
13397852	13408507	19340	8832	NW_019168381.1	tig00000974_pilon	97.53		True
CONTIG	tig00000974_pilon	19340	correct
13393582	13408507	14859	111	NW_019168381.1	tig00000975_pilon	97.76		True
CONTIG	tig00000975_pilon	14859	correct
12791344	12791762	412	1	NW_019168381.1	tig00000976_pilon	95.26		True
local misassembly
12790939	12791339	1654	1257	NW_019168381.1	tig00000976_pilon	96.01		True
local misassembly
12790075	12790142	1986	1919	NW_019168381.1	tig00000976_pilon	100.0		True
indel: indel (<= 5bp)
12789847	12789992	2210	2065	NW_019168381.1	tig00000976_pilon	97.26		True
indel: indel (<= 5bp)
12789600	12789820	2454	2234	NW_019168381.1	tig00000976_pilon	98.19		True
relocation, inconsistency = 41488
12836976	12928087	8122	99294	NW_019168381.1	tig00000976_pilon	99.05		True
relocation, inconsistency = -2427
12928082	12955994	101716	129614	NW_019168381.1	tig00000976_pilon	97.29		True
local misassembly
12956613	12956818	129615	129820	NW_019168381.1	tig00000976_pilon	95.33		True
local misassembly
12956817	12963156	130123	136466	NW_019168381.1	tig00000976_pilon	99.39		True
relocation, inconsistency = -1816
12963153	12994651	138279	169806	NW_019168381.1	tig00000976_pilon	98.71		True
CONTIG	tig00000976_pilon	169807	misassembled
12985291	12995400	25	10147	NW_019168381.1	tig00000977_pilon	98.7		True
CONTIG	tig00000977_pilon	10147	correct
12986322	12996537	1	10237	NW_019168381.1	tig00000978_pilon	97.51		True
local misassembly
12997293	13014009	10238	26787	NW_019168381.1	tig00000978_pilon	97.53		True
local misassembly
13014233	13027118	26865	39749	NW_019168381.1	tig00000978_pilon	99.13		True
local misassembly
13026988	13091850	39758	104685	NW_019168381.1	tig00000978_pilon	99.03		True
CONTIG	tig00000978_pilon	104685	correct
14321899	14322112	369	156	NW_019168381.1	tig00000979_pilon	95.33		True
local misassembly
14320308	14320498	1501	1311	NW_019168381.1	tig00000979_pilon	96.86		True
indel: indel (> 5bp)
14320123	14320307	1693	1509	NW_019168381.1	tig00000979_pilon	96.76		True
indel: indel (<= 5bp)
14319843	14320120	1975	1698	NW_019168381.1	tig00000979_pilon	97.12		True
local misassembly
14319422	14319501	2373	2294	NW_019168381.1	tig00000979_pilon	96.25		True
local misassembly
14316925	14317069	4877	4733	NW_019168381.1	tig00000979_pilon	95.17		True
local misassembly
14315725	14315991	6077	5811	NW_019168381.1	tig00000979_pilon	95.51		True
local misassembly
14314624	14314738	7140	7026	NW_019168381.1	tig00000979_pilon	95.65		True
local misassembly
14313224	14314001	8532	7755	NW_019168381.1	tig00000979_pilon	95.37		True
local misassembly
14312977	14313051	8781	8707	NW_019168381.1	tig00000979_pilon	97.33		True
local misassembly
14311774	14311881	9970	9863	NW_019168381.1	tig00000979_pilon	96.3		True
local misassembly
14311399	14311480	10344	10263	NW_019168381.1	tig00000979_pilon	95.12		True
indel: indel (<= 5bp)
14311287	14311398	10457	10346	NW_019168381.1	tig00000979_pilon	95.54		True
local misassembly
14310722	14310867	11019	10874	NW_019168381.1	tig00000979_pilon	96.58		True
local misassembly
14308292	14309173	13457	12576	NW_019168381.1	tig00000979_pilon	97.39		True
indel: indel (<= 5bp)
14307864	14308283	13883	13464	NW_019168381.1	tig00000979_pilon	99.05		True
local misassembly
14266808	14307862	55103	14049	NW_019168381.1	tig00000979_pilon	99.87		True
CONTIG	tig00000979_pilon	55103	correct
14260089	14275245	15117	1	NW_019168381.1	tig00000980_pilon	99.22		True
relocation, inconsistency = -2104
14235436	14260089	41877	17221	NW_019168381.1	tig00000980_pilon	99.49		True
local misassembly
13976386	14235314	300829	41878	NW_019168381.1	tig00000980_pilon	99.43		True
relocation, inconsistency = 4879
13966306	13971476	306009	300860	NW_019168381.1	tig00000980_pilon	97.84		True
local misassembly
13863179	13965963	408869	306039	NW_019168381.1	tig00000980_pilon	99.23		True
CONTIG	tig00000980_pilon	408869	misassembled
13803899	13871914	67972	1	NW_019168381.1	tig00000981_pilon	98.13		True
local misassembly
13782588	13803891	89622	68302	NW_019168381.1	tig00000981_pilon	99.28		True
relocation, inconsistency = 1072
13772878	13781515	98254	89623	NW_019168381.1	tig00000981_pilon	98.94		True
local misassembly
13747385	13772700	123588	98255	NW_019168381.1	tig00000981_pilon	98.33		True
relocation, inconsistency = -1609
13742945	13747387	129629	125195	NW_019168381.1	tig00000981_pilon	96.17		True
relocation, inconsistency = 44428
13696765	13698516	129630	131346	NW_019168381.1	tig00000981_pilon	97.21		True
relocation, inconsistency = 42502
13741449	13742201	132529	131777	NW_019168381.1	tig00000981_pilon	97.34		True
indel: indel (> 5bp)
13741196	13741392	132776	132580	NW_019168381.1	tig00000981_pilon	96.45		True
relocation, inconsistency = -1233
13726581	13741104	148702	134101	NW_019168381.1	tig00000981_pilon	96.34		True
CONTIG	tig00000981_pilon	148702	misassembled
13654551	13738032	83570	1	NW_019168381.1	tig00000982_pilon	99.3		True
CONTIG	tig00000982_pilon	83570	correct
13768038	13780494	1	12385	NW_019168381.1	tig00000983_pilon	98.08		True
CONTIG	tig00000983_pilon	12385	correct
13774224	13781397	1	7140	NW_019168381.1	tig00000984_pilon	97.7		True
relocation, inconsistency = -48242
13733241	13733317	7226	7302	NW_019168381.1	tig00000984_pilon	98.7		True
local misassembly
13733444	13733522	7416	7494	NW_019168381.1	tig00000984_pilon	96.2		True
indel: indel (<= 5bp)
13733523	13733676	7496	7649	NW_019168381.1	tig00000984_pilon	96.84		True
relocation, inconsistency = 51826
13785503	13788709	7650	10861	NW_019168381.1	tig00000984_pilon	97.4		True
local misassembly
13788869	13788992	11849	11972	NW_019168381.1	tig00000984_pilon	95.16		True
relocation, inconsistency = -2240
13794150	13794250	19370	19470	NW_019168381.1	tig00000984_pilon	97.03		True
local misassembly
13795751	13796507	20976	21732	NW_019168381.1	tig00000984_pilon	95.9		True
indel: indel (<= 5bp)
13796512	13796744	21735	21967	NW_019168381.1	tig00000984_pilon	97.0		True
indel: indel (<= 5bp)
13796750	13797042	21968	22260	NW_019168381.1	tig00000984_pilon	97.31		True
local misassembly
13797530	13819860	22261	44613	NW_019168381.1	tig00000984_pilon	99.25		True
CONTIG	tig00000984_pilon	44613	misassembled
13809031	13820543	1	11567	NW_019168381.1	tig00000985_pilon	98.77		True
CONTIG	tig00000985_pilon	11567	correct
13988413	14003025	14656	1	NW_019168381.1	tig00000986_pilon	97.64		True
CONTIG	tig00000986_pilon	15055	correct
13988413	14001590	13185	1	NW_019168381.1	tig00000987_pilon	97.89		True
local misassembly
13979522	13988421	22511	13617	NW_019168381.1	tig00000987_pilon	99.53		True
CONTIG	tig00000987_pilon	22511	correct
6436495	6436581	3977	4063	NW_019168037.1	tig00000988_pilon	98.85		True
local misassembly
6436809	6437353	4293	4837	NW_019168037.1	tig00000988_pilon	96.15		True
indel: indel (> 5bp)
6437357	6437604	4849	5096	NW_019168037.1	tig00000988_pilon	97.58		True
indel: indel (<= 5bp)
6437614	6437720	5109	5215	NW_019168037.1	tig00000988_pilon	95.33		True
indel: stretch of mismatches
6437766	6437881	5261	5376	NW_019168037.1	tig00000988_pilon	98.28		True
translocation
23420454	23444748	9604	33942	NW_019168381.1	tig00000988_pilon	98.62		True
CONTIG	tig00000988_pilon	33942	misassembled
23434685	23446759	1	12119	NW_019168381.1	tig00000989_pilon	98.2		True
relocation, inconsistency = 20663
23468150	23470174	12847	14869	NW_019168381.1	tig00000989_pilon	96.55		True
relocation, inconsistency = -23420
23446755	23479741	14870	47837	NW_019168381.1	tig00000989_pilon	99.52		True
relocation, inconsistency = -24302
23455440	23461871	47838	54253	NW_019168381.1	tig00000989_pilon	95.27		True
relocation, inconsistency = -3743
23458785	23459912	54910	56037	NW_019168381.1	tig00000989_pilon	97.17		True
local misassembly
23461236	23461316	57374	57454	NW_019168381.1	tig00000989_pilon	95.06		True
relocation, inconsistency = 14792
23480742	23711369	62088	292796	NW_019168381.1	tig00000989_pilon	99.63		True
local misassembly
23711594	23820212	292832	401607	NW_019168381.1	tig00000989_pilon	99.29		True
relocation, inconsistency = 13177
23833390	23884144	401608	452349	NW_019168381.1	tig00000989_pilon	99.66		True
CONTIG	tig00000989_pilon	452349	misassembled
22630054	22649265	6	19194	NW_019168381.1	tig00000990_pilon	97.91		True
local misassembly
22649122	22652601	19195	22734	NW_019168381.1	tig00000990_pilon	96.06		True
local misassembly
22652918	22654542	22735	24356	NW_019168381.1	tig00000990_pilon	97.79		True
local misassembly
22654540	22698978	24976	69355	NW_019168381.1	tig00000990_pilon	98.92		True
relocation, inconsistency = 1889
22700899	22825314	69387	193819	NW_019168381.1	tig00000990_pilon	99.62		True
relocation, inconsistency = 1434
22826749	22865421	193820	232441	NW_019168381.1	tig00000990_pilon	99.1		True
relocation, inconsistency = 1742
22867189	22870450	232467	235730	NW_019168381.1	tig00000990_pilon	98.47		True
local misassembly
22871453	22876023	236095	240688	NW_019168381.1	tig00000990_pilon	98.42		True
relocation, inconsistency = 2310
22878334	22897080	240689	259403	NW_019168381.1	tig00000990_pilon	99.43		True
relocation, inconsistency = -1064
22897078	22933746	260465	297173	NW_019168381.1	tig00000990_pilon	99.28		True
CONTIG	tig00000990_pilon	297173	misassembled
22929986	22930127	1	142	NW_019168381.1	tig00000991_pilon	100.0		True
indel: indel (<= 5bp)
22930157	22930246	170	259	NW_019168381.1	tig00000991_pilon	98.89		True
indel: indel (<= 5bp)
22930258	22930343	273	358	NW_019168381.1	tig00000991_pilon	98.84		True
indel: indel (<= 5bp)
22930345	22930497	359	511	NW_019168381.1	tig00000991_pilon	96.08		True
indel: indel (<= 5bp)
22930573	22931077	583	1087	NW_019168381.1	tig00000991_pilon	98.42		True
indel: indel (<= 5bp)
22931106	22931183	1117	1194	NW_019168381.1	tig00000991_pilon	97.44		True
indel: indel (<= 5bp)
22931230	22931398	1245	1413	NW_019168381.1	tig00000991_pilon	98.82		True
indel: indel (<= 5bp)
22931399	22931632	1415	1648	NW_019168381.1	tig00000991_pilon	97.01		True
indel: indel (<= 5bp)
22931655	22931749	1666	1760	NW_019168381.1	tig00000991_pilon	100.0		True
indel: indel (<= 5bp)
22931750	22931858	1762	1870	NW_019168381.1	tig00000991_pilon	100.0		True
local misassembly
22932006	22932084	2030	2108	NW_019168381.1	tig00000991_pilon	98.73		True
indel: indel (<= 5bp)
22932086	22932428	2109	2451	NW_019168381.1	tig00000991_pilon	98.25		True
indel: indel (<= 5bp)
22932430	22932958	2452	2980	NW_019168381.1	tig00000991_pilon	97.16		True
local misassembly
22934578	22935402	4598	5422	NW_019168381.1	tig00000991_pilon	95.76		True
local misassembly
22938375	23086518	8299	156419	NW_019168381.1	tig00000991_pilon	98.73		True
local misassembly
23086886	23091980	156434	161524	NW_019168381.1	tig00000991_pilon	99.08		True
relocation, inconsistency = 4121
23096683	23096914	162106	162337	NW_019168381.1	tig00000991_pilon	97.84		True
local misassembly
23097363	23097551	162782	162970	NW_019168381.1	tig00000991_pilon	95.24		True
local misassembly
23097669	23097873	163105	163309	NW_019168381.1	tig00000991_pilon	97.07		True
translocation
15111616	15115539	163542	167459	NW_019168270.1	tig00000991_pilon	95.36		True
CONTIG	tig00000991_pilon	167459	misassembled
18858164	18867291	8973	1	NW_019168381.1	tig00000992_pilon	96.03		True
CONTIG	tig00000992_pilon	8973	correct
4882640	4890422	7806	1	NW_019168049.1	tig00000993_pilon	95.95		True
translocation
2853244	2863825	7807	18386	NW_019168381.1	tig00000993_pilon	99.08		True
CONTIG	tig00000993_pilon	18386	misassembled
2854170	2865564	1	11383	NW_019168381.1	tig00000994_pilon	99.28		True
CONTIG	tig00000994_pilon	11383	correct
4493569	4500992	24	7383	NW_019168381.1	tig00000995_pilon	95.86		True
CONTIG	tig00000995_pilon	7383	correct
4497149	4501039	1	3874	NW_019168381.1	tig00000996_pilon	96.1		True
relocation, inconsistency = 9292
4510341	4523827	3884	17374	NW_019168381.1	tig00000996_pilon	98.28		True
translocation
131138	131468	17379	17709	NW_019168393.1	tig00000996_pilon	95.17		True
indel: indel (<= 5bp)
131469	131569	17711	17811	NW_019168393.1	tig00000996_pilon	95.05		True
local misassembly
131651	131717	17899	17965	NW_019168393.1	tig00000996_pilon	95.52		True
local misassembly
132094	132236	18414	18556	NW_019168393.1	tig00000996_pilon	95.1		True
local misassembly
132671	132827	18989	19145	NW_019168393.1	tig00000996_pilon	98.09		True
local misassembly
132989	133064	19310	19385	NW_019168393.1	tig00000996_pilon	100.0		True
indel: indel (<= 5bp)
133067	133134	19386	19453	NW_019168393.1	tig00000996_pilon	97.06		True
translocation
4506109	4512785	19558	26284	NW_019168381.1	tig00000996_pilon	95.11		True
local misassembly
4513914	4514931	26587	27604	NW_019168381.1	tig00000996_pilon	95.58		True
local misassembly
4516217	4516463	28890	29136	NW_019168381.1	tig00000996_pilon	96.36		True
CONTIG	tig00000996_pilon	30062	misassembled
20537946	20548065	8569	18646	NW_019168381.1	tig00000997_pilon	96.77		True
CONTIG	tig00000997_pilon	18646	correct
20537946	20594325	1145	57616	NW_019168381.1	tig00000998_pilon	99.13		True
relocation, inconsistency = 22382
20626928	20632443	67837	73358	NW_019168381.1	tig00000998_pilon	97.33		True
local misassembly
20632716	20653111	73645	94055	NW_019168381.1	tig00000998_pilon	99.6		True
local misassembly
20654114	20689226	94067	129161	NW_019168381.1	tig00000998_pilon	99.38		True
CONTIG	tig00000998_pilon	129161	misassembled
20681173	20771923	1	90637	NW_019168381.1	tig00000999_pilon	98.83		True
relocation, inconsistency = 13621
20791893	20800202	96986	105311	NW_019168381.1	tig00000999_pilon	97.45		True
CONTIG	tig00000999_pilon	105311	misassembled
20794774	20802609	6	7819	NW_019168381.1	tig00001000_pilon	98.75		True
CONTIG	tig00001000_pilon	7819	correct
20808391	20851874	1	43452	NW_019168381.1	tig00001001_pilon	99.52		True
local misassembly
20851739	20942217	43480	133948	NW_019168381.1	tig00001001_pilon	99.76		True
local misassembly
20942300	20959205	134131	151038	NW_019168381.1	tig00001001_pilon	99.95		True
CONTIG	tig00001001_pilon	151038	correct
16420059	16430726	10662	1	NW_019168381.1	tig00001002_pilon	98.03		True
CONTIG	tig00001002_pilon	10662	correct
16416449	16428703	12285	1	NW_019168381.1	tig00001003_pilon	98.84		True
CONTIG	tig00001003_pilon	12285	correct
22634002	22642089	1	8176	NW_019168381.1	tig00001004_pilon	98.2		True
indel: stretch of mismatches
22642090	22642180	8177	8267	NW_019168381.1	tig00001004_pilon	96.67		True
CONTIG	tig00001004_pilon	8267	correct
22635539	22664023	1	28577	NW_019168381.1	tig00001005_pilon	99.03		True
CONTIG	tig00001005_pilon	28577	correct
23296329	23413924	117594	1	NW_019168381.1	tig00001006_pilon	99.36		True
relocation, inconsistency = 5115
23252337	23291213	156425	117595	NW_019168381.1	tig00001006_pilon	99.36		True
local misassembly
23194222	23252334	214697	156586	NW_019168381.1	tig00001006_pilon	99.45		True
CONTIG	tig00001006_pilon	214697	misassembled
23192152	23202588	10429	1	NW_019168381.1	tig00001007_pilon	99.53		True
CONTIG	tig00001007_pilon	10429	correct
23097809	23200589	102688	1	NW_019168381.1	tig00001008_pilon	99.67		True
CONTIG	tig00001008_pilon	102688	correct
14371697	14569160	197951	467	NW_019168381.1	tig00001009_pilon	99.01		True
relocation, inconsistency = 1567
14370023	14370128	198058	197953	NW_019168381.1	tig00001009_pilon	96.23		True
indel: indel (> 5bp)
14369680	14369977	198409	198112	NW_019168381.1	tig00001009_pilon	98.66		True
indel: indel (<= 5bp)
14369198	14369678	198890	198410	NW_019168381.1	tig00001009_pilon	97.71		True
local misassembly
14368719	14368823	199368	199264	NW_019168381.1	tig00001009_pilon	97.14		True
indel: indel (> 5bp)
14368053	14368718	200050	199385	NW_019168381.1	tig00001009_pilon	99.4		True
indel: indel (<= 5bp)
14367834	14368051	200268	200051	NW_019168381.1	tig00001009_pilon	97.71		True
local misassembly
14365514	14365791	202640	202363	NW_019168381.1	tig00001009_pilon	97.12		True
local misassembly
14365259	14365329	202897	202827	NW_019168381.1	tig00001009_pilon	97.18		True
local misassembly
14364652	14364721	203503	203434	NW_019168381.1	tig00001009_pilon	95.71		True
indel: indel (<= 5bp)
14364471	14364651	203685	203505	NW_019168381.1	tig00001009_pilon	97.24		True
local misassembly
14364219	14364304	203938	203853	NW_019168381.1	tig00001009_pilon	100.0		True
indel: indel (<= 5bp)
14363973	14364217	204183	203939	NW_019168381.1	tig00001009_pilon	98.78		True
indel: indel (<= 5bp)
14363839	14363937	204315	204217	NW_019168381.1	tig00001009_pilon	98.99		True
indel: indel (<= 5bp)
14363758	14363837	204395	204316	NW_019168381.1	tig00001009_pilon	100.0		True
indel: indel (<= 5bp)
14363652	14363757	204502	204397	NW_019168381.1	tig00001009_pilon	97.17		True
indel: indel (<= 5bp)
14363501	14363602	204651	204550	NW_019168381.1	tig00001009_pilon	96.08		True
indel: indel (<= 5bp)
14363429	14363500	204724	204653	NW_019168381.1	tig00001009_pilon	100.0		True
local misassembly
14363051	14363193	205100	204958	NW_019168381.1	tig00001009_pilon	97.2		True
indel: indel (> 5bp)
14362708	14362967	205433	205174	NW_019168381.1	tig00001009_pilon	95.38		True
local misassembly
14361585	14361666	206562	206481	NW_019168381.1	tig00001009_pilon	97.56		True
local misassembly
14360572	14360654	207564	207482	NW_019168381.1	tig00001009_pilon	96.39		True
local misassembly
14360205	14360425	207930	207710	NW_019168381.1	tig00001009_pilon	97.29		True
indel: indel (<= 5bp)
14360132	14360204	208004	207932	NW_019168381.1	tig00001009_pilon	95.89		True
local misassembly
14359554	14359618	208563	208499	NW_019168381.1	tig00001009_pilon	96.92		True
local misassembly
14357999	14358723	210115	209391	NW_019168381.1	tig00001009_pilon	99.59		True
indel: indel (> 5bp)
14355276	14357923	212811	210164	NW_019168381.1	tig00001009_pilon	99.58		True
indel: indel (<= 5bp)
14355074	14355274	213012	212812	NW_019168381.1	tig00001009_pilon	99.0		True
local misassembly
14354490	14354560	213587	213517	NW_019168381.1	tig00001009_pilon	97.18		True
indel: indel (<= 5bp)
14354366	14354488	213710	213588	NW_019168381.1	tig00001009_pilon	100.0		True
indel: indel (<= 5bp)
14354176	14354285	213899	213790	NW_019168381.1	tig00001009_pilon	100.0		True
indel: indel (<= 5bp)
14353640	14354171	214431	213900	NW_019168381.1	tig00001009_pilon	99.62		True
indel: indel (<= 5bp)
14353153	14353637	214916	214432	NW_019168381.1	tig00001009_pilon	98.76		True
indel: indel (<= 5bp)
14352928	14353151	215140	214917	NW_019168381.1	tig00001009_pilon	96.88		True
indel: indel (<= 5bp)
14352760	14352926	215307	215141	NW_019168381.1	tig00001009_pilon	99.4		True
indel: indel (<= 5bp)
14352253	14352681	215812	215384	NW_019168381.1	tig00001009_pilon	98.83		True
local misassembly
14343280	14351995	224585	215845	NW_019168381.1	tig00001009_pilon	96.88		True
CONTIG	tig00001009_pilon	224585	misassembled
14330509	14347558	17018	1	NW_019168381.1	tig00001010_pilon	99.48		True
CONTIG	tig00001010_pilon	17018	correct
14595390	14608182	1	12855	NW_019168381.1	tig00001011_pilon	98.76		True
CONTIG	tig00001011_pilon	13267	correct
14601416	14608182	71	6837	NW_019168381.1	tig00001012_pilon	99.47		True
local misassembly
14608179	14613586	7476	12878	NW_019168381.1	tig00001012_pilon	99.7		True
CONTIG	tig00001012_pilon	12879	correct
1958668	1958738	109	39	NW_019168481.1	tig00001013_pilon	95.77		True
local misassembly
1957720	1958106	1060	674	NW_019168481.1	tig00001013_pilon	95.35		True
local misassembly
1956809	1956881	1911	1839	NW_019168481.1	tig00001013_pilon	95.89		True
translocation
10031986	10039157	10726	3579	NW_019168381.1	tig00001013_pilon	95.41		True
CONTIG	tig00001013_pilon	10726	misassembled
10030859	10038678	7831	8	NW_019168381.1	tig00001014_pilon	96.97		True
relocation, inconsistency = -8376
10013121	10038842	34082	8224	NW_019168381.1	tig00001014_pilon	98.39		True
CONTIG	tig00001014_pilon	34082	misassembled
11538018	11544179	1	6163	NW_019168381.1	tig00001015_pilon	99.68		True
translocation
3322382	3324752	8524	6164	NW_019168026.1	tig00001015_pilon	98.15		True
CONTIG	tig00001015_pilon	8524	misassembled
15772763	15786090	13314	1	NW_019168381.1	tig00001016_pilon	99.3		True
CONTIG	tig00001016_pilon	13314	correct
15824725	15835719	57	11140	NW_019168381.1	tig00001017_pilon	95.42		True
CONTIG	tig00001017_pilon	11140	correct
15826695	15882855	1	56181	NW_019168381.1	tig00001018_pilon	98.85		True
CONTIG	tig00001018_pilon	59116	correct
14055226	14072058	1	16809	NW_019167960.1	tig00001019_pilon	98.77		True
CONTIG	tig00001019_pilon	16809	correct
14061236	14073550	1	12288	NW_019167960.1	tig00001020_pilon	98.03		True
CONTIG	tig00001020_pilon	12288	correct
12985364	13004256	18910	1	NW_019168381.1	tig00001021_pilon	98.96		True
CONTIG	tig00001021_pilon	18910	correct
22817482	22817606	12	136	NW_019168381.1	tig00001022_pilon	96.0		True
local misassembly
22817753	22817823	261	331	NW_019168381.1	tig00001022_pilon	98.59		True
indel: indel (<= 5bp)
22817824	22817948	333	457	NW_019168381.1	tig00001022_pilon	96.8		True
indel: indel (<= 5bp)
22817950	22818277	458	785	NW_019168381.1	tig00001022_pilon	97.31		True
relocation, inconsistency = 10695
22828973	22833148	786	4957	NW_019168381.1	tig00001022_pilon	95.48		True
relocation, inconsistency = 3105
22836254	22843192	4958	11913	NW_019168381.1	tig00001022_pilon	99.1		True
CONTIG	tig00001022_pilon	11913	misassembled
22836254	22844764	117	8633	NW_019168381.1	tig00001023_pilon	99.15		True
CONTIG	tig00001023_pilon	8633	correct
1233648	1239209	5552	1	NW_019168381.1	tig00001024_pilon	99.37		True
relocation, inconsistency = 16102
1208904	1217541	14233	5557	NW_019168381.1	tig00001024_pilon	98.68		True
CONTIG	tig00001024_pilon	14233	misassembled
1206411	1217541	11159	2	NW_019168381.1	tig00001025_pilon	98.34		True
CONTIG	tig00001025_pilon	11165	correct
1206876	1213846	6956	1	NW_019168381.1	tig00001026_pilon	98.96		True
relocation, inconsistency = -11562753
12701382	12769628	75263	6957	NW_019168381.1	tig00001026_pilon	99.57		True
relocation, inconsistency = 10805
12677628	12690576	75264	88186	NW_019168381.1	tig00001026_pilon	97.4		True
local misassembly
12690432	12699969	88187	97667	NW_019168381.1	tig00001026_pilon	98.23		True
CONTIG	tig00001026_pilon	97667	misassembled
22163408	22183206	19791	1	NW_019168381.1	tig00001027_pilon	99.53		True
CONTIG	tig00001027_pilon	19791	correct
22161397	22170508	9137	1	NW_019168381.1	tig00001028_pilon	98.57		True
relocation, inconsistency = 1119
22112083	22160277	57330	9138	NW_019168381.1	tig00001028_pilon	99.52		True
CONTIG	tig00001028_pilon	57330	misassembled
8928230	8928315	541	456	NW_019167826.1	tig00001029_pilon	95.35		True
indel: indel (<= 5bp)
8927987	8928227	782	542	NW_019167826.1	tig00001029_pilon	95.02		True
translocation
12770629	12820981	1808	52157	NW_019168381.1	tig00001029_pilon	99.57		True
translocation
13600752	13601444	52878	52158	NW_019167893.1	tig00001029_pilon	96.22		True
CONTIG	tig00001029_pilon	52878	misassembled
5732472	5745237	12741	1	NW_019167826.1	tig00001030_pilon	98.41		True
translocation
17875303	17875376	12832	12905	NW_019167860.1	tig00001030_pilon	98.65		True
local misassembly
17875572	17875656	13067	13151	NW_019167860.1	tig00001030_pilon	97.65		True
local misassembly
17875789	17875988	13284	13483	NW_019167860.1	tig00001030_pilon	97.5		True
indel: indel (> 5bp)
17876036	17876100	13521	13585	NW_019167860.1	tig00001030_pilon	100.0		True
indel: indel (> 5bp)
17876163	17876382	13662	13881	NW_019167860.1	tig00001030_pilon	95.0		True
indel: indel (<= 5bp)
17876383	17876463	13883	13963	NW_019167860.1	tig00001030_pilon	97.53		True
translocation
14532	17272	13968	16678	NW_019167996.1	tig00001030_pilon	95.27		True
CONTIG	tig00001030_pilon	16678	misassembled
4712505	4712765	1789	1529	NW_019168381.1	tig00001031_pilon	95.4		True
local misassembly
4712284	4712370	2033	1947	NW_019168381.1	tig00001031_pilon	95.4		True
indel: indel (> 5bp)
4712094	4712197	2213	2110	NW_019168381.1	tig00001031_pilon	95.19		True
indel: indel (<= 5bp)
4711955	4712045	2353	2263	NW_019168381.1	tig00001031_pilon	97.8		True
indel: indel (<= 5bp)
4711818	4711883	2485	2420	NW_019168381.1	tig00001031_pilon	95.45		True
local misassembly
4711019	4711186	3273	3106	NW_019168381.1	tig00001031_pilon	98.21		True
indel: indel (<= 5bp)
4710447	4711017	3844	3274	NW_019168381.1	tig00001031_pilon	95.97		True
indel: indel (<= 5bp)
4709981	4710446	4312	3847	NW_019168381.1	tig00001031_pilon	95.28		True
local misassembly
4709613	4709734	4697	4576	NW_019168381.1	tig00001031_pilon	95.9		True
local misassembly
4708178	4708440	6133	5871	NW_019168381.1	tig00001031_pilon	95.44		True
local misassembly
4707575	4707647	6733	6661	NW_019168381.1	tig00001031_pilon	97.26		True
indel: indel (<= 5bp)
4707464	4707574	6845	6735	NW_019168381.1	tig00001031_pilon	96.4		True
indel: indel (<= 5bp)
4707368	4707462	6940	6846	NW_019168381.1	tig00001031_pilon	97.89		True
local misassembly
4706833	4707279	7476	7030	NW_019168381.1	tig00001031_pilon	98.66		True
indel: indel (<= 5bp)
4706538	4706831	7770	7477	NW_019168381.1	tig00001031_pilon	97.62		True
indel: indel (<= 5bp)
4706288	4706537	8023	7774	NW_019168381.1	tig00001031_pilon	99.2		True
indel: indel (<= 5bp)
4706162	4706287	8150	8025	NW_019168381.1	tig00001031_pilon	99.21		True
indel: stretch of mismatches
4706002	4706158	8310	8154	NW_019168381.1	tig00001031_pilon	98.73		True
indel: indel (<= 5bp)
4705873	4705961	8440	8352	NW_019168381.1	tig00001031_pilon	100.0		True
local misassembly
4705669	4705746	8644	8567	NW_019168381.1	tig00001031_pilon	97.44		True
indel: indel (<= 5bp)
4705541	4705613	8768	8696	NW_019168381.1	tig00001031_pilon	100.0		True
indel: indel (<= 5bp)
4705173	4705540	9137	8770	NW_019168381.1	tig00001031_pilon	98.64		True
local misassembly
4704921	4705031	9386	9276	NW_019168381.1	tig00001031_pilon	100.0		True
indel: indel (<= 5bp)
4704712	4704894	9597	9415	NW_019168381.1	tig00001031_pilon	98.91		True
indel: stretch of mismatches
4704550	4704684	9759	9625	NW_019168381.1	tig00001031_pilon	95.56		True
local misassembly
4704170	4704400	10140	9910	NW_019168381.1	tig00001031_pilon	95.24		True
local misassembly
4703945	4704032	10431	10344	NW_019168381.1	tig00001031_pilon	96.59		True
local misassembly
4703778	4703846	10603	10535	NW_019168381.1	tig00001031_pilon	97.1		True
indel: indel (<= 5bp)
4703657	4703767	10723	10613	NW_019168381.1	tig00001031_pilon	95.5		True
indel: indel (<= 5bp)
4703506	4703656	10875	10725	NW_019168381.1	tig00001031_pilon	97.35		True
indel: stretch of mismatches
4703384	4703498	10997	10883	NW_019168381.1	tig00001031_pilon	99.13		True
indel: indel (<= 5bp)
4702799	4703383	11586	11002	NW_019168381.1	tig00001031_pilon	98.46		True
indel: indel (> 5bp)
4702452	4702775	11942	11619	NW_019168381.1	tig00001031_pilon	95.06		True
indel: indel (<= 5bp)
4701972	4702450	12421	11943	NW_019168381.1	tig00001031_pilon	98.12		True
CONTIG	tig00001031_pilon	12422	correct
4704316	4704400	428	344	NW_019168381.1	tig00001032_pilon	97.65		True
local misassembly
4703945	4704032	870	783	NW_019168381.1	tig00001032_pilon	95.45		True
local misassembly
4703500	4703621	1320	1199	NW_019168381.1	tig00001032_pilon	97.54		True
indel: indel (<= 5bp)
4703393	4703498	1426	1321	NW_019168381.1	tig00001032_pilon	99.06		True
indel: indel (<= 5bp)
4702799	4703391	2019	1427	NW_019168381.1	tig00001032_pilon	98.31		True
indel: indel (> 5bp)
4702410	4702798	2416	2028	NW_019168381.1	tig00001032_pilon	98.97		True
indel: indel (<= 5bp)
4702178	4702409	2649	2418	NW_019168381.1	tig00001032_pilon	98.28		True
indel: indel (<= 5bp)
4702053	4702177	2775	2651	NW_019168381.1	tig00001032_pilon	100.0		True
indel: indel (<= 5bp)
4701216	4702033	3610	2793	NW_019168381.1	tig00001032_pilon	99.51		True
indel: stretch of mismatches
4700942	4701194	3884	3632	NW_019168381.1	tig00001032_pilon	98.42		True
CONTIG	tig00001032_pilon	4359	correct
5732966	5744468	11480	1	NW_019167826.1	tig00001033_pilon	98.3		True
local misassembly
5732488	5733116	12146	11522	NW_019167826.1	tig00001033_pilon	98.89		True
CONTIG	tig00001033_pilon	12146	correct
1202850	1211798	8938	1	NW_019168381.1	tig00001034_pilon	98.98		True
local misassembly
1202263	1202328	9519	9454	NW_019168381.1	tig00001034_pilon	98.48		True
local misassembly
1201970	1202076	9784	9678	NW_019168381.1	tig00001034_pilon	95.33		True
local misassembly
1201652	1201848	10098	9902	NW_019168381.1	tig00001034_pilon	96.95		True
indel: indel (<= 5bp)
1201361	1201587	10384	10158	NW_019168381.1	tig00001034_pilon	96.04		True
local misassembly
1200985	1201056	10778	10707	NW_019168381.1	tig00001034_pilon	98.61		True
indel: indel (<= 5bp)
1200917	1200983	10845	10779	NW_019168381.1	tig00001034_pilon	97.01		True
translocation
6705864	6707013	10846	11990	NW_019168015.1	tig00001034_pilon	98.35		True
CONTIG	tig00001034_pilon	11990	misassembled
9980906	9991136	1	10217	NW_019167982.1	tig00001035_pilon	99.32		True
local misassembly
9990974	10003517	10218	22761	NW_019167982.1	tig00001035_pilon	99.8		True
CONTIG	tig00001035_pilon	22761	correct
9994085	10008078	1	14003	NW_019167982.1	tig00001036_pilon	99.61		True
CONTIG	tig00001036_pilon	14003	correct
