Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4293bcf8888b44b58d3d7411a4685e6e --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.regfiles
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu_control
Compiling module xil_defaultlib.adddd
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext(WIDTH=18)
Compiling module xil_defaultlib.ext(WIDTH=5)
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.instmem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav
