From 8891ec54afe54bc3dde3d3e9341dcca2e6d2403c Mon Sep 17 00:00:00 2001
From: Benjamin Walsh <benjamin.walsh@windriver.com>
Date: Tue, 30 Mar 2010 18:26:58 -0400
Subject: [PATCH] PPC32/85xx: Refactor smp_85xx_kick_cpu()

Move uboot version-based, conditionally compiled code out of the
smp_85xx_kick_cpu() and into it's own subroutine. This allows adding
a third option for a kexec-bootable kernel without dirtying the
code even more.

Signed-off-by: Benjamin Walsh <benjamin.walsh@windriver.com>
---
 arch/powerpc/platforms/85xx/smp.c |   72 +++++++++++++++++++++---------------
 1 files changed, 42 insertions(+), 30 deletions(-)

diff --git a/arch/powerpc/platforms/85xx/smp.c b/arch/powerpc/platforms/85xx/smp.c
index 30da10b..33a0ff5 100644
--- a/arch/powerpc/platforms/85xx/smp.c
+++ b/arch/powerpc/platforms/85xx/smp.c
@@ -20,13 +20,15 @@
 #include <asm/pci-bridge.h>
 #include <asm/mpic.h>
 #include <asm/cacheflush.h>
+#include <asm/reg_booke.h>
 
 #include <sysdev/fsl_soc.h>
 
 extern volatile unsigned long __secondary_hold_acknowledge;
 extern void __early_start(void);
 
-#ifdef CONFIG_MPC8572DS_UBOOT_COMPAT
+#if defined(CONFIG_MPC8572DS_UBOOT_COMPAT)
+
 extern void __secondary_start_page(void);
 #define EEBPCR_CPU1_EN	0x02000000
 #define EEBPCR_CPU0_EN	0x01000000
@@ -51,7 +53,25 @@ smp_85xx_release_core(int nr)
 	pcr |= EEBPCR_CPU1_EN;
 	out_be32(ecm_vaddr + (ECM_PORT_CONFIG_OFFSET >> 2), pcr);
 }
-#endif
+
+static void __init __smp_85xx_kick_cpu(int nr)
+{
+	__iomem u32 *bptr_vaddr;
+	u32 bptr, oldbptr;
+
+	/* Get the BPTR */
+	bptr_vaddr = ioremap(get_immrbase() + MPC85xx_BPTR_OFFSET, 4);
+	/* Set the BPTR to the secondary boot page */
+	oldbptr = in_be32(bptr_vaddr);
+	bptr = (BPTR_EN | (__pa((unsigned)__secondary_start_page) >> 12));
+	out_be32(bptr_vaddr, bptr);
+	/* Kick that CPU */
+	smp_85xx_release_core(nr);
+
+	iounmap(bptr_vaddr);
+}
+
+#else  /* latest u-boot way of bringing CPU1 into the kernel */
 
 #define BOOT_ENTRY_ADDR_UPPER	0
 #define BOOT_ENTRY_ADDR_LOWER	1
@@ -64,34 +84,13 @@ smp_85xx_release_core(int nr)
 #define NUM_BOOT_ENTRY		8
 #define SIZE_BOOT_ENTRY		(NUM_BOOT_ENTRY * sizeof(u32))
 
-static void __init
-smp_85xx_kick_cpu(int nr)
+static void __init __smp_85xx_kick_cpu(int nr)
 {
-	unsigned long flags;
 	__iomem u32 *bptr_vaddr;
-#ifdef CONFIG_MPC8572DS_UBOOT_COMPAT
-	u32 bptr, oldbptr;
-#else
 	const u64 *cpu_rel_addr;
 	struct device_node *np;
-#endif
-	int n = 0;
 	int ioremappable;
 
-	WARN_ON (nr < 0 || nr >= NR_CPUS);
-
-	pr_debug("smp_85xx_kick_cpu: kick CPU #%d\n", nr);
-
-#ifdef CONFIG_MPC8572DS_UBOOT_COMPAT
-	/* Get the BPTR */
-	bptr_vaddr = ioremap(get_immrbase() + MPC85xx_BPTR_OFFSET, 4);
-	/* Set the BPTR to the secondary boot page */
-	oldbptr = in_be32(bptr_vaddr);
-	bptr = (BPTR_EN | (__pa((unsigned)__secondary_start_page) >> 12));
-	out_be32(bptr_vaddr, bptr);
-	/* Kick that CPU */
-	smp_85xx_release_core(nr);
-#else
 	np = of_get_cpu_node(nr, NULL);
 	cpu_rel_addr = of_get_property(np, "cpu-release-addr", NULL);
 
@@ -114,15 +113,31 @@ smp_85xx_kick_cpu(int nr)
 	else
 		bptr_vaddr = phys_to_virt(*cpu_rel_addr);
 
-	local_irq_save(flags);
-
 	out_be32(bptr_vaddr + BOOT_ENTRY_PIR, nr);
 	out_be32(bptr_vaddr + BOOT_ENTRY_ADDR_LOWER, __pa(__early_start));
-#endif
 
 	if (!ioremappable)
 		flush_dcache_range((ulong)bptr_vaddr,
 				   (ulong)(bptr_vaddr + SIZE_BOOT_ENTRY));
+	else
+		iounmap(bptr_vaddr);
+}
+
+#endif
+
+static void __init
+smp_85xx_kick_cpu(int nr)
+{
+	unsigned long flags;
+	int n = 0;
+
+	WARN_ON (nr < 0 || nr >= NR_CPUS);
+
+	pr_debug("smp_85xx_kick_cpu: kick CPU #%d\n", nr);
+
+	local_irq_save(flags);
+
+	__smp_85xx_kick_cpu(nr);
 
 	/* Wait a bit for the CPU to ack. */
 	while ((__secondary_hold_acknowledge != nr) && (++n < 1000))
@@ -130,9 +145,6 @@ smp_85xx_kick_cpu(int nr)
 
 	local_irq_restore(flags);
 
-	if (ioremappable)
-		iounmap(bptr_vaddr);
-
 	pr_debug("waited %d msecs for CPU #%d.\n", n, nr);
 }
 
-- 
1.6.2

