// Seed: 4180150358
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    output wor id_4#(.id_8({id_0 - id_1{1}})),
    input supply0 id_5,
    output tri id_6
);
  assign id_8 = 1 * 1;
  assign id_4 = id_5;
  module_0(
      id_8, id_8, id_8, id_8
  );
  assign id_6 = 1;
  always @(posedge id_4++or negedge (1)) id_6 = id_1;
endmodule
