

================================================================
== Vivado HLS Report for 'Gamelogic2'
================================================================
* Date:           Sun Apr 21 20:24:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Gamelogic2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.881|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 37 ~ 103 |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    214|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    1072|    632|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    608|
|Register         |        -|      -|     250|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    1322|   1454|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Gamelogic2_urem_1dEe_U3  |Gamelogic2_urem_1dEe  |        0|      0|  142|   78|
    |Gamelogic2_urem_1dEe_U4  |Gamelogic2_urem_1dEe  |        0|      0|  142|   78|
    |Gamelogic2_urem_3bkb_U1  |Gamelogic2_urem_3bkb  |        0|      0|  394|  238|
    |Gamelogic2_urem_3cud_U2  |Gamelogic2_urem_3cud  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0| 1072|  632|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |Gamelogic2_mac_mueOg_U5  |Gamelogic2_mac_mueOg  | i0 + i1 * i2 |
    |Gamelogic2_mac_mufYi_U6  |Gamelogic2_mac_mufYi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |tmp_i_i_fu_246_p2         |     *    |      0|  0|  20|           4|          32|
    |grp_fu_212_p0             |     +    |      0|  0|  39|           1|          32|
    |grp_fu_263_p0             |     +    |      0|  0|  39|           7|          32|
    |tmp_s_fu_343_p2           |     +    |      0|  0|  39|           2|          32|
    |tmp_3_i_fu_232_p2         |     -    |      0|  0|  14|          10|          10|
    |tmp_3_i1_fu_273_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_3_i2_fu_330_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_3_i6_fu_298_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_i_2_fu_222_p2         |   icmp   |      0|  0|  18|          21|           1|
    |or_cond3_i_fu_376_p2      |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_370_p2             |    or    |      0|  0|   2|           1|           1|
    |not_or_cond3_i_fu_382_p2  |    xor   |      0|  0|   2|           1|           2|
    |tmp1_i_fu_360_p2          |    xor   |      0|  0|   2|           1|           1|
    |tmp2_i_fu_365_p2          |    xor   |      0|  0|   2|           1|           1|
    |tmp_i1_fu_355_p2          |    xor   |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 214|          72|         164|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  461|        105|    1|        105|
    |btn1_verify                |    9|          2|    1|          2|
    |btn2_verify                |    9|          2|    1|          2|
    |btn3_verify                |    9|          2|    1|          2|
    |decrement_value            |    9|          2|   32|         64|
    |newRound                   |   15|          3|    1|          3|
    |time_remaining_out_V       |   15|          3|   10|         30|
    |time_remaining_out_V_preg  |    9|          2|   10|         20|
    |verify1_out                |   15|          3|    1|          3|
    |verify1_out_preg           |    9|          2|    1|          2|
    |verify2_out                |   15|          3|    1|          3|
    |verify2_out_preg           |    9|          2|    1|          2|
    |verify3_out                |   15|          3|    1|          3|
    |verify3_out_preg           |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  608|        136|   63|        243|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |RandSeed                   |   11|   0|   32|         21|
    |ap_CS_fsm                  |  104|   0|  104|          0|
    |btn1_verify                |    1|   0|    1|          0|
    |btn2_verify                |    1|   0|    1|          0|
    |btn3_verify                |    1|   0|    1|          0|
    |decrement_value            |   32|   0|   32|          0|
    |last_num_assign_1_reg_456  |   11|   0|   11|          0|
    |last_num_assign_2_reg_466  |   11|   0|   11|          0|
    |lose_preg                  |    0|   0|    1|          1|
    |newRound                   |    1|   0|    1|          0|
    |slow_down_clock            |   32|   0|   32|          0|
    |time_remaining_out_V_preg  |   10|   0|   10|          0|
    |tmp_i_i_reg_446            |   32|   0|   32|          0|
    |verify1_out_preg           |    1|   0|    1|          0|
    |verify2_out_preg           |    1|   0|    1|          0|
    |verify3_out_preg           |    1|   0|    1|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  250|   0|  272|         22|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      Gamelogic2      | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      Gamelogic2      | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      Gamelogic2      | return value |
|ap_done               | out |    1| ap_ctrl_hs |      Gamelogic2      | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      Gamelogic2      | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      Gamelogic2      | return value |
|rst                   |  in |    1|   ap_none  |          rst         |    scalar    |
|btn1                  |  in |    1|   ap_none  |         btn1         |    scalar    |
|btn2                  |  in |    1|   ap_none  |         btn2         |    scalar    |
|btn3                  |  in |    1|   ap_none  |         btn3         |    scalar    |
|lose                  | out |    1|   ap_none  |         lose         |    pointer   |
|time_remaining_out_V  | out |   10|   ap_none  | time_remaining_out_V |    pointer   |
|time_remaining_in_V   |  in |   10|   ap_none  |  time_remaining_in_V |    scalar    |
|verify1_out           | out |    1|   ap_none  |      verify1_out     |    pointer   |
|verify2_out           | out |    1|   ap_none  |      verify2_out     |    pointer   |
|verify3_out           | out |    1|   ap_none  |      verify3_out     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 104
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / (newRound_load)
	104  / (!newRound_load)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %rst), !map !159"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %btn1), !map !165"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %btn2), !map !169"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %btn3), !map !173"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lose), !map !177"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %time_remaining_out_V), !map !181"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %time_remaining_in_V), !map !185"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %verify1_out), !map !189"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %verify2_out), !map !193"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %verify3_out), !map !197"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Gamelogic2_str) nounwind"   --->   Operation 115 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%time_remaining_in_V_s = call i10 @_ssdm_op_Read.ap_none.i10(i10 %time_remaining_in_V)" [Gamelogic2/Gamelogic2.cpp:78]   --->   Operation 116 'read' 'time_remaining_in_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%btn3_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %btn3)" [Gamelogic2/Gamelogic2.cpp:78]   --->   Operation 117 'read' 'btn3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%btn2_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %btn2)" [Gamelogic2/Gamelogic2.cpp:78]   --->   Operation 118 'read' 'btn2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%btn1_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %btn1)" [Gamelogic2/Gamelogic2.cpp:78]   --->   Operation 119 'read' 'btn1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%rst_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %rst)" [Gamelogic2/Gamelogic2.cpp:78]   --->   Operation 120 'read' 'rst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %rst, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:80]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %btn1, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:81]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %btn2, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:82]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %btn3, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:83]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %lose, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:84]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %verify1_out, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:85]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %verify2_out, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:86]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %verify3_out, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:87]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %time_remaining_out_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:89]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %time_remaining_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Gamelogic2/Gamelogic2.cpp:90]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [Gamelogic2/Gamelogic2.cpp:95]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%btn1_verify_load = load i1* @btn1_verify, align 1" [Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 132 'load' 'btn1_verify_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %verify1_out, i1 %btn1_verify_load)" [Gamelogic2/Gamelogic2.cpp:96]   --->   Operation 133 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%btn2_verify_load = load i1* @btn2_verify, align 1" [Gamelogic2/Gamelogic2.cpp:97]   --->   Operation 134 'load' 'btn2_verify_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %verify2_out, i1 %btn2_verify_load)" [Gamelogic2/Gamelogic2.cpp:97]   --->   Operation 135 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%btn3_verify_load = load i1* @btn3_verify, align 1" [Gamelogic2/Gamelogic2.cpp:98]   --->   Operation 136 'load' 'btn3_verify_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %verify3_out, i1 %btn3_verify_load)" [Gamelogic2/Gamelogic2.cpp:98]   --->   Operation 137 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %rst_read, label %2, label %._crit_edge" [Gamelogic2/Gamelogic2.cpp:100]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.76ns)   --->   "store i32 1, i32* @decrement_value, align 4" [Gamelogic2/Gamelogic2.cpp:30->Gamelogic2/Gamelogic2.cpp:101]   --->   Operation 139 'store' <Predicate = (rst_read)> <Delay = 1.76>
ST_2 : Operation 140 [1/1] (1.81ns)   --->   "store i1 true, i1* @newRound, align 1" [Gamelogic2/Gamelogic2.cpp:33->Gamelogic2/Gamelogic2.cpp:101]   --->   Operation 140 'store' <Predicate = (rst_read)> <Delay = 1.81>
ST_2 : Operation 141 [1/1] (1.76ns)   --->   "store i1 false, i1* @btn1_verify, align 1" [Gamelogic2/Gamelogic2.cpp:34->Gamelogic2/Gamelogic2.cpp:101]   --->   Operation 141 'store' <Predicate = (rst_read)> <Delay = 1.76>
ST_2 : Operation 142 [1/1] (1.76ns)   --->   "store i1 false, i1* @btn2_verify, align 1" [Gamelogic2/Gamelogic2.cpp:35->Gamelogic2/Gamelogic2.cpp:101]   --->   Operation 142 'store' <Predicate = (rst_read)> <Delay = 1.76>
ST_2 : Operation 143 [1/1] (1.76ns)   --->   "store i1 false, i1* @btn3_verify, align 1" [Gamelogic2/Gamelogic2.cpp:36->Gamelogic2/Gamelogic2.cpp:101]   --->   Operation 143 'store' <Predicate = (rst_read)> <Delay = 1.76>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i10P(i10* %time_remaining_out_V, i10 -384)" [Gamelogic2/Gamelogic2.cpp:101]   --->   Operation 144 'write' <Predicate = (rst_read)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %lose, i1 false)" [Gamelogic2/Gamelogic2.cpp:101]   --->   Operation 145 'write' <Predicate = (rst_read)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Gamelogic2/Gamelogic2.cpp:102]   --->   Operation 146 'br' <Predicate = (rst_read)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%slow_down_clock_load = load i32* @slow_down_clock, align 4" [Gamelogic2/Gamelogic2.cpp:43->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 147 'load' 'slow_down_clock_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.55ns)   --->   "%slow_down_clock_assi = add i32 1, %slow_down_clock_load" [Gamelogic2/Gamelogic2.cpp:43->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 148 'add' 'slow_down_clock_assi' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "store i32 %slow_down_clock_assi, i32* @slow_down_clock, align 4" [Gamelogic2/Gamelogic2.cpp:43->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 149 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [36/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 150 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 151 [35/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 151 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 152 [34/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 152 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 153 [33/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 153 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 154 [32/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 154 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 155 [31/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 155 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 156 [30/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 156 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 157 [29/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 157 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 158 [28/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 158 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 159 [27/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 159 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 160 [26/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 160 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 161 [25/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 161 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 162 [24/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 162 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 163 [23/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 163 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 164 [22/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 164 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 165 [21/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 165 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 166 [20/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 166 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 167 [19/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 167 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 168 [18/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 168 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 169 [17/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 169 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 170 [16/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 170 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 171 [15/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 171 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 172 [14/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 172 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 173 [13/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 173 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 174 [12/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 174 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 175 [11/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 175 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 176 [10/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 176 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 177 [9/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 177 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 178 [8/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 178 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 179 [7/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 179 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 180 [6/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 180 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 181 [5/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 181 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 182 [4/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 182 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 183 [3/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 183 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 184 [2/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 184 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.51>
ST_37 : Operation 185 [1/36] (4.13ns)   --->   "%tmp_i = urem i32 %slow_down_clock_assi, 1000000" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 185 'urem' 'tmp_i' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %tmp_i to i21" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 186 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (2.44ns)   --->   "%tmp_i_2 = icmp eq i21 %tmp_1, 0" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 187 'icmp' 'tmp_i_2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %tmp_i_2, label %3, label %DecrementTimer.exit" [Gamelogic2/Gamelogic2.cpp:44->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%decrement_value_load_1 = load i32* @decrement_value, align 4" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 189 'load' 'decrement_value_load_1' <Predicate = (tmp_i_2)> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %decrement_value_load_1 to i10" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 190 'trunc' 'tmp_2' <Predicate = (tmp_i_2)> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (1.73ns)   --->   "%tmp_3_i = sub i10 %time_remaining_in_V_s, %tmp_2" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 191 'sub' 'tmp_3_i' <Predicate = (tmp_i_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i10P(i10* %time_remaining_out_V, i10 %tmp_3_i)" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 192 'write' <Predicate = (tmp_i_2)> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "br label %DecrementTimer.exit" [Gamelogic2/Gamelogic2.cpp:45->Gamelogic2/Gamelogic2.cpp:104]   --->   Operation 193 'br' <Predicate = (tmp_i_2)> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%newRound_load = load i1* @newRound, align 1" [Gamelogic2/Gamelogic2.cpp:107]   --->   Operation 194 'load' 'newRound_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %newRound_load, label %4, label %._crit_edge1" [Gamelogic2/Gamelogic2.cpp:107]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%RandSeed_load = load i32* @RandSeed, align 4" [Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 196 'load' 'RandSeed_load' <Predicate = (newRound_load)> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (8.51ns)   --->   "%tmp_i_i = mul i32 13, %RandSeed_load" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 197 'mul' 'tmp_i_i' <Predicate = (newRound_load)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [1/1] (1.81ns)   --->   "store i1 false, i1* @newRound, align 1" [Gamelogic2/Gamelogic2.cpp:115]   --->   Operation 198 'store' <Predicate = (newRound_load)> <Delay = 1.81>

State 38 <SV = 37> <Delay = 6.68>
ST_38 : Operation 199 [1/1] (2.55ns)   --->   "%tmp_1_i_i = add i32 100, %tmp_i_i" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 199 'add' 'tmp_1_i_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 200 [36/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 200 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 201 [35/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 201 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 202 [34/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 202 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 203 [33/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 203 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 204 [32/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 204 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 205 [31/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 205 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 206 [30/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 206 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.13>
ST_45 : Operation 207 [29/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 207 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.13>
ST_46 : Operation 208 [28/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 208 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.13>
ST_47 : Operation 209 [27/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 209 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.13>
ST_48 : Operation 210 [26/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 210 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.13>
ST_49 : Operation 211 [25/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 211 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.13>
ST_50 : Operation 212 [24/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 212 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.13>
ST_51 : Operation 213 [23/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 213 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.13>
ST_52 : Operation 214 [22/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 214 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.13>
ST_53 : Operation 215 [21/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 215 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.13>
ST_54 : Operation 216 [20/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 216 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.13>
ST_55 : Operation 217 [19/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 217 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.13>
ST_56 : Operation 218 [18/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 218 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.13>
ST_57 : Operation 219 [17/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 219 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.13>
ST_58 : Operation 220 [16/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 220 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.13>
ST_59 : Operation 221 [15/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 221 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.13>
ST_60 : Operation 222 [14/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 222 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.13>
ST_61 : Operation 223 [13/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 223 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.13>
ST_62 : Operation 224 [12/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 224 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.13>
ST_63 : Operation 225 [11/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 225 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.13>
ST_64 : Operation 226 [10/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 226 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.13>
ST_65 : Operation 227 [9/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 227 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.13>
ST_66 : Operation 228 [8/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 228 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.13>
ST_67 : Operation 229 [7/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 229 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.13>
ST_68 : Operation 230 [6/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 230 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.13>
ST_69 : Operation 231 [5/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 231 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.13>
ST_70 : Operation 232 [4/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 232 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.13>
ST_71 : Operation 233 [3/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 233 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.13>
ST_72 : Operation 234 [2/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 234 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.39>
ST_73 : Operation 235 [1/36] (4.13ns)   --->   "%last_num_assign_1 = urem i32 %tmp_1_i_i, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 235 'urem' 'last_num_assign_1' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %last_num_assign_1 to i7" [Gamelogic2/Gamelogic2.cpp:58->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 236 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 237 [1/1] (1.48ns)   --->   "%tmp_3_i1 = icmp ugt i7 %tmp_4, 50" [Gamelogic2/Gamelogic2.cpp:58->Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 237 'icmp' 'tmp_3_i1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 238 [1/1] (1.76ns)   --->   "store i1 %tmp_3_i1, i1* @btn1_verify, align 1" [Gamelogic2/Gamelogic2.cpp:108]   --->   Operation 238 'store' <Predicate = true> <Delay = 1.76>
ST_73 : Operation 239 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %verify1_out, i1 %tmp_3_i1)" [Gamelogic2/Gamelogic2.cpp:111]   --->   Operation 239 'write' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 9.88>
ST_74 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %last_num_assign_1 to i11" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 240 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 241 [1/1] (3.36ns) (grouped into DSP with root node tmp_1_i_i4)   --->   "%tmp_i_i3 = mul i11 13, %tmp_3" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 241 'mul' 'tmp_i_i3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 242 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_1_i_i4 = add i11 100, %tmp_i_i3" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 242 'add' 'tmp_1_i_i4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 243 [15/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 243 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.50>
ST_75 : Operation 244 [14/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 244 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.50>
ST_76 : Operation 245 [13/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 245 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.50>
ST_77 : Operation 246 [12/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 246 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.50>
ST_78 : Operation 247 [11/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 247 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.50>
ST_79 : Operation 248 [10/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 248 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.50>
ST_80 : Operation 249 [9/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 249 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.50>
ST_81 : Operation 250 [8/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 250 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.50>
ST_82 : Operation 251 [7/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 251 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.50>
ST_83 : Operation 252 [6/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 252 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.50>
ST_84 : Operation 253 [5/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 253 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.50>
ST_85 : Operation 254 [4/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 254 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.50>
ST_86 : Operation 255 [3/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 255 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.50>
ST_87 : Operation 256 [2/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 256 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.75>
ST_88 : Operation 257 [1/15] (3.50ns)   --->   "%last_num_assign_2 = urem i11 %tmp_1_i_i4, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 257 'urem' 'last_num_assign_2' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i11 %last_num_assign_2 to i7" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 258 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 259 [1/1] (1.48ns)   --->   "%tmp_3_i6 = icmp ugt i7 %tmp_5, 50" [Gamelogic2/Gamelogic2.cpp:58->Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 259 'icmp' 'tmp_3_i6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 260 [1/1] (1.76ns)   --->   "store i1 %tmp_3_i6, i1* @btn2_verify, align 1" [Gamelogic2/Gamelogic2.cpp:109]   --->   Operation 260 'store' <Predicate = true> <Delay = 1.76>
ST_88 : Operation 261 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %verify2_out, i1 %tmp_3_i6)" [Gamelogic2/Gamelogic2.cpp:112]   --->   Operation 261 'write' <Predicate = true> <Delay = 0.00>

State 89 <SV = 88> <Delay = 9.88>
ST_89 : Operation 262 [1/1] (3.36ns) (grouped into DSP with root node tmp_1_i_i9)   --->   "%tmp_i_i8 = mul i11 13, %last_num_assign_2" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 262 'mul' 'tmp_i_i8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 263 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_1_i_i9 = add i11 100, %tmp_i_i8" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 263 'add' 'tmp_1_i_i9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 264 [15/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 264 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.50>
ST_90 : Operation 265 [14/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 265 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.50>
ST_91 : Operation 266 [13/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 266 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.50>
ST_92 : Operation 267 [12/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 267 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.50>
ST_93 : Operation 268 [11/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 268 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.50>
ST_94 : Operation 269 [10/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 269 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.50>
ST_95 : Operation 270 [9/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 270 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.50>
ST_96 : Operation 271 [8/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 271 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.50>
ST_97 : Operation 272 [7/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 272 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.50>
ST_98 : Operation 273 [6/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 273 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.50>
ST_99 : Operation 274 [5/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 274 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.50>
ST_100 : Operation 275 [4/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 275 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.50>
ST_101 : Operation 276 [3/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 276 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.50>
ST_102 : Operation 277 [2/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 277 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.75>
ST_103 : Operation 278 [1/15] (3.50ns)   --->   "%tmp_2_i_i = urem i11 %tmp_1_i_i9, 100" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 278 'urem' 'tmp_2_i_i' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i11 %tmp_2_i_i to i7" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 279 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_2_i_i_cast = zext i11 %tmp_2_i_i to i32" [Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 280 'zext' 'tmp_2_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 281 [1/1] (0.00ns)   --->   "store i32 %tmp_2_i_i_cast, i32* @RandSeed, align 4" [Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 281 'store' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 282 [1/1] (1.48ns)   --->   "%tmp_3_i2 = icmp ugt i7 %tmp_6, 50" [Gamelogic2/Gamelogic2.cpp:58->Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 282 'icmp' 'tmp_3_i2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 283 [1/1] (1.76ns)   --->   "store i1 %tmp_3_i2, i1* @btn3_verify, align 1" [Gamelogic2/Gamelogic2.cpp:110]   --->   Operation 283 'store' <Predicate = true> <Delay = 1.76>
ST_103 : Operation 284 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %verify3_out, i1 %tmp_3_i2)" [Gamelogic2/Gamelogic2.cpp:113]   --->   Operation 284 'write' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 285 [1/1] (0.00ns)   --->   "%decrement_value_load = load i32* @decrement_value, align 4" [Gamelogic2/Gamelogic2.cpp:114]   --->   Operation 285 'load' 'decrement_value_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 286 [1/1] (2.55ns)   --->   "%tmp_s = add i32 2, %decrement_value_load" [Gamelogic2/Gamelogic2.cpp:114]   --->   Operation 286 'add' 'tmp_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 287 [1/1] (1.76ns)   --->   "store i32 %tmp_s, i32* @decrement_value, align 4" [Gamelogic2/Gamelogic2.cpp:114]   --->   Operation 287 'store' <Predicate = true> <Delay = 1.76>
ST_103 : Operation 288 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [Gamelogic2/Gamelogic2.cpp:116]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>

State 104 <SV = 103> <Delay = 2.79>
ST_104 : Operation 289 [1/1] (0.00ns)   --->   "%btn1_verify_load_1 = load i1* @btn1_verify, align 1" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 289 'load' 'btn1_verify_load_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node not_or_cond3_i)   --->   "%tmp_i1 = xor i1 %btn1_verify_load_1, %btn1_read" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 290 'xor' 'tmp_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 291 [1/1] (0.00ns)   --->   "%btn2_verify_load_1 = load i1* @btn2_verify, align 1" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 291 'load' 'btn2_verify_load_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node not_or_cond3_i)   --->   "%tmp1_i = xor i1 %btn2_verify_load_1, %btn2_read" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 292 'xor' 'tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 293 [1/1] (0.00ns)   --->   "%btn3_verify_load_1 = load i1* @btn3_verify, align 1" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 293 'load' 'btn3_verify_load_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node not_or_cond3_i)   --->   "%tmp2_i = xor i1 %btn3_verify_load_1, %btn3_read" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 294 'xor' 'tmp2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node not_or_cond3_i)   --->   "%tmp = or i1 %tmp1_i, %tmp2_i" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 295 'or' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node not_or_cond3_i)   --->   "%or_cond3_i = or i1 %tmp, %tmp_i1" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 296 'or' 'or_cond3_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_or_cond3_i = xor i1 %or_cond3_i, true" [Gamelogic2/Gamelogic2.cpp:65->Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 297 'xor' 'not_or_cond3_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 298 [1/1] (1.81ns)   --->   "store i1 %not_or_cond3_i, i1* @newRound, align 1" [Gamelogic2/Gamelogic2.cpp:118]   --->   Operation 298 'store' <Predicate = true> <Delay = 1.81>
ST_104 : Operation 299 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %lose, i1 false)" [Gamelogic2/Gamelogic2.cpp:120]   --->   Operation 299 'write' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 300 [1/1] (0.00ns)   --->   "br label %1" [Gamelogic2/Gamelogic2.cpp:129]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lose]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ time_remaining_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ time_remaining_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ verify1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ verify2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ verify3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ btn1_verify]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ btn2_verify]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ btn3_verify]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ decrement_value]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newRound]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ slow_down_clock]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ RandSeed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_105           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_106           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_107           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_108           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_109           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_110           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_111           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_112           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_113           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_114           (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_115           (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
time_remaining_in_V_s  (read         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
btn3_read              (read         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
btn2_read              (read         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
btn1_read              (read         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
rst_read               (read         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_121           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_122           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_123           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_124           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_125           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_126           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_128           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_130           (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
btn1_verify_load       (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_133           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
btn2_verify_load       (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
btn3_verify_load       (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_137           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_139           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_142           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_145           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
slow_down_clock_load   (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
slow_down_clock_assi   (add          ) [ 000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
StgValue_149           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i                  (urem         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_2                (icmp         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_188           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
decrement_value_load_1 (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i                (sub          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_192           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_193           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newRound_load          (load         ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_195           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RandSeed_load          (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i                (mul          ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
StgValue_198           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i_i              (add          ) [ 000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000]
last_num_assign_1      (urem         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
tmp_4                  (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i1               (icmp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_238           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_239           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i3               (mul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i_i4             (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110000000000000000]
last_num_assign_2      (urem         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
tmp_5                  (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i6               (icmp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_260           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_261           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i8               (mul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i_i9             (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110]
tmp_2_i_i              (urem         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i_i_cast         (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_281           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i2               (icmp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_283           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_284           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
decrement_value_load   (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_287           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_288           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
btn1_verify_load_1     (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1                 (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
btn2_verify_load_1     (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1_i                 (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
btn3_verify_load_1     (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp2_i                 (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond3_i             (or           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
not_or_cond3_i         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_298           (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_299           (write        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_300           (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="btn1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="btn2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="btn3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lose">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lose"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="time_remaining_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_remaining_out_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="time_remaining_in_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_remaining_in_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="verify1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="verify1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="verify2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="verify2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="verify3_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="verify3_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="btn1_verify">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn1_verify"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="btn2_verify">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn2_verify"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="btn3_verify">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="btn3_verify"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="decrement_value">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decrement_value"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="newRound">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newRound"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="slow_down_clock">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slow_down_clock"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="RandSeed">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RandSeed"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gamelogic2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i10P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="time_remaining_in_V_s_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="36"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="time_remaining_in_V_s/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="btn3_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="103"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn3_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="btn2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="103"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="btn1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="103"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="btn1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rst_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rst_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_133/2 StgValue_239/73 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_135/2 StgValue_261/88 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_137/2 StgValue_284/103 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/2 StgValue_192/37 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_145/2 StgValue_299/104 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="btn1_verify_load/2 btn1_verify_load_1/104 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="btn2_verify_load/2 btn2_verify_load_1/104 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="btn3_verify_load/2 btn3_verify_load_1/104 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decrement_value_load_1/37 decrement_value_load/103 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_139_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_140_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_141_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="StgValue_142_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_143_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="slow_down_clock_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slow_down_clock_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="slow_down_clock_assi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="slow_down_clock_assi/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_149_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="21" slack="0"/>
<pin id="215" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="21" slack="0"/>
<pin id="220" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/37 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_i_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="21" slack="0"/>
<pin id="224" dir="0" index="1" bw="21" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_2/37 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/37 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="36"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3_i/37 "/>
</bind>
</comp>

<comp id="238" class="1004" name="newRound_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="newRound_load/37 "/>
</bind>
</comp>

<comp id="242" class="1004" name="RandSeed_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RandSeed_load/37 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_i_i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i_i/37 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_198_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/37 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_i_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_i/38 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="last_num_assign_1/38 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/73 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_3_i1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i1/73 "/>
</bind>
</comp>

<comp id="280" class="1004" name="StgValue_238_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/73 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/74 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="last_num_assign_2/74 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/88 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_3_i6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i6/88 "/>
</bind>
</comp>

<comp id="305" class="1004" name="StgValue_260_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_260/88 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_2_i_i/89 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/103 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_2_i_i_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i_cast/103 "/>
</bind>
</comp>

<comp id="324" class="1004" name="StgValue_281_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_281/103 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_i2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i2/103 "/>
</bind>
</comp>

<comp id="337" class="1004" name="StgValue_283_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_283/103 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/103 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_287_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_287/103 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_i1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="103"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i1/104 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp1_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="103"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1_i/104 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp2_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="103"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2_i/104 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/104 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_cond3_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3_i/104 "/>
</bind>
</comp>

<comp id="382" class="1004" name="not_or_cond3_i_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond3_i/104 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_298_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_298/104 "/>
</bind>
</comp>

<comp id="394" class="1007" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="0" index="1" bw="11" slack="0"/>
<pin id="397" dir="0" index="2" bw="11" slack="0"/>
<pin id="398" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_i_i3/74 tmp_1_i_i4/74 "/>
</bind>
</comp>

<comp id="403" class="1007" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="1"/>
<pin id="406" dir="0" index="2" bw="11" slack="0"/>
<pin id="407" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_i_i8/89 tmp_1_i_i9/89 "/>
</bind>
</comp>

<comp id="411" class="1005" name="time_remaining_in_V_s_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="36"/>
<pin id="413" dir="1" index="1" bw="10" slack="36"/>
</pin_list>
<bind>
<opset="time_remaining_in_V_s "/>
</bind>
</comp>

<comp id="416" class="1005" name="btn3_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="103"/>
<pin id="418" dir="1" index="1" bw="1" slack="103"/>
</pin_list>
<bind>
<opset="btn3_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="btn2_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="103"/>
<pin id="423" dir="1" index="1" bw="1" slack="103"/>
</pin_list>
<bind>
<opset="btn2_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="btn1_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="103"/>
<pin id="428" dir="1" index="1" bw="1" slack="103"/>
</pin_list>
<bind>
<opset="btn1_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="rst_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rst_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="slow_down_clock_assi_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="slow_down_clock_assi "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_i_i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_1_i_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

<comp id="456" class="1005" name="last_num_assign_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="last_num_assign_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_1_i_i4_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4 "/>
</bind>
</comp>

<comp id="466" class="1005" name="last_num_assign_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="last_num_assign_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_1_i_i9_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="60" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="200" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="66" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="162" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="237"><net_src comp="232" pin="2"/><net_sink comp="131" pin=2"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="72" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="311" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="316" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="330" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="24" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="162" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="147" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="152" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="157" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="360" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="355" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="74" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="286" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="76" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="410"><net_src comp="403" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="414"><net_src comp="80" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="419"><net_src comp="86" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="424"><net_src comp="92" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="429"><net_src comp="98" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="434"><net_src comp="104" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="200" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="449"><net_src comp="246" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="454"><net_src comp="258" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="459"><net_src comp="263" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="464"><net_src comp="394" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="469"><net_src comp="289" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="474"><net_src comp="403" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="311" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lose | {2 104 }
	Port: time_remaining_out_V | {2 37 }
	Port: verify1_out | {2 73 }
	Port: verify2_out | {2 88 }
	Port: verify3_out | {2 103 }
	Port: btn1_verify | {2 73 }
	Port: btn2_verify | {2 88 }
	Port: btn3_verify | {2 103 }
	Port: decrement_value | {2 103 }
	Port: newRound | {2 37 104 }
	Port: slow_down_clock | {2 }
	Port: RandSeed | {103 }
 - Input state : 
	Port: Gamelogic2 : rst | {1 }
	Port: Gamelogic2 : btn1 | {1 }
	Port: Gamelogic2 : btn2 | {1 }
	Port: Gamelogic2 : btn3 | {1 }
	Port: Gamelogic2 : time_remaining_in_V | {1 }
	Port: Gamelogic2 : btn1_verify | {2 104 }
	Port: Gamelogic2 : btn2_verify | {2 104 }
	Port: Gamelogic2 : btn3_verify | {2 104 }
	Port: Gamelogic2 : decrement_value | {37 103 }
	Port: Gamelogic2 : newRound | {37 }
	Port: Gamelogic2 : slow_down_clock | {2 }
	Port: Gamelogic2 : RandSeed | {37 }
  - Chain level:
	State 1
	State 2
		StgValue_133 : 1
		StgValue_135 : 1
		StgValue_137 : 1
		slow_down_clock_assi : 1
		StgValue_149 : 2
		tmp_i : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		tmp_1 : 1
		tmp_i_2 : 2
		StgValue_188 : 3
		tmp_2 : 1
		tmp_3_i : 2
		StgValue_192 : 3
		StgValue_195 : 1
		tmp_i_i : 1
	State 38
		last_num_assign_1 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		tmp_4 : 1
		tmp_3_i1 : 2
		StgValue_238 : 3
		StgValue_239 : 3
	State 74
		tmp_i_i3 : 1
		tmp_1_i_i4 : 2
		last_num_assign_2 : 3
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
		tmp_5 : 1
		tmp_3_i6 : 2
		StgValue_260 : 3
		StgValue_261 : 3
	State 89
		tmp_1_i_i9 : 1
		tmp_2_i_i : 2
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
		tmp_6 : 1
		tmp_2_i_i_cast : 1
		StgValue_281 : 2
		tmp_3_i2 : 2
		StgValue_283 : 3
		StgValue_284 : 3
		tmp_s : 1
		StgValue_287 : 2
	State 104
		tmp_i1 : 1
		tmp1_i : 1
		tmp2_i : 1
		tmp : 1
		or_cond3_i : 1
		not_or_cond3_i : 1
		StgValue_298 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_212            |    0    |   394   |   238   |
|   urem   |            grp_fu_263            |    0    |   394   |   238   |
|          |            grp_fu_289            |    0    |   142   |    78   |
|          |            grp_fu_311            |    0    |   142   |    78   |
|----------|----------------------------------|---------|---------|---------|
|          |    slow_down_clock_assi_fu_200   |    0    |    0    |    39   |
|    add   |         tmp_1_i_i_fu_258         |    0    |    0    |    39   |
|          |           tmp_s_fu_343           |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_i_2_fu_222          |    0    |    0    |    18   |
|   icmp   |          tmp_3_i1_fu_273         |    0    |    0    |    11   |
|          |          tmp_3_i6_fu_298         |    0    |    0    |    11   |
|          |          tmp_3_i2_fu_330         |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          tmp_i_i_fu_246          |    2    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          tmp_3_i_fu_232          |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_i1_fu_355          |    0    |    0    |    2    |
|    xor   |           tmp1_i_fu_360          |    0    |    0    |    2    |
|          |           tmp2_i_fu_365          |    0    |    0    |    2    |
|          |       not_or_cond3_i_fu_382      |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    or    |            tmp_fu_370            |    0    |    0    |    2    |
|          |         or_cond3_i_fu_376        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_394            |    1    |    0    |    0    |
|          |            grp_fu_403            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | time_remaining_in_V_s_read_fu_80 |    0    |    0    |    0    |
|          |       btn3_read_read_fu_86       |    0    |    0    |    0    |
|   read   |       btn2_read_read_fu_92       |    0    |    0    |    0    |
|          |       btn1_read_read_fu_98       |    0    |    0    |    0    |
|          |       rst_read_read_fu_104       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_110         |    0    |    0    |    0    |
|          |         grp_write_fu_117         |    0    |    0    |    0    |
|   write  |         grp_write_fu_124         |    0    |    0    |    0    |
|          |         grp_write_fu_131         |    0    |    0    |    0    |
|          |         grp_write_fu_139         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_218           |    0    |    0    |    0    |
|          |           tmp_2_fu_228           |    0    |    0    |    0    |
|   trunc  |           tmp_4_fu_269           |    0    |    0    |    0    |
|          |           tmp_3_fu_286           |    0    |    0    |    0    |
|          |           tmp_5_fu_294           |    0    |    0    |    0    |
|          |           tmp_6_fu_316           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |       tmp_2_i_i_cast_fu_320      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |   1072  |   846   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      btn1_read_reg_426      |    1   |
|      btn2_read_reg_421      |    1   |
|      btn3_read_reg_416      |    1   |
|  last_num_assign_1_reg_456  |   11   |
|  last_num_assign_2_reg_466  |   11   |
|       rst_read_reg_431      |    1   |
| slow_down_clock_assi_reg_435|   32   |
|time_remaining_in_V_s_reg_411|   10   |
|      tmp_1_i_i4_reg_461     |   11   |
|      tmp_1_i_i9_reg_471     |   11   |
|      tmp_1_i_i_reg_451      |   32   |
|       tmp_i_i_reg_446       |   32   |
+-----------------------------+--------+
|            Total            |   154  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_110 |  p2  |   2  |   1  |    2   ||    9    |
| grp_write_fu_117 |  p2  |   2  |   1  |    2   ||    9    |
| grp_write_fu_124 |  p2  |   2  |   1  |    2   ||    9    |
| grp_write_fu_131 |  p2  |   2  |  10  |   20   ||    9    |
|    grp_fu_212    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_263    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_289    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_311    |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   198  ||  14.152 ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |  1072  |   846  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   154  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   14   |  1226  |   918  |
+-----------+--------+--------+--------+--------+
