-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Thu Jun 22 13:05:02 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity matching is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	vertices_address0 : out std_logic_vector (31 downto 0);
	vertices_ce0 : out std_logic;
	vertices_we0 : out std_logic;
	vertices_dout0 : out std_logic_vector (31 downto 0);
	vertices_din0 : in std_logic_vector (31 downto 0);
	vertices_address1 : out std_logic_vector (31 downto 0);
	vertices_ce1 : out std_logic;
	vertices_we1 : out std_logic;
	vertices_dout1 : out std_logic_vector (31 downto 0);
	vertices_din1 : in std_logic_vector (31 downto 0);
	edges_address0 : out std_logic_vector (31 downto 0);
	edges_ce0 : out std_logic;
	edges_we0 : out std_logic;
	edges_dout0 : out std_logic_vector (31 downto 0);
	edges_din0 : in std_logic_vector (31 downto 0);
	edges_address1 : out std_logic_vector (31 downto 0);
	edges_ce1 : out std_logic;
	edges_we1 : out std_logic;
	edges_dout1 : out std_logic_vector (31 downto 0);
	edges_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of matching is 

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_5_clk : std_logic;
	signal forkC_5_rst : std_logic;
	signal forkC_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_5_pValidArray_0 : std_logic;
	signal forkC_5_readyArray_0 : std_logic;
	signal forkC_5_nReadyArray_0 : std_logic;
	signal forkC_5_validArray_0 : std_logic;
	signal forkC_5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_5_nReadyArray_1 : std_logic;
	signal forkC_5_validArray_1 : std_logic;
	signal forkC_5_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_5_nReadyArray_2 : std_logic;
	signal forkC_5_validArray_2 : std_logic;
	signal forkC_5_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_5_nReadyArray_3 : std_logic;
	signal forkC_5_validArray_3 : std_logic;
	signal forkC_5_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_5_nReadyArray_4 : std_logic;
	signal forkC_5_validArray_4 : std_logic;
	signal forkC_5_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_2_clk : std_logic;
	signal phi_2_rst : std_logic;
	signal phi_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_2_pValidArray_0 : std_logic;
	signal phi_2_pValidArray_1 : std_logic;
	signal phi_2_pValidArray_2 : std_logic;
	signal phi_2_readyArray_0 : std_logic;
	signal phi_2_readyArray_1 : std_logic;
	signal phi_2_readyArray_2 : std_logic;
	signal phi_2_nReadyArray_0 : std_logic;
	signal phi_2_validArray_0 : std_logic;
	signal phi_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shl_3_clk : std_logic;
	signal shl_3_rst : std_logic;
	signal shl_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shl_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shl_3_pValidArray_0 : std_logic;
	signal shl_3_pValidArray_1 : std_logic;
	signal shl_3_readyArray_0 : std_logic;
	signal shl_3_readyArray_1 : std_logic;
	signal shl_3_nReadyArray_0 : std_logic;
	signal shl_3_validArray_0 : std_logic;
	signal shl_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_6_clk : std_logic;
	signal load_6_rst : std_logic;
	signal load_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_6_pValidArray_0 : std_logic;
	signal load_6_pValidArray_1 : std_logic;
	signal load_6_readyArray_0 : std_logic;
	signal load_6_readyArray_1 : std_logic;
	signal load_6_nReadyArray_0 : std_logic;
	signal load_6_validArray_0 : std_logic;
	signal load_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_6_nReadyArray_1 : std_logic;
	signal load_6_validArray_1 : std_logic;
	signal load_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal or_7_clk : std_logic;
	signal or_7_rst : std_logic;
	signal or_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal or_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal or_7_pValidArray_0 : std_logic;
	signal or_7_pValidArray_1 : std_logic;
	signal or_7_readyArray_0 : std_logic;
	signal or_7_readyArray_1 : std_logic;
	signal or_7_nReadyArray_0 : std_logic;
	signal or_7_validArray_0 : std_logic;
	signal or_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_10_clk : std_logic;
	signal load_10_rst : std_logic;
	signal load_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_10_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_10_pValidArray_0 : std_logic;
	signal load_10_pValidArray_1 : std_logic;
	signal load_10_readyArray_0 : std_logic;
	signal load_10_readyArray_1 : std_logic;
	signal load_10_nReadyArray_0 : std_logic;
	signal load_10_validArray_0 : std_logic;
	signal load_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_10_nReadyArray_1 : std_logic;
	signal load_10_validArray_1 : std_logic;
	signal load_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_13_clk : std_logic;
	signal load_13_rst : std_logic;
	signal load_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_13_pValidArray_0 : std_logic;
	signal load_13_pValidArray_1 : std_logic;
	signal load_13_readyArray_0 : std_logic;
	signal load_13_readyArray_1 : std_logic;
	signal load_13_nReadyArray_0 : std_logic;
	signal load_13_validArray_0 : std_logic;
	signal load_13_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_13_nReadyArray_1 : std_logic;
	signal load_13_validArray_1 : std_logic;
	signal load_13_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_16_clk : std_logic;
	signal load_16_rst : std_logic;
	signal load_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_16_pValidArray_0 : std_logic;
	signal load_16_pValidArray_1 : std_logic;
	signal load_16_readyArray_0 : std_logic;
	signal load_16_readyArray_1 : std_logic;
	signal load_16_nReadyArray_0 : std_logic;
	signal load_16_validArray_0 : std_logic;
	signal load_16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_16_nReadyArray_1 : std_logic;
	signal load_16_validArray_1 : std_logic;
	signal load_16_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal or_17_clk : std_logic;
	signal or_17_rst : std_logic;
	signal or_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal or_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal or_17_pValidArray_0 : std_logic;
	signal or_17_pValidArray_1 : std_logic;
	signal or_17_readyArray_0 : std_logic;
	signal or_17_readyArray_1 : std_logic;
	signal or_17_nReadyArray_0 : std_logic;
	signal or_17_validArray_0 : std_logic;
	signal or_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_18_clk : std_logic;
	signal icmp_18_rst : std_logic;
	signal icmp_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_18_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_18_pValidArray_0 : std_logic;
	signal icmp_18_pValidArray_1 : std_logic;
	signal icmp_18_readyArray_0 : std_logic;
	signal icmp_18_readyArray_1 : std_logic;
	signal icmp_18_nReadyArray_0 : std_logic;
	signal icmp_18_validArray_0 : std_logic;
	signal icmp_18_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_0_clk : std_logic;
	signal forkC_0_rst : std_logic;
	signal forkC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_pValidArray_0 : std_logic;
	signal forkC_0_readyArray_0 : std_logic;
	signal forkC_0_nReadyArray_0 : std_logic;
	signal forkC_0_validArray_0 : std_logic;
	signal forkC_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_nReadyArray_1 : std_logic;
	signal forkC_0_validArray_1 : std_logic;
	signal forkC_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer_bx_op_0_clk : std_logic;
	signal buffer_bx_op_0_rst : std_logic;
	signal buffer_bx_op_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer_bx_op_0_pValidArray_0 : std_logic;
	signal buffer_bx_op_0_readyArray_0 : std_logic;
	signal buffer_bx_op_0_nReadyArray_0 : std_logic;
	signal buffer_bx_op_0_validArray_0 : std_logic;
	signal buffer_bx_op_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_1_clk : std_logic;
	signal phiC_1_rst : std_logic;
	signal phiC_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_1_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_1_pValidArray_0 : std_logic;
	signal phiC_1_pValidArray_1 : std_logic;
	signal phiC_1_pValidArray_2 : std_logic;
	signal phiC_1_readyArray_0 : std_logic;
	signal phiC_1_readyArray_1 : std_logic;
	signal phiC_1_readyArray_2 : std_logic;
	signal phiC_1_nReadyArray_0 : std_logic;
	signal phiC_1_validArray_0 : std_logic;
	signal phiC_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_pValidArray_1 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_readyArray_1 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_3_clk : std_logic;
	signal phiC_3_rst : std_logic;
	signal phiC_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_3_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_3_pValidArray_0 : std_logic;
	signal phiC_3_pValidArray_1 : std_logic;
	signal phiC_3_pValidArray_2 : std_logic;
	signal phiC_3_readyArray_0 : std_logic;
	signal phiC_3_readyArray_1 : std_logic;
	signal phiC_3_readyArray_2 : std_logic;
	signal phiC_3_nReadyArray_0 : std_logic;
	signal phiC_3_validArray_0 : std_logic;
	signal phiC_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_8_clk : std_logic;
	signal branchC_8_rst : std_logic;
	signal branchC_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_8_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_8_pValidArray_0 : std_logic;
	signal branchC_8_pValidArray_1 : std_logic;
	signal branchC_8_readyArray_0 : std_logic;
	signal branchC_8_readyArray_1 : std_logic;
	signal branchC_8_nReadyArray_0 : std_logic;
	signal branchC_8_validArray_0 : std_logic;
	signal branchC_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_8_nReadyArray_1 : std_logic;
	signal branchC_8_validArray_1 : std_logic;
	signal branchC_8_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_11_clk : std_logic;
	signal branchC_11_rst : std_logic;
	signal branchC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_11_pValidArray_0 : std_logic;
	signal branchC_11_pValidArray_1 : std_logic;
	signal branchC_11_readyArray_0 : std_logic;
	signal branchC_11_readyArray_1 : std_logic;
	signal branchC_11_nReadyArray_0 : std_logic;
	signal branchC_11_validArray_0 : std_logic;
	signal branchC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_nReadyArray_1 : std_logic;
	signal branchC_11_validArray_1 : std_logic;
	signal branchC_11_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_12_clk : std_logic;
	signal branchC_12_rst : std_logic;
	signal branchC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_12_pValidArray_0 : std_logic;
	signal branchC_12_pValidArray_1 : std_logic;
	signal branchC_12_readyArray_0 : std_logic;
	signal branchC_12_readyArray_1 : std_logic;
	signal branchC_12_nReadyArray_0 : std_logic;
	signal branchC_12_validArray_0 : std_logic;
	signal branchC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_nReadyArray_1 : std_logic;
	signal branchC_12_validArray_1 : std_logic;
	signal branchC_12_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_2 : std_logic;
	signal fork_2_validArray_2 : std_logic;
	signal fork_2_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_3 : std_logic;
	signal fork_2_validArray_3 : std_logic;
	signal fork_2_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_4 : std_logic;
	signal fork_2_validArray_4 : std_logic;
	signal fork_2_dataOutArray_4 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_5 : std_logic;
	signal fork_2_validArray_5 : std_logic;
	signal fork_2_dataOutArray_5 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_6 : std_logic;
	signal fork_2_validArray_6 : std_logic;
	signal fork_2_dataOutArray_6 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_2 : std_logic;
	signal fork_6_validArray_2 : std_logic;
	signal fork_6_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_3 : std_logic;
	signal fork_6_validArray_3 : std_logic;
	signal fork_6_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal forkC_7_clk : std_logic;
	signal forkC_7_rst : std_logic;
	signal forkC_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_7_pValidArray_0 : std_logic;
	signal forkC_7_readyArray_0 : std_logic;
	signal forkC_7_nReadyArray_0 : std_logic;
	signal forkC_7_validArray_0 : std_logic;
	signal forkC_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_1 : std_logic;
	signal forkC_7_validArray_1 : std_logic;
	signal forkC_7_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_2 : std_logic;
	signal forkC_7_validArray_2 : std_logic;
	signal forkC_7_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_3 : std_logic;
	signal forkC_7_validArray_3 : std_logic;
	signal forkC_7_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_4 : std_logic;
	signal forkC_7_validArray_4 : std_logic;
	signal forkC_7_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_5 : std_logic;
	signal forkC_7_validArray_5 : std_logic;
	signal forkC_7_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_6 : std_logic;
	signal forkC_7_validArray_6 : std_logic;
	signal forkC_7_dataOutArray_6 : std_logic_vector(0 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_1_clk : std_logic;
	signal store_1_rst : std_logic;
	signal store_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_1_pValidArray_0 : std_logic;
	signal store_1_pValidArray_1 : std_logic;
	signal store_1_readyArray_0 : std_logic;
	signal store_1_readyArray_1 : std_logic;
	signal store_1_nReadyArray_0 : std_logic;
	signal store_1_validArray_0 : std_logic;
	signal store_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_1_nReadyArray_1 : std_logic;
	signal store_1_validArray_1 : std_logic;
	signal store_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_24_clk : std_logic;
	signal add_24_rst : std_logic;
	signal add_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_24_pValidArray_0 : std_logic;
	signal add_24_pValidArray_1 : std_logic;
	signal add_24_readyArray_0 : std_logic;
	signal add_24_readyArray_1 : std_logic;
	signal add_24_nReadyArray_0 : std_logic;
	signal add_24_validArray_0 : std_logic;
	signal add_24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_1_clk : std_logic;
	signal forkC_1_rst : std_logic;
	signal forkC_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_1_pValidArray_0 : std_logic;
	signal forkC_1_readyArray_0 : std_logic;
	signal forkC_1_nReadyArray_0 : std_logic;
	signal forkC_1_validArray_0 : std_logic;
	signal forkC_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_1_nReadyArray_1 : std_logic;
	signal forkC_1_validArray_1 : std_logic;
	signal forkC_1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer_bx_op_1_clk : std_logic;
	signal buffer_bx_op_1_rst : std_logic;
	signal buffer_bx_op_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer_bx_op_1_pValidArray_0 : std_logic;
	signal buffer_bx_op_1_readyArray_0 : std_logic;
	signal buffer_bx_op_1_nReadyArray_0 : std_logic;
	signal buffer_bx_op_1_validArray_0 : std_logic;
	signal buffer_bx_op_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_0_clk : std_logic;
	signal phiC_0_rst : std_logic;
	signal phiC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_0_pValidArray_0 : std_logic;
	signal phiC_0_pValidArray_1 : std_logic;
	signal phiC_0_pValidArray_2 : std_logic;
	signal phiC_0_readyArray_0 : std_logic;
	signal phiC_0_readyArray_1 : std_logic;
	signal phiC_0_readyArray_2 : std_logic;
	signal phiC_0_nReadyArray_0 : std_logic;
	signal phiC_0_validArray_0 : std_logic;
	signal phiC_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_8_clk : std_logic;
	signal forkC_8_rst : std_logic;
	signal forkC_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_8_pValidArray_0 : std_logic;
	signal forkC_8_readyArray_0 : std_logic;
	signal forkC_8_nReadyArray_0 : std_logic;
	signal forkC_8_validArray_0 : std_logic;
	signal forkC_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_8_nReadyArray_1 : std_logic;
	signal forkC_8_validArray_1 : std_logic;
	signal forkC_8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_8_nReadyArray_2 : std_logic;
	signal forkC_8_validArray_2 : std_logic;
	signal forkC_8_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_26_clk : std_logic;
	signal phi_26_rst : std_logic;
	signal phi_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_26_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_26_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_26_pValidArray_0 : std_logic;
	signal phi_26_pValidArray_1 : std_logic;
	signal phi_26_pValidArray_2 : std_logic;
	signal phi_26_readyArray_0 : std_logic;
	signal phi_26_readyArray_1 : std_logic;
	signal phi_26_readyArray_2 : std_logic;
	signal phi_26_nReadyArray_0 : std_logic;
	signal phi_26_validArray_0 : std_logic;
	signal phi_26_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_27_clk : std_logic;
	signal add_27_rst : std_logic;
	signal add_27_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_27_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_27_pValidArray_0 : std_logic;
	signal add_27_pValidArray_1 : std_logic;
	signal add_27_readyArray_0 : std_logic;
	signal add_27_readyArray_1 : std_logic;
	signal add_27_nReadyArray_0 : std_logic;
	signal add_27_validArray_0 : std_logic;
	signal add_27_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_28_clk : std_logic;
	signal icmp_28_rst : std_logic;
	signal icmp_28_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_28_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_28_pValidArray_0 : std_logic;
	signal icmp_28_pValidArray_1 : std_logic;
	signal icmp_28_readyArray_0 : std_logic;
	signal icmp_28_readyArray_1 : std_logic;
	signal icmp_28_nReadyArray_0 : std_logic;
	signal icmp_28_validArray_0 : std_logic;
	signal icmp_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_0_clk : std_logic;
	signal branchC_0_rst : std_logic;
	signal branchC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_0_pValidArray_0 : std_logic;
	signal branchC_0_pValidArray_1 : std_logic;
	signal branchC_0_readyArray_0 : std_logic;
	signal branchC_0_readyArray_1 : std_logic;
	signal branchC_0_nReadyArray_0 : std_logic;
	signal branchC_0_validArray_0 : std_logic;
	signal branchC_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_0_nReadyArray_1 : std_logic;
	signal branchC_0_validArray_1 : std_logic;
	signal branchC_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_2 : std_logic;
	signal fork_4_validArray_2 : std_logic;
	signal fork_4_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_3 : std_logic;
	signal fork_4_validArray_3 : std_logic;
	signal fork_4_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_4 : std_logic;
	signal fork_4_validArray_4 : std_logic;
	signal fork_4_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal LSQ_vertices_clk : std_logic;
	signal LSQ_vertices_rst : std_logic;
	signal LSQ_vertices_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_vertices_dataInArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_vertices_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_dataInArray_5 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_dataInArray_6 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_dataInArray_7 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_pValidArray_0 : std_logic;
	signal LSQ_vertices_pValidArray_1 : std_logic;
	signal LSQ_vertices_pValidArray_2 : std_logic;
	signal LSQ_vertices_pValidArray_3 : std_logic;
	signal LSQ_vertices_pValidArray_4 : std_logic;
	signal LSQ_vertices_pValidArray_5 : std_logic;
	signal LSQ_vertices_pValidArray_6 : std_logic;
	signal LSQ_vertices_pValidArray_7 : std_logic;
	signal LSQ_vertices_readyArray_0 : std_logic;
	signal LSQ_vertices_readyArray_1 : std_logic;
	signal LSQ_vertices_readyArray_2 : std_logic;
	signal LSQ_vertices_readyArray_3 : std_logic;
	signal LSQ_vertices_readyArray_4 : std_logic;
	signal LSQ_vertices_readyArray_5 : std_logic;
	signal LSQ_vertices_readyArray_6 : std_logic;
	signal LSQ_vertices_readyArray_7 : std_logic;
	signal LSQ_vertices_nReadyArray_0 : std_logic;
	signal LSQ_vertices_validArray_0 : std_logic;
	signal LSQ_vertices_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_nReadyArray_1 : std_logic;
	signal LSQ_vertices_validArray_1 : std_logic;
	signal LSQ_vertices_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_vertices_nReadyArray_2 : std_logic;
	signal LSQ_vertices_validArray_2 : std_logic;
	signal LSQ_vertices_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal LSQ_vertices_io_queueEmpty : std_logic;
	signal LSQ_vertices_we0_ce0 : std_logic;
	signal LSQ_vertices_address0 : std_logic_vector (31 downto 0);
	signal LSQ_vertices_ce0 : std_logic;
	signal LSQ_vertices_we0 : std_logic;
	signal LSQ_vertices_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_vertices_din0 : std_logic_vector (31 downto 0);
	signal LSQ_vertices_address1 : std_logic_vector (31 downto 0);
	signal LSQ_vertices_ce1 : std_logic;
	signal LSQ_vertices_we1 : std_logic;
	signal LSQ_vertices_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_vertices_din1 : std_logic_vector (31 downto 0);
	signal LSQ_vertices_load_ready : std_logic;
	signal LSQ_vertices_store_ready : std_logic;

	signal MC_edges_clk : std_logic;
	signal MC_edges_rst : std_logic;
	signal MC_edges_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_edges_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_edges_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_edges_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_edges_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_edges_pValidArray_0 : std_logic;
	signal MC_edges_pValidArray_1 : std_logic;
	signal MC_edges_pValidArray_2 : std_logic;
	signal MC_edges_pValidArray_3 : std_logic;
	signal MC_edges_pValidArray_4 : std_logic;
	signal MC_edges_readyArray_0 : std_logic;
	signal MC_edges_readyArray_1 : std_logic;
	signal MC_edges_readyArray_2 : std_logic;
	signal MC_edges_readyArray_3 : std_logic;
	signal MC_edges_readyArray_4 : std_logic;
	signal MC_edges_nReadyArray_0 : std_logic;
	signal MC_edges_validArray_0 : std_logic;
	signal MC_edges_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_edges_nReadyArray_1 : std_logic;
	signal MC_edges_validArray_1 : std_logic;
	signal MC_edges_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_edges_nReadyArray_2 : std_logic;
	signal MC_edges_validArray_2 : std_logic;
	signal MC_edges_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_edges_we0_ce0 : std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

component LSQ_vertices
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_bbpValids_1 : in std_logic;
	io_bbReadyToPrevs_1 : out std_logic;
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsPrev_1_ready : out std_logic;
	io_rdPortsPrev_1_valid : in std_logic;
	io_rdPortsPrev_1_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_1_valid : in std_logic;
	io_wrAddrPorts_1_ready : out std_logic;
	io_wrAddrPorts_1_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_1_valid : in std_logic;
	io_wrDataPorts_1_ready : out std_logic;
	io_wrDataPorts_1_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_rdPortsNext_1_ready : in std_logic;
	io_rdPortsNext_1_valid : out std_logic;
	io_rdPortsNext_1_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	cst_0_clk <= clk;
	cst_0_rst <= rst;
	phi_1_pValidArray_2 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),phi_1_dataInArray_2'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	phi_2_pValidArray_2 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= phi_2_readyArray_2;
	phi_2_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),phi_2_dataInArray_2'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_5_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_5_readyArray_0;
	forkC_5_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_5_dataInArray_0'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	phi_n2_pValidArray_0 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),phi_n2_dataInArray_0'length));

	forkC_5_clk <= clk;
	forkC_5_rst <= rst;
	cst_0_pValidArray_0 <= forkC_5_validArray_0;
	forkC_5_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "00000000000000000000000000000000";
	cst_1_pValidArray_0 <= forkC_5_validArray_1;
	forkC_5_nReadyArray_1 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000000000";
	phiC_3_pValidArray_2 <= forkC_5_validArray_2;
	forkC_5_nReadyArray_2 <= phiC_3_readyArray_2;
	phiC_3_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_5_dataOutArray_2),phiC_3_dataInArray_2'length));
	cst_10_pValidArray_0 <= forkC_5_validArray_3;
	forkC_5_nReadyArray_3 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "00000000000000000000000000000001";
	phiC_1_pValidArray_2 <= forkC_5_validArray_4;
	forkC_5_nReadyArray_4 <= phiC_1_readyArray_2;
	phiC_1_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_5_dataOutArray_4),phiC_1_dataInArray_2'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	phi_2_clk <= clk;
	phi_2_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_2_validArray_0;
	phi_2_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_2_dataOutArray_0),Buffer_2_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	shl_3_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= shl_3_readyArray_1;
	shl_3_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),shl_3_dataInArray_1'length));

	shl_3_clk <= clk;
	shl_3_rst <= rst;
	fork_1_pValidArray_0 <= shl_3_validArray_0;
	shl_3_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(shl_3_dataOutArray_0),fork_1_dataInArray_0'length));

	load_6_clk <= clk;
	load_6_rst <= rst;
	fork_9_pValidArray_0 <= load_6_validArray_0;
	load_6_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(load_6_dataOutArray_0),fork_9_dataInArray_0'length));
	MC_edges_pValidArray_0 <= load_6_validArray_1;
	load_6_nReadyArray_1 <= MC_edges_readyArray_0;
	MC_edges_dataInArray_0 <= std_logic_vector (resize(unsigned(load_6_dataOutArray_1),MC_edges_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	or_7_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= or_7_readyArray_1;
	or_7_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),or_7_dataInArray_1'length));

	or_7_clk <= clk;
	or_7_rst <= rst;
	load_10_pValidArray_1 <= or_7_validArray_0;
	or_7_nReadyArray_0 <= load_10_readyArray_1;
	load_10_dataInArray_1 <= std_logic_vector (resize(unsigned(or_7_dataOutArray_0),load_10_dataInArray_1'length));

	load_10_clk <= clk;
	load_10_rst <= rst;
	fork_10_pValidArray_0 <= load_10_validArray_0;
	load_10_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(load_10_dataOutArray_0),fork_10_dataInArray_0'length));
	MC_edges_pValidArray_1 <= load_10_validArray_1;
	load_10_nReadyArray_1 <= MC_edges_readyArray_1;
	MC_edges_dataInArray_1 <= std_logic_vector (resize(unsigned(load_10_dataOutArray_1),MC_edges_dataInArray_1'length));

	load_13_clk <= clk;
	load_13_rst <= rst;
	or_17_pValidArray_0 <= load_13_validArray_0;
	load_13_nReadyArray_0 <= or_17_readyArray_0;
	or_17_dataInArray_0 <= std_logic_vector (resize(unsigned(load_13_dataOutArray_0),or_17_dataInArray_0'length));
	LSQ_vertices_pValidArray_2 <= load_13_validArray_1;
	load_13_nReadyArray_1 <= LSQ_vertices_readyArray_2;
	LSQ_vertices_dataInArray_2 <= std_logic_vector (resize(unsigned(load_13_dataOutArray_1),LSQ_vertices_dataInArray_2'length));

	load_16_clk <= clk;
	load_16_rst <= rst;
	or_17_pValidArray_1 <= load_16_validArray_0;
	load_16_nReadyArray_0 <= or_17_readyArray_1;
	or_17_dataInArray_1 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_0),or_17_dataInArray_1'length));
	LSQ_vertices_pValidArray_3 <= load_16_validArray_1;
	load_16_nReadyArray_1 <= LSQ_vertices_readyArray_3;
	LSQ_vertices_dataInArray_3 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_1),LSQ_vertices_dataInArray_3'length));

	or_17_clk <= clk;
	or_17_rst <= rst;
	icmp_18_pValidArray_0 <= or_17_validArray_0;
	or_17_nReadyArray_0 <= icmp_18_readyArray_0;
	icmp_18_dataInArray_0 <= std_logic_vector (resize(unsigned(or_17_dataOutArray_0),icmp_18_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	icmp_18_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= icmp_18_readyArray_1;
	icmp_18_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),icmp_18_dataInArray_1'length));

	icmp_18_clk <= clk;
	icmp_18_rst <= rst;
	fork_2_pValidArray_0 <= icmp_18_validArray_0;
	icmp_18_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_18_dataOutArray_0),fork_2_dataInArray_0'length));

	forkC_0_clk <= clk;
	forkC_0_rst <= rst;
	Buffer_3_pValidArray_0 <= forkC_0_validArray_0;
	forkC_0_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_0),Buffer_3_dataInArray_0'length));
	LSQ_vertices_pValidArray_0 <= forkC_0_validArray_1;
	forkC_0_nReadyArray_1 <= LSQ_vertices_readyArray_0;
	LSQ_vertices_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_1),LSQ_vertices_dataInArray_0'length));

	buffer_bx_op_0_clk <= clk;
	buffer_bx_op_0_rst <= rst;
	branchC_12_pValidArray_0 <= buffer_bx_op_0_validArray_0;
	buffer_bx_op_0_nReadyArray_0 <= branchC_12_readyArray_0;
	branchC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer_bx_op_0_dataOutArray_0),branchC_12_dataInArray_0'length));

	phiC_1_clk <= clk;
	phiC_1_rst <= rst;
	forkC_0_pValidArray_0 <= phiC_1_validArray_0;
	phiC_1_nReadyArray_0 <= forkC_0_readyArray_0;
	forkC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_1_dataOutArray_0),forkC_0_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	fork_6_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),fork_6_dataInArray_0'length));

	phiC_3_clk <= clk;
	phiC_3_rst <= rst;
	Buffer_4_pValidArray_0 <= phiC_3_validArray_0;
	phiC_3_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_3_dataOutArray_0),Buffer_4_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	sink_2_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),sink_2_dataInArray_0'length));
	store_0_pValidArray_1 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),store_0_dataInArray_1'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	sink_3_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),sink_3_dataInArray_0'length));
	store_1_pValidArray_1 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= store_1_readyArray_1;
	store_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),store_1_dataInArray_1'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	phi_26_pValidArray_2 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= phi_26_readyArray_2;
	phi_26_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),phi_26_dataInArray_2'length));
	add_24_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= add_24_readyArray_0;
	add_24_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),add_24_dataInArray_0'length));

	branchC_8_clk <= clk;
	branchC_8_rst <= rst;
	Buffer_5_pValidArray_0 <= branchC_8_validArray_0;
	branchC_8_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_8_dataOutArray_0),Buffer_5_dataInArray_0'length));
	forkC_8_pValidArray_0 <= branchC_8_validArray_1;
	branchC_8_nReadyArray_1 <= forkC_8_readyArray_0;
	forkC_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_8_dataOutArray_1),forkC_8_dataInArray_0'length));

	branchC_11_clk <= clk;
	branchC_11_rst <= rst;
	sink_4_pValidArray_0 <= branchC_11_validArray_0;
	branchC_11_nReadyArray_0 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_0),sink_4_dataInArray_0'length));
	phiC_3_pValidArray_1 <= branchC_11_validArray_1;
	branchC_11_nReadyArray_1 <= phiC_3_readyArray_1;
	phiC_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_1),phiC_3_dataInArray_1'length));

	branchC_12_clk <= clk;
	branchC_12_rst <= rst;
	sink_5_pValidArray_0 <= branchC_12_validArray_0;
	branchC_12_nReadyArray_0 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_0),sink_5_dataInArray_0'length));
	forkC_1_pValidArray_0 <= branchC_12_validArray_1;
	branchC_12_nReadyArray_1 <= forkC_1_readyArray_0;
	forkC_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_1),forkC_1_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	shl_3_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= shl_3_readyArray_0;
	shl_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),shl_3_dataInArray_0'length));
	add_27_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= add_27_readyArray_0;
	add_27_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),add_27_dataInArray_0'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	or_7_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= or_7_readyArray_0;
	or_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),or_7_dataInArray_0'length));
	load_6_pValidArray_1 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= load_6_readyArray_1;
	load_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),load_6_dataInArray_1'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	Buffer_6_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),Buffer_6_dataInArray_0'length));
	branch_3_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),branch_3_dataInArray_1'length));
	branch_4_pValidArray_1 <= fork_2_validArray_2;
	fork_2_nReadyArray_2 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_2),branch_4_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_2_validArray_3;
	fork_2_nReadyArray_3 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_3),branch_5_dataInArray_1'length));
	branchC_8_pValidArray_1 <= fork_2_validArray_4;
	fork_2_nReadyArray_4 <= branchC_8_readyArray_1;
	branchC_8_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_4),branchC_8_dataInArray_1'length));
	branchC_12_pValidArray_1 <= fork_2_validArray_5;
	fork_2_nReadyArray_5 <= branchC_12_readyArray_1;
	branchC_12_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_5),branchC_12_dataInArray_1'length));
	phi_26_pValidArray_0 <= fork_2_validArray_6;
	fork_2_nReadyArray_6 <= phi_26_readyArray_0;
	phi_26_dataInArray_0 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_6),phi_26_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	Buffer_8_pValidArray_0 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),Buffer_8_dataInArray_0'length));
	Buffer_7_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),Buffer_7_dataInArray_0'length));
	phi_2_pValidArray_0 <= fork_6_validArray_2;
	fork_6_nReadyArray_2 <= phi_2_readyArray_0;
	phi_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_2),phi_2_dataInArray_0'length));
	phiC_3_pValidArray_0 <= fork_6_validArray_3;
	fork_6_nReadyArray_3 <= phiC_3_readyArray_0;
	phiC_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_3),phiC_3_dataInArray_0'length));

	forkC_7_clk <= clk;
	forkC_7_rst <= rst;
	cst_2_pValidArray_0 <= forkC_7_validArray_0;
	forkC_7_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000000000000001";
	branchC_11_pValidArray_0 <= forkC_7_validArray_1;
	forkC_7_nReadyArray_1 <= branchC_11_readyArray_0;
	branchC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_7_dataOutArray_1),branchC_11_dataInArray_0'length));
	cst_3_pValidArray_0 <= forkC_7_validArray_2;
	forkC_7_nReadyArray_2 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "00000000000000000000000000000001";
	Buffer_9_pValidArray_0 <= forkC_7_validArray_3;
	forkC_7_nReadyArray_3 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_7_dataOutArray_3),Buffer_9_dataInArray_0'length));
	Buffer_10_pValidArray_0 <= forkC_7_validArray_4;
	forkC_7_nReadyArray_4 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_7_dataOutArray_4),Buffer_10_dataInArray_0'length));
	cst_8_pValidArray_0 <= forkC_7_validArray_5;
	forkC_7_nReadyArray_5 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "00000000000000000000000000000001";
	cst_9_pValidArray_0 <= forkC_7_validArray_6;
	forkC_7_nReadyArray_6 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "00000000000000000000001111101000";

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	load_13_pValidArray_1 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= load_13_readyArray_1;
	load_13_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),load_13_dataInArray_1'length));
	Buffer_11_pValidArray_0 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),Buffer_11_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	load_16_pValidArray_1 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= load_16_readyArray_1;
	load_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),load_16_dataInArray_1'length));
	Buffer_12_pValidArray_0 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),Buffer_12_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	branch_5_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),branch_5_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),fork_0_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	buffer_bx_op_0_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= buffer_bx_op_0_readyArray_0;
	buffer_bx_op_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),buffer_bx_op_0_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	forkC_7_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= forkC_7_readyArray_0;
	forkC_7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),forkC_7_dataInArray_0'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	phiC_0_pValidArray_2 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= phiC_0_readyArray_2;
	phiC_0_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),phiC_0_dataInArray_2'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	phiC_0_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= phiC_0_readyArray_0;
	phiC_0_dataInArray_0 <= not std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),phiC_0_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	phi_1_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),phi_1_dataInArray_0'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	phiC_1_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= phiC_1_readyArray_0;
	phiC_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),phiC_1_dataInArray_0'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	cst_4_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000000000000000";

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	branchC_8_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= branchC_8_readyArray_0;
	branchC_8_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),branchC_8_dataInArray_0'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	branch_3_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),branch_3_dataInArray_0'length));

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	branch_4_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),branch_4_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	store_0_pValidArray_0 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),store_0_dataInArray_0'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_vertices_pValidArray_5 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_vertices_readyArray_5;
	LSQ_vertices_dataInArray_5 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_vertices_dataInArray_5'length));
	LSQ_vertices_pValidArray_4 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_vertices_readyArray_4;
	LSQ_vertices_dataInArray_4 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_vertices_dataInArray_4'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	store_1_pValidArray_0 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= store_1_readyArray_0;
	store_1_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),store_1_dataInArray_0'length));

	store_1_clk <= clk;
	store_1_rst <= rst;
	LSQ_vertices_pValidArray_7 <= store_1_validArray_0;
	store_1_nReadyArray_0 <= LSQ_vertices_readyArray_7;
	LSQ_vertices_dataInArray_7 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_0),LSQ_vertices_dataInArray_7'length));
	LSQ_vertices_pValidArray_6 <= store_1_validArray_1;
	store_1_nReadyArray_1 <= LSQ_vertices_readyArray_6;
	LSQ_vertices_dataInArray_6 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_1),LSQ_vertices_dataInArray_6'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	add_24_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= add_24_readyArray_1;
	add_24_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),add_24_dataInArray_1'length));

	add_24_clk <= clk;
	add_24_rst <= rst;
	phi_26_pValidArray_1 <= add_24_validArray_0;
	add_24_nReadyArray_0 <= phi_26_readyArray_1;
	phi_26_dataInArray_1 <= std_logic_vector (resize(unsigned(add_24_dataOutArray_0),phi_26_dataInArray_1'length));

	forkC_1_clk <= clk;
	forkC_1_rst <= rst;
	Buffer_13_pValidArray_0 <= forkC_1_validArray_0;
	forkC_1_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_1_dataOutArray_0),Buffer_13_dataInArray_0'length));
	LSQ_vertices_pValidArray_1 <= forkC_1_validArray_1;
	forkC_1_nReadyArray_1 <= LSQ_vertices_readyArray_1;
	LSQ_vertices_dataInArray_1 <= std_logic_vector (resize(unsigned(forkC_1_dataOutArray_1),LSQ_vertices_dataInArray_1'length));

	buffer_bx_op_1_clk <= clk;
	buffer_bx_op_1_rst <= rst;
	phiC_0_pValidArray_1 <= buffer_bx_op_1_validArray_0;
	buffer_bx_op_1_nReadyArray_0 <= phiC_0_readyArray_1;
	phiC_0_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer_bx_op_1_dataOutArray_0),phiC_0_dataInArray_1'length));

	phiC_0_clk <= clk;
	phiC_0_rst <= rst;
	branchC_0_pValidArray_0 <= phiC_0_validArray_0;
	phiC_0_nReadyArray_0 <= branchC_0_readyArray_0;
	branchC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_0_dataOutArray_0),branchC_0_dataInArray_0'length));

	forkC_8_clk <= clk;
	forkC_8_rst <= rst;
	cst_5_pValidArray_0 <= forkC_8_validArray_0;
	forkC_8_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "00000000000000000000000000000001";
	cst_6_pValidArray_0 <= forkC_8_validArray_1;
	forkC_8_nReadyArray_1 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "00000000000000000000000000000001";
	cst_7_pValidArray_0 <= forkC_8_validArray_2;
	forkC_8_nReadyArray_2 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "00000000000000000000000000000001";

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	buffer_bx_op_1_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= buffer_bx_op_1_readyArray_0;
	buffer_bx_op_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_13_dataOutArray_0),buffer_bx_op_1_dataInArray_0'length));

	phi_26_clk <= clk;
	phi_26_rst <= rst;
	branch_1_pValidArray_0 <= phi_26_validArray_0;
	phi_26_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_26_dataOutArray_0),branch_1_dataInArray_0'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	add_27_pValidArray_1 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= add_27_readyArray_1;
	add_27_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),add_27_dataInArray_1'length));

	add_27_clk <= clk;
	add_27_rst <= rst;
	fork_3_pValidArray_0 <= add_27_validArray_0;
	add_27_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_27_dataOutArray_0),fork_3_dataInArray_0'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	icmp_28_pValidArray_1 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= icmp_28_readyArray_1;
	icmp_28_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),icmp_28_dataInArray_1'length));

	icmp_28_clk <= clk;
	icmp_28_rst <= rst;
	fork_4_pValidArray_0 <= icmp_28_validArray_0;
	icmp_28_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_28_dataOutArray_0),fork_4_dataInArray_0'length));

	branchC_0_clk <= clk;
	branchC_0_rst <= rst;
	sink_0_pValidArray_0 <= branchC_0_validArray_0;
	branchC_0_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_0_dataOutArray_0),sink_0_dataInArray_0'length));
	phiC_1_pValidArray_1 <= branchC_0_validArray_1;
	branchC_0_nReadyArray_1 <= phiC_1_readyArray_1;
	phiC_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_0_dataOutArray_1),phiC_1_dataInArray_1'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	ret_0_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),ret_0_dataInArray_0'length));
	phi_1_pValidArray_1 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),phi_1_dataInArray_1'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	sink_1_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),sink_1_dataInArray_0'length));
	phi_2_pValidArray_1 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= phi_2_readyArray_1;
	phi_2_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),phi_2_dataInArray_1'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_28_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_28_readyArray_0;
	icmp_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_28_dataInArray_0'length));
	branch_2_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_2_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	Buffer_14_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),Buffer_14_dataInArray_0'length));
	phi_n2_pValidArray_1 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= phi_n2_readyArray_1;
	phi_n2_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),phi_n2_dataInArray_1'length));
	Buffer_15_pValidArray_0 <= fork_4_validArray_2;
	fork_4_nReadyArray_2 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_2),Buffer_15_dataInArray_0'length));
	branch_2_pValidArray_1 <= fork_4_validArray_3;
	fork_4_nReadyArray_3 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_4_dataOutArray_3),branch_2_dataInArray_1'length));
	branchC_11_pValidArray_1 <= fork_4_validArray_4;
	fork_4_nReadyArray_4 <= branchC_11_readyArray_1;
	branchC_11_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_4_dataOutArray_4),branchC_11_dataInArray_1'length));

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	branchC_0_pValidArray_1 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= branchC_0_readyArray_1;
	branchC_0_dataInArray_1 <= not std_logic_vector (resize(unsigned(Buffer_14_dataOutArray_0),branchC_0_dataInArray_1'length));

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	branch_1_pValidArray_1 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= not std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),branch_1_dataInArray_1'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	LSQ_vertices_clk <= clk;
	LSQ_vertices_rst <= rst;
	LSQ_vertices_din1 <= vertices_din1;
	LSQ_vertices_store_ready <= '1';
	LSQ_vertices_load_ready <= '1';
	vertices_address1 <= std_logic_vector (resize(unsigned(LSQ_vertices_address1),vertices_address1'length));
	vertices_ce1 <= LSQ_vertices_ce1;
	vertices_address0 <= std_logic_vector (resize(unsigned(LSQ_vertices_address0),vertices_address0'length));
	vertices_ce0 <= LSQ_vertices_we0_ce0;
	vertices_we0 <= LSQ_vertices_we0_ce0;
	vertices_dout0 <= LSQ_vertices_dout0;
	load_13_pValidArray_0 <= LSQ_vertices_validArray_0;
	LSQ_vertices_nReadyArray_0 <= load_13_readyArray_0;
	load_13_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_vertices_dataOutArray_0),load_13_dataInArray_0'length));
	load_16_pValidArray_0 <= LSQ_vertices_validArray_1;
	LSQ_vertices_nReadyArray_1 <= load_16_readyArray_0;
	load_16_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_vertices_dataOutArray_1),load_16_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_vertices_validArray_2;
	LSQ_vertices_nReadyArray_2 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_vertices_dataOutArray_2),end_0_dataInArray_0'length));

	MC_edges_clk <= clk;
	MC_edges_rst <= rst;
	edges_ce0 <= MC_edges_we0_ce0;
	edges_we0 <= MC_edges_we0_ce0;
	load_6_pValidArray_0 <= MC_edges_validArray_0;
	MC_edges_nReadyArray_0 <= load_6_readyArray_0;
	load_6_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_edges_dataOutArray_0),load_6_dataInArray_0'length));
	load_10_pValidArray_0 <= MC_edges_validArray_1;
	MC_edges_nReadyArray_1 <= load_10_readyArray_0;
	load_10_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_edges_dataOutArray_1),load_10_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_edges_validArray_2;
	MC_edges_nReadyArray_2 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_edges_dataOutArray_2),end_0_dataInArray_1'length));

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

cst_10: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

forkC_5: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => forkC_5_clk,
	rst => forkC_5_rst,
	dataInArray(0) => forkC_5_dataInArray_0,
	pValidArray(0) => forkC_5_pValidArray_0,
	readyArray(0) => forkC_5_readyArray_0,
	nReadyArray(0) => forkC_5_nReadyArray_0,
	nReadyArray(1) => forkC_5_nReadyArray_1,
	nReadyArray(2) => forkC_5_nReadyArray_2,
	nReadyArray(3) => forkC_5_nReadyArray_3,
	nReadyArray(4) => forkC_5_nReadyArray_4,
	validArray(0) => forkC_5_validArray_0,
	validArray(1) => forkC_5_validArray_1,
	validArray(2) => forkC_5_validArray_2,
	validArray(3) => forkC_5_validArray_3,
	validArray(4) => forkC_5_validArray_4,
	dataOutArray(0) => forkC_5_dataOutArray_0,
	dataOutArray(1) => forkC_5_dataOutArray_1,
	dataOutArray(2) => forkC_5_dataOutArray_2,
	dataOutArray(3) => forkC_5_dataOutArray_3,
	dataOutArray(4) => forkC_5_dataOutArray_4
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

phi_2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_2_clk,
	rst => phi_2_rst,
	Condition(0) => phi_2_dataInArray_0,
	dataInArray(0) => phi_2_dataInArray_1,
	dataInArray(1) => phi_2_dataInArray_2,
	pValidArray(0) => phi_2_pValidArray_0,
	pValidArray(1) => phi_2_pValidArray_1,
	pValidArray(2) => phi_2_pValidArray_2,
	readyArray(0) => phi_2_readyArray_0,
	readyArray(1) => phi_2_readyArray_1,
	readyArray(2) => phi_2_readyArray_2,
	nReadyArray(0) => phi_2_nReadyArray_0,
	validArray(0) => phi_2_validArray_0,
	dataOutArray(0) => phi_2_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

shl_3: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shl_3_clk,
	rst => shl_3_rst,
	dataInArray(0) => shl_3_dataInArray_0,
	dataInArray(1) => shl_3_dataInArray_1,
	pValidArray(0) => shl_3_pValidArray_0,
	pValidArray(1) => shl_3_pValidArray_1,
	readyArray(0) => shl_3_readyArray_0,
	readyArray(1) => shl_3_readyArray_1,
	nReadyArray(0) => shl_3_nReadyArray_0,
	validArray(0) => shl_3_validArray_0,
	dataOutArray(0) => shl_3_dataOutArray_0
);

load_6: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_6_clk,
	rst => load_6_rst,
	dataInArray(0) => load_6_dataInArray_0,
	input_addr => load_6_dataInArray_1,
	pValidArray(0) => load_6_pValidArray_0,
	pValidArray(1) => load_6_pValidArray_1,
	readyArray(0) => load_6_readyArray_0,
	readyArray(1) => load_6_readyArray_1,
	nReadyArray(0) => load_6_nReadyArray_0,
	nReadyArray(1) => load_6_nReadyArray_1,
	validArray(0) => load_6_validArray_0,
	validArray(1) => load_6_validArray_1,
	dataOutArray(0) => load_6_dataOutArray_0,
	output_addr => load_6_dataOutArray_1
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

or_7: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => or_7_clk,
	rst => or_7_rst,
	dataInArray(0) => or_7_dataInArray_0,
	dataInArray(1) => or_7_dataInArray_1,
	pValidArray(0) => or_7_pValidArray_0,
	pValidArray(1) => or_7_pValidArray_1,
	readyArray(0) => or_7_readyArray_0,
	readyArray(1) => or_7_readyArray_1,
	nReadyArray(0) => or_7_nReadyArray_0,
	validArray(0) => or_7_validArray_0,
	dataOutArray(0) => or_7_dataOutArray_0
);

load_10: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_10_clk,
	rst => load_10_rst,
	dataInArray(0) => load_10_dataInArray_0,
	input_addr => load_10_dataInArray_1,
	pValidArray(0) => load_10_pValidArray_0,
	pValidArray(1) => load_10_pValidArray_1,
	readyArray(0) => load_10_readyArray_0,
	readyArray(1) => load_10_readyArray_1,
	nReadyArray(0) => load_10_nReadyArray_0,
	nReadyArray(1) => load_10_nReadyArray_1,
	validArray(0) => load_10_validArray_0,
	validArray(1) => load_10_validArray_1,
	dataOutArray(0) => load_10_dataOutArray_0,
	output_addr => load_10_dataOutArray_1
);

load_13: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_13_clk,
	rst => load_13_rst,
	dataInArray(0) => load_13_dataInArray_0,
	input_addr => load_13_dataInArray_1,
	pValidArray(0) => load_13_pValidArray_0,
	pValidArray(1) => load_13_pValidArray_1,
	readyArray(0) => load_13_readyArray_0,
	readyArray(1) => load_13_readyArray_1,
	nReadyArray(0) => load_13_nReadyArray_0,
	nReadyArray(1) => load_13_nReadyArray_1,
	validArray(0) => load_13_validArray_0,
	validArray(1) => load_13_validArray_1,
	dataOutArray(0) => load_13_dataOutArray_0,
	output_addr => load_13_dataOutArray_1
);

load_16: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_16_clk,
	rst => load_16_rst,
	dataInArray(0) => load_16_dataInArray_0,
	input_addr => load_16_dataInArray_1,
	pValidArray(0) => load_16_pValidArray_0,
	pValidArray(1) => load_16_pValidArray_1,
	readyArray(0) => load_16_readyArray_0,
	readyArray(1) => load_16_readyArray_1,
	nReadyArray(0) => load_16_nReadyArray_0,
	nReadyArray(1) => load_16_nReadyArray_1,
	validArray(0) => load_16_validArray_0,
	validArray(1) => load_16_validArray_1,
	dataOutArray(0) => load_16_dataOutArray_0,
	output_addr => load_16_dataOutArray_1
);

or_17: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => or_17_clk,
	rst => or_17_rst,
	dataInArray(0) => or_17_dataInArray_0,
	dataInArray(1) => or_17_dataInArray_1,
	pValidArray(0) => or_17_pValidArray_0,
	pValidArray(1) => or_17_pValidArray_1,
	readyArray(0) => or_17_readyArray_0,
	readyArray(1) => or_17_readyArray_1,
	nReadyArray(0) => or_17_nReadyArray_0,
	validArray(0) => or_17_validArray_0,
	dataOutArray(0) => or_17_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

icmp_18: entity work.icmp_eq_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_18_clk,
	rst => icmp_18_rst,
	dataInArray(0) => icmp_18_dataInArray_0,
	dataInArray(1) => icmp_18_dataInArray_1,
	pValidArray(0) => icmp_18_pValidArray_0,
	pValidArray(1) => icmp_18_pValidArray_1,
	readyArray(0) => icmp_18_readyArray_0,
	readyArray(1) => icmp_18_readyArray_1,
	nReadyArray(0) => icmp_18_nReadyArray_0,
	validArray(0) => icmp_18_validArray_0,
	dataOutArray(0) => icmp_18_dataOutArray_0
);

forkC_0: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_0_clk,
	rst => forkC_0_rst,
	dataInArray(0) => forkC_0_dataInArray_0,
	pValidArray(0) => forkC_0_pValidArray_0,
	readyArray(0) => forkC_0_readyArray_0,
	nReadyArray(0) => forkC_0_nReadyArray_0,
	nReadyArray(1) => forkC_0_nReadyArray_1,
	validArray(0) => forkC_0_validArray_0,
	validArray(1) => forkC_0_validArray_1,
	dataOutArray(0) => forkC_0_dataOutArray_0,
	dataOutArray(1) => forkC_0_dataOutArray_1
);

buffer_bx_op_0: entity work.buffer_bx_op(arch) generic map (1,1,1,1)
port map (
	clk => buffer_bx_op_0_clk,
	rst => buffer_bx_op_0_rst,
	dataInArray(0) => buffer_bx_op_0_dataInArray_0,
	pValidArray(0) => buffer_bx_op_0_pValidArray_0,
	readyArray(0) => buffer_bx_op_0_readyArray_0,
	nReadyArray(0) => buffer_bx_op_0_nReadyArray_0,
	validArray(0) => buffer_bx_op_0_validArray_0,
	dataOutArray(0) => buffer_bx_op_0_dataOutArray_0
);

phiC_1: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_1_clk,
	rst => phiC_1_rst,
	Condition(0) => phiC_1_dataInArray_0,
	dataInArray(0) => phiC_1_dataInArray_1,
	dataInArray(1) => phiC_1_dataInArray_2,
	pValidArray(0) => phiC_1_pValidArray_0,
	pValidArray(1) => phiC_1_pValidArray_1,
	pValidArray(2) => phiC_1_pValidArray_2,
	readyArray(0) => phiC_1_readyArray_0,
	readyArray(1) => phiC_1_readyArray_1,
	readyArray(2) => phiC_1_readyArray_2,
	nReadyArray(0) => phiC_1_nReadyArray_0,
	validArray(0) => phiC_1_validArray_0,
	dataOutArray(0) => phiC_1_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	dataInArray(1) => phi_n2_dataInArray_1,
	pValidArray(0) => phi_n2_pValidArray_0,
	pValidArray(1) => phi_n2_pValidArray_1,
	readyArray(0) => phi_n2_readyArray_0,
	readyArray(1) => phi_n2_readyArray_1,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phiC_3: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_3_clk,
	rst => phiC_3_rst,
	Condition(0) => phiC_3_dataInArray_0,
	dataInArray(0) => phiC_3_dataInArray_1,
	dataInArray(1) => phiC_3_dataInArray_2,
	pValidArray(0) => phiC_3_pValidArray_0,
	pValidArray(1) => phiC_3_pValidArray_1,
	pValidArray(2) => phiC_3_pValidArray_2,
	readyArray(0) => phiC_3_readyArray_0,
	readyArray(1) => phiC_3_readyArray_1,
	readyArray(2) => phiC_3_readyArray_2,
	nReadyArray(0) => phiC_3_nReadyArray_0,
	validArray(0) => phiC_3_validArray_0,
	dataOutArray(0) => phiC_3_dataOutArray_0
);

branch_3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branchC_8: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_8_clk,
	rst => branchC_8_rst,
	dataInArray(0) => branchC_8_dataInArray_0,
	Condition(0) => branchC_8_dataInArray_1,
	pValidArray(0) => branchC_8_pValidArray_0,
	pValidArray(1) => branchC_8_pValidArray_1,
	readyArray(0) => branchC_8_readyArray_0,
	readyArray(1) => branchC_8_readyArray_1,
	nReadyArray(0) => branchC_8_nReadyArray_0,
	nReadyArray(1) => branchC_8_nReadyArray_1,
	validArray(0) => branchC_8_validArray_0,
	validArray(1) => branchC_8_validArray_1,
	dataOutArray(0) => branchC_8_dataOutArray_0,
	dataOutArray(1) => branchC_8_dataOutArray_1
);

branchC_11: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_11_clk,
	rst => branchC_11_rst,
	dataInArray(0) => branchC_11_dataInArray_0,
	Condition(0) => branchC_11_dataInArray_1,
	pValidArray(0) => branchC_11_pValidArray_0,
	pValidArray(1) => branchC_11_pValidArray_1,
	readyArray(0) => branchC_11_readyArray_0,
	readyArray(1) => branchC_11_readyArray_1,
	nReadyArray(0) => branchC_11_nReadyArray_0,
	nReadyArray(1) => branchC_11_nReadyArray_1,
	validArray(0) => branchC_11_validArray_0,
	validArray(1) => branchC_11_validArray_1,
	dataOutArray(0) => branchC_11_dataOutArray_0,
	dataOutArray(1) => branchC_11_dataOutArray_1
);

branchC_12: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_12_clk,
	rst => branchC_12_rst,
	dataInArray(0) => branchC_12_dataInArray_0,
	Condition(0) => branchC_12_dataInArray_1,
	pValidArray(0) => branchC_12_pValidArray_0,
	pValidArray(1) => branchC_12_pValidArray_1,
	readyArray(0) => branchC_12_readyArray_0,
	readyArray(1) => branchC_12_readyArray_1,
	nReadyArray(0) => branchC_12_nReadyArray_0,
	nReadyArray(1) => branchC_12_nReadyArray_1,
	validArray(0) => branchC_12_validArray_0,
	validArray(1) => branchC_12_validArray_1,
	dataOutArray(0) => branchC_12_dataOutArray_0,
	dataOutArray(1) => branchC_12_dataOutArray_1
);

fork_0: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1
);

fork_1: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,7,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	nReadyArray(2) => fork_2_nReadyArray_2,
	nReadyArray(3) => fork_2_nReadyArray_3,
	nReadyArray(4) => fork_2_nReadyArray_4,
	nReadyArray(5) => fork_2_nReadyArray_5,
	nReadyArray(6) => fork_2_nReadyArray_6,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	validArray(2) => fork_2_validArray_2,
	validArray(3) => fork_2_validArray_3,
	validArray(4) => fork_2_validArray_4,
	validArray(5) => fork_2_validArray_5,
	validArray(6) => fork_2_validArray_6,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	dataOutArray(2) => fork_2_dataOutArray_2,
	dataOutArray(3) => fork_2_dataOutArray_3,
	dataOutArray(4) => fork_2_dataOutArray_4,
	dataOutArray(5) => fork_2_dataOutArray_5,
	dataOutArray(6) => fork_2_dataOutArray_6
);

fork_6: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	nReadyArray(2) => fork_6_nReadyArray_2,
	nReadyArray(3) => fork_6_nReadyArray_3,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	validArray(2) => fork_6_validArray_2,
	validArray(3) => fork_6_validArray_3,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1,
	dataOutArray(2) => fork_6_dataOutArray_2,
	dataOutArray(3) => fork_6_dataOutArray_3
);

forkC_7: entity work.fork(arch) generic map (1,7,1,1)
port map (
	clk => forkC_7_clk,
	rst => forkC_7_rst,
	dataInArray(0) => forkC_7_dataInArray_0,
	pValidArray(0) => forkC_7_pValidArray_0,
	readyArray(0) => forkC_7_readyArray_0,
	nReadyArray(0) => forkC_7_nReadyArray_0,
	nReadyArray(1) => forkC_7_nReadyArray_1,
	nReadyArray(2) => forkC_7_nReadyArray_2,
	nReadyArray(3) => forkC_7_nReadyArray_3,
	nReadyArray(4) => forkC_7_nReadyArray_4,
	nReadyArray(5) => forkC_7_nReadyArray_5,
	nReadyArray(6) => forkC_7_nReadyArray_6,
	validArray(0) => forkC_7_validArray_0,
	validArray(1) => forkC_7_validArray_1,
	validArray(2) => forkC_7_validArray_2,
	validArray(3) => forkC_7_validArray_3,
	validArray(4) => forkC_7_validArray_4,
	validArray(5) => forkC_7_validArray_5,
	validArray(6) => forkC_7_validArray_6,
	dataOutArray(0) => forkC_7_dataOutArray_0,
	dataOutArray(1) => forkC_7_dataOutArray_1,
	dataOutArray(2) => forkC_7_dataOutArray_2,
	dataOutArray(3) => forkC_7_dataOutArray_3,
	dataOutArray(4) => forkC_7_dataOutArray_4,
	dataOutArray(5) => forkC_7_dataOutArray_5,
	dataOutArray(6) => forkC_7_dataOutArray_6
);

fork_9: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1
);

fork_10: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.transpFifo(arch) generic map (1,1,1,1,4)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_10: entity work.transpFifo(arch) generic map (1,1,1,1,4)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.transpFifo(arch) generic map (1,1,32,32,3)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_12: entity work.transpFifo(arch) generic map (1,1,32,32,3)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_6: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

store_1: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_1_clk,
	rst => store_1_rst,
	dataInArray(0) => store_1_dataInArray_0,
	input_addr => store_1_dataInArray_1,
	pValidArray(0) => store_1_pValidArray_0,
	pValidArray(1) => store_1_pValidArray_1,
	readyArray(0) => store_1_readyArray_0,
	readyArray(1) => store_1_readyArray_1,
	nReadyArray(0) => store_1_nReadyArray_0,
	nReadyArray(1) => store_1_nReadyArray_1,
	validArray(0) => store_1_validArray_0,
	validArray(1) => store_1_validArray_1,
	dataOutArray(0) => store_1_dataOutArray_0,
	output_addr => store_1_dataOutArray_1
);

cst_7: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

add_24: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_24_clk,
	rst => add_24_rst,
	dataInArray(0) => add_24_dataInArray_0,
	dataInArray(1) => add_24_dataInArray_1,
	pValidArray(0) => add_24_pValidArray_0,
	pValidArray(1) => add_24_pValidArray_1,
	readyArray(0) => add_24_readyArray_0,
	readyArray(1) => add_24_readyArray_1,
	nReadyArray(0) => add_24_nReadyArray_0,
	validArray(0) => add_24_validArray_0,
	dataOutArray(0) => add_24_dataOutArray_0
);

forkC_1: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_1_clk,
	rst => forkC_1_rst,
	dataInArray(0) => forkC_1_dataInArray_0,
	pValidArray(0) => forkC_1_pValidArray_0,
	readyArray(0) => forkC_1_readyArray_0,
	nReadyArray(0) => forkC_1_nReadyArray_0,
	nReadyArray(1) => forkC_1_nReadyArray_1,
	validArray(0) => forkC_1_validArray_0,
	validArray(1) => forkC_1_validArray_1,
	dataOutArray(0) => forkC_1_dataOutArray_0,
	dataOutArray(1) => forkC_1_dataOutArray_1
);

buffer_bx_op_1: entity work.buffer_bx_op(arch) generic map (1,1,1,1)
port map (
	clk => buffer_bx_op_1_clk,
	rst => buffer_bx_op_1_rst,
	dataInArray(0) => buffer_bx_op_1_dataInArray_0,
	pValidArray(0) => buffer_bx_op_1_pValidArray_0,
	readyArray(0) => buffer_bx_op_1_readyArray_0,
	nReadyArray(0) => buffer_bx_op_1_nReadyArray_0,
	validArray(0) => buffer_bx_op_1_validArray_0,
	dataOutArray(0) => buffer_bx_op_1_dataOutArray_0
);

phiC_0: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_0_clk,
	rst => phiC_0_rst,
	Condition(0) => phiC_0_dataInArray_0,
	dataInArray(0) => phiC_0_dataInArray_1,
	dataInArray(1) => phiC_0_dataInArray_2,
	pValidArray(0) => phiC_0_pValidArray_0,
	pValidArray(1) => phiC_0_pValidArray_1,
	pValidArray(2) => phiC_0_pValidArray_2,
	readyArray(0) => phiC_0_readyArray_0,
	readyArray(1) => phiC_0_readyArray_1,
	readyArray(2) => phiC_0_readyArray_2,
	nReadyArray(0) => phiC_0_nReadyArray_0,
	validArray(0) => phiC_0_validArray_0,
	dataOutArray(0) => phiC_0_dataOutArray_0
);

forkC_8: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_8_clk,
	rst => forkC_8_rst,
	dataInArray(0) => forkC_8_dataInArray_0,
	pValidArray(0) => forkC_8_pValidArray_0,
	readyArray(0) => forkC_8_readyArray_0,
	nReadyArray(0) => forkC_8_nReadyArray_0,
	nReadyArray(1) => forkC_8_nReadyArray_1,
	nReadyArray(2) => forkC_8_nReadyArray_2,
	validArray(0) => forkC_8_validArray_0,
	validArray(1) => forkC_8_validArray_1,
	validArray(2) => forkC_8_validArray_2,
	dataOutArray(0) => forkC_8_dataOutArray_0,
	dataOutArray(1) => forkC_8_dataOutArray_1,
	dataOutArray(2) => forkC_8_dataOutArray_2
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

phi_26: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_26_clk,
	rst => phi_26_rst,
	Condition(0) => phi_26_dataInArray_0,
	dataInArray(0) => phi_26_dataInArray_1,
	dataInArray(1) => phi_26_dataInArray_2,
	pValidArray(0) => phi_26_pValidArray_0,
	pValidArray(1) => phi_26_pValidArray_1,
	pValidArray(2) => phi_26_pValidArray_2,
	readyArray(0) => phi_26_readyArray_0,
	readyArray(1) => phi_26_readyArray_1,
	readyArray(2) => phi_26_readyArray_2,
	nReadyArray(0) => phi_26_nReadyArray_0,
	validArray(0) => phi_26_validArray_0,
	dataOutArray(0) => phi_26_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

add_27: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_27_clk,
	rst => add_27_rst,
	dataInArray(0) => add_27_dataInArray_0,
	dataInArray(1) => add_27_dataInArray_1,
	pValidArray(0) => add_27_pValidArray_0,
	pValidArray(1) => add_27_pValidArray_1,
	readyArray(0) => add_27_readyArray_0,
	readyArray(1) => add_27_readyArray_1,
	nReadyArray(0) => add_27_nReadyArray_0,
	validArray(0) => add_27_validArray_0,
	dataOutArray(0) => add_27_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

icmp_28: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_28_clk,
	rst => icmp_28_rst,
	dataInArray(0) => icmp_28_dataInArray_0,
	dataInArray(1) => icmp_28_dataInArray_1,
	pValidArray(0) => icmp_28_pValidArray_0,
	pValidArray(1) => icmp_28_pValidArray_1,
	readyArray(0) => icmp_28_readyArray_0,
	readyArray(1) => icmp_28_readyArray_1,
	nReadyArray(0) => icmp_28_nReadyArray_0,
	validArray(0) => icmp_28_validArray_0,
	dataOutArray(0) => icmp_28_dataOutArray_0
);

branchC_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_0_clk,
	rst => branchC_0_rst,
	dataInArray(0) => branchC_0_dataInArray_0,
	Condition(0) => branchC_0_dataInArray_1,
	pValidArray(0) => branchC_0_pValidArray_0,
	pValidArray(1) => branchC_0_pValidArray_1,
	readyArray(0) => branchC_0_readyArray_0,
	readyArray(1) => branchC_0_readyArray_1,
	nReadyArray(0) => branchC_0_nReadyArray_0,
	nReadyArray(1) => branchC_0_nReadyArray_1,
	validArray(0) => branchC_0_validArray_0,
	validArray(1) => branchC_0_validArray_1,
	dataOutArray(0) => branchC_0_dataOutArray_0,
	dataOutArray(1) => branchC_0_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

fork_3: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	nReadyArray(2) => fork_4_nReadyArray_2,
	nReadyArray(3) => fork_4_nReadyArray_3,
	nReadyArray(4) => fork_4_nReadyArray_4,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	validArray(2) => fork_4_validArray_2,
	validArray(3) => fork_4_validArray_3,
	validArray(4) => fork_4_validArray_4,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1,
	dataOutArray(2) => fork_4_dataOutArray_2,
	dataOutArray(3) => fork_4_dataOutArray_3,
	dataOutArray(4) => fork_4_dataOutArray_4
);

Buffer_14: entity work.nontranspFifo(arch) generic map (1,1,32,32,5)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

c_LSQ_vertices:LSQ_vertices
port map (
	clock => LSQ_vertices_clk,
	reset => LSQ_vertices_rst,
	io_memIsReadyForLoads => LSQ_vertices_load_ready,
	io_memIsReadyForStores => LSQ_vertices_store_ready,
	io_storeDataOut => LSQ_vertices_dout0,
	io_storeAddrOut => LSQ_vertices_address0,
	io_storeEnable => LSQ_vertices_we0_ce0,
	io_loadDataIn => LSQ_vertices_din1,
	io_loadAddrOut => LSQ_vertices_address1,
	io_loadEnable => LSQ_vertices_ce1,
	io_bbReadyToPrevs_0 => LSQ_vertices_readyArray_0,
	io_bbReadyToPrevs_1 => LSQ_vertices_readyArray_1,
	io_bbpValids_0 => LSQ_vertices_pValidArray_0,
	io_bbpValids_1 => LSQ_vertices_pValidArray_1,
	io_rdPortsPrev_0_ready => LSQ_vertices_readyArray_2,
	io_rdPortsPrev_1_ready => LSQ_vertices_readyArray_3,
	io_rdPortsPrev_0_valid => LSQ_vertices_pValidArray_2,
	io_rdPortsPrev_1_valid => LSQ_vertices_pValidArray_3,
	io_rdPortsPrev_0_bits => LSQ_vertices_dataInArray_2,
	io_rdPortsPrev_1_bits => LSQ_vertices_dataInArray_3,
	io_wrAddrPorts_0_ready => LSQ_vertices_readyArray_4,
	io_wrAddrPorts_1_ready => LSQ_vertices_readyArray_6,
	io_wrAddrPorts_0_valid => LSQ_vertices_pValidArray_4,
	io_wrAddrPorts_1_valid => LSQ_vertices_pValidArray_6,
	io_wrAddrPorts_0_bits => LSQ_vertices_dataInArray_4,
	io_wrAddrPorts_1_bits => LSQ_vertices_dataInArray_6,
	io_wrDataPorts_0_ready => LSQ_vertices_readyArray_5,
	io_wrDataPorts_1_ready => LSQ_vertices_readyArray_7,
	io_wrDataPorts_0_valid => LSQ_vertices_pValidArray_5,
	io_wrDataPorts_1_valid => LSQ_vertices_pValidArray_7,
	io_wrDataPorts_0_bits => LSQ_vertices_dataInArray_5,
	io_wrDataPorts_1_bits => LSQ_vertices_dataInArray_7,
	io_rdPortsNext_0_ready => LSQ_vertices_nReadyArray_0,
	io_rdPortsNext_1_ready => LSQ_vertices_nReadyArray_1,
	io_rdPortsNext_0_valid => LSQ_vertices_validArray_0,
	io_rdPortsNext_1_valid => LSQ_vertices_validArray_1,
	io_rdPortsNext_0_bits => LSQ_vertices_dataOutArray_0,
	io_rdPortsNext_1_bits => LSQ_vertices_dataOutArray_1,
	io_Empty_Valid => LSQ_vertices_validArray_2

);

MC_edges: entity work.MemCont(arch) generic map (32,32,1,2,1)
port map (
	clk => MC_edges_clk,
	rst => MC_edges_rst,
	io_storeDataOut => edges_dout0,
	io_storeAddrOut => edges_address0,
	io_storeEnable => MC_edges_we0_ce0,
	io_loadDataIn => edges_din1,
	io_loadAddrOut => edges_address1,
	io_loadEnable => edges_ce1,
	io_bbReadyToPrevs(0) => MC_edges_readyArray_2,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_edges_readyArray_0,
	io_rdPortsPrev_ready(1) => MC_edges_readyArray_1,
	io_rdPortsPrev_valid(0) => MC_edges_pValidArray_0,
	io_rdPortsPrev_valid(1) => MC_edges_pValidArray_1,
	io_rdPortsPrev_bits(0) => MC_edges_dataInArray_0,
	io_rdPortsPrev_bits(1) => MC_edges_dataInArray_1,
	io_wrAddrPorts_ready(0) => MC_edges_readyArray_3,
	io_wrAddrPorts_valid(0) => MC_edges_pValidArray_3,
	io_wrAddrPorts_bits(0) => MC_edges_dataInArray_3,
	io_wrDataPorts_ready(0) => MC_edges_readyArray_4,
	io_wrDataPorts_valid(0) => MC_edges_pValidArray_4,
	io_wrDataPorts_bits(0) => MC_edges_dataInArray_4,
	io_rdPortsNext_ready(0) => MC_edges_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_edges_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_edges_validArray_0,
	io_rdPortsNext_valid(1) => MC_edges_validArray_1,
	io_rdPortsNext_bits(0) => MC_edges_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_edges_dataOutArray_1,
	io_Empty_Valid => MC_edges_validArray_2,
	io_Empty_Ready => MC_edges_nReadyArray_2

);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

end_0: entity work.end_node(arch) generic map (1,2,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

end behavioral; 
