ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 05, 2022 at 00:14:26 CST
ncverilog
	Lab2_Team25_Ripple_Carry_Adder.v
	Ripple_Carry_Adder_t.v
Recompiling... reason: file './Ripple_Carry_Adder_t.v' is newer than expected.
	expected: Wed Oct  5 00:10:40 2022
	actual:   Wed Oct  5 00:13:21 2022
file: Ripple_Carry_Adder_t.v
	module worklib.Ripple_Carry_Adder_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: 
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./Ripple_Carry_Adder_t.v,22|23): String literal argument supplied to integer parameter.
.................... Done
	Generating native compiled code:
		worklib.Ripple_Carry_Adder_t:v <0x22a1b788>
			streams:   6, words:  4898
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               114       7
		Primitives:            200       1
		Registers:               3       3
		Scalar wires:            1       -
		Expanded wires:         16       2
		Initial blocks:          5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Ripple_Carry_Adder_t:v
Loading snapshot worklib.Ripple_Carry_Adder_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ./Ripple_Carry_Adder_t.v, line = 22, pos = 16
           Scope: Ripple_Carry_Adder_t
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 131073 NS + 0
./Ripple_Carry_Adder_t.v:30         #1 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 05, 2022 at 00:14:29 CST  (total: 00:00:03)
