Saved contents of this file to system_log.14.6 during revup to EDK 14.7.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

LED_8Bits has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\FPGA\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\FPGA\lab2\etc\system.gui
Assigned Driver seg_ip 1.00.a for instance seg_ip_0
seg_ip_0 has been added to the project
WARNING:EDK:2137 - Peripheral seg_ip_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40020000-0x4002ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0x77a00000-0x77a0ffff) seg_ip_0	axi4lite_0
INFO:EDK - Use Push_Buttons_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: seg_ip_0
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\FPGA\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\FPGA\lab2\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\FPGA\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\FPGA\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\FPGA\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\FPGA\lab2\etc\system.gui
