// Seed: 3902442418
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    output wand id_4,
    input wor id_5
);
  pmos (id_1, id_1, 1'b0);
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output tri1 id_2,
    output wire id_3,
    input uwire id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    output tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    input wand id_15,
    input tri id_16
);
  assign id_10 = 1;
  module_0(
      id_4, id_11, id_13, id_5, id_3, id_4
  );
  wire id_18;
endmodule
