// Seed: 1651548572
module module_0 (
    input id_0,
    output logic id_1
);
  assign id_1 = id_0 ? 1'b0 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_5 = 1;
endmodule
