<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Encrypted Computing SDK: stages.asm_scheduler Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Encrypted Computing SDK
   </div>
   <div id="projectbrief">A modular LLVM-inspired compiler pipeline that enables FHE implementations on HW accelerators like Intel&#39;s HERACLES .</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacestages.html">stages</a></li><li class="navelem"><a class="el" href="namespacestages_1_1asm__scheduler.html">asm_scheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stages.asm_scheduler Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1XStoreAssign.html">XStoreAssign</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encapsulates a compound operation of an <code>xstore</code> instruction and a register assignment.  <a href="classstages_1_1asm__scheduler_1_1XStoreAssign.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1BundleData.html">BundleData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for a completed bundle of instructions.  <a href="classstages_1_1asm__scheduler_1_1BundleData.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1XWriteCycleTrack.html">XWriteCycleTrack</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the cycle where a write occurs to the register file by an XInstruction and which banks are being written to.  <a href="classstages_1_1asm__scheduler_1_1XWriteCycleTrack.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1CurrentrShuffleTable.html">CurrentrShuffleTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the current rShuffle routing table.  <a href="classstages_1_1asm__scheduler_1_1CurrentrShuffleTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simulates the scheduling of instructions in a dependency graph.  <a href="classstages_1_1asm__scheduler_1_1Simulation.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aee8a98ee5db873cccff1ad2a3491a979"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aee8a98ee5db873cccff1ad2a3491a979">__canScheduleInBundle</a> (instr, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation, int padding=1)</td></tr>
<tr class="memdesc:aee8a98ee5db873cccff1ad2a3491a979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if an instruction can be scheduled in the current bundle.  <a href="namespacestages_1_1asm__scheduler.html#aee8a98ee5db873cccff1ad2a3491a979">More...</a><br /></td></tr>
<tr class="separator:aee8a98ee5db873cccff1ad2a3491a979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc681ebbee707da6178b14b153a36141"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#acc681ebbee707da6178b14b153a36141">__flushVariableFromSPAD</a> (instr, int dest_hbm_addr, Variable variable, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:acc681ebbee707da6178b14b153a36141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes a variable from the SPAD to HBM.  <a href="namespacestages_1_1asm__scheduler.html#acc681ebbee707da6178b14b153a36141">More...</a><br /></td></tr>
<tr class="separator:acc681ebbee707da6178b14b153a36141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89063f62da5c4aa251435e94faccdde7"><td class="memItemLeft" align="right" valign="top">object&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a89063f62da5c4aa251435e94faccdde7">_createXStore</a> (int instr_id, int dest_spad_addr, Variable evict_variable, Variable new_variable, str comment, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:a89063f62da5c4aa251435e94faccdde7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an XStore instruction to move a variable into SPAD.  <a href="namespacestages_1_1asm__scheduler.html#a89063f62da5c4aa251435e94faccdde7">More...</a><br /></td></tr>
<tr class="separator:a89063f62da5c4aa251435e94faccdde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521e2d0f7d8f8cb9e837308abf781ea2"><td class="memItemLeft" align="right" valign="top">object&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a521e2d0f7d8f8cb9e837308abf781ea2">__flushVariableFromRegisterFile</a> (instr, int dest_spad_addr, Variable evict_variable, Variable new_variable, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:a521e2d0f7d8f8cb9e837308abf781ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes a variable from the register file to SPAD.  <a href="namespacestages_1_1asm__scheduler.html#a521e2d0f7d8f8cb9e837308abf781ea2">More...</a><br /></td></tr>
<tr class="separator:a521e2d0f7d8f8cb9e837308abf781ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9f5bac37db427cdb4463968762c732"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#abd9f5bac37db427cdb4463968762c732">scheduleXNOP</a> (instr, int idle_cycles, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation, bool force_nop=False)</td></tr>
<tr class="memdesc:abd9f5bac37db427cdb4463968762c732"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedules a NOP instruction if necessary.  <a href="namespacestages_1_1asm__scheduler.html#abd9f5bac37db427cdb4463968762c732">More...</a><br /></td></tr>
<tr class="separator:abd9f5bac37db427cdb4463968762c732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36d04802a0378434744369e397b049b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aa36d04802a0378434744369e397b049b">findSPADAddress</a> (instr, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:aa36d04802a0378434744369e397b049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finds an available SPAD address for an instruction.  <a href="namespacestages_1_1asm__scheduler.html#aa36d04802a0378434744369e397b049b">More...</a><br /></td></tr>
<tr class="separator:aa36d04802a0378434744369e397b049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5e1408e5275aec1e69f20e9386440b"><td class="memItemLeft" align="right" valign="top">object&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aab5e1408e5275aec1e69f20e9386440b">findRegister</a> (instr, int bank_idx, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation, str override_replacement_policy=None, Variable dest_var=None)</td></tr>
<tr class="memdesc:aab5e1408e5275aec1e69f20e9386440b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finds an available register for an instruction.  <a href="namespacestages_1_1asm__scheduler.html#aab5e1408e5275aec1e69f20e9386440b">More...</a><br /></td></tr>
<tr class="separator:aab5e1408e5275aec1e69f20e9386440b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa533742f9c5beabb39f7c6ce19caf24e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#aa533742f9c5beabb39f7c6ce19caf24e">loadVariableHBMToSPAD</a> (instr, Variable variable, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:aa533742f9c5beabb39f7c6ce19caf24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loads a variable from HBM to SPAD.  <a href="namespacestages_1_1asm__scheduler.html#aa533742f9c5beabb39f7c6ce19caf24e">More...</a><br /></td></tr>
<tr class="separator:aa533742f9c5beabb39f7c6ce19caf24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8873077ed071f7f43a9a09e22b485ad"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#af8873077ed071f7f43a9a09e22b485ad">hasBankWriteConflictGeneral</a> (CycleType ready_cycle, int latency, banks, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:af8873077ed071f7f43a9a09e22b485ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for bank write conflicts in general.  <a href="namespacestages_1_1asm__scheduler.html#af8873077ed071f7f43a9a09e22b485ad">More...</a><br /></td></tr>
<tr class="separator:af8873077ed071f7f43a9a09e22b485ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f8d370ccdd1a0241f4daacc26160d5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a57f8d370ccdd1a0241f4daacc26160d5">hasBankWriteConflict</a> (instr, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:a57f8d370ccdd1a0241f4daacc26160d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for bank write conflicts for a specific instruction.  <a href="namespacestages_1_1asm__scheduler.html#a57f8d370ccdd1a0241f4daacc26160d5">More...</a><br /></td></tr>
<tr class="separator:a57f8d370ccdd1a0241f4daacc26160d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4decd00e7a0c9b6948e21e1726e476"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a5f4decd00e7a0c9b6948e21e1726e476">prepareInstruction</a> (original_xinstr, <a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a> simulation)</td></tr>
<tr class="memdesc:a5f4decd00e7a0c9b6948e21e1726e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares an instruction for scheduling.  <a href="namespacestages_1_1asm__scheduler.html#a5f4decd00e7a0c9b6948e21e1726e476">More...</a><br /></td></tr>
<tr class="separator:a5f4decd00e7a0c9b6948e21e1726e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63325ce6e8bd13599fdeb3d1b4754194"><td class="memItemLeft" align="right" valign="top">(list, list, list, int)&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a63325ce6e8bd13599fdeb3d1b4754194">scheduleASMISAInstructions</a> (nx.DiGraph dependency_graph, int max_bundle_size, MemoryModel mem_model, replacement_policy, bool progress_verbose=False)</td></tr>
<tr class="memdesc:a63325ce6e8bd13599fdeb3d1b4754194"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedules ASM-ISA instructions based on a dependency graph of XInsts to minimize idle cycles.  <a href="namespacestages_1_1asm__scheduler.html#a63325ce6e8bd13599fdeb3d1b4754194">More...</a><br /></td></tr>
<tr class="separator:a63325ce6e8bd13599fdeb3d1b4754194"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ae492cf23b7dbdde8ea3b5241412bdaff"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#ae492cf23b7dbdde8ea3b5241412bdaff">Constants</a> = constants.Constants</td></tr>
<tr class="separator:ae492cf23b7dbdde8ea3b5241412bdaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b3370787e7d55809931442f1eb118a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestages_1_1asm__scheduler.html#a98b3370787e7d55809931442f1eb118a">auto_allocate</a> = True</td></tr>
<tr class="separator:a98b3370787e7d55809931442f1eb118a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="aee8a98ee5db873cccff1ad2a3491a979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee8a98ee5db873cccff1ad2a3491a979">&#9670;&nbsp;</a></span>__canScheduleInBundle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> bool stages.asm_scheduler.__canScheduleInBundle </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &#160;</td>
          <td class="paramname"><em>padding</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if an instruction can be scheduled in the current bundle. </p>
<p>Parameters: instr: The instruction to be scheduled. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context. padding (int): Extra instruction padding (like number of other instructions before this one, such as a nop).</p>
<p>Returns: bool: True if the instruction can be scheduled in the current bundle, False otherwise. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l01808">1808</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02278">stages.asm_scheduler.prepareInstruction()</a>, and <a class="el" href="asm__scheduler_8py_source.html#l02454">stages.asm_scheduler.scheduleASMISAInstructions()</a>.</p>

</div>
</div>
<a id="a521e2d0f7d8f8cb9e837308abf781ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521e2d0f7d8f8cb9e837308abf781ea2">&#9670;&nbsp;</a></span>__flushVariableFromRegisterFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> object stages.asm_scheduler.__flushVariableFromRegisterFile </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dest_spad_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Variable&#160;</td>
          <td class="paramname"><em>evict_variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Variable&#160;</td>
          <td class="paramname"><em>new_variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flushes a variable from the register file to SPAD. </p>
<p>Parameters: instr: The instruction triggering the flush. dest_spad_addr (int): The destination SPAD address. evict_variable (Variable): The variable to evict. new_variable (Variable): The variable to be allocated in register after eviction, or None to keep register free. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: object: The created XStore instruction. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l01907">1907</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="asm__scheduler_8py_source.html#l01873">stages.asm_scheduler._createXStore()</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02067">stages.asm_scheduler.findRegister()</a>.</p>

</div>
</div>
<a id="acc681ebbee707da6178b14b153a36141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc681ebbee707da6178b14b153a36141">&#9670;&nbsp;</a></span>__flushVariableFromSPAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> bool stages.asm_scheduler.__flushVariableFromSPAD </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dest_hbm_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Variable&#160;</td>
          <td class="paramname"><em>variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flushes a variable from the SPAD to HBM. </p>
<p>Parameters: instr: The instruction triggering the flush. dest_hbm_addr (int): The destination address in HBM. variable (Variable): The variable to be flushed. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: bool: True if the flush was scheduled successfully, False otherwise.</p>
<p>Raises: AssertionError: If the destination HBM address is invalid. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l01833">1833</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l01970">stages.asm_scheduler.findSPADAddress()</a>.</p>

</div>
</div>
<a id="a89063f62da5c4aa251435e94faccdde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89063f62da5c4aa251435e94faccdde7">&#9670;&nbsp;</a></span>_createXStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> object stages.asm_scheduler._createXStore </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>instr_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dest_spad_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Variable&#160;</td>
          <td class="paramname"><em>evict_variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Variable&#160;</td>
          <td class="paramname"><em>new_variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">str&#160;</td>
          <td class="paramname"><em>comment</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates an XStore instruction to move a variable into SPAD. </p>
<p>Parameters: instr_id (int): The instruction ID. dest_spad_addr (int): The destination SPAD address. evict_variable (Variable): The variable to evict. new_variable (Variable): The variable to be allocated in register after eviction, or None to keep register free. comment (str): A comment for the instruction. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: object: The created XStore instruction.</p>
<p>Raises: AssertionError: If the evict variable's register is None or if the SPAD address is invalid. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l01873">1873</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="assembler__tools_2hec-assembler-tools_2debug__tools_2xinst__timing__check_2xinst_2____init_____8py_source.html#l00019">xinst.XStore</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l01907">stages.asm_scheduler.__flushVariableFromRegisterFile()</a>, and <a class="el" href="asm__scheduler_8py_source.html#l01110">stages.asm_scheduler.Simulation.flushOutputVariableFromRegister()</a>.</p>

</div>
</div>
<a id="aab5e1408e5275aec1e69f20e9386440b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5e1408e5275aec1e69f20e9386440b">&#9670;&nbsp;</a></span>findRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> object stages.asm_scheduler.findRegister </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>bank_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">str &#160;</td>
          <td class="paramname"><em>override_replacement_policy</em> = <code>None</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Variable &#160;</td>
          <td class="paramname"><em>dest_var</em> = <code>None</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finds an available register for an instruction. </p>
<p>Parameters: instr: The instruction needing a register. bank_idx (int): The index of the register bank. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context. override_replacement_policy (str): The replacement policy to override, if any. dest_var (Variable): The variable to be allocated in register after eviction, or None to keep register free.</p>
<p>Returns: tuple: A tuple containing the ready value (int) and the register or XInstruction.</p>
<p>Raises: RuntimeError: If no SPAD address is available or if HBM is full. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l02067">2067</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="asm__scheduler_8py_source.html#l01907">stages.asm_scheduler.__flushVariableFromRegisterFile()</a>, and <a class="el" href="asm__scheduler_8py_source.html#l01970">stages.asm_scheduler.findSPADAddress()</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02278">stages.asm_scheduler.prepareInstruction()</a>.</p>

</div>
</div>
<a id="aa36d04802a0378434744369e397b049b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36d04802a0378434744369e397b049b">&#9670;&nbsp;</a></span>findSPADAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> int stages.asm_scheduler.findSPADAddress </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finds an available SPAD address for an instruction. </p>
<p>Parameters: instr: The instruction needing SPAD. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: int: The SPAD address, or -1 if no address is available.</p>
<p>Raises: RuntimeError: If no SPAD address is available or if HBM is full. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l01970">1970</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="asm__scheduler_8py_source.html#l01833">stages.asm_scheduler.__flushVariableFromSPAD()</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02067">stages.asm_scheduler.findRegister()</a>, <a class="el" href="asm__scheduler_8py_source.html#l01110">stages.asm_scheduler.Simulation.flushOutputVariableFromRegister()</a>, and <a class="el" href="asm__scheduler_8py_source.html#l02167">stages.asm_scheduler.loadVariableHBMToSPAD()</a>.</p>

</div>
</div>
<a id="a57f8d370ccdd1a0241f4daacc26160d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f8d370ccdd1a0241f4daacc26160d5">&#9670;&nbsp;</a></span>hasBankWriteConflict()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> bool stages.asm_scheduler.hasBankWriteConflict </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for bank write conflicts for a specific instruction. </p>
<p>Parameters: instr: The instruction to check. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: bool: True if there is a bank write conflict, False otherwise. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l02252">2252</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="asm__scheduler_8py_source.html#l02223">stages.asm_scheduler.hasBankWriteConflictGeneral()</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l00816">stages.asm_scheduler.Simulation.findNextInstructionToSchedule()</a>, and <a class="el" href="asm__scheduler_8py_source.html#l02278">stages.asm_scheduler.prepareInstruction()</a>.</p>

</div>
</div>
<a id="af8873077ed071f7f43a9a09e22b485ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8873077ed071f7f43a9a09e22b485ad">&#9670;&nbsp;</a></span>hasBankWriteConflictGeneral()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> bool stages.asm_scheduler.hasBankWriteConflictGeneral </td>
          <td>(</td>
          <td class="paramtype">CycleType&#160;</td>
          <td class="paramname"><em>ready_cycle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>latency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>banks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for bank write conflicts in general. </p>
<p>Parameters: ready_cycle (CycleType): The cycle when the instruction is ready. latency (int): The latency of the instruction. banks: An iterable of bank indices. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: bool: True if there is a bank write conflict, False otherwise. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l02223">2223</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02252">stages.asm_scheduler.hasBankWriteConflict()</a>.</p>

</div>
</div>
<a id="aa533742f9c5beabb39f7c6ce19caf24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa533742f9c5beabb39f7c6ce19caf24e">&#9670;&nbsp;</a></span>loadVariableHBMToSPAD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> bool stages.asm_scheduler.loadVariableHBMToSPAD </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Variable&#160;</td>
          <td class="paramname"><em>variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Loads a variable from HBM to SPAD. </p>
<p>Parameters: instr: The instruction needing the variable. variable (Variable): The variable to be loaded. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: bool: True if the variable was loaded successfully, False otherwise.</p>
<p>Raises: RuntimeError: If the variable is not found in HBM or if HBM is full. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l02167">2167</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="asm__scheduler_8py_source.html#l01970">stages.asm_scheduler.findSPADAddress()</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02278">stages.asm_scheduler.prepareInstruction()</a>.</p>

</div>
</div>
<a id="a5f4decd00e7a0c9b6948e21e1726e476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4decd00e7a0c9b6948e21e1726e476">&#9670;&nbsp;</a></span>prepareInstruction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> int stages.asm_scheduler.prepareInstruction </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>original_xinstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prepares an instruction for scheduling. </p>
<p>Parameters: original_xinstr: The original instruction to prepare. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context.</p>
<p>Returns: tuple: A tuple containing the ready value (int) and the instruction or None.</p>
<p>Raises: RuntimeError: If a variable is not in the suggested bank. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l02278">2278</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="asm__scheduler_8py_source.html#l01808">stages.asm_scheduler.__canScheduleInBundle()</a>, <a class="el" href="asm__scheduler_8py_source.html#l02067">stages.asm_scheduler.findRegister()</a>, <a class="el" href="asm__scheduler_8py_source.html#l02252">stages.asm_scheduler.hasBankWriteConflict()</a>, <a class="el" href="asm__scheduler_8py_source.html#l02167">stages.asm_scheduler.loadVariableHBMToSPAD()</a>, <a class="el" href="assembler__tools_2hec-assembler-tools_2debug__tools_2xinst__timing__check_2xinst_2____init_____8py_source.html#l00018">xinst.Move</a>, and <a class="el" href="asm__scheduler_8py_source.html#l01929">stages.asm_scheduler.scheduleXNOP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02454">stages.asm_scheduler.scheduleASMISAInstructions()</a>.</p>

</div>
</div>
<a id="a63325ce6e8bd13599fdeb3d1b4754194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63325ce6e8bd13599fdeb3d1b4754194">&#9670;&nbsp;</a></span>scheduleASMISAInstructions()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> (list, list, list, int) stages.asm_scheduler.scheduleASMISAInstructions </td>
          <td>(</td>
          <td class="paramtype">nx.DiGraph&#160;</td>
          <td class="paramname"><em>dependency_graph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_bundle_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">MemoryModel&#160;</td>
          <td class="paramname"><em>mem_model</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>replacement_policy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &#160;</td>
          <td class="paramname"><em>progress_verbose</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Schedules ASM-ISA instructions based on a dependency graph of XInsts to minimize idle cycles. </p>
<p>Parameters: dependency_graph (nx.DiGraph): The dependency directed acyclic graph of XInsts. max_bundle_size (int): Maximum number of instructions in a bundle. mem_model (MemoryModel): The memory model used in the simulation. replacement_policy: The policy used for memory replacement. progress_verbose (bool): Whether to print progress information.</p>
<p>Returns: tuple: A tuple containing lists of xinst, cinst, minst, and the total idle cycles. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l02450">2450</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="asm__scheduler_8py_source.html#l01808">stages.asm_scheduler.__canScheduleInBundle()</a>, <a class="el" href="inject__bundles_8py_source.html#l00262">inject_bundles.int</a>, <a class="el" href="asm__scheduler_8py_source.html#l02278">stages.asm_scheduler.prepareInstruction()</a>, and <a class="el" href="asm__scheduler_8py_source.html#l01929">stages.asm_scheduler.scheduleXNOP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="main_8py_source.html#l00148">main.asmisa_assembly()</a>, and <a class="el" href="he__as_8py_source.html#l00198">he_as.asmisaAssemble()</a>.</p>

</div>
</div>
<a id="abd9f5bac37db427cdb4463968762c732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9f5bac37db427cdb4463968762c732">&#9670;&nbsp;</a></span>scheduleXNOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> bool stages.asm_scheduler.scheduleXNOP </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>instr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idle_cycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html">Simulation</a>&#160;</td>
          <td class="paramname"><em>simulation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &#160;</td>
          <td class="paramname"><em>force_nop</em> = <code>False</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Schedules a NOP instruction if necessary. </p>
<p>Parameters: instr: The instruction that requires the NOP. idle_cycles (int): The number of idle cycles to schedule. simulation (<a class="el" href="classstages_1_1asm__scheduler_1_1Simulation.html" title="Simulates the scheduling of instructions in a dependency graph.">Simulation</a>): The current simulation context. force_nop (bool): Whether to force the scheduling of a NOP.</p>
<p>Returns: bool: True if the NOP was scheduled, False otherwise.</p>
<p>Raises: ValueError: If idle_cycles is not greater than 0. </p>

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l01929">1929</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

<p class="reference">References <a class="el" href="assembler__tools_2hec-assembler-tools_2debug__tools_2xinst__timing__check_2xinst_2____init_____8py_source.html#l00021">xinst.Nop</a>.</p>

<p class="reference">Referenced by <a class="el" href="asm__scheduler_8py_source.html#l02278">stages.asm_scheduler.prepareInstruction()</a>, and <a class="el" href="asm__scheduler_8py_source.html#l02454">stages.asm_scheduler.scheduleASMISAInstructions()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a98b3370787e7d55809931442f1eb118a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b3370787e7d55809931442f1eb118a">&#9670;&nbsp;</a></span>auto_allocate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool stages.asm_scheduler.auto_allocate = True</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l00036">36</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

</div>
</div>
<a id="ae492cf23b7dbdde8ea3b5241412bdaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae492cf23b7dbdde8ea3b5241412bdaff">&#9670;&nbsp;</a></span>Constants</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">stages.asm_scheduler.Constants = constants.Constants</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="asm__scheduler_8py_source.html#l00017">17</a> of file <a class="el" href="asm__scheduler_8py_source.html">asm_scheduler.py</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
