library ieee; use ieee.std_logic_1164.all;

/*module negative_to_positive_view(a, negative_flag, b);

	input wire [7:0] a;
	input wire [1:0] negative_flag;
	output reg [7:0] b;
	
	wire [7:0] new_b;
	wire [3:0] new_a;
	logic [3:0] sign;
	reg cout;
	
	comp_a1 complement(
	.num_in(a),
	.condition(sign[0]),
	.num_out(new_a));
	
	adder_4bit negativeAdder(
	.a(new_a),
	.b(sign),
	.cin(0),
	.c(new_b),
	.cout(cout));
	
	negative_bit_4 bit4(
	.a(new_b),
	.b(b));
	
	always@(a, negative_flag) begin
		if (negative_flag == 2'b00)
			sign = 4'b0001;
		else 
			sign = 4'b0000;
	end

endmodule*/
