// Seed: 3478465681
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output wand id_2,
    output wor id_3,
    output wor id_4,
    input tri1 id_5,
    input wire id_6
);
  assign id_4 = -1 - ~id_5;
  logic id_8;
  assign id_2 = 1'b0;
  wire id_9;
  assign id_4 = {id_5{1}};
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri0 id_8
);
  wire id_10;
  ;
  wire id_11;
  always_comb begin : LABEL_0
    id_0 = #1 1 | "" | 1;
  end
  assign id_10 = id_4;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_6,
      id_6,
      id_5,
      id_7
  );
endmodule
