<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4612" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4612{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4612{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4612{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4612{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4612{left:138px;bottom:998px;letter-spacing:-0.15px;}
#t6_4612{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4612{left:413px;bottom:998px;letter-spacing:-0.15px;}
#t8_4612{left:506px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4612{left:688px;bottom:998px;}
#ta_4612{left:691px;bottom:998px;letter-spacing:-0.13px;}
#tb_4612{left:81px;bottom:973px;letter-spacing:-0.16px;}
#tc_4612{left:138px;bottom:973px;letter-spacing:-0.16px;}
#td_4612{left:189px;bottom:973px;letter-spacing:-0.14px;}
#te_4612{left:413px;bottom:973px;letter-spacing:-0.14px;}
#tf_4612{left:506px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tg_4612{left:81px;bottom:949px;letter-spacing:-0.17px;}
#th_4612{left:138px;bottom:949px;letter-spacing:-0.16px;}
#ti_4612{left:189px;bottom:949px;letter-spacing:-0.15px;}
#tj_4612{left:413px;bottom:949px;letter-spacing:-0.14px;}
#tk_4612{left:506px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tl_4612{left:506px;bottom:927px;letter-spacing:-0.12px;}
#tm_4612{left:506px;bottom:910px;letter-spacing:-0.11px;}
#tn_4612{left:506px;bottom:894px;letter-spacing:-0.12px;}
#to_4612{left:506px;bottom:872px;letter-spacing:-0.12px;}
#tp_4612{left:506px;bottom:855px;letter-spacing:-0.11px;}
#tq_4612{left:506px;bottom:839px;letter-spacing:-0.12px;}
#tr_4612{left:81px;bottom:814px;letter-spacing:-0.16px;}
#ts_4612{left:138px;bottom:814px;letter-spacing:-0.15px;}
#tt_4612{left:189px;bottom:814px;letter-spacing:-0.14px;}
#tu_4612{left:413px;bottom:814px;letter-spacing:-0.15px;}
#tv_4612{left:506px;bottom:814px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_4612{left:688px;bottom:814px;}
#tx_4612{left:691px;bottom:814px;letter-spacing:-0.13px;}
#ty_4612{left:81px;bottom:790px;letter-spacing:-0.16px;}
#tz_4612{left:138px;bottom:790px;letter-spacing:-0.16px;}
#t10_4612{left:189px;bottom:790px;letter-spacing:-0.14px;}
#t11_4612{left:413px;bottom:790px;letter-spacing:-0.14px;}
#t12_4612{left:506px;bottom:790px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t13_4612{left:81px;bottom:765px;letter-spacing:-0.16px;}
#t14_4612{left:138px;bottom:765px;letter-spacing:-0.15px;}
#t15_4612{left:189px;bottom:765px;letter-spacing:-0.14px;}
#t16_4612{left:413px;bottom:765px;letter-spacing:-0.15px;}
#t17_4612{left:506px;bottom:765px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4612{left:688px;bottom:765px;}
#t19_4612{left:691px;bottom:765px;letter-spacing:-0.13px;}
#t1a_4612{left:81px;bottom:741px;letter-spacing:-0.16px;}
#t1b_4612{left:138px;bottom:741px;letter-spacing:-0.16px;}
#t1c_4612{left:189px;bottom:741px;letter-spacing:-0.14px;}
#t1d_4612{left:413px;bottom:741px;letter-spacing:-0.14px;}
#t1e_4612{left:506px;bottom:741px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1f_4612{left:81px;bottom:716px;letter-spacing:-0.15px;}
#t1g_4612{left:138px;bottom:716px;letter-spacing:-0.17px;}
#t1h_4612{left:189px;bottom:716px;letter-spacing:-0.15px;}
#t1i_4612{left:413px;bottom:716px;letter-spacing:-0.14px;}
#t1j_4612{left:506px;bottom:716px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1k_4612{left:506px;bottom:695px;letter-spacing:-0.12px;}
#t1l_4612{left:506px;bottom:678px;letter-spacing:-0.11px;}
#t1m_4612{left:506px;bottom:661px;letter-spacing:-0.12px;}
#t1n_4612{left:506px;bottom:640px;letter-spacing:-0.12px;}
#t1o_4612{left:506px;bottom:623px;letter-spacing:-0.11px;}
#t1p_4612{left:506px;bottom:606px;letter-spacing:-0.12px;}
#t1q_4612{left:81px;bottom:582px;letter-spacing:-0.15px;}
#t1r_4612{left:138px;bottom:582px;letter-spacing:-0.15px;}
#t1s_4612{left:189px;bottom:582px;letter-spacing:-0.14px;}
#t1t_4612{left:413px;bottom:582px;letter-spacing:-0.15px;}
#t1u_4612{left:506px;bottom:582px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_4612{left:688px;bottom:582px;}
#t1w_4612{left:691px;bottom:582px;letter-spacing:-0.13px;}
#t1x_4612{left:81px;bottom:558px;letter-spacing:-0.17px;}
#t1y_4612{left:138px;bottom:558px;letter-spacing:-0.16px;}
#t1z_4612{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t20_4612{left:413px;bottom:558px;letter-spacing:-0.14px;}
#t21_4612{left:506px;bottom:558px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t22_4612{left:81px;bottom:533px;letter-spacing:-0.16px;}
#t23_4612{left:138px;bottom:533px;letter-spacing:-0.16px;}
#t24_4612{left:189px;bottom:533px;letter-spacing:-0.15px;}
#t25_4612{left:413px;bottom:533px;letter-spacing:-0.14px;}
#t26_4612{left:506px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t27_4612{left:506px;bottom:512px;letter-spacing:-0.12px;word-spacing:-0.81px;}
#t28_4612{left:506px;bottom:495px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t29_4612{left:506px;bottom:478px;letter-spacing:-0.12px;}
#t2a_4612{left:506px;bottom:457px;letter-spacing:-0.12px;}
#t2b_4612{left:506px;bottom:440px;letter-spacing:-0.11px;}
#t2c_4612{left:506px;bottom:423px;letter-spacing:-0.12px;}
#t2d_4612{left:81px;bottom:399px;letter-spacing:-0.16px;}
#t2e_4612{left:138px;bottom:399px;letter-spacing:-0.15px;}
#t2f_4612{left:189px;bottom:399px;letter-spacing:-0.14px;}
#t2g_4612{left:413px;bottom:399px;letter-spacing:-0.15px;}
#t2h_4612{left:506px;bottom:399px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_4612{left:688px;bottom:399px;}
#t2j_4612{left:691px;bottom:399px;letter-spacing:-0.13px;}
#t2k_4612{left:81px;bottom:374px;letter-spacing:-0.16px;}
#t2l_4612{left:138px;bottom:374px;letter-spacing:-0.16px;}
#t2m_4612{left:189px;bottom:374px;letter-spacing:-0.14px;}
#t2n_4612{left:413px;bottom:374px;letter-spacing:-0.14px;}
#t2o_4612{left:506px;bottom:374px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2p_4612{left:81px;bottom:350px;letter-spacing:-0.17px;}
#t2q_4612{left:138px;bottom:350px;letter-spacing:-0.16px;}
#t2r_4612{left:189px;bottom:350px;letter-spacing:-0.15px;}
#t2s_4612{left:413px;bottom:350px;letter-spacing:-0.14px;}
#t2t_4612{left:506px;bottom:350px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2u_4612{left:506px;bottom:328px;letter-spacing:-0.12px;word-spacing:-0.81px;}
#t2v_4612{left:506px;bottom:312px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2w_4612{left:506px;bottom:295px;letter-spacing:-0.12px;}
#t2x_4612{left:506px;bottom:273px;letter-spacing:-0.12px;}
#t2y_4612{left:506px;bottom:257px;letter-spacing:-0.11px;}
#t2z_4612{left:506px;bottom:240px;letter-spacing:-0.12px;}
#t30_4612{left:81px;bottom:215px;letter-spacing:-0.16px;}
#t31_4612{left:138px;bottom:215px;letter-spacing:-0.16px;}
#t32_4612{left:189px;bottom:215px;letter-spacing:-0.13px;}
#t33_4612{left:413px;bottom:215px;letter-spacing:-0.15px;}
#t34_4612{left:506px;bottom:215px;letter-spacing:-0.11px;}
#t35_4612{left:506px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t36_4612{left:506px;bottom:173px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t37_4612{left:189px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t38_4612{left:265px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t39_4612{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3a_4612{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3b_4612{left:214px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3c_4612{left:429px;bottom:1063px;letter-spacing:-0.15px;}
#t3d_4612{left:431px;bottom:1046px;letter-spacing:-0.13px;}
#t3e_4612{left:630px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3f_4612{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3g_4612{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4612{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4612{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4612{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4612{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4612{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4612{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4612" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4612Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4612" style="-webkit-user-select: none;"><object width="935" height="1210" data="4612/4612.svg" type="image/svg+xml" id="pdf4612" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4612" class="t s1_4612">2-90 </span><span id="t2_4612" class="t s1_4612">Vol. 4 </span>
<span id="t3_4612" class="t s2_4612">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4612" class="t s3_4612">400H </span><span id="t5_4612" class="t s3_4612">1024 </span><span id="t6_4612" class="t s3_4612">IA32_MC0_CTL </span><span id="t7_4612" class="t s3_4612">Shared </span><span id="t8_4612" class="t s3_4612">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4612" class="t s4_4612">i</span><span id="ta_4612" class="t s3_4612">_CTL MSRs.” </span>
<span id="tb_4612" class="t s3_4612">401H </span><span id="tc_4612" class="t s3_4612">1025 </span><span id="td_4612" class="t s3_4612">IA32_MC0_STATUS </span><span id="te_4612" class="t s3_4612">Shared </span><span id="tf_4612" class="t s3_4612">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tg_4612" class="t s3_4612">402H </span><span id="th_4612" class="t s3_4612">1026 </span><span id="ti_4612" class="t s3_4612">IA32_MC0_ADDR </span><span id="tj_4612" class="t s3_4612">Shared </span><span id="tk_4612" class="t s3_4612">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tl_4612" class="t s3_4612">The IA32_MC0_ADDR register is either not implemented </span>
<span id="tm_4612" class="t s3_4612">or contains no address if the ADDRV flag in the </span>
<span id="tn_4612" class="t s3_4612">IA32_MC0_STATUS register is clear. </span>
<span id="to_4612" class="t s3_4612">When not implemented in the processor, all reads and </span>
<span id="tp_4612" class="t s3_4612">writes to this MSR will cause a general-protection </span>
<span id="tq_4612" class="t s3_4612">exception. </span>
<span id="tr_4612" class="t s3_4612">404H </span><span id="ts_4612" class="t s3_4612">1028 </span><span id="tt_4612" class="t s3_4612">IA32_MC1_CTL </span><span id="tu_4612" class="t s3_4612">Shared </span><span id="tv_4612" class="t s3_4612">See Section 16.3.2.1, “IA32_MC</span><span id="tw_4612" class="t s4_4612">i</span><span id="tx_4612" class="t s3_4612">_CTL MSRs.” </span>
<span id="ty_4612" class="t s3_4612">405H </span><span id="tz_4612" class="t s3_4612">1029 </span><span id="t10_4612" class="t s3_4612">IA32_MC1_STATUS </span><span id="t11_4612" class="t s3_4612">Shared </span><span id="t12_4612" class="t s3_4612">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t13_4612" class="t s3_4612">408H </span><span id="t14_4612" class="t s3_4612">1032 </span><span id="t15_4612" class="t s3_4612">IA32_MC2_CTL </span><span id="t16_4612" class="t s3_4612">Shared </span><span id="t17_4612" class="t s3_4612">See Section 16.3.2.1, “IA32_MC</span><span id="t18_4612" class="t s4_4612">i</span><span id="t19_4612" class="t s3_4612">_CTL MSRs.” </span>
<span id="t1a_4612" class="t s3_4612">409H </span><span id="t1b_4612" class="t s3_4612">1033 </span><span id="t1c_4612" class="t s3_4612">IA32_MC2_STATUS </span><span id="t1d_4612" class="t s3_4612">Shared </span><span id="t1e_4612" class="t s3_4612">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1f_4612" class="t s3_4612">40AH </span><span id="t1g_4612" class="t s3_4612">1034 </span><span id="t1h_4612" class="t s3_4612">IA32_MC2_ADDR </span><span id="t1i_4612" class="t s3_4612">Shared </span><span id="t1j_4612" class="t s3_4612">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1k_4612" class="t s3_4612">The IA32_MC2_ADDR register is either not implemented </span>
<span id="t1l_4612" class="t s3_4612">or contains no address if the ADDRV flag in the </span>
<span id="t1m_4612" class="t s3_4612">IA32_MC2_STATUS register is clear. </span>
<span id="t1n_4612" class="t s3_4612">When not implemented in the processor, all reads and </span>
<span id="t1o_4612" class="t s3_4612">writes to this MSR will cause a general-protection </span>
<span id="t1p_4612" class="t s3_4612">exception. </span>
<span id="t1q_4612" class="t s3_4612">40CH </span><span id="t1r_4612" class="t s3_4612">1036 </span><span id="t1s_4612" class="t s3_4612">IA32_MC3_CTL </span><span id="t1t_4612" class="t s3_4612">Shared </span><span id="t1u_4612" class="t s3_4612">See Section 16.3.2.1, “IA32_MC</span><span id="t1v_4612" class="t s4_4612">i</span><span id="t1w_4612" class="t s3_4612">_CTL MSRs.” </span>
<span id="t1x_4612" class="t s3_4612">40DH </span><span id="t1y_4612" class="t s3_4612">1037 </span><span id="t1z_4612" class="t s3_4612">IA32_MC3_STATUS </span><span id="t20_4612" class="t s3_4612">Shared </span><span id="t21_4612" class="t s3_4612">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t22_4612" class="t s3_4612">40EH </span><span id="t23_4612" class="t s3_4612">1038 </span><span id="t24_4612" class="t s3_4612">IA32_MC3_ADDR </span><span id="t25_4612" class="t s3_4612">Shared </span><span id="t26_4612" class="t s3_4612">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t27_4612" class="t s3_4612">The MSR_MC3_ADDR register is either not implemented or </span>
<span id="t28_4612" class="t s3_4612">contains no address if the ADDRV flag in the </span>
<span id="t29_4612" class="t s3_4612">MSR_MC3_STATUS register is clear. </span>
<span id="t2a_4612" class="t s3_4612">When not implemented in the processor, all reads and </span>
<span id="t2b_4612" class="t s3_4612">writes to this MSR will cause a general-protection </span>
<span id="t2c_4612" class="t s3_4612">exception. </span>
<span id="t2d_4612" class="t s3_4612">410H </span><span id="t2e_4612" class="t s3_4612">1040 </span><span id="t2f_4612" class="t s3_4612">IA32_MC4_CTL </span><span id="t2g_4612" class="t s3_4612">Shared </span><span id="t2h_4612" class="t s3_4612">See Section 16.3.2.1, “IA32_MC</span><span id="t2i_4612" class="t s4_4612">i</span><span id="t2j_4612" class="t s3_4612">_CTL MSRs.” </span>
<span id="t2k_4612" class="t s3_4612">411H </span><span id="t2l_4612" class="t s3_4612">1041 </span><span id="t2m_4612" class="t s3_4612">IA32_MC4_STATUS </span><span id="t2n_4612" class="t s3_4612">Shared </span><span id="t2o_4612" class="t s3_4612">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2p_4612" class="t s3_4612">412H </span><span id="t2q_4612" class="t s3_4612">1042 </span><span id="t2r_4612" class="t s3_4612">IA32_MC4_ADDR </span><span id="t2s_4612" class="t s3_4612">Shared </span><span id="t2t_4612" class="t s3_4612">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2u_4612" class="t s3_4612">The MSR_MC4_ADDR register is either not implemented or </span>
<span id="t2v_4612" class="t s3_4612">contains no address if the ADDRV flag in the </span>
<span id="t2w_4612" class="t s3_4612">MSR_MC4_STATUS register is clear. </span>
<span id="t2x_4612" class="t s3_4612">When not implemented in the processor, all reads and </span>
<span id="t2y_4612" class="t s3_4612">writes to this MSR will cause a general-protection </span>
<span id="t2z_4612" class="t s3_4612">exception. </span>
<span id="t30_4612" class="t s3_4612">480H </span><span id="t31_4612" class="t s3_4612">1152 </span><span id="t32_4612" class="t s3_4612">IA32_VMX_BASIC </span><span id="t33_4612" class="t s3_4612">Unique </span><span id="t34_4612" class="t s3_4612">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t35_4612" class="t s3_4612">See Table 2-2. </span>
<span id="t36_4612" class="t s3_4612">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t37_4612" class="t s5_4612">Table 2-4. </span><span id="t38_4612" class="t s5_4612">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t39_4612" class="t s6_4612">Register </span>
<span id="t3a_4612" class="t s6_4612">Address </span><span id="t3b_4612" class="t s6_4612">Register Name / Bit Fields </span>
<span id="t3c_4612" class="t s6_4612">Shared/ </span>
<span id="t3d_4612" class="t s6_4612">Unique </span><span id="t3e_4612" class="t s6_4612">Bit Description </span>
<span id="t3f_4612" class="t s6_4612">Hex </span><span id="t3g_4612" class="t s6_4612">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
