$date
	Tue Feb 15 15:00:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_DSFQ_AND $end
$var wire 1 ! q $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! q $end
$var wire 1 $ internal_state_0 $end
$var reg 1 % internal_q $end
$var integer 32 & state [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0x &
0%
0$
0#
0"
0!
$end
#80
1$
b0 &
#200
1"
#300
1#
#400
