xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Sep 25, 2025 at 04:09:42 EDT
xrun
	+xm64bit
	-sv
	-f ../02_sim/flist.f
		../00_src_wave/lfsr.sv
		../00_src_wave/sine_gen.sv
		../00_src_wave/noise_gen.sv
		../00_src_wave/single_port_RAM.sv
		../00_src_wave/wave_rec.sv
		../00_src/fir_sym_trans.sv
		../00_src/fir_top.sv
		../00_src_wave/codec_data.sv
		../00_src_wave/sin_gen_test.sv
		../01_tb/dac_tb.sv
	-timescale 1ns/1ns
	+ntb_random_seed=automatic
	+access+rcw

   User defined plus("+") options:
	+ntb_random_seed=automatic

Loading snapshot worklib.sine_gen:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RMEMNOF: $readmem error: open failed on file "../04_fir_cof/sine_wave.txt".
            File: ../00_src_wave/single_port_RAM.sv, line = 16, pos = 34
           Scope: sine_gen.sine_RAM
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 500060 NS + 0
../01_tb/dac_tb.sv:129         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Sep 25, 2025 at 04:09:43 EDT  (total: 00:00:01)
