INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/encoder_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/decoder_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/parity_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sources_1/new/parity_extra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_extra_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joanna/Desktop/systemy dedykowane/projekt/hamming.srcs/sim_1/new/parity_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_rtl_tb
