// Seed: 459571095
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6
);
  wand id_8;
  assign id_0 = id_2;
  wire id_9;
  id_10(
      .id_0(1'b0), .id_1(id_2 > id_4), .id_2(id_5#(.id_3("")) == id_2 * 1 - id_6), .id_4(id_8 == 1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2
);
  assign id_1 = id_0;
  wire id_4;
  module_0(
      id_1, id_1, id_0, id_2, id_2, id_1, id_2
  );
  wire id_5;
  id_6(
      .id_0(1), .id_1(1), .id_2(), .id_3(id_4), .id_4(1)
  );
  wire id_7 = id_4;
endmodule
