{"retracted":false,"update":{"timestamp":1487548800000,"doi":"10.1007/s10470-017-0946-y","type":"correction"},"doi":"10.1007/s10470-016-0920-0","journal":"Analog Integrated Circuits and Signal Processing","publisher":"Springer Nature","title":"Erratum to: Design of new practical phase shaping circuit using optimal poleâ€“zero interlacing algorithm for fractional order PID controller"}
