/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[7] & in_data[152]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[20]);
  assign celloutsig_1_8z = ~(in_data[100] | celloutsig_1_7z[1]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_1_3z = ~((in_data[147] | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_0z[0]));
  assign celloutsig_1_10z = ~(celloutsig_1_7z[5] ^ celloutsig_1_6z[2]);
  assign celloutsig_1_13z = { celloutsig_1_4z[0], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_4z } + celloutsig_1_1z[12:7];
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_2z } + { celloutsig_1_1z[11], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_0z[4:2], celloutsig_1_18z } + { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z };
  reg [4:0] _09_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 5'h00;
    else _09_ <= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign out_data[4:0] = _09_;
  assign celloutsig_1_18z = { celloutsig_1_6z[6:3], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z } || { in_data[113:106], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_1_11z = celloutsig_1_0z[5] & ~(celloutsig_1_1z[0]);
  assign celloutsig_1_4z = - celloutsig_1_0z[6:4];
  assign celloutsig_1_1z = in_data[139:126] | in_data[165:152];
  assign celloutsig_1_6z = { in_data[175:170], celloutsig_1_3z, celloutsig_1_2z } | celloutsig_1_1z[11:4];
  assign celloutsig_1_7z = celloutsig_1_1z[12:6] | celloutsig_1_0z[7:1];
  assign celloutsig_0_0z = | in_data[62:50];
  assign celloutsig_1_9z = ~^ { celloutsig_1_1z[13:7], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = ^ { celloutsig_1_14z[7:2], celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_5z = in_data[119:113] >> { in_data[127:125], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[68:53], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } << { in_data[36:21], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[185:178] >>> in_data[143:136];
  assign { out_data[128], out_data[99:96], out_data[50:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z };
endmodule
