{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701711805664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701711805664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 14:43:25 2023 " "Processing started: Mon Dec 04 14:43:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701711805664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711805664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711805664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701711806113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701711806113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lot.v(36) " "Verilog HDL information at Lot.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701711816232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot.v 1 1 " "Found 1 design units, including 1 entities, in source file lot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lot " "Found entity 1: Lot" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701711816234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lot_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lot_tb " "Found entity 1: lot_tb" {  } { { "lot_tb.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/lot_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701711816237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701711816240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701711816242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701711816286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lot Lot:lt " "Elaborating entity \"Lot\" for hierarchy \"Lot:lt\"" {  } { { "Top.v" "lt" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701711816288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(51) " "Verilog HDL assignment warning at Lot.v(51): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(56) " "Verilog HDL assignment warning at Lot.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(76) " "Verilog HDL assignment warning at Lot.v(76): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(88) " "Verilog HDL assignment warning at Lot.v(88): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(99) " "Verilog HDL assignment warning at Lot.v(99): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(118) " "Verilog HDL assignment warning at Lot.v(118): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "premio Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"premio\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1 Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"p1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2 Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"p2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816290 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[0\] Lot.v(36) " "Inferred latch for \"p2\[0\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[1\] Lot.v(36) " "Inferred latch for \"p2\[1\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[2\] Lot.v(36) " "Inferred latch for \"p2\[2\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[3\] Lot.v(36) " "Inferred latch for \"p2\[3\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[4\] Lot.v(36) " "Inferred latch for \"p2\[4\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[0\] Lot.v(36) " "Inferred latch for \"p1\[0\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[1\] Lot.v(36) " "Inferred latch for \"p1\[1\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[2\] Lot.v(36) " "Inferred latch for \"p1\[2\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[3\] Lot.v(36) " "Inferred latch for \"p1\[3\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[4\] Lot.v(36) " "Inferred latch for \"p1\[4\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[0\] Lot.v(43) " "Inferred latch for \"premio\[0\]\" at Lot.v(43)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[1\] Lot.v(43) " "Inferred latch for \"premio\[1\]\" at Lot.v(43)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816291 "|Top|Lot:lt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:ds " "Elaborating entity \"Display\" for hierarchy \"Display:ds\"" {  } { { "Top.v" "ds" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701711816292 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display.v(60) " "Verilog HDL Case Statement warning at Display.v(60): incomplete case statement has no default case item" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display.v(108) " "Verilog HDL Case Statement warning at Display.v(108): incomplete case statement has no default case item" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display.v(56) " "Verilog HDL Case Statement warning at Display.v(56): incomplete case statement has no default case item" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledp1 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"ledp1\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledp2 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"ledp2\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sled Display.v(165) " "Verilog HDL Always Construct warning at Display.v(165): variable \"sled\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] Display.v(48) " "Inferred latch for \"hex1\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] Display.v(48) " "Inferred latch for \"hex1\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] Display.v(48) " "Inferred latch for \"hex1\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] Display.v(48) " "Inferred latch for \"hex1\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] Display.v(48) " "Inferred latch for \"hex1\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] Display.v(48) " "Inferred latch for \"hex1\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] Display.v(48) " "Inferred latch for \"hex1\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] Display.v(48) " "Inferred latch for \"hex0\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] Display.v(48) " "Inferred latch for \"hex0\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] Display.v(48) " "Inferred latch for \"hex0\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816295 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] Display.v(48) " "Inferred latch for \"hex0\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] Display.v(48) " "Inferred latch for \"hex0\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] Display.v(48) " "Inferred latch for \"hex0\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] Display.v(48) " "Inferred latch for \"hex0\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] Display.v(48) " "Inferred latch for \"hex2\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] Display.v(48) " "Inferred latch for \"hex2\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] Display.v(48) " "Inferred latch for \"hex2\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] Display.v(48) " "Inferred latch for \"hex2\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] Display.v(48) " "Inferred latch for \"hex2\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] Display.v(48) " "Inferred latch for \"hex2\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] Display.v(48) " "Inferred latch for \"hex2\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] Display.v(48) " "Inferred latch for \"hex3\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] Display.v(48) " "Inferred latch for \"hex3\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] Display.v(48) " "Inferred latch for \"hex3\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] Display.v(48) " "Inferred latch for \"hex3\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] Display.v(48) " "Inferred latch for \"hex3\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] Display.v(48) " "Inferred latch for \"hex3\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] Display.v(48) " "Inferred latch for \"hex3\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp2\[1\] Display.v(48) " "Inferred latch for \"ledp2\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp2\[0\] Display.v(48) " "Inferred latch for \"ledp2\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp1\[1\] Display.v(48) " "Inferred latch for \"ledp1\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp1\[0\] Display.v(48) " "Inferred latch for \"ledp1\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711816296 "|Top|Display:ds"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701711816806 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[0\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[0\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[1\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[1\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[2\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[2\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[3\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[3\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[4\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[4\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[0\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[0\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[1\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[1\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[2\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[2\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[3\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[3\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[4\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[4\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|ledp1\[0\] Display:ds\|ledp1\[1\] " "Duplicate LATCH primitive \"Display:ds\|ledp1\[0\]\" merged with LATCH primitive \"Display:ds\|ledp1\[1\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|ledp2\[0\] Display:ds\|ledp2\[1\] " "Duplicate LATCH primitive \"Display:ds\|ledp2\[0\]\" merged with LATCH primitive \"Display:ds\|ledp2\[1\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701711816814 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701711816814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[6\] " "Latch Display:ds\|hex0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816816 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[5\] " "Latch Display:ds\|hex0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816816 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[4\] " "Latch Display:ds\|hex0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816816 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[3\] " "Latch Display:ds\|hex0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816816 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[2\] " "Latch Display:ds\|hex0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816816 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[1\] " "Latch Display:ds\|hex0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[0\] " "Latch Display:ds\|hex0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex1\[6\] " "Latch Display:ds\|hex1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex1\[5\] " "Latch Display:ds\|hex1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[6\] " "Latch Display:ds\|hex2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[5\] " "Latch Display:ds\|hex2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[4\] " "Latch Display:ds\|hex2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[3\] " "Latch Display:ds\|hex2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816817 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[2\] " "Latch Display:ds\|hex2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[1\] " "Latch Display:ds\|hex2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[0\] " "Latch Display:ds\|hex2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex3\[6\] " "Latch Display:ds\|hex3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex3\[5\] " "Latch Display:ds\|hex3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|ledp1\[1\] " "Latch Display:ds\|ledp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|ledp2\[1\] " "Latch Display:ds\|ledp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lot:lt\|premio\[1\] " "Latch Lot:lt\|premio\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|state\[3\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lot:lt\|premio\[0\] " "Latch Lot:lt\|premio\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|state\[3\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701711816818 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701711816818 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[3\] Lot:lt\|state\[3\]~_emulated Lot:lt\|state\[3\]~1 " "Register \"Lot:lt\|state\[3\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[3\]~_emulated\" and latch \"Lot:lt\|state\[3\]~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701711816820 "|Top|Lot:lt|state[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[2\] Lot:lt\|state\[2\]~_emulated Lot:lt\|state\[2\]~6 " "Register \"Lot:lt\|state\[2\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[2\]~_emulated\" and latch \"Lot:lt\|state\[2\]~6\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701711816820 "|Top|Lot:lt|state[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[1\] Lot:lt\|state\[1\]~_emulated Lot:lt\|state\[1\]~11 " "Register \"Lot:lt\|state\[1\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[1\]~_emulated\" and latch \"Lot:lt\|state\[1\]~11\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701711816820 "|Top|Lot:lt|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[0\] Lot:lt\|state\[0\]~_emulated Lot:lt\|state\[0\]~16 " "Register \"Lot:lt\|state\[0\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[0\]~_emulated\" and latch \"Lot:lt\|state\[0\]~16\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701711816820 "|Top|Lot:lt|state[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701711816820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701711816985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711817473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701711817600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701711817600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701711817660 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701711817660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701711817660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701711817660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701711817689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 14:43:37 2023 " "Processing ended: Mon Dec 04 14:43:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701711817689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701711817689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701711817689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701711817689 ""}
