Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_14728 at time 244857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_14728 at time 247536 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_14728 at time 404857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_14728 at time 407536 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_14728 at time 564857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_14728 at time 567536 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_14728 at time 724857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_14728 at time 727536 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[0]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[10]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[12]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[13]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[2]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[3]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_14728 at time 884857 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/mult8/LO_imag_reg[9]_LDC/TChk155_14728 at time 887536 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
