Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s272_1 (32bit) 04/18/2012 16:36 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s027 NR120403-1008/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s063_1 (32bit) 02/29/2012 09:38:16 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 04/18/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s018_1 (32bit) Feb 28 2012 22:08:25 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s225
--- Starting "Encounter v10.13-s272_1" on Thu May 19 18:58:32 2016 (mem=46.1M) ---
--- Running on ws35 (x86_64 w/Linux 2.6.18-274.17.1.el5) ---
This version was compiled on Wed Apr 18 16:36:14 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> loadConfig ../scripts/gcd.conf 0
Reading config file - ../scripts/gcd.conf
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> getenv ENCOUNTER_CONFIG_RELATIVE_CWD
<CMD> setDoAssign
<CMD> getIoFlowFlag
<CMD> create_rc_corner -name RC_corner_max -cap_table {/home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0}
<CMD> create_rc_corner -name RC_corner_min -cap_table {/home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0}
<CMD> create_library_set -name lib_max -timing {/home/m103/m103061630/lab/T18/SOCE/lib/slow.lib} -si {/home/m103/m103061630/lab/T18/SOCE/celtic/slow.cdB}
<CMD> create_library_set -name lib_min -timing {/home/m103/m103061630/lab/T18/SOCE/lib/fast.lib} -si {/home/m103/m103061630/lab/T18/SOCE/celtic/fast.cdB}
<CMD> create_constraint_mode -name func_mode -sdc_files {../design_data/gcd_SYN.sdc}
<CMD> create_delay_corner -name Delay_corner_max -library_set {lib_max} -rc_corner {RC_corner_max}
<CMD> create_delay_corner -name Delay_corner_min -library_set {lib_min} -rc_corner {RC_corner_min}
<CMD> create_analysis_view -name func_mode_max -constraint_mode {func_mode} -delay_corner {Delay_corner_max}
<CMD> create_analysis_view -name func_mode_min -constraint_mode {func_mode} -delay_corner {Delay_corner_min}
<CMD> commitConfig

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef...
Set DBUPerIGU to M2 pitch 1320.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef...
**WARN: (ENCLF-119):	the layer 'METAL1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA12' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA23' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA34' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA45' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-58):	Cell 'FILL8' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL64' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL32' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL16' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'FILL1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'RF2R1WX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'RF1R1WX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2XL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'XNOR2X1' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRXL' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX4' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (ENCLF-58):	Cell 'TLATSRX2' has been found in the database. The cell
has already been defined in another LEF file, or earlier in this
LEF file. All data except the antenna/density data will be ignored.
If the data in both cell definitions is needed, manually merge the
data into one definition.
**WARN: (EMS-62):	Message <ENCLF-58> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /home/m103/m103061630/lab/T18/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tpz973gv_6lm_cic.lef...

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/tpb973gv_6lm.lef...

Loading Lef file /home/m103/m103061630/lab/T18/SOCE/lef/antenna.lef...
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS2ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS1ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD2ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD1ANA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu May 19 19:01:58 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
viaInitial ends at Thu May 19 19:01:58 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design_data/gcd_uniquify.v'

*** Memory Usage v#1 (Current mem = 238.605M, initial mem = 46.066M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=238.6M) ***
Set top cell to gcd.
Reading max timing library '/home/m103/m103061630/lab/T18/SOCE/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'slow' 
Reading min timing library '/home/m103/m103061630/lab/T18/SOCE/lib/fast.lib' ...
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'fast' 
*** End library_loading (cpu=0.04min, mem=20.1M, fe_cpu=0.16min, fe_mem=258.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell gcd ...
*** Netlist is unique.
** info: there are 1090 modules.
** info: there are 176 stdCell insts.

*** Memory Usage v#1 (Current mem = 260.664M, initial mem = 46.066M) ***
CTE reading timing constraint file '../design_data/gcd_SYN.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../design_data/gcd_SYN.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../design_data/gcd_SYN.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=264.2M) ***
Total number of combinational cells: 265
Total number of sequential cells: 186
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "../design_data/gcd.io" ...
Adjusting Core to Left to: 5.2800. Core to Bottom to: 5.0400.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCEXT-3496):	Options '-best/-worst/-typical' specified in 'rda_Input(ui_captbl_file)' of configuration file for 'readCapTable' are obsolete. For single mode two corner analysis and optimization, use MMMC setup instead of reading multiple captables through command 'readCapTable'. The obsolete options still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use MMMC.
Reading Three Cap Table files:  -typical /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl -best /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl -worst /home/m103/m103061630/lab/T18/SOCE/tsmc018.capTbl  ...
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Cap Table was created using Encounter 04.10-p003_1.
Process name: t018s5mm_rf.
Reading EXTENDED_CAP_TABLE section completed.
Three process corner capacitance table is used.
Set qxlayermap_file as /home/m103/m103061630/lab/T18/SOCE/streamOut.map
<CMD> fit
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 1 0.8 10 10 10 10
Adjusting Core to Left to: 10.5600. Core to Bottom to: 10.0800.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> addRing -tl 1 -lt 1 -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 0.28 -width_bottom 0.28 -tr 1 -width_top 0.28 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL5 -width_right 0.28 -use_wire_group 1 -around core -jog_distance 0.56 -offset_bottom 0.56 -bl 1 -layer_top METAL5 -br 1 -rb 1 -threshold 0.56 -offset_left 0.56 -spacing_right 0.28 -lb 1 -spacing_left 0.28 -offset_right 0.56 -rt 1 -offset_top 0.56 -layer_right METAL4 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL4

The power planner created 16 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=266.4M) ***
<CMD> addRing -tl 1 -lt 1 -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 2 -width_bottom 2 -tr 1 -width_top 2 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL5 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.56 -offset_bottom 0.56 -bl 1 -layer_top METAL5 -br 1 -rb 1 -threshold 0.56 -offset_left 0.56 -spacing_right 0.28 -lb 1 -spacing_left 0.28 -offset_right 0.56 -rt 1 -offset_top 0.56 -layer_right METAL4 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL4

The power planner created 4 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=266.4M) ***
<CMD> selectWire 0.8600 4.0600 2.8600 86.6200 4 VSS
<CMD> deselectAll
<CMD> selectWire 0.8600 4.0600 2.8600 86.6200 4 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 5.4200 0.0000 5.7000 90.6400 4 VSS
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect 3.192 94.477 7.633 -9.783
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect -11.550 92.878 104.077 82.754
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect 85.073 99.094 100.880 -7.296
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect -5.511 10.110 102.124 -6.053
<CMD> deleteSelectedFromFPlan
<CMD> addRing -tl 1 -lt 1 -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 2 -width_bottom 2 -tr 1 -width_top 2 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL5 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.56 -offset_bottom 0.56 -bl 1 -layer_top METAL5 -br 1 -rb 1 -threshold 0.56 -offset_left 0.56 -spacing_right 0.28 -lb 1 -spacing_left 0.28 -offset_right 0.56 -rt 1 -offset_top 0.56 -layer_right METAL4 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL4

The power planner created 16 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=268.5M) ***
<CMD> addRing -tl 1 -lt 1 -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 2 -width_bottom 2 -tr 1 -width_top 2 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL5 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.56 -offset_bottom 0.56 -bl 1 -layer_top METAL5 -br 1 -rb 1 -threshold 0.56 -offset_left 0.56 -spacing_right 0.28 -lb 1 -spacing_left 0.28 -offset_right 0.56 -rt 1 -offset_top 0.56 -layer_right METAL4 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL4

*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=268.5M) ***
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> fit
<CMD> saveDesign Floorplan.enc
Writing Netlist "Floorplan.enc.dat/gcd.v.gz" ...
Saving configuration ...
Saving preference file Floorplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=268.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=268.7M) ***
Writing DEF file 'Floorplan.enc.dat/gcd.def.gz', current time is Thu May 19 19:12:19 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'Floorplan.enc.dat/gcd.def.gz' is written, current time is Thu May 19 19:12:19 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1 METAL5 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL5 -crossoverViaTopLayer METAL5 -targetViaBottomLayer METAL1 -nets { VSS VDD }
*** Begin SPECIAL ROUTE on Thu May 19 19:13:37 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/m103/m103061608/edahw3/EDA_LAB/run
SPECIAL ROUTE ran on machine: ws35 (Linux 2.6.18-274.17.1.el5 Xeon 1.60Ghz)

Begin option processing ...
(from .sroute_3890.conf) srouteConnectPowerBump set to false
(from .sroute_3890.conf) routeSelectNet set to "VSS VDD"
(from .sroute_3890.conf) routeSpecial set to true
(from .sroute_3890.conf) srouteConnectBlockPin set to false
(from .sroute_3890.conf) srouteConnectPadPin set to false
(from .sroute_3890.conf) srouteConnectStripe set to false
(from .sroute_3890.conf) srouteCrossoverViaTopLayer set to 5
(from .sroute_3890.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3890.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3890.conf) sroutePadPinAllPorts set to true
(from .sroute_3890.conf) sroutePreserveExistingRoutes set to true
(from .sroute_3890.conf) srouteTopLayerLimit set to 5
(from .sroute_3890.conf) srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 515.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 618 macros, 29 used
Read in 22 components
  22 core components: 22 unplaced, 0 placed, 0 fixed
Read in 38 physical pins
  38 physical pins: 0 unplaced, 0 placed, 38 fixed
Read in 21 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 82 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 30
  Number of Followpin connections: 15
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 538.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 38 io pins ...
 Updating DB with 16 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu May 19 19:13:38 2016
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu May 19 19:13:38 2016

sroute post-processing starts at Thu May 19 19:13:38 2016
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu May 19 19:13:38 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 6.34 megs
sroute: Total Peak Memory used = 275.91 megs
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 285.7M, InitMEM = 285.7M)
Start delay calculation (mem=285.684M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=289.691M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 289.7M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=289.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:06.3 mem=301.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.7 mem=308.3M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=174 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=215 #term=757 #term/net=3.52, #fixedIo=27, #floatIo=0, #fixedPin=27, #floatPin=0
stdCell: 174 single + 0 double + 0 multi
Total standard cell length = 0.8527 (mm), area = 0.0043 (mm^2)
Average module density = 0.796.
Density for the design = 0.796.
       = stdcell_area 1292 (4298 um^2) / alloc_area 1624 (5402 um^2).
Pin Density = 0.586.
            = total # of pins 757 / total Instance area 1292.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.002e+03 (1.62e+03 1.39e+03)
              Est.  stn bbox = 3.002e+03 (1.62e+03 1.39e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.8M
Iteration  2: Total net bbox = 3.002e+03 (1.62e+03 1.39e+03)
              Est.  stn bbox = 3.002e+03 (1.62e+03 1.39e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.8M
Iteration  3: Total net bbox = 2.801e+03 (1.52e+03 1.28e+03)
              Est.  stn bbox = 2.801e+03 (1.52e+03 1.28e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.8M
Iteration  4: Total net bbox = 4.127e+03 (2.29e+03 1.83e+03)
              Est.  stn bbox = 4.127e+03 (2.29e+03 1.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.8M
Iteration  5: Total net bbox = 4.501e+03 (2.33e+03 2.18e+03)
              Est.  stn bbox = 4.501e+03 (2.33e+03 2.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 309.8M
Iteration  6: Total net bbox = 5.456e+03 (3.22e+03 2.23e+03)
              Est.  stn bbox = 6.426e+03 (3.72e+03 2.71e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 309.8M
*** cost = 5.456e+03 (3.22e+03 2.23e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 138 insts, mean move: 3.07 um, max move: 9.00 um
	max move on inst (U230): (62.04, 60.48) --> (66.00, 55.44)
Placement tweakage begins.
wire length = 5.727e+03 = 3.315e+03 H + 2.412e+03 V
wire length = 5.063e+03 = 2.652e+03 H + 2.411e+03 V
Placement tweakage ends.
move report: tweak moves 90 insts, mean move: 8.23 um, max move: 26.82 um
	max move on inst (U137): (43.56, 45.36) --> (65.34, 50.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 160 insts, mean move: 6.23 um, max move: 24.84 um
	max move on inst (sub_77/U6): (19.80, 55.44) --> (39.60, 60.48)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        24.84 um
  inst (sub_77/U6) with max move: (19.8, 55.44) -> (39.6, 60.48)
  mean    (X+Y) =         6.23 um
Total instances flipped for WireLenOpt: 3
Total instances flipped, including legalization: 9
Total instances moved : 160
*** cpu=0:00:00.1   mem=310.0M  mem(used)=0.5M***
Total net length = 5.044e+03 (2.651e+03 2.393e+03) (ext = 1.273e+03)
*** End of Placement (cpu=0:00:07.1, real=0:00:07.0, mem=310.0M) ***
default core: bins with density >  0.75 =   50 % ( 2 / 4 )
*** Free Virtual Timing Model ...(mem=302.8M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=302.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
Number of multi-gpin terms=37, multi-gpins=74, moved blk term=0/0

Phase 1a route (0:00:00.0 302.8M):
Est net length = 6.067e+03um = 3.103e+03H + 2.964e+03V
Usage: (15.9%H 27.4%V) = (3.971e+03um 6.015e+03um) = (1172 1193)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 302.8M):
Usage: (15.8%H 27.4%V) = (3.958e+03um 6.015e+03um) = (1168 1193)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 302.8M):
Usage: (15.8%H 27.3%V) = (3.945e+03um 5.985e+03um) = (1164 1187)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 302.8M):
Usage: (15.8%H 27.3%V) = (3.955e+03um 5.988e+03um) = (1165 1188)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 302.8M):
Usage: (15.8%H 27.3%V) = (3.955e+03um 5.988e+03um) = (1165 1188)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.8%H 27.3%V) = (3.955e+03um 5.988e+03um) = (1165 1188)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	4	 0.88%
  2:	0	 0.00%	26	 5.70%
  3:	0	 0.00%	24	 5.26%
  4:	0	 0.00%	45	 9.87%
  5:	1	 0.21%	62	13.60%
  6:	3	 0.64%	42	 9.21%
  7:	23	 4.91%	31	 6.80%
  8:	27	 5.77%	54	11.84%
  9:	20	 4.27%	50	10.96%
 10:	47	10.04%	111	24.34%
 11:	25	 5.34%	2	 0.44%
 12:	38	 8.12%	3	 0.66%
 13:	35	 7.48%	0	 0.00%
 14:	37	 7.91%	1	 0.22%
 15:	51	10.90%	1	 0.22%
 16:	65	13.89%	0	 0.00%
 17:	62	13.25%	0	 0.00%
 18:	34	 7.26%	0	 0.00%

Global route (cpu=0.0s real=0.0s 302.8M)
Phase 1l route (0:00:00.0 302.8M):


*** After '-updateRemainTrks' operation: 

Usage: (16.5%H 28.3%V) = (4.124e+03um 6.203e+03um) = (1222 1231)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	5	 1.10%
  2:	0	 0.00%	33	 7.24%
  3:	0	 0.00%	26	 5.70%
  4:	0	 0.00%	43	 9.43%
  5:	1	 0.21%	57	12.50%
  6:	6	 1.28%	37	 8.11%
  7:	22	 4.70%	35	 7.68%
  8:	28	 5.98%	52	11.40%
  9:	20	 4.27%	52	11.40%
 10:	50	10.68%	109	23.90%
 11:	23	 4.91%	1	 0.22%
 12:	41	 8.76%	3	 0.66%
 13:	33	 7.05%	0	 0.00%
 14:	42	 8.97%	1	 0.22%
 15:	42	 8.97%	1	 0.22%
 16:	73	15.60%	0	 0.00%
 17:	57	12.18%	0	 0.00%
 18:	30	 6.41%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 302.8M) ***


Total length: 6.560e+03um, number of vias: 1497
M1(H) length: 0.000e+00um, number of vias: 730
M2(V) length: 2.385e+03um, number of vias: 615
M3(H) length: 3.000e+03um, number of vias: 141
M4(V) length: 1.020e+03um, number of vias: 11
M5(H) length: 1.544e+02um
*** Completed Phase 2 route (0:00:00.0 302.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=302.8M) ***
Peak Memory Usage was 302.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=302.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 302.8M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to ws35 58121 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 303.0M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=303.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=303.0M) ***

Extraction called for design 'gcd' of instances=174 and nets=218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 303.012M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.175  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.557%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 303.0M **
*** Starting optimizing excluded clock nets MEM= 303.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 303.0M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=303.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.175  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 303.0M **
*** Starting optFanout (303.0M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=303.0M) ***
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.795567
Start fixing timing ... (0:00:00.2 303.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 303.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.795567
*** Completed optFanout (0:00:00.4 303.0M)


------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=303.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.175  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 303.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 79.557% **

*** starting 1-st resizing pass: 153 instances 
*** starting 2-nd resizing pass: 149 instances 


** Summary: Buffer Deletion = 0 Declone = 4 Downsize = 0 Upsize = 0 **
** Density Change = 0.493% **
** Density after transform = 79.064% **
*** Finish transform (0:00:00.1) ***
density before resizing = 79.064%
density after resizing = 79.064%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   25 % ( 1 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=303.1M  mem(used)=0.0M***
*** Starting trialRoute (mem=303.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
Number of multi-gpin terms=37, multi-gpins=74, moved blk term=0/0

Phase 1a route (0:00:00.0 303.1M):
Est net length = 5.829e+03um = 2.946e+03H + 2.883e+03V
Usage: (15.2%H 26.8%V) = (3.800e+03um 5.889e+03um) = (1121 1168)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 303.6M):
Usage: (15.1%H 26.8%V) = (3.787e+03um 5.889e+03um) = (1117 1168)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 303.6M):
Usage: (15.0%H 26.8%V) = (3.766e+03um 5.874e+03um) = (1111 1165)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 303.6M):
Usage: (15.0%H 26.8%V) = (3.776e+03um 5.878e+03um) = (1112 1166)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 304.1M):
Usage: (15.0%H 26.8%V) = (3.776e+03um 5.878e+03um) = (1112 1166)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.0%H 26.8%V) = (3.776e+03um 5.878e+03um) = (1112 1166)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	5	 1.10%
  2:	0	 0.00%	27	 5.92%
  3:	0	 0.00%	16	 3.51%
  4:	0	 0.00%	49	10.75%
  5:	1	 0.21%	60	13.16%
  6:	3	 0.64%	40	 8.77%
  7:	23	 4.91%	37	 8.11%
  8:	27	 5.77%	51	11.18%
  9:	18	 3.85%	49	10.75%
 10:	45	 9.62%	115	25.22%
 11:	26	 5.56%	2	 0.44%
 12:	28	 5.98%	3	 0.66%
 13:	39	 8.33%	0	 0.00%
 14:	30	 6.41%	1	 0.22%
 15:	60	12.82%	1	 0.22%
 16:	75	16.03%	0	 0.00%
 17:	57	12.18%	0	 0.00%
 18:	36	 7.69%	0	 0.00%

Global route (cpu=0.0s real=0.0s 303.6M)
Phase 1l route (0:00:00.0 304.4M):


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 27.7%V) = (3.936e+03um 6.087e+03um) = (1167 1208)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	8	 1.75%
  2:	0	 0.00%	30	 6.58%
  3:	0	 0.00%	19	 4.17%
  4:	0	 0.00%	44	 9.65%
  5:	1	 0.21%	61	13.38%
  6:	6	 1.28%	32	 7.02%
  7:	21	 4.49%	44	 9.65%
  8:	27	 5.77%	48	10.53%
  9:	21	 4.49%	50	10.96%
 10:	43	 9.19%	113	24.78%
 11:	30	 6.41%	1	 0.22%
 12:	28	 5.98%	3	 0.66%
 13:	37	 7.91%	0	 0.00%
 14:	40	 8.55%	1	 0.22%
 15:	48	10.26%	1	 0.22%
 16:	81	17.31%	0	 0.00%
 17:	53	11.32%	0	 0.00%
 18:	32	 6.84%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 303.9M) ***


Total length: 6.303e+03um, number of vias: 1478
M1(H) length: 0.000e+00um, number of vias: 722
M2(V) length: 2.404e+03um, number of vias: 611
M3(H) length: 2.875e+03um, number of vias: 136
M4(V) length: 9.016e+02um, number of vias: 9
M5(H) length: 1.228e+02um
*** Completed Phase 2 route (0:00:00.0 303.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=303.9M) ***
Peak Memory Usage was 308.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=303.9M) ***

Extraction called for design 'gcd' of instances=170 and nets=214 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 303.941M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 303.9M, InitMEM = 303.9M)
Start delay calculation (mem=303.941M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=303.941M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 303.9M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=303.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.172  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 303.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 303.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.172  |  3.172  |  7.036  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 303.9M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD> deselectAll
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=303.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:06.3 mem=309.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.7 mem=315.7M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=170 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=211 #term=749 #term/net=3.55, #fixedIo=27, #floatIo=0, #fixedPin=27, #floatPin=0
stdCell: 170 single + 0 double + 0 multi
Total standard cell length = 0.8474 (mm), area = 0.0043 (mm^2)
Average module density = 0.791.
Density for the design = 0.791.
       = stdcell_area 1284 (4271 um^2) / alloc_area 1624 (5402 um^2).
Pin Density = 0.583.
            = total # of pins 749 / total Instance area 1284.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.863e+03 (1.51e+03 1.35e+03)
              Est.  stn bbox = 2.863e+03 (1.51e+03 1.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 316.1M
Iteration  2: Total net bbox = 2.863e+03 (1.51e+03 1.35e+03)
              Est.  stn bbox = 2.863e+03 (1.51e+03 1.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 316.1M
Iteration  3: Total net bbox = 2.842e+03 (1.54e+03 1.31e+03)
              Est.  stn bbox = 2.842e+03 (1.54e+03 1.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 316.1M
Iteration  4: Total net bbox = 4.079e+03 (2.38e+03 1.70e+03)
              Est.  stn bbox = 4.079e+03 (2.38e+03 1.70e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 316.1M
Iteration  5: Total net bbox = 4.271e+03 (2.26e+03 2.01e+03)
              Est.  stn bbox = 4.271e+03 (2.26e+03 2.01e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 316.1M
Iteration  6: Total net bbox = 5.071e+03 (3.01e+03 2.06e+03)
              Est.  stn bbox = 6.045e+03 (3.51e+03 2.54e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 316.1M
*** cost = 5.071e+03 (3.01e+03 2.06e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 142 insts, mean move: 3.45 um, max move: 10.98 um
	max move on inst (U222): (45.54, 15.12) --> (51.48, 20.16)
Placement tweakage begins.
wire length = 5.407e+03 = 3.115e+03 H + 2.292e+03 V
wire length = 4.832e+03 = 2.563e+03 H + 2.269e+03 V
Placement tweakage ends.
move report: tweak moves 105 insts, mean move: 7.39 um, max move: 28.38 um
	max move on inst (U138): (61.38, 40.32) --> (33.00, 40.32)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 158 insts, mean move: 6.49 um, max move: 28.38 um
	max move on inst (U138): (61.38, 40.32) --> (33.00, 40.32)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        28.38 um
  inst (U138) with max move: (61.38, 40.32) -> (33, 40.32)
  mean    (X+Y) =         6.49 um
Total instances flipped for WireLenOpt: 2
Total instances flipped, including legalization: 9
Total instances moved : 158
*** cpu=0:00:00.1   mem=316.2M  mem(used)=0.1M***
Total net length = 4.830e+03 (2.564e+03 2.266e+03) (ext = 1.265e+03)
*** End of Placement (cpu=0:00:07.0, real=0:00:07.0, mem=316.2M) ***
default core: bins with density >  0.75 =   25 % ( 1 / 4 )
*** Free Virtual Timing Model ...(mem=316.2M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=316.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
Number of multi-gpin terms=41, multi-gpins=82, moved blk term=0/0

Phase 1a route (0:00:00.0 316.2M):
Est net length = 5.793e+03um = 3.071e+03H + 2.722e+03V
Usage: (15.5%H 26.2%V) = (3.890e+03um 5.746e+03um) = (1145 1140)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 316.2M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.748e+03um) = (1139 1140)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 316.2M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.742e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 316.2M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.741e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 316.2M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.741e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.4%H 26.2%V) = (3.870e+03um 5.741e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	3	 0.66%
  2:	0	 0.00%	28	 6.14%
  3:	0	 0.00%	30	 6.58%
  4:	0	 0.00%	34	 7.46%
  5:	0	 0.00%	46	10.09%
  6:	9	 1.92%	46	10.09%
  7:	21	 4.49%	38	 8.33%
  8:	30	 6.41%	59	12.94%
  9:	14	 2.99%	52	11.40%
 10:	64	13.68%	113	24.78%
 11:	18	 3.85%	1	 0.22%
 12:	23	 4.91%	4	 0.88%
 13:	18	 3.85%	0	 0.00%
 14:	36	 7.69%	1	 0.22%
 15:	58	12.39%	1	 0.22%
 16:	87	18.59%	0	 0.00%
 17:	50	10.68%	0	 0.00%
 18:	40	 8.55%	0	 0.00%

Global route (cpu=0.0s real=0.0s 316.2M)
Phase 1l route (0:00:00.1 316.2M):


*** After '-updateRemainTrks' operation: 

Usage: (16.2%H 27.6%V) = (4.035e+03um 6.063e+03um) = (1195 1203)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	7	 1.54%
  2:	0	 0.00%	38	 8.33%
  3:	0	 0.00%	33	 7.24%
  4:	0	 0.00%	28	 6.14%
  5:	1	 0.21%	36	 7.89%
  6:	10	 2.14%	42	 9.21%
  7:	21	 4.49%	45	 9.87%
  8:	29	 6.20%	58	12.72%
  9:	21	 4.49%	51	11.18%
 10:	60	12.82%	110	24.12%
 11:	17	 3.63%	2	 0.44%
 12:	24	 5.13%	3	 0.66%
 13:	28	 5.98%	0	 0.00%
 14:	30	 6.41%	1	 0.22%
 15:	53	11.32%	1	 0.22%
 16:	87	18.59%	0	 0.00%
 17:	50	10.68%	0	 0.00%
 18:	37	 7.91%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 316.2M) ***


Total length: 6.304e+03um, number of vias: 1497
M1(H) length: 0.000e+00um, number of vias: 722
M2(V) length: 2.424e+03um, number of vias: 613
M3(H) length: 3.001e+03um, number of vias: 153
M4(V) length: 7.718e+02um, number of vias: 9
M5(H) length: 1.063e+02um
*** Completed Phase 2 route (0:00:00.0 316.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=316.2M) ***
Peak Memory Usage was 316.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=316.2M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 316.2M **
<CMD> setDrawView place
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to ws35 46857 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 316.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=316.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=316.4M) ***

Extraction called for design 'gcd' of instances=170 and nets=214 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 316.418M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.177  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.064%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 316.4M **
*** Starting optimizing excluded clock nets MEM= 316.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 316.4M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=326.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.177  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 326.4M **
*** Starting optFanout (326.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=326.4M) ***
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.790640
Start fixing timing ... (0:00:00.0 326.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 326.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.790640
*** Completed optFanout (0:00:00.2 326.4M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=326.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.177  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 326.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 79.064% **

*** starting 1-st resizing pass: 149 instances 
*** starting 2-nd resizing pass: 149 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 Upsize = 0 **
** Density Change = 0.000% **
** Density after transform = 79.064% **
*** Finish transform (0:00:00.1) ***
density before resizing = 79.064%
density after resizing = 79.064%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   25 % ( 1 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=326.4M  mem(used)=0.0M***
*** Starting trialRoute (mem=326.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
Number of multi-gpin terms=41, multi-gpins=82, moved blk term=0/0

Phase 1a route (0:00:00.0 326.4M):
Est net length = 5.793e+03um = 3.071e+03H + 2.722e+03V
Usage: (15.5%H 26.2%V) = (3.890e+03um 5.746e+03um) = (1145 1140)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 326.4M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.748e+03um) = (1139 1140)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 326.4M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.742e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 326.4M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.741e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 326.4M):
Usage: (15.4%H 26.2%V) = (3.870e+03um 5.741e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.4%H 26.2%V) = (3.870e+03um 5.741e+03um) = (1139 1139)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	3	 0.66%
  2:	0	 0.00%	28	 6.14%
  3:	0	 0.00%	30	 6.58%
  4:	0	 0.00%	34	 7.46%
  5:	0	 0.00%	46	10.09%
  6:	9	 1.92%	46	10.09%
  7:	21	 4.49%	38	 8.33%
  8:	30	 6.41%	59	12.94%
  9:	14	 2.99%	52	11.40%
 10:	64	13.68%	113	24.78%
 11:	18	 3.85%	1	 0.22%
 12:	23	 4.91%	4	 0.88%
 13:	18	 3.85%	0	 0.00%
 14:	36	 7.69%	1	 0.22%
 15:	58	12.39%	1	 0.22%
 16:	87	18.59%	0	 0.00%
 17:	50	10.68%	0	 0.00%
 18:	40	 8.55%	0	 0.00%

Global route (cpu=0.0s real=0.0s 326.4M)
Phase 1l route (0:00:00.0 326.4M):


*** After '-updateRemainTrks' operation: 

Usage: (16.2%H 27.6%V) = (4.035e+03um 6.063e+03um) = (1195 1203)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	7	 1.54%
  2:	0	 0.00%	38	 8.33%
  3:	0	 0.00%	33	 7.24%
  4:	0	 0.00%	28	 6.14%
  5:	1	 0.21%	36	 7.89%
  6:	10	 2.14%	42	 9.21%
  7:	21	 4.49%	45	 9.87%
  8:	29	 6.20%	58	12.72%
  9:	21	 4.49%	51	11.18%
 10:	60	12.82%	110	24.12%
 11:	17	 3.63%	2	 0.44%
 12:	24	 5.13%	3	 0.66%
 13:	28	 5.98%	0	 0.00%
 14:	30	 6.41%	1	 0.22%
 15:	53	11.32%	1	 0.22%
 16:	87	18.59%	0	 0.00%
 17:	50	10.68%	0	 0.00%
 18:	37	 7.91%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 326.4M) ***


Total length: 6.304e+03um, number of vias: 1497
M1(H) length: 0.000e+00um, number of vias: 722
M2(V) length: 2.424e+03um, number of vias: 613
M3(H) length: 3.001e+03um, number of vias: 153
M4(V) length: 7.718e+02um, number of vias: 9
M5(H) length: 1.063e+02um
*** Completed Phase 2 route (0:00:00.0 326.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=326.4M) ***
Peak Memory Usage was 326.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=326.4M) ***

Extraction called for design 'gcd' of instances=170 and nets=214 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 326.422M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 326.4M, InitMEM = 326.4M)
Start delay calculation (mem=326.422M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=326.422M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 326.4M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=326.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.177  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 326.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 326.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.177  |  3.177  |  7.046  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 326.4M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIEHI) placed: 0
INFO: Total Number of Tie Cells (TIELO) placed: 0
<CMD> createClockTreeSpec -bufferList {CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL -file Clock.ctstch 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=326.4M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=326.4M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 326.4M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.12815(V=0.1247 H=0.1316) (ff/um) [6.4075e-05]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000139286]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.122602(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.141(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.10564(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.125(ff/um) res=0.279(ohm/um) viaRes=6.4(ohm) viaCap=0.122602(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.195(ff/um) res=0.0636(ohm/um) viaRes=2.54(ohm) viaCap=0.162351(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=326.4M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (27) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=326.4M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 326.422M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=326.4M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 326.422M)

Start to trace clock trees ...
*** Begin Tracer (mem=326.4M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=326.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 326.422M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          15.12(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          957(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          52.8(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          132(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          132(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          957(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          52.8(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          2.266000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 400(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVXL) (CLKINVX1) (CLKINVX2) (CLKINVX3) (CLKINVX4) (CLKINVX8) (CLKINVX12) (CLKINVX16) (CLKINVX20) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 27
Nr.          Rising  Sync Pins  : 27
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (27-leaf) (mem=326.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=2[125,127*] N27 B4 G1 A8(8.0) L[3,3] C0/2 score=19970 cpu=0:00:00.0 mem=326M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.5, real=0:00:00.0, mem=326.4M)



**** CK_START: Update Database (mem=326.4M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=326.4M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 2.266000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 69 insts, mean move: 1.12 um, max move: 3.96 um
	max move on inst (U136): (49.50, 25.20) --> (53.46, 25.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 69 insts, mean move: 1.12 um, max move: 3.96 um
	max move on inst (U136): (49.50, 25.20) --> (53.46, 25.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.96 um
  inst (U136) with max move: (49.5, 25.2) -> (53.46, 25.2)
  mean    (X+Y) =         1.12 um
Total instances moved : 69
*** cpu=0:00:00.1   mem=326.5M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 326.484M)
**WARN: (ENCCK-6323):	The placement of U236 was moved by 3.96 microns during refinePlace. Original location : (51.48, 25.2), Refined location : (55.44, 25.2)
**WARN: (ENCCK-6323):	The placement of U232 was moved by 3.96 microns during refinePlace. Original location : (52.8, 25.2), Refined location : (56.76, 25.2)
**WARN: (ENCCK-6323):	The placement of U166 was moved by 3.96 microns during refinePlace. Original location : (44.22, 25.2), Refined location : (48.18, 25.2)
**WARN: (ENCCK-6323):	The placement of U136 was moved by 3.96 microns during refinePlace. Original location : (49.5, 25.2), Refined location : (53.46, 25.2)
**WARN: (ENCCK-6323):	The placement of U205 was moved by 3.3 microns during refinePlace. Original location : (41.58, 40.32), Refined location : (38.28, 40.32)


**INFO: Total instances moved beyond threshold limit during refinePlace are 5...


Refine place movement check finished, CPU=0:00:00.2 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=27	Sink=27)
Level 2 (Total=2	Sink=0	CLKINVX8=2)
Level 1 (Total=2	Sink=0	CLKINVX8=2)
Total Sinks		: 27

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): out_reg_1_/CK 126.6(ps)
Min trig. edge delay at sink(R): A_reg_6_/CK 125.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 125.2~126.6(ps)        0~10(ps)            
Fall Phase Delay               : 126.1~127.5(ps)        0~10(ps)            
Trig. Edge Skew                : 1.4(ps)                400(ps)             
Rise Skew                      : 1.4(ps)                
Fall Skew                      : 1.4(ps)                
Max. Rise Buffer Tran.         : 61.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 55.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 102.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 95(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 60.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 55.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 100.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 93.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 126.6 (ps)
MinTriggerDelay: 125.2 (ps)
Skew: 1.4 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=326.5M) ***
Reducing the skew of clock tree 'clk' ...

MaxTriggerDelay: 126.6 (ps)
MinTriggerDelay: 125.2 (ps)
Skew: 1.4 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=326.5M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=326.5M) ***

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=27	Sink=27)
Level 2 (Total=2	Sink=0	CLKINVX8=2)
Level 1 (Total=2	Sink=0	CLKINVX8=2)
Total Sinks		: 27

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): out_reg_1_/CK 126.6(ps)
Min trig. edge delay at sink(R): A_reg_6_/CK 125.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 125.2~126.6(ps)        0~10(ps)            
Fall Phase Delay               : 126.1~127.5(ps)        0~10(ps)            
Trig. Edge Skew                : 1.4(ps)                400(ps)             
Rise Skew                      : 1.4(ps)                
Fall Skew                      : 1.4(ps)                
Max. Rise Buffer Tran.         : 61.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 55.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 102.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 95(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 60.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 55.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 100.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 93.2(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=326.5M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=326.5M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 326.484M)

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=27	Sink=27)
Level 2 (Total=2	Sink=0	CLKINVX8=2)
Level 1 (Total=2	Sink=0	CLKINVX8=2)
Total Sinks		: 27

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): out_reg_1_/CK 126.6(ps)
Min trig. edge delay at sink(R): A_reg_6_/CK 125.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 125.2~126.6(ps)        0~10(ps)            
Fall Phase Delay               : 126.1~127.5(ps)        0~10(ps)            
Trig. Edge Skew                : 1.4(ps)                400(ps)             
Rise Skew                      : 1.4(ps)                
Fall Skew                      : 1.4(ps)                
Max. Rise Buffer Tran.         : 61.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 55.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 102.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 95(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 60.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 55.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 100.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 93.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu May 19 19:22:45 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS2ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS1ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD2ANA does not have antenna diff area.
#WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD1ANA does not have antenna diff area.
#WARNING (NRIG-39)  NanoRoute cannot route to pin A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 19 19:22:46 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 19 19:22:46 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         162           0          90    51.11%
#  Metal 2        V         147           0          90     1.11%
#  Metal 3        H         162           0          90     0.00%
#  Metal 4        V         147           0          90    10.00%
#  Metal 5        H         162           0          90    11.11%
#  --------------------------------------------------------------
#  Total                    780       0.00%  450    14.67%
#
#  5 nets (2.29%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 336.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 336.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 336.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 336.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 406 um.
#Total half perimeter of net bounding box = 238 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 0 um.
#Total wire length on LAYER METAL3 = 277 um.
#Total wire length on LAYER METAL4 = 129 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 76
#Up-Via Summary (total 76):
#           
#-----------------------
#  Metal 1           29
#  Metal 2           29
#  Metal 3           18
#-----------------------
#                    76 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 336.00 (Mb)
#Peak memory = 369.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 386 um.
#Total half perimeter of net bounding box = 238 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 25 um.
#Total wire length on LAYER METAL3 = 203 um.
#Total wire length on LAYER METAL4 = 154 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 95
#Up-Via Summary (total 95):
#           
#-----------------------
#  Metal 1           35
#  Metal 2           32
#  Metal 3           28
#-----------------------
#                    95 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.00 (Mb)
#Total memory = 339.00 (Mb)
#Peak memory = 369.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 12.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 369.00 (Mb)
#Number of warnings = 26
#Total number of warnings = 26
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 19 19:22:46 2016
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 132 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================
**WARN: (ENCCK-984):	Wire structure in Net clk is not clean.
   *** Term clk is not connected.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=27	Sink=27)
Level 2 (Total=2	Sink=0	CLKINVX8=2)
Level 1 (Total=2	Sink=0	CLKINVX8=2)
Total Sinks		: 27

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A_reg_3_/CK 128.9(ps)
Min trig. edge delay at sink(R): A_reg_6_/CK 127.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 127.5~128.9(ps)        0~10(ps)            
Fall Phase Delay               : 128.5~129.9(ps)        0~10(ps)            
Trig. Edge Skew                : 1.4(ps)                400(ps)             
Rise Skew                      : 1.4(ps)                
Fall Skew                      : 1.4(ps)                
Max. Rise Buffer Tran.         : 61.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 55.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 104.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 96.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 60.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 103.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 95.8(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
**WARN: (ENCCK-984):	Wire structure in Net clk is not clean.
   *** Term clk is not connected.
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
**WARN: (ENCCK-984):	Wire structure in Net clk is not clean.
   *** Term clk is not connected.
resized 0 standard cell(s).
inserted 0 standard cell(s).
**WARN: (ENCCK-984):	Wire structure in Net clk is not clean.
   *** Term clk is not connected.
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=338.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=338.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (ENCCK-984):	Wire structure in Net clk is not clean.
   *** Term clk is not connected.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A  clk__L1_I1/A )
Level 3 (Total=27	Sink=27)
Level 2 (Total=2	Sink=0	CLKINVX8=2)
Level 1 (Total=2	Sink=0	CLKINVX8=2)
Total Sinks		: 27

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A_reg_3_/CK 128.9(ps)
Min trig. edge delay at sink(R): A_reg_6_/CK 127.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 127.5~128.9(ps)        0~10(ps)            
Fall Phase Delay               : 128.5~129.9(ps)        0~10(ps)            
Trig. Edge Skew                : 1.4(ps)                400(ps)             
Rise Skew                      : 1.4(ps)                
Fall Skew                      : 1.4(ps)                
Max. Rise Buffer Tran.         : 61.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 55.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 104.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 96.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 60.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 103.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 95.8(ps)               0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide gcd.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          5
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:02.6, real=0:00:02.0, mem=338.3M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=338.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 5
There are 5 nets with 1 extra space.
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
There are 5 prerouted nets with extraSpace.
Number of multi-gpin terms=38, multi-gpins=76, moved blk term=0/0

Phase 1a route (0:00:00.0 338.3M):
Est net length = 5.495e+03um = 2.945e+03H + 2.550e+03V
Usage: (18.2%H 29.0%V) = (4.547e+03um 6.357e+03um) = (1343 1261)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 338.3M):
Usage: (18.1%H 29.0%V) = (4.534e+03um 6.357e+03um) = (1339 1261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 338.3M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.347e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 338.3M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 338.3M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	5	 1.10%
  2:	0	 0.00%	34	 7.46%
  3:	0	 0.00%	38	 8.33%
  4:	2	 0.43%	41	 8.99%
  5:	6	 1.28%	44	 9.65%
  6:	7	 1.50%	40	 8.77%
  7:	17	 3.63%	44	 9.65%
  8:	28	 5.98%	42	 9.21%
  9:	13	 2.78%	48	10.53%
 10:	67	14.32%	112	24.56%
 11:	22	 4.70%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	47	10.04%	0	 0.00%
 14:	47	10.04%	1	 0.22%
 15:	42	 8.97%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	37	 7.91%	0	 0.00%
 18:	37	 7.91%	0	 0.00%

Global route (cpu=0.0s real=0.0s 338.3M)
Phase 1l route (0:00:00.0 338.3M):
There are 5 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 30.2%V) = (4.700e+03um 6.626e+03um) = (1395 1315)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	9	 1.97%
  2:	0	 0.00%	46	10.09%
  3:	0	 0.00%	31	 6.80%
  4:	2	 0.43%	42	 9.21%
  5:	7	 1.50%	36	 7.89%
  6:	7	 1.50%	42	 9.21%
  7:	16	 3.42%	44	 9.65%
  8:	29	 6.20%	44	 9.65%
  9:	19	 4.06%	43	 9.43%
 10:	66	14.10%	111	24.34%
 11:	25	 5.34%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	51	10.90%	0	 0.00%
 14:	40	 8.55%	1	 0.22%
 15:	37	 7.91%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	40	 8.55%	0	 0.00%
 18:	33	 7.05%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 338.3M) ***


Total length: 6.415e+03um, number of vias: 1524
M1(H) length: 4.620e+00um, number of vias: 730
M2(V) length: 2.285e+03um, number of vias: 619
M3(H) length: 3.111e+03um, number of vias: 169
M4(V) length: 9.572e+02um, number of vias: 6
M5(H) length: 5.742e+01um
*** Completed Phase 2 route (0:00:00.0 338.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=338.3M) ***
Peak Memory Usage was 342.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.3M) ***

Extraction called for design 'gcd' of instances=174 and nets=218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.348M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree clk.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I1/A  clk__L1_I0/A )
Level 3 (Total=27	Sink=27)
Level 2 (Total=2	Sink=0	CLKINVX8=2)
Level 1 (Total=2	Sink=0	CLKINVX8=2)
Total Sinks		: 27

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A_reg_4_/CK 131.5(ps)
Min trig. edge delay at sink(R): A_reg_6_/CK 130.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 130.1~131.5(ps)        0~10(ps)            
Fall Phase Delay               : 131.3~132.7(ps)        0~10(ps)            
Trig. Edge Skew                : 1.4(ps)                400(ps)             
Rise Skew                      : 1.4(ps)                
Fall Skew                      : 1.4(ps)                
Max. Rise Buffer Tran.         : 64.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 58.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 105.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 97.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 63(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 57.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 103.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 95.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=338.3M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'clk' ...

Calculating post-route downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=338.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=338.3M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I1/A  clk__L1_I0/A )
Level 3 (Total=27	Sink=27)
Level 2 (Total=2	Sink=0	CLKINVX8=2)
Level 1 (Total=2	Sink=0	CLKINVX8=2)
Total Sinks		: 27

#
# Mode                : Setup
# Library Name        : slow
# Operating Condition : slow
# Process             : 1
# Voltage             : 1.62
# Temperature         : 125
#
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A_reg_4_/CK 131.5(ps)
Min trig. edge delay at sink(R): A_reg_6_/CK 130.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 130.1~131.5(ps)        0~10(ps)            
Fall Phase Delay               : 131.3~132.7(ps)        0~10(ps)            
Trig. Edge Skew                : 1.4(ps)                400(ps)             
Rise Skew                      : 1.4(ps)                
Fall Skew                      : 1.4(ps)                
Max. Rise Buffer Tran.         : 64.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 58.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 105.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 97.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 63(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 57.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 103.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 95.9(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.3, real=0:00:01.0, mem=338.3M) ***
**clockDesign ... cpu = 0:00:03, real = 0:00:03, mem = 338.3M **
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix gcd_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=338.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 5
There are 5 nets with 1 extra space.
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
There are 5 prerouted nets with extraSpace.
Number of multi-gpin terms=38, multi-gpins=76, moved blk term=0/0

Phase 1a route (0:00:00.0 338.3M):
Est net length = 5.495e+03um = 2.945e+03H + 2.550e+03V
Usage: (18.2%H 29.0%V) = (4.547e+03um 6.357e+03um) = (1343 1261)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 338.3M):
Usage: (18.1%H 29.0%V) = (4.534e+03um 6.357e+03um) = (1339 1261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 338.3M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.347e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 338.3M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 338.3M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	5	 1.10%
  2:	0	 0.00%	34	 7.46%
  3:	0	 0.00%	38	 8.33%
  4:	2	 0.43%	41	 8.99%
  5:	6	 1.28%	44	 9.65%
  6:	7	 1.50%	40	 8.77%
  7:	17	 3.63%	44	 9.65%
  8:	28	 5.98%	42	 9.21%
  9:	13	 2.78%	48	10.53%
 10:	67	14.32%	112	24.56%
 11:	22	 4.70%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	47	10.04%	0	 0.00%
 14:	47	10.04%	1	 0.22%
 15:	42	 8.97%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	37	 7.91%	0	 0.00%
 18:	37	 7.91%	0	 0.00%

Global route (cpu=0.0s real=0.0s 338.3M)
Phase 1l route (0:00:00.0 338.3M):
There are 5 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 30.2%V) = (4.700e+03um 6.626e+03um) = (1395 1315)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	9	 1.97%
  2:	0	 0.00%	46	10.09%
  3:	0	 0.00%	31	 6.80%
  4:	2	 0.43%	42	 9.21%
  5:	7	 1.50%	36	 7.89%
  6:	7	 1.50%	42	 9.21%
  7:	16	 3.42%	44	 9.65%
  8:	29	 6.20%	44	 9.65%
  9:	19	 4.06%	43	 9.43%
 10:	66	14.10%	111	24.34%
 11:	25	 5.34%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	51	10.90%	0	 0.00%
 14:	40	 8.55%	1	 0.22%
 15:	37	 7.91%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	40	 8.55%	0	 0.00%
 18:	33	 7.05%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 338.3M) ***


Total length: 6.415e+03um, number of vias: 1524
M1(H) length: 4.620e+00um, number of vias: 730
M2(V) length: 2.285e+03um, number of vias: 619
M3(H) length: 3.111e+03um, number of vias: 169
M4(V) length: 9.572e+02um, number of vias: 6
M5(H) length: 5.742e+01um
*** Completed Phase 2 route (0:00:00.0 338.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=338.3M) ***
Peak Memory Usage was 342.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.3M) ***

Extraction called for design 'gcd' of instances=174 and nets=218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.348M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.155  |  3.155  |  7.039  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.31 sec
Total Real time: 1.0 sec
Total Memory Usage: 345.363281 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to ws35 37368 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 360.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=360.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=360.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.155  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 360.7M **
*** Starting optimizing excluded clock nets MEM= 360.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 360.7M) ***
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=371.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.155  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 371.1M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
** Density before transform = 80.542% **

*** starting 1-st resizing pass: 149 instances 
*** starting 2-nd resizing pass: 149 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 Upsize = 0 **
** Density Change = 0.000% **
** Density after transform = 80.542% **
*** Finish transform (0:00:00.1) ***
*** Starting sequential cell resizing ***
density before resizing = 80.542%
*summary:      0 instances changed cell type
density after resizing = 80.542%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=371.0M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   25 % ( 1 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=371.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'gcd' of instances=174 and nets=218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 371.023M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 371.0M, InitMEM = 371.0M)
Start delay calculation (mem=371.023M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=371.023M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 371.0M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=371.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.155  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 371.0M **
*** Starting optFanout (371.0M)
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=371.0M) ***
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.805419
Start fixing timing ... (0:00:00.0 371.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 371.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.805419
*** Completed optFanout (0:00:00.2 371.0M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=371.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.155  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 371.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
** Density before transform = 80.542% **

*** starting 1-st resizing pass: 149 instances 
*** starting 2-nd resizing pass: 149 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 Upsize = 0 **
** Density Change = 0.000% **
** Density after transform = 80.542% **
*** Finish transform (0:00:00.1) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   25 % ( 1 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=371.0M  mem(used)=0.0M***
*** Starting trialRoute (mem=371.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 5
There are 5 nets with 1 extra space.
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
There are 5 prerouted nets with extraSpace.
Number of multi-gpin terms=38, multi-gpins=76, moved blk term=0/0

Phase 1a route (0:00:00.0 372.0M):
Est net length = 5.495e+03um = 2.945e+03H + 2.550e+03V
Usage: (18.2%H 29.0%V) = (4.547e+03um 6.357e+03um) = (1343 1261)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 373.0M):
Usage: (18.1%H 29.0%V) = (4.534e+03um 6.357e+03um) = (1339 1261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 373.0M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.347e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 373.0M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 373.5M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	5	 1.10%
  2:	0	 0.00%	34	 7.46%
  3:	0	 0.00%	38	 8.33%
  4:	2	 0.43%	41	 8.99%
  5:	6	 1.28%	44	 9.65%
  6:	7	 1.50%	40	 8.77%
  7:	17	 3.63%	44	 9.65%
  8:	28	 5.98%	42	 9.21%
  9:	13	 2.78%	48	10.53%
 10:	67	14.32%	112	24.56%
 11:	22	 4.70%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	47	10.04%	0	 0.00%
 14:	47	10.04%	1	 0.22%
 15:	42	 8.97%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	37	 7.91%	0	 0.00%
 18:	37	 7.91%	0	 0.00%

Global route (cpu=0.0s real=0.0s 372.5M)
Phase 1l route (0:00:00.0 372.5M):
There are 5 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 30.2%V) = (4.700e+03um 6.626e+03um) = (1395 1315)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	9	 1.97%
  2:	0	 0.00%	46	10.09%
  3:	0	 0.00%	31	 6.80%
  4:	2	 0.43%	42	 9.21%
  5:	7	 1.50%	36	 7.89%
  6:	7	 1.50%	42	 9.21%
  7:	16	 3.42%	44	 9.65%
  8:	29	 6.20%	44	 9.65%
  9:	19	 4.06%	43	 9.43%
 10:	66	14.10%	111	24.34%
 11:	25	 5.34%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	51	10.90%	0	 0.00%
 14:	40	 8.55%	1	 0.22%
 15:	37	 7.91%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	40	 8.55%	0	 0.00%
 18:	33	 7.05%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 371.0M) ***


Total length: 6.415e+03um, number of vias: 1524
M1(H) length: 4.620e+00um, number of vias: 730
M2(V) length: 2.285e+03um, number of vias: 619
M3(H) length: 3.111e+03um, number of vias: 169
M4(V) length: 9.572e+02um, number of vias: 6
M5(H) length: 5.742e+01um
*** Completed Phase 2 route (0:00:00.0 371.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=371.0M) ***
Peak Memory Usage was 376.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=371.0M) ***

Extraction called for design 'gcd' of instances=174 and nets=218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 371.023M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 371.0M, InitMEM = 371.0M)
Start delay calculation (mem=371.023M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=371.023M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 371.0M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=371.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.155  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 371.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 371.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.155  |  3.155  |  7.039  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 371.0M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix gcd_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=360.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 5
There are 5 nets with 1 extra space.
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
There are 5 prerouted nets with extraSpace.
Number of multi-gpin terms=38, multi-gpins=76, moved blk term=0/0

Phase 1a route (0:00:00.0 360.2M):
Est net length = 5.495e+03um = 2.945e+03H + 2.550e+03V
Usage: (18.2%H 29.0%V) = (4.547e+03um 6.357e+03um) = (1343 1261)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 360.2M):
Usage: (18.1%H 29.0%V) = (4.534e+03um 6.357e+03um) = (1339 1261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 360.2M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.347e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 360.2M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 360.2M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	5	 1.10%
  2:	0	 0.00%	34	 7.46%
  3:	0	 0.00%	38	 8.33%
  4:	2	 0.43%	41	 8.99%
  5:	6	 1.28%	44	 9.65%
  6:	7	 1.50%	40	 8.77%
  7:	17	 3.63%	44	 9.65%
  8:	28	 5.98%	42	 9.21%
  9:	13	 2.78%	48	10.53%
 10:	67	14.32%	112	24.56%
 11:	22	 4.70%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	47	10.04%	0	 0.00%
 14:	47	10.04%	1	 0.22%
 15:	42	 8.97%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	37	 7.91%	0	 0.00%
 18:	37	 7.91%	0	 0.00%

Global route (cpu=0.0s real=0.0s 360.2M)
Phase 1l route (0:00:00.0 360.2M):
There are 5 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 30.2%V) = (4.700e+03um 6.626e+03um) = (1395 1315)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	9	 1.97%
  2:	0	 0.00%	46	10.09%
  3:	0	 0.00%	31	 6.80%
  4:	2	 0.43%	42	 9.21%
  5:	7	 1.50%	36	 7.89%
  6:	7	 1.50%	42	 9.21%
  7:	16	 3.42%	44	 9.65%
  8:	29	 6.20%	44	 9.65%
  9:	19	 4.06%	43	 9.43%
 10:	66	14.10%	111	24.34%
 11:	25	 5.34%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	51	10.90%	0	 0.00%
 14:	40	 8.55%	1	 0.22%
 15:	37	 7.91%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	40	 8.55%	0	 0.00%
 18:	33	 7.05%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 360.2M) ***


Total length: 6.415e+03um, number of vias: 1524
M1(H) length: 4.620e+00um, number of vias: 730
M2(V) length: 2.285e+03um, number of vias: 619
M3(H) length: 3.111e+03um, number of vias: 169
M4(V) length: 9.572e+02um, number of vias: 6
M5(H) length: 5.742e+01um
*** Completed Phase 2 route (0:00:00.0 360.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=360.2M) ***
Peak Memory Usage was 364.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=360.2M) ***

Extraction called for design 'gcd' of instances=174 and nets=218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 360.188M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.026  |  0.263  |  0.026  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.28 sec
Total Real time: 0.0 sec
Total Memory Usage: 360.1875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to ws35 39758 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 370.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 26
Num of Inverters  : 18
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=364.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=364.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.134  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 371.3M **
*** Starting optimizing excluded clock nets MEM= 371.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 371.4M) ***
*** Starting optimizing excluded clock nets MEM= 371.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 371.4M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
** Density before transform = 80.542% **

*** starting 1-st resizing pass: 149 instances 
*** starting 2-nd resizing pass: 149 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 Upsize = 0 **
** Density Change = 0.000% **
** Density after transform = 80.542% **
*** Finish transform (0:00:00.1) ***
density before resizing = 80.542%
density after resizing = 80.542%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   50 % ( 2 / 4 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=371.4M  mem(used)=0.0M***
*** Starting trialRoute (mem=371.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 5
There are 5 nets with 1 extra space.
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
There are 5 prerouted nets with extraSpace.
Number of multi-gpin terms=38, multi-gpins=76, moved blk term=0/0

Phase 1a route (0:00:00.0 372.7M):
Est net length = 5.495e+03um = 2.945e+03H + 2.550e+03V
Usage: (18.2%H 29.0%V) = (4.547e+03um 6.357e+03um) = (1343 1261)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 373.7M):
Usage: (18.1%H 29.0%V) = (4.534e+03um 6.357e+03um) = (1339 1261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 373.7M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.347e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 373.7M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 374.2M):
Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.1%H 28.9%V) = (4.524e+03um 6.345e+03um) = (1336 1259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	5	 1.10%
  2:	0	 0.00%	34	 7.46%
  3:	0	 0.00%	38	 8.33%
  4:	2	 0.43%	41	 8.99%
  5:	6	 1.28%	44	 9.65%
  6:	7	 1.50%	40	 8.77%
  7:	17	 3.63%	44	 9.65%
  8:	28	 5.98%	42	 9.21%
  9:	13	 2.78%	48	10.53%
 10:	67	14.32%	112	24.56%
 11:	22	 4.70%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	47	10.04%	0	 0.00%
 14:	47	10.04%	1	 0.22%
 15:	42	 8.97%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	37	 7.91%	0	 0.00%
 18:	37	 7.91%	0	 0.00%

Global route (cpu=0.0s real=0.0s 373.2M)
Phase 1l route (0:00:00.1 373.2M):
There are 5 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 30.2%V) = (4.700e+03um 6.626e+03um) = (1395 1315)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.22%
  1:	0	 0.00%	9	 1.97%
  2:	0	 0.00%	46	10.09%
  3:	0	 0.00%	31	 6.80%
  4:	2	 0.43%	42	 9.21%
  5:	7	 1.50%	36	 7.89%
  6:	7	 1.50%	42	 9.21%
  7:	16	 3.42%	44	 9.65%
  8:	29	 6.20%	44	 9.65%
  9:	19	 4.06%	43	 9.43%
 10:	66	14.10%	111	24.34%
 11:	25	 5.34%	1	 0.22%
 12:	32	 6.84%	4	 0.88%
 13:	51	10.90%	0	 0.00%
 14:	40	 8.55%	1	 0.22%
 15:	37	 7.91%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	40	 8.55%	0	 0.00%
 18:	33	 7.05%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 371.4M) ***


Total length: 6.415e+03um, number of vias: 1524
M1(H) length: 4.620e+00um, number of vias: 730
M2(V) length: 2.285e+03um, number of vias: 619
M3(H) length: 3.111e+03um, number of vias: 169
M4(V) length: 9.572e+02um, number of vias: 6
M5(H) length: 5.742e+01um
*** Completed Phase 2 route (0:00:00.0 371.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=371.4M) ***
Peak Memory Usage was 377.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=371.4M) ***

Extraction called for design 'gcd' of instances=174 and nets=218 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 371.395M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 370.8M, InitMEM = 370.8M)
Start delay calculation (mem=370.754M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=371.012M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 371.0M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=371.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.134  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 371.3M **
Started binary server on port 49021

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=371.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.134  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 371.3M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 371.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.134  |  3.134  |  7.246  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 371.1M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 367.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=367.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=367.3M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   fast
*info:            DLY3X1         -   fast
*info:            DLY2X1         -   fast
*info:            DLY1X1         -   fast
*info:             BUFXL         -   fast
*info:             BUFX1         -   fast
*info:          CLKBUFX1         -   fast
*info:          CLKBUFXL         -   fast
*info:          CLKBUFX2         -   fast
*info:             BUFX2         -   fast
*info:          CLKBUFX3         -   fast
*info:             BUFX3         -   fast
*info:          CLKBUFX4         -   fast
*info:             BUFX4         -   fast
*info:          CLKBUFX8         -   fast
*info:             BUFX8         -   fast
*info:            BUFX12         -   fast
*info:            BUFX16         -   fast
*info:         CLKBUFX12         -   fast
*info:            BUFX20         -   fast
*info:         CLKBUFX16         -   fast
*info:         CLKBUFX20         -   fast
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:22, mem=361.2M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 367.0M, InitMEM = 367.0M)
Start delay calculation (mem=367.008M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=367.008M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 367.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.117 ns 
 TNS         : -0.641 ns 
 Viol paths  : 17 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:01:22, mem=367.0M)
Setting analysis mode to setup ...
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    3.134 ns      3.134 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 	3.134 ns
 reg2reg WS  : 	3.134 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 	3.134 ns 
 Viol paths  : 	0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:01:22, mem=367.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.134  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   38    |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.117  |
|           TNS (ns):| -0.641  |
|    Violating Paths:|   17    |
|          All Paths:|   38    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.542%
------------------------------------------------------------
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:01:22, mem=367.0M)
Density before buffering = 0.805 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1  	7.0   1.873/1.896 (1.400/1.400, 0.084)   0.847/0.784 (0.700/0.700, 0.084)
*Info:   DLY3X1  	7.0   1.504/1.479 (1.400/1.400, 0.084)   0.703/0.615 (0.700/0.700, 0.084)
*Info:   DLY2X1  	6.0   1.167/1.130 (1.400/1.400, 0.084)   0.566/0.469 (0.700/0.700, 0.084)
*Info:   DLY1X1  	6.0   0.851/0.849 (1.400/1.400, 0.084)   0.438/0.355 (0.700/0.700, 0.084)
*Info: 
*Info:   CLKBUFX20  	24.0   0.666/0.626 (1.400/1.400, 1.680)   0.339/0.269 (0.700/0.700, 1.680)
*Info:   CLKBUFX16  	19.0   0.690/0.639 (1.400/1.400, 1.344)   0.349/0.275 (0.700/0.700, 1.344)
*Info:   CLKBUFX12  	16.0   0.674/0.614 (1.400/1.400, 1.008)   0.343/0.263 (0.700/0.700, 1.008)
*Info:   BUFX20  	16.0   0.687/0.735 (1.400/1.400, 1.680)   0.365/0.312 (0.700/0.700, 1.680)
*Info:   BUFX16  	13.0   0.694/0.737 (1.400/1.400, 1.344)   0.368/0.312 (0.700/0.700, 1.344)
*Info:   BUFX12  	10.0   0.698/0.735 (1.400/1.400, 1.008)   0.370/0.310 (0.700/0.700, 1.008)
*Info:   BUFX8  	9.0   0.696/0.734 (1.400/1.400, 0.672)   0.370/0.309 (0.700/0.700, 0.672)
*Info:   CLKBUFX8  	7.0   0.886/0.831 (1.400/1.400, 0.672)   0.452/0.371 (0.700/0.700, 0.672)
*Info:   CLKBUFX4  	5.0   0.944/0.865 (1.400/1.400, 0.336)   0.477/0.385 (0.700/0.700, 0.336)
*Info:   BUFX4  	5.0   0.715/0.767 (1.400/1.400, 0.336)   0.375/0.325 (0.700/0.700, 0.336)
*Info:   CLKBUFXL  	4.0   0.779/0.398 (1.400/1.400, 0.042)   0.402/0.121 (0.700/0.700, 0.042)
*Info:   CLKBUFX3  	4.0   0.946/0.867 (1.400/1.400, 0.252)   0.480/0.385 (0.700/0.700, 0.252)
*Info:   CLKBUFX2  	4.0   0.964/0.804 (1.400/1.400, 0.168)   0.493/0.355 (0.700/0.700, 0.168)
*Info:   CLKBUFX1  	4.0   0.829/0.743 (1.400/1.400, 0.084)   0.425/0.333 (0.700/0.700, 0.084)
*Info:   BUFXL  	4.0   0.620/0.547 (1.400/1.400, 0.042)   0.329/0.203 (0.700/0.700, 0.042)
*Info:   BUFX3  	4.0   0.725/0.771 (1.400/1.400, 0.252)   0.379/0.324 (0.700/0.700, 0.252)
*Info:   BUFX2  	4.0   0.729/0.772 (1.400/1.400, 0.168)   0.378/0.326 (0.700/0.700, 0.168)
*Info:   BUFX1  	4.0   0.754/0.736 (1.400/1.400, 0.084)   0.392/0.301 (0.700/0.700, 0.084)
Worst hold path end point: state_reg_0_/RN net rst_n
Iter 0: Hold WNS: -0.117 Hold TNS: -0.641 #Viol Endpoints: 17 CPU: 0:00:06.0
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.024 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: A_reg_5_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.935 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:A_reg_6_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.024 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: A_reg_5_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.935 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:A_reg_6_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.024 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: A_reg_5_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.935 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:A_reg_6_/D 
--------------------------------------------------- 
Density after buffering = 0.849 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 17 nets for commit
*info: Added a total of 17 cells to fix/reduce hold violation
*info:
*info:           16 cells of type 'CLKBUFX3' used
*info:            1 cell  of type 'DLY2X1' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
Active setup views: default_view_setup 
Active hold views: default_view_hold 
*info:
*** Finished hold time fix (CPU=0:00:00.4, REAL=0:00:00.0, totSessionCpu=0:01:22, mem=367.0M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=367.0M  mem(used)=0.0M***
*** Starting trialRoute (mem=367.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 5
There are 5 nets with 1 extra space.
routingBox: (0 0) (194340 181280)
coreBox:    (21120 20160) (174340 161280)
There are 5 prerouted nets with extraSpace.
Number of multi-gpin terms=38, multi-gpins=76, moved blk term=0/0

Phase 1a route (0:00:00.0 367.0M):
Est net length = 5.896e+03um = 3.059e+03H + 2.838e+03V
Usage: (18.8%H 30.9%V) = (4.705e+03um 6.776e+03um) = (1390 1344)
Obstruct: 12 = 0 (0.0%H) + 12 (2.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 367.5M):
Usage: (18.8%H 30.9%V) = (4.692e+03um 6.775e+03um) = (1386 1344)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 367.5M):
Usage: (18.7%H 30.8%V) = (4.682e+03um 6.765e+03um) = (1383 1342)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 367.5M):
Usage: (18.7%H 30.8%V) = (4.682e+03um 6.764e+03um) = (1383 1342)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 368.0M):
Usage: (18.7%H 30.8%V) = (4.682e+03um 6.764e+03um) = (1383 1342)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.7%H 30.8%V) = (4.682e+03um 6.764e+03um) = (1383 1342)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.66%
  1:	0	 0.00%	4	 0.88%
  2:	0	 0.00%	41	 8.99%
  3:	0	 0.00%	41	 8.99%
  4:	2	 0.43%	37	 8.11%
  5:	6	 1.28%	51	11.18%
  6:	7	 1.50%	38	 8.33%
  7:	20	 4.27%	42	 9.21%
  8:	27	 5.77%	43	 9.43%
  9:	15	 3.21%	44	 9.65%
 10:	64	13.68%	105	23.03%
 11:	26	 5.56%	1	 0.22%
 12:	35	 7.48%	4	 0.88%
 13:	49	10.47%	0	 0.00%
 14:	43	 9.19%	1	 0.22%
 15:	40	 8.55%	1	 0.22%
 16:	64	13.68%	0	 0.00%
 17:	33	 7.05%	0	 0.00%
 18:	37	 7.91%	0	 0.00%

Global route (cpu=0.0s real=0.0s 367.5M)
Phase 1l route (0:00:00.0 367.5M):
There are 5 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.7%H 32.6%V) = (4.913e+03um 7.151e+03um) = (1459 1419)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.66%
  1:	0	 0.00%	14	 3.07%
  2:	0	 0.00%	51	11.18%
  3:	0	 0.00%	27	 5.92%
  4:	2	 0.43%	48	10.53%
  5:	7	 1.50%	40	 8.77%
  6:	9	 1.92%	39	 8.55%
  7:	17	 3.63%	40	 8.77%
  8:	30	 6.41%	43	 9.43%
  9:	16	 3.42%	40	 8.77%
 10:	67	14.32%	104	22.81%
 11:	31	 6.62%	1	 0.22%
 12:	34	 7.26%	4	 0.88%
 13:	57	12.18%	0	 0.00%
 14:	30	 6.41%	1	 0.22%
 15:	36	 7.69%	1	 0.22%
 16:	65	13.89%	0	 0.00%
 17:	35	 7.48%	0	 0.00%
 18:	32	 6.84%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 367.0M) ***


Total length: 6.830e+03um, number of vias: 1618
M1(H) length: 4.620e+00um, number of vias: 764
M2(V) length: 2.457e+03um, number of vias: 653
M3(H) length: 3.179e+03um, number of vias: 189
M4(V) length: 1.076e+03um, number of vias: 12
M5(H) length: 1.129e+02um
*** Completed Phase 2 route (0:00:00.0 367.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=367.0M) ***
Peak Memory Usage was 371.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=367.0M) ***

Extraction called for design 'gcd' of instances=191 and nets=235 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 361.246M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 367.0M, InitMEM = 367.0M)
Start delay calculation (mem=367.008M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=367.008M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 367.0M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 367.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 367.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.989  |  2.989  |  7.112  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.269  |  0.021  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   38    |   27    |   27    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.852%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:00.0, TOTCPU=0:00:00.8, TOTREAL=0:00:01.0, MEM=361.4M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 361.2M **
*** Finished optDesign ***
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=361.2M, init mem=361.2M)
*info: Placed = 191
*info: Unplaced = 0
Placement Density:84.85%(4584/5402)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=361.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (5) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=361.2M) ***
Start route 1 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=361.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu May 19 19:32:21 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin B_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 361.00 (Mb)
#Peak memory = 393.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 0
#72.3% of the total area is being checked for drcs
#72.3% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 386 um.
#Total half perimeter of net bounding box = 238 um.
#Total wire length on LAYER METAL1 = 5 um.
#Total wire length on LAYER METAL2 = 25 um.
#Total wire length on LAYER METAL3 = 203 um.
#Total wire length on LAYER METAL4 = 154 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total number of vias = 95
#Up-Via Summary (total 95):
#           
#-----------------------
#  Metal 1           35
#  Metal 2           32
#  Metal 3           28
#-----------------------
#                    95 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 361.00 (Mb)
#Peak memory = 393.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 361.00 (Mb)
#Peak memory = 393.00 (Mb)
#Number of warnings = 22
#Total number of warnings = 48
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 19 19:32:22 2016
#

globalDetailRoute

#Start globalDetailRoute on Thu May 19 19:32:22 2016
#
#WARNING (NRDB-976) The step 0.560000 for preferred direction tracks is smaller than the pitch 1.120000 for LAYER METAL5. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# METAL2       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# METAL4       V   Track-Pitch = 0.660    Line-2-Via Pitch = 0.560
# METAL5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.660.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu May 19 19:32:22 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu May 19 19:32:22 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         162           0          90    57.78%
#  Metal 2        V         147           0          90     1.11%
#  Metal 3        H         162           0          90     0.00%
#  Metal 4        V         147           0          90    10.00%
#  Metal 5        H         162           0          90    11.11%
#  --------------------------------------------------------------
#  Total                    780       0.00%  450    16.00%
#
#  5 nets (2.13%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 361.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      9(10.0%)      4(4.44%)      5(5.56%)      2(2.22%)   (22.2%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      9(2.28%)      4(1.01%)      5(1.27%)      2(0.51%)   (5.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 7307 um.
#Total half perimeter of net bounding box = 5084 um.
#Total wire length on LAYER METAL1 = 252 um.
#Total wire length on LAYER METAL2 = 2684 um.
#Total wire length on LAYER METAL3 = 2995 um.
#Total wire length on LAYER METAL4 = 1357 um.
#Total wire length on LAYER METAL5 = 20 um.
#Total number of vias = 1078
#Up-Via Summary (total 1078):
#           
#-----------------------
#  Metal 1          578
#  Metal 2          353
#  Metal 3          145
#  Metal 4            2
#-----------------------
#                  1078 
#
#Max overcon = 8 tracks.
#Total overcon = 5.06%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 361.00 (Mb)
#Peak memory = 393.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 365.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 5965 um.
#Total half perimeter of net bounding box = 5084 um.
#Total wire length on LAYER METAL1 = 207 um.
#Total wire length on LAYER METAL2 = 2033 um.
#Total wire length on LAYER METAL3 = 2831 um.
#Total wire length on LAYER METAL4 = 761 um.
#Total wire length on LAYER METAL5 = 133 um.
#Total number of vias = 1484
#Up-Via Summary (total 1484):
#           
#-----------------------
#  Metal 1          735
#  Metal 2          598
#  Metal 3          139
#  Metal 4           12
#-----------------------
#                  1484 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 5965 um.
#Total half perimeter of net bounding box = 5084 um.
#Total wire length on LAYER METAL1 = 207 um.
#Total wire length on LAYER METAL2 = 2033 um.
#Total wire length on LAYER METAL3 = 2831 um.
#Total wire length on LAYER METAL4 = 761 um.
#Total wire length on LAYER METAL5 = 133 um.
#Total number of vias = 1484
#Up-Via Summary (total 1484):
#           
#-----------------------
#  Metal 1          735
#  Metal 2          598
#  Metal 3          139
#  Metal 4           12
#-----------------------
#                  1484 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 365.00 (Mb)
#Peak memory = 393.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 365.00 (Mb)
#Peak memory = 393.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 19 19:32:23 2016
#
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell FILL32 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 28 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 50 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 96 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 96 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> selectWire 0.0000 83.5000 97.1700 85.5000 5 VSS
<CMD> deselectAll
<CMD> undo
<CMD> redo
<CMD> undo
<CMD> redo
<CMD> undo
<CMD> redo
<CMD> getFillerMode -quiet
<CMD> deleteFiller -cell FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1
Deleted 0 physical inst  (cell FILL64 / prefix -).
Deleted 1 physical inst  (cell FILL32 / prefix -).
Deleted 2 physical insts (cell FILL16 / prefix -).
Deleted 4 physical insts (cell FILL8 / prefix -).
Deleted 11 physical insts (cell FILL4 / prefix -).
Deleted 28 physical insts (cell FILL2 / prefix -).
Deleted 50 physical insts (cell FILL1 / prefix -).
Total physical insts deleted = 96.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell FILL32 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 28 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 50 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 96 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 96 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> addMetalFill -layer { METAL1 METAL2 METAL3 METAL4 METAL5 } -nets { VSS VDD }
Layer [M0] : Size_X changed to ( 97.170) due to window size.
Layer [M0] : Size_y changed to ( 90.640) due to window size.
Layer [M1] : Size_X changed to ( 97.170) due to window size.
Layer [M1] : Size_y changed to ( 90.640) due to window size.
Layer [M2] : Size_X changed to ( 97.170) due to window size.
Layer [M2] : Size_y changed to ( 90.640) due to window size.
Layer [M3] : Size_X changed to ( 97.170) due to window size.
Layer [M3] : Size_y changed to ( 90.640) due to window size.
Layer [M4] : Size_X changed to ( 97.170) due to window size.
Layer [M4] : Size_y changed to ( 90.640) due to window size.
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 228
Clock Nets: 5
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:01.0, peak mem : 365.73 megs
process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:00.4,  real:  0:00:01.0,  peak mem:  367.04  megs.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 367.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 7040
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 2.8M)

<CMD> verifyConnectivity -help

Usage: verifyConnectivity [-help] [-type {all|regular|special}] [-append]
                          [-dividePowerNet] [-noAntenna] [-noOpen]
                          [-noUnConnPin] [-noUnroutedNet] [-noWeakConnect]
                          [-noSoftPGConnect] [-rawViolsMark]
                          [-useVirtualConnection] [-tsv <string>]
                          [-error <integer>] [-warning <integer>] [-net <string> | -selected ] [-connLoop | -geomLoop | -geomConnect ] [-report <string> ]

-help                           # Prints out the command usage
-net <string>                   # Specifies whether to check named nets
                                # (string, optional)
-selected                       # Specifies whether to check selected nets
                                # (bool, optional)
-type {all|regular|special}     # Specifies the type of wires to verify
                                # (enum, optional)
-append                         # Displays incremental results in the Violation
                                # Browser (bool, optional)
-dividePowerNet                 # Divides power nets into four subareas for
                                # connectivity verification (bool, optional)
-connLoop                       # Checks for connectivity loops in regular
                                # wires (bool, optional)
-geomLoop                       # Checks for loop violations of regular nets
                                # using a geometrical model (bool, optional)
-geomConnect                    # Uses a geometrical model instead of the
                                # center-line model to check regular nets
                                # (bool, optional)
-noAntenna                      # Ignores violations due to unconnected wires
                                # (bool, optional)
-noOpen                         # Ignores open violations (bool, optional)
-noUnConnPin                    # Ignores unconnected-pin violations
                                # (bool, optional)
-noUnroutedNet                  # Ignores nets that are not routed
                                # (bool, optional)
-noWeakConnect                  # Disables checking for routing to more than
                                # one port of the weakly connected pin ports
                                # (bool, optional)
-noSoftPGConnect                # Disables utilizing masterslice layers in
                                # connectivity check (bool, optional)
-rawViolsMark                   # Displays violation markers for opens as the
                                # bounding box of the island (bool, optional)
-useVirtualConnection           # Implies a virtual connection for all bumps
                                # and external I/O pins of the same net
                                # (bool, optional)
-tsv <string>                   # Specifies the TSV abstract die files to
                                # verify connectivity between the current die
                                # and the adjacent dies (string, optional)
-error <integer>                # Specifies the maximum number of errors to
                                # report (int, optional)
-warning <integer>              # Specifies the maximum number of warnings to
                                # report (int, optional)
-report <string>                # Specifies the report file for connectivity
                                # violation data (string, optional)


<CMD> verifyConnectivity -type all -error 10000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 19 19:39:08 2016

Design Name: gcd
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (97.1700, 90.6400)
Error Limit = 10000; Warning Limit = 50
Check all nets
Time Elapsed: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu May 19 19:39:08 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.062M)

<CMD> verifyProcessAntenna -help

Usage: verifyProcessAntenna [-help] [-detailed] [-noMaxFloatArea] [-pgnet]
                            [-noIOPinDefault] [-error <integer>]
                            [-leffile <string>] [-maxFloatingAreaDiffNet] [-net <string> | -selected ] [-report <string> ]

-help                    # Prints out the command usage
-detailed                # Specifies the report containing all the nets
                         # (bool, optional)
-net <string>            # Specifies whether to check named nets
                         # (string, optional)
-selected                # Specifies whether to check selected nets
                         # (bool, optional)
-noMaxFloatArea          # Specifies disable verifying the max floating area
                         # violation (bool, optional)
-pgnet                   # Specifies the tie high and tie low nets for process
                         # antenna violations (bool, optional)
-noIOPinDefault          # Specifies the following LEF keyword are not applied
                         # to the I/O Pins in the design: ANTENNAINPUTGATEAREA,
                         # ANTENNAINPUTDIFFAREA, ANTENNAOUTPUTDIFFAREA
                         # (bool, optional)
-error <integer>         # Specifies the maximum number of errors to report
                         # (int, optional)
-leffile <string>        # Specifies the output lef file for process antenna
                         # data of I/O Pins in the design (string, optional)
-report <string>         # Specifies the report file for process antenna
                         # violation data (string, optional)
-maxFloatingAreaDiffNet  # Specifies verifying the max floating area between
                         # different nets (bool, optional)


<CMD> verifyProcessAntenna -report gcd.antenna.rpt -leffile gcd.antenna.lef -error 1000

******* START VERIFY ANTENNA ********
Report File: gcd.antenna.rpt
**WARN: (ENCVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Just use 'lefOut -5.5 | -5.6 fileName'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
LEF Macro File: gcd.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyProcessAntenna -report gcd.antenna.rpt -leffile gcd.a~~~~~lef -error 1000

******* START VERIFY ANTENNA ********
Report File: gcd.antenna.rpt
**WARN: (ENCVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Just use 'lefOut -5.5 | -5.6 fileName'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
LEF Macro File: gcd.a~~~~~lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyProcessAntenna -report gcd.antenna.rpt -leffile gcd.antenna.lef -error 1000

******* START VERIFY ANTENNA ********
Report File: gcd.antenna.rpt
**WARN: (ENCVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Just use 'lefOut -5.5 | -5.6 fileName'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
LEF Macro File: gcd.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveNetlist ../post_sim/gcd-sim.v
Writing Netlist "../post_sim/gcd-sim.v" ...
<CMD> saveNetlist gcd_lvs.v -hlp
Usage: saveNetlist
    saveNetlist
    <fileName>[-excludeLeafCell | -onlyLeafCell | -onlyStdCell
    | -onlyMacro | -module <moduleName>]
    [-excludeLogicalCell <cellName> | -excludeCellInst <cellName>]
    [-excludeTopCellPGPort <portName>]
    [-flat]
    [-flattenBus]
    [-ilm]
    [-includePowerGround]
    [-includePhysicalInst]
    [-includeBumpCell]
    [-includePhysicalCell <cellName>]
    [-lineLength <characters_per_line>][-omitFloatingPort]
    [-phys]
    [-replaceTieConnection]
    [-topCell]
    
   
**ERROR: (ENCSYC-194):	Incorrect usage for command 'saveNetlist'.

<CMD> saveNetlist gcd_lvs.v -includePowerGround
Writing Netlist "gcd_lvs.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> write_sdf ../post_sim/gcd.sdf
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'gcd' of instances=287 and nets=236 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design gcd.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 369.512M)
Topological Sorting (CPU = 0:00:00.0, MEM = 376.5M, InitMEM = 376.5M)
Start delay calculation (mem=376.527M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=376.527M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 376.5M, InitMEM = 376.5M)
Start delay calculation (mem=376.527M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=376.527M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 376.5M) ***
<CMD> streamOut gcd.gds -help

Usage: streamOut [-help] <gdsFileName> [-mapFile <string>] [-libName <string>]
                 [-noStructureName] [-structureName <string>] [-units <integer>]
                 [-mode <string>] [-stripes <integer>] [-outputMacros]
                 [-dieAreaAsBoundary] [-attachInstanceName <integer>]
                 [-attachNetName <integer>] [-merge <string>]
                 [-uniquifyCellNames] [-reportFile <string>] [-offset {x y}]

**ERROR: (ENCTCM-48):	"-help" is not a legal option for command "streamOut".

<CMD> streamOut gcd.gds -mapFile /home/m103/m103061630/lab/T18/SOCE/streamOut.map -libName DesignLib -structureName gcd -stripes 1 -units 1000 -mode

Usage: streamOut [-help] <gdsFileName> [-mapFile <string>] [-libName <string>]
                 [-noStructureName] [-structureName <string>] [-units <integer>]
                 [-mode <string>] [-stripes <integer>] [-outputMacros]
                 [-dieAreaAsBoundary] [-attachInstanceName <integer>]
                 [-attachNetName <integer>] [-merge <string>]
                 [-uniquifyCellNames] [-reportFile <string>] [-offset {x y}]

**ERROR: (ENCTCM-6):	Missing string value for option "-mode".  

<CMD> lefOut gcd.lef
Encounter terminated by internal (ABORT) error/signal...
*** Stack trace:
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(syStackTrace+0x145)[0xf58655d]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter[0x8f3b687]
[0xffffe600]
[0xffffe410]
/lib/libc.so.6(gsignal+0x50)[0x7f5df0]
/lib/libc.so.6(abort+0x101)[0x7f7701]
/lib/libc.so.6[0x82e3ab]
/lib/libc.so.6[0x8366c5]
/lib/libc.so.6(cfree+0x59)[0x836b09]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(syFreeArray+0x15)[0xf58da14]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter[0xc96ebe6]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter[0xc9725fa]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(_Z17riLefOutTopCell_2P8_IO_FILEPcccccPiccS2_icP7dbsListi+0x10a9)[0xc975049]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter[0x90a4bc3]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(TclInvokeStringCommand+0x4f)[0x10bff10f]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0x10c00126]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter[0x10c265ce]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0x10c25b33]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0x10c01456]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(Tcl_RecordAndEvalObj+0xb4)[0x10c33ae4]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(Tcl_RecordAndEval+0x4d)[0x10c339ad]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(_Z17rdaEditCmdLineEndPc+0x298)[0x8ec1508]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(_Z9elEndLinev+0x11b)[0xd3c073b]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(_Z21el_callback_read_charv+0x273)[0xd3c4aa3]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter[0x10c6fc02]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(Tcl_ServiceEvent+0x99)[0x10c4d5c9]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(Tcl_DoOneEvent+0x136)[0x10c4d966]
/usr/cad/cadence/EDI/cur/tools/lib/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0xae)[0xf63d50cc]
/usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x49)[0xf6ddb4d9]
/usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xfa)[0xf6ddb92a]
/usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xaf)[0xf6dddcef]
/usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtGui.so.4(_ZN12QApplication4execEv+0x27)[0xf70a7a47]
/usr/cad/cadence/EDI/cur/tools/lib/libtq.so(_ZN13TqApplication4execEv+0x318)[0xf63d75e8]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(_Z7fe_mainiPPc+0x1ef)[0x8ebf67f]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter(main+0x5f)[0x8ebf88f]
/lib/libc.so.6(__libc_start_main+0xdc)[0x7e2e9c]
/usr/cad/cadence/EDI/cur/tools/fe/bin/32bit/encounter[0x8ebf2d1]
========================================
               pstack
========================================
Thread 4 (Thread 0xf51ceb90 (LWP 3937)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x00935346 in nanosleep () from /lib/libpthread.so.0
#2  0x0992f603 in rdaiLicRecheck(void*) ()
#3  0x0092d832 in start_thread () from /lib/libpthread.so.0
#4  0x0089f46e in clone () from /lib/libc.so.6
Thread 3 (Thread 0xf476eb90 (LWP 3939)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x00898001 in select () from /lib/libc.so.6
#2  0x10c7017c in NotifierThreadProc ()
#3  0x0092d832 in start_thread () from /lib/libpthread.so.0
#4  0x0089f46e in clone () from /lib/libc.so.6
Thread 2 (Thread 0xf3d6db90 (LWP 3940)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x00935c9e in do_sigwait () from /lib/libpthread.so.0
#2  0x00935d3f in sigwait () from /lib/libpthread.so.0
#3  0x08f3bb44 in ctrlCHandle(void*) ()
#4  0x0092d832 in start_thread () from /lib/libpthread.so.0
#5  0x0089f46e in clone () from /lib/libc.so.6
Thread 1 (Thread 0xf5ccb7d0 (LWP 3890)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x0085e85b in waitpid () from /lib/libc.so.6
#2  0x0080319b in do_system () from /lib/libc.so.6
#3  0x00803532 in system () from /lib/libc.so.6
#4  0x00935efd in system () from /lib/libpthread.so.0
#5  0x0f5865c3 in syStackTrace ()
#6  0x08f3b687 in rdaiErrorHandler(int, siginfo*, void*) ()
#7  <signal handler called>
#8  0xffffe410 in __kernel_vsyscall ()
#9  0x007f5df0 in raise () from /lib/libc.so.6
#10 0x007f7701 in abort () from /lib/libc.so.6
#11 0x0082e3ab in __libc_message () from /lib/libc.so.6
#12 0x008366c5 in _int_free () from /lib/libc.so.6
#13 0x00836b09 in free () from /lib/libc.so.6
#14 0x0f58da14 in syFreeArray ()
#15 0x0c96ebe6 in riiInverseBox(sysBox, sysBox*, int, char*, _IO_FILE*, int, sysLoc) ()
#16 0x0c9725fa in riiDumpInverseBlockage(_IO_FILE*, dbsCell*, char, int*, sysLoc, char, char, int, char, dbsList*, int) ()
#17 0x0c975049 in riLefOutTopCell_2(_IO_FILE*, char*, char, char, char, char, int*, char, char, int*, int, char, dbsList*, int) ()
#18 0x090a4bc3 in trniLefOutCmd ()
#19 0x10bff10f in TclInvokeStringCommand ()
#20 0x10c00126 in TclEvalObjvInternal ()
#21 0x10c265ce in TclExecuteByteCode ()
#22 0x10c25b33 in TclCompEvalObj ()
#23 0x10c01456 in Tcl_EvalObjEx ()
#24 0x10c33ae4 in Tcl_RecordAndEvalObj ()
#25 0x10c339ad in Tcl_RecordAndEval ()
#26 0x08ec1508 in rdaEditCmdLineEnd(char*) ()
#27 0x0d3c073b in elEndLine() ()
#28 0x0d3c4aa3 in el_callback_read_char() ()
#29 0x10c6fc02 in FileHandlerEventProc ()
#30 0x10c4d5c9 in Tcl_ServiceEvent ()
#31 0x10c4d966 in Tcl_DoOneEvent ()
#32 0xf63d50cc in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /usr/cad/cadence/EDI/cur/tools/lib/libtq.so
#33 0xf6ddb4d9 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4
#34 0xf6ddb92a in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4
#35 0xf6dddcef in QCoreApplication::exec() () from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4
#36 0xf70a7a47 in QApplication::exec() () from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtGui.so.4
#37 0xf63d75e8 in TqApplication::exec() () from /usr/cad/cadence/EDI/cur/tools/lib/libtq.so
#38 0x08ebf67f in fe_main(int, char**) ()
#39 0x08ebf88f in main ()
========================================
                gdb
========================================
Using: gdb
[Thread debugging using libthread_db enabled]
[New Thread 0xf3d6db90 (LWP 3940)]
[New Thread 0xf476eb90 (LWP 3939)]
[New Thread 0xf51ceb90 (LWP 3937)]
0xffffe410 in __kernel_vsyscall ()

Thread 4 (Thread 0xf51ceb90 (LWP 3937)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x00935346 in nanosleep () from /lib/libpthread.so.0
#2  0x0992f603 in rdaiLicRecheck(void*) ()
#3  0x0092d832 in start_thread () from /lib/libpthread.so.0
#4  0x0089f46e in clone () from /lib/libc.so.6

Thread 3 (Thread 0xf476eb90 (LWP 3939)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x00898001 in select () from /lib/libc.so.6
#2  0x10c7017c in NotifierThreadProc ()
#3  0x0092d832 in start_thread () from /lib/libpthread.so.0
#4  0x0089f46e in clone () from /lib/libc.so.6

Thread 2 (Thread 0xf3d6db90 (LWP 3940)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x00935c9e in do_sigwait () from /lib/libpthread.so.0
#2  0x00935d3f in sigwait () from /lib/libpthread.so.0
#3  0x08f3bb44 in ctrlCHandle(void*) ()
#4  0x0092d832 in start_thread () from /lib/libpthread.so.0
#5  0x0089f46e in clone () from /lib/libc.so.6

Thread 1 (Thread 0xf5ccb7d0 (LWP 3890)):
#0  0xffffe410 in __kernel_vsyscall ()
#1  0x0085e85b in waitpid () from /lib/libc.so.6
#2  0x0080319b in do_system () from /lib/libc.so.6
#3  0x00803532 in system () from /lib/libc.so.6
#4  0x00935efd in system () from /lib/libpthread.so.0
#5  0x0f5865c3 in syStackTrace ()
#6  0x08f3b687 in rdaiErrorHandler(int, siginfo*, void*) ()
#7  <signal handler called>
#8  0xffffe410 in __kernel_vsyscall ()
#9  0x007f5df0 in raise () from /lib/libc.so.6
#10 0x007f7701 in abort () from /lib/libc.so.6
#11 0x0082e3ab in __libc_message () from /lib/libc.so.6
#12 0x008366c5 in _int_free () from /lib/libc.so.6
#13 0x00836b09 in free () from /lib/libc.so.6
#14 0x0f58da14 in syFreeArray ()
#15 0x0c96ebe6 in riiInverseBox(sysBox, sysBox*, int, char*, _IO_FILE*, int, sysLoc) ()
#16 0x0c9725fa in riiDumpInverseBlockage(_IO_FILE*, dbsCell*, char, int*, sysLoc, char, char, int, char, dbsList*, int) ()
#17 0x0c975049 in riLefOutTopCell_2(_IO_FILE*, char*, char, char, char, char, int*, char, char, int*, int, char, dbsList*, int) ()
#18 0x090a4bc3 in trniLefOutCmd ()
#19 0x10bff10f in TclInvokeStringCommand ()
#20 0x10c00126 in TclEvalObjvInternal ()
#21 0x10c265ce in TclExecuteByteCode ()
#22 0x10c25b33 in TclCompEvalObj ()
#23 0x10c01456 in Tcl_EvalObjEx ()
#24 0x10c33ae4 in Tcl_RecordAndEvalObj ()
#25 0x10c339ad in Tcl_RecordAndEval ()
#26 0x08ec1508 in rdaEditCmdLineEnd(char*) ()
#27 0x0d3c073b in elEndLine() ()
#28 0x0d3c4aa3 in el_callback_read_char() ()
#29 0x10c6fc02 in FileHandlerEventProc ()
#30 0x10c4d5c9 in Tcl_ServiceEvent ()
#31 0x10c4d966 in Tcl_DoOneEvent ()
#32 0xf63d50cc in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /usr/cad/cadence/EDI/cur/tools/lib/libtq.so
#33 0xf6ddb4d9 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4
#34 0xf6ddb92a in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) ()
   from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4
#35 0xf6dddcef in QCoreApplication::exec() ()
   from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtCore.so.4
#36 0xf70a7a47 in QApplication::exec() ()
   from /usr/cad/cadence/EDI/cur/tools/Qt/32bit/lib/libQtGui.so.4
#37 0xf63d75e8 in TqApplication::exec() ()
   from /usr/cad/cadence/EDI/cur/tools/lib/libtq.so
#38 0x08ebf67f in fe_main(int, char**) ()
#39 0x08ebf88f in main ()
A debugging session is active.

	Inferior 1 [process 3890] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]

*** INTERRUPTED *** [signal 1]
3890: No such process
