// Seed: 1659403608
module module_0;
  if (-1) wire \id_1 ;
  ;
  wire id_2 [-1 : 1] id_3 = 1;
  wor id_4 = 1;
  wand id_5 = id_4 & -1'b0;
  logic id_6;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4
    , id_17,
    output supply0 id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    output wor id_13,
    output supply0 id_14,
    output supply1 id_15
);
  assign id_7 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
