Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/nahshal/Documents/Nahshal_ISE_Design/And_Gate/And_gate_test_isim_beh.exe" -prj "/home/nahshal/Documents/Nahshal_ISE_Design/And_Gate/And_gate_test_beh.prj" "work.And_gate_test" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/And_Gate/And_Gate_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/Nahshal_ISE_Design/And_Gate/And_gate_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83268 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity And_Gate_rtl [and_gate_rtl_default]
Compiling architecture behavior of entity and_gate_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/nahshal/Documents/Nahshal_ISE_Design/And_Gate/And_gate_test_isim_beh.exe
Fuse Memory Usage: 1173320 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 100 ms
