$date
	Fri Aug 01 22:14:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module piso_tb $end
$var wire 1 ! s_out $end
$var reg 1 " clk $end
$var reg 8 # d_in [7:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 8 ' d_in [7:0] $end
$var wire 1 ( load $end
$var wire 1 ) rst $end
$var reg 8 * q [7:0] $end
$var reg 1 + s_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
b0 *
1)
0(
b0 '
0&
1%
0$
b0 #
0"
0!
$end
#5
1"
1&
#10
0"
0&
0%
0)
#15
1"
1&
#20
0"
0&
1$
1(
b11001011 #
b11001011 '
#25
b11001011 *
1"
1&
#30
0"
0&
0$
0(
#35
b1100101 *
1+
1!
1"
1&
#40
0"
0&
#45
b110010 *
1"
1&
#50
0"
0&
#55
b11001 *
0+
0!
1"
1&
#60
0"
0&
#65
b1100 *
1+
1!
1"
1&
#70
0"
0&
#75
b110 *
0+
0!
1"
1&
#80
0"
0&
#85
b11 *
1"
1&
#90
0"
0&
#95
b1 *
1+
1!
1"
1&
#100
0"
0&
#105
b0 *
1"
1&
#110
0"
0&
#115
0+
0!
1"
1&
#120
0"
0&
#125
1"
1&
#130
0"
0&
