
5. Printing statistics.

=== $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb ===

   Number of wires:                 12
   Number of wire bits:            316
   Number of public wires:           9
   Number of public wire bits:     253
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_31                         2
     $and_32                         1
     $not_31                         1
     $xor_1                          1
     $xor_31                         1

=== $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel ===

   Number of wires:                207
   Number of wire bits:           6600
   Number of public wires:         112
   Number of public wire bits:    3560
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                198
     $and_32                        95
     $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb      8
     $reduce_or_32                  95

=== $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000 ===

   Number of wires:                 11
   Number of wire bits:            198
   Number of public wires:           7
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq_2                           3
     $logic_not_2                    1
     $pmux_32                        1

=== crc_control_unit ===

   Number of wires:                108
   Number of wire bits:            155
   Number of public wires:          23
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $eq_2                           5
     $eq_3                           8
     $logic_and_1                   24
     $logic_not_1                    5
     $logic_not_2                    2
     $logic_not_3                    2
     $logic_or_1                    13
     $mux_2                          7
     $mux_3                         14
     $ne_2                           3
     $ne_3                           5
     $pmux_2                         2
     $pmux_3                         2
     $reduce_and_2                   2
     $reduce_and_4                   1
     $reduce_bool_3                  2
     $reduce_bool_5                  2
     $sdffe_2                        1
     $sdffe_3                        2

=== crc_datapath ===

   Number of wires:                 68
   Number of wire bits:            629
   Number of public wires:          48
   Number of public wire bits:     545
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $eq_2                           6
     $logic_not_2                    2
     $mux_2                          3
     $mux_32                         4
     $mux_8                          1
     $not_1                          1
     $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel      1
     $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000      1
     $pmux_1                         4
     $pmux_8                         1
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $reduce_or_3                    4
     $sdffe_1                        1
     $sdffe_2                        2
     $sdffe_32                       5
     $sdffe_8                        1

=== crc_ip ===

   Number of wires:                 29
   Number of wire bits:            259
   Number of public wires:          29
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     crc_unit                        1
     host_interface                  1

=== crc_unit ===

   Number of wires:                 29
   Number of wire bits:            165
   Number of public wires:          28
   Number of public wire bits:     164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $logic_and_1                    1
     $logic_not_1                    1
     crc_control_unit                1
     crc_datapath                    1

=== host_interface ===

   Number of wires:                 64
   Number of wire bits:            582
   Number of public wires:          47
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and_32                         5
     $dffe_1                         1
     $dffe_2                         1
     $dffe_3                         2
     $eq_2                           1
     $eq_3                           4
     $logic_and_1                   15
     $logic_not_1                    2
     $logic_not_3                    1
     $logic_or_1                     2
     $or_32                          4
     $reduce_and_2                   1
     $sdffe_1                        1
     $sdffe_5                        1

=== design hierarchy ===

   crc_ip                            1
     crc_unit                        1
       crc_control_unit              1
       crc_datapath                  1
         $paramod$f4b98323ff6e0cd0e06fc10c3ad329b38eee598e\crc_parallel      1
           $paramod$c34afa4e962990744f0b55670bc44b23c3a5a6d7\crc_comb      8
         $paramod\bit_reversal\DATA_SIZE=s32'00000000000000000000000000100000      1
     host_interface                  1

   Number of wires:                612
   Number of wire bits:          11116
   Number of public wires:         366
   Number of public wire bits:    7098
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                426
     $and_31                        16
     $and_32                       108
     $dffe_1                         1
     $dffe_2                         1
     $dffe_3                         2
     $eq_2                          15
     $eq_3                          12
     $logic_and_1                   40
     $logic_not_1                    8
     $logic_not_2                    5
     $logic_not_3                    3
     $logic_or_1                    15
     $mux_2                         10
     $mux_3                         14
     $mux_32                         4
     $mux_8                          1
     $ne_2                           3
     $ne_3                           5
     $not_1                          1
     $not_31                         8
     $or_32                          4
     $pmux_1                         4
     $pmux_2                         2
     $pmux_3                         2
     $pmux_32                        1
     $pmux_8                         1
     $reduce_and_2                   3
     $reduce_and_4                   1
     $reduce_bool_2                  2
     $reduce_bool_3                  2
     $reduce_bool_5                  2
     $reduce_or_2                    1
     $reduce_or_3                    4
     $reduce_or_32                  95
     $sdffe_1                        2
     $sdffe_2                        3
     $sdffe_3                        2
     $sdffe_32                       5
     $sdffe_5                        1
     $sdffe_8                        1
     $xor_1                          8
     $xor_31                         8

