#-----------------------------------------------------------
# Vivado v2017.2_sdx (64-bit)
# SW Build 1972098 on Wed Aug 23 11:34:38 MDT 2017
# IP Build 1971916 on Wed Aug 23 13:11:02 MDT 2017
# Start of session at: Mon Nov 20 20:44:10 2017
# Process ID: 29958
# Current directory: /home/digilent/work
# Command line: vivado
# Log file: /home/digilent/work/vivado.log
# Journal file: /home/digilent/work/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
start_gui
open_project /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6444.309 ; gain = 329.578 ; free physical = 2759 ; free virtual = 22773
update_compile_order -fileset sources_1
archive_project /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20.xpr.zip -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-29958-ubuntu' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_rgb2dvi_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_rst_ps7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_1_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_dynclk_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_dvi2rgb_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_1_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_gpio_led_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_pwm_rgb_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axis_subset_converter_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_gpio_video_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_vdma_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_i2s_adi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axis_subset_converter_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_gpio_sw_btn_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xlconstant_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_tc_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_rst_ps7_0_133M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xlconstant_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xlconcat_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xadc_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_util_ds_buf_fclk1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_tc_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_vid_in_axi4s_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rgb2dvi_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_dynclk_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_dvi2rgb_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_led_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_pwm_rgb_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_video_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_i2s_adi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_sw_btn_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_133M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_util_ds_buf_fclk1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_dynclk_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_dynclk_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_led_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_led_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_sw_btn_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_sw_btn_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_video_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_video_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_i2s_adi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_i2s_adi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_vdma_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_vdma_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axis_subset_converter_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axis_subset_converter_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axis_subset_converter_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axis_subset_converter_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_dvi2rgb_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_dvi2rgb_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_pwm_rgb_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_pwm_rgb_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rgb2dvi_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rgb2dvi_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rst_ps7_0_133M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rst_ps7_0_133M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_util_ds_buf_fclk1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_util_ds_buf_fclk1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_tc_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_tc_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_tc_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_tc_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconcat_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconstant_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconstant_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconstant_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconstant_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6508.777 ; gain = 31.641 ; free physical = 2616 ; free virtual = 22722
archive_project /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-29958-ubuntu' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_rgb2dvi_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rgb2dvi_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_rst_ps7_0_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_1_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xbar_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_dynclk_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_dynclk_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_dvi2rgb_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_dvi2rgb_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_1_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_gpio_led_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_led_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_pwm_rgb_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_pwm_rgb_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axis_subset_converter_in_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_in_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_gpio_video_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_video_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_vdma_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_i2s_adi_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_i2s_adi_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axis_subset_converter_out_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_out_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_vdma_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_gpio_sw_btn_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_sw_btn_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xlconstant_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_tc_in_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_in_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_rst_ps7_0_133M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_133M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xlconstant_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xlconcat_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconcat_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xadc_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xadc_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_util_ds_buf_fclk1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_util_ds_buf_fclk1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_tc_out_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_out_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_vid_in_axi4s_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_vid_in_axi4s_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_axi4s_vid_out_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_axi4s_vid_out_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rgb2dvi_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_dynclk_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_dvi2rgb_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_led_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_pwm_rgb_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_video_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_i2s_adi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_sw_btn_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_133M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_util_ds_buf_fclk1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_dynclk_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_dynclk_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_led_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_led_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_sw_btn_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_sw_btn_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_video_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_video_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_i2s_adi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_i2s_adi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_vdma_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_vdma_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axis_subset_converter_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axis_subset_converter_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axis_subset_converter_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axis_subset_converter_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_dvi2rgb_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_dvi2rgb_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_pwm_rgb_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_pwm_rgb_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rgb2dvi_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rgb2dvi_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rst_ps7_0_133M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rst_ps7_0_133M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_util_ds_buf_fclk1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_util_ds_buf_fclk1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_tc_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_tc_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_tc_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_tc_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconcat_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconstant_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconstant_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconstant_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconstant_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6524.730 ; gain = 15.129 ; free physical = 2596 ; free virtual = 22665
open_bd_design {/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/zybo_z7_20.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:IP:PWM:2.0 - pwm_rgb
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_fclk0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_fclk1
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_fclk1
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_in
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_out
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_high
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_fclk3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clkwiz0_clk2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clkwiz0_clk3
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_1/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_i2s_adi_0/DATA_CLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_1/aPixelClkLckd(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Successfully read diagram <zybo_z7_20> from BD file </home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/zybo_z7_20.bd>
startgroup
apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/TMDS" -diagram "zybo_z7_20" 
INFO: [board_interface 100-100] delete_bd_objs -quiet /hdmi_in_1 /hdmi_in
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE Custom [get_bd_cells -quiet /dvi2rgb_1]
apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/DDC" -diagram "zybo_z7_20" 
INFO: [board_interface 100-100] delete_bd_objs -quiet /dvi2rgb_1_DDC /hdmi_in_ddc
INFO: [board_interface 100-100] set_property CONFIG.IIC_BOARD_INTERFACE Custom [get_bd_cells -quiet /dvi2rgb_1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/DDC" -diagram "zybo_z7_20" '
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/TMDS" -diagram "zybo_z7_20" '
INFO: [Common 17-17] undo 'startgroup'
startgroup
apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/TMDS" -diagram "zybo_z7_20" 
INFO: [board_interface 100-100] delete_bd_objs -quiet /hdmi_in_1 /hdmi_in
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE Custom [get_bd_cells -quiet /dvi2rgb_1]
apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/DDC" -diagram "zybo_z7_20" 
INFO: [board_interface 100-100] delete_bd_objs -quiet /dvi2rgb_1_DDC /hdmi_in_ddc
INFO: [board_interface 100-100] set_property CONFIG.IIC_BOARD_INTERFACE Custom [get_bd_cells -quiet /dvi2rgb_1]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_1/TMDS]
endgroup
set_property name hdmi_in [get_bd_intf_ports TMDS]
startgroup
apply_board_connection -board_interface "" -ip_intf "/rgb2dvi_1/TMDS" -diagram "zybo_z7_20" 
INFO: [board_interface 100-100] delete_bd_objs -quiet /rgb2dvi_1_TMDS /hdmi_out
INFO: [board_interface 100-100] set_property CONFIG.TMDS_BOARD_INTERFACE Custom [get_bd_cells -quiet /rgb2dvi_1]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins rgb2dvi_1/TMDS]
endgroup
set_property name hdmi_out [get_bd_intf_ports TMDS]
undo
INFO: [Common 17-17] undo 'set_property name hdmi_out [get_bd_intf_ports TMDS]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins rgb2dvi_1/TMDS]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "" -ip_intf "/rgb2dvi_1/TMDS" -diagram "zybo_z7_20" '
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property name hdmi_in [get_bd_intf_ports TMDS]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_1/TMDS]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/DDC" -diagram "zybo_z7_20" '
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/TMDS" -diagram "zybo_z7_20" '
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/TMDS" -diagram "zybo_z7_20" '
INFO: [Common 17-16] redo 'apply_board_connection -board_interface "" -ip_intf "/dvi2rgb_1/DDC" -diagram "zybo_z7_20" '
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_1/TMDS]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'set_property name hdmi_in [get_bd_intf_ports TMDS]'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'apply_board_connection -board_interface "" -ip_intf "/rgb2dvi_1/TMDS" -diagram "zybo_z7_20" '
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'make_bd_intf_pins_external  [get_bd_intf_pins rgb2dvi_1/TMDS]'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'set_property name hdmi_out [get_bd_intf_ports TMDS]'
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins dvi2rgb_1/DDC]
endgroup
set_property name hdmi_in_ddc [get_bd_intf_ports DDC]
set_property name sysclk [get_bd_ports sys_clock]
startgroup
apply_board_connection -board_interface "" -ip_intf "/clk_wiz_0/clock_CLK_IN1" -diagram "zybo_z7_20" 
INFO: [board_interface 100-100] disconnect_bd_net /sys_clock_1 /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] delete_bd_objs -quiet /sys_clock_1 /sysclk
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE Custom [get_bd_cells -quiet /clk_wiz_0]
apply_board_connection: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 6754.176 ; gain = 76.535 ; free physical = 2268 ; free virtual = 22426
endgroup
set_property location {11 4426 213} [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
set_property name sysclk [get_bd_ports clk_in1]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_sw_btn]
endgroup
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_led]
endgroup
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /home/digilent/work/git/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/digilent/work/git/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property part xc7z020clg400-1 [current_project]
INFO: [Project 1-154] The current project board 'digilentinc.com:zybo-z7-20:part0:1.0' is reset to empty (None). Use 'Project Settings' part selector (GUI) or issue set_property Tcl Command to set the board again.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_rgb2dvi_1_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_rgb2dvi_1_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_rst_ps7_0_100M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_rst_ps7_0_100M_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_proc_sys_reset_1_1' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_proc_sys_reset_1_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_dvi2rgb_1_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_dvi2rgb_1_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_proc_sys_reset_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_proc_sys_reset_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_proc_sys_reset_1_2' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_proc_sys_reset_1_2' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_axi_gpio_led_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_axi_gpio_led_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_processing_system7_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_clk_wiz_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_clk_wiz_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_axi_gpio_video_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_axi_gpio_video_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_axi_gpio_sw_btn_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_axi_gpio_sw_btn_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_proc_sys_reset_1_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_proc_sys_reset_1_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_rst_ps7_0_133M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_rst_ps7_0_133M_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'zybo_z7_20_util_ds_buf_fclk1_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.0' used to customize the IP 'zybo_z7_20_util_ds_buf_fclk1_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
config_ip_cache -import_from_project -use_cache_location /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/repo/cache
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_s00_regslice_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_vdma_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_vdma_1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_m00_regslice_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_dynclk_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axis_subset_converter_in_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_pwm_rgb_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_processing_system7_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_gpio_video_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_i2s_adi_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xbar_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axis_subset_converter_out_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xlconstant_1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_rst_ps7_0_133M_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xlconcat_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_1_2
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_rst_ps7_0_100M_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_util_ds_buf_fclk1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_axi4s_vid_out_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_tc_in_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_tc_out_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_vid_in_axi4s_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_s01_regslice_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_auto_pc_1
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xadc_wiz_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xlconstant_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xbar_1
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_1_1
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_auto_pc_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
config_ip_cache -import_from_project -use_cache_location /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/repo/cache
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_s00_regslice_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_vdma_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_vdma_1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_m00_regslice_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_dynclk_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axis_subset_converter_in_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_pwm_rgb_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_processing_system7_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_gpio_video_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axi_i2s_adi_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xbar_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_axis_subset_converter_out_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xlconstant_1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_rst_ps7_0_133M_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xlconcat_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_1_2
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_rst_ps7_0_100M_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_util_ds_buf_fclk1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_axi4s_vid_out_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_tc_in_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_tc_out_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_v_vid_in_axi4s_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_s01_regslice_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_auto_pc_1
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xadc_wiz_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xlconstant_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_xbar_1
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_1_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_proc_sys_reset_1_1
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP zybo_z7_20_auto_pc_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {zybo_z7_20_proc_sys_reset_1_0 zybo_z7_20_axi_gpio_video_0 zybo_z7_20_proc_sys_reset_1_2 zybo_z7_20_rst_ps7_0_133M_0 zybo_z7_20_clk_wiz_0_0 zybo_z7_20_processing_system7_0_0 zybo_z7_20_proc_sys_reset_0_0 zybo_z7_20_axi_gpio_sw_btn_0 zybo_z7_20_rst_ps7_0_100M_0 zybo_z7_20_axi_gpio_led_0 zybo_z7_20_proc_sys_reset_1_1 zybo_z7_20_rgb2dvi_1_0 zybo_z7_20_dvi2rgb_1_0 zybo_z7_20_util_ds_buf_fclk1_0}] -log ip_upgrade.log
Upgrading '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/zybo_z7_20.bd'
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_axi_gpio_led_0 (AXI GPIO 2.0) from revision 14 to revision 14
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_axi_gpio_sw_btn_0 (AXI GPIO 2.0) from revision 14 to revision 14
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_axi_gpio_video_0 (AXI GPIO 2.0) from revision 14 to revision 14
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_clk_wiz_0_0 (Clocking Wizard 5.4) from revision 0 to revision 0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_i2s_adi_0/DATA_CLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_dvi2rgb_1_0 (DVI to RGB Video Decoder (Sink) 1.8) from revision 5 to revision 5
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/aux_reset_in(rst) and /dvi2rgb_1_upgraded_ipi/aPixelClkLckd(undef)
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 10 to revision 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_1/aPixelClkLckd(undef) and /proc_sys_reset_0_upgraded_ipi/aux_reset_in(rst)
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_proc_sys_reset_1_0 (Processor System Reset 5.0) from revision 10 to revision 10
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_proc_sys_reset_1_1 (Processor System Reset 5.0) from revision 10 to revision 10
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_proc_sys_reset_1_2 (Processor System Reset 5.0) from revision 10 to revision 10
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 5 to revision 5
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_rgb2dvi_1_0 (RGB to DVI Video Encoder (Source) 1.4) from revision 7 to revision 7
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_1_upgraded_ipi/aRst_n(rst)
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 10 to revision 10
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_rst_ps7_0_133M_0 (Processor System Reset 5.0) from revision 10 to revision 10
INFO: [IP_Flow 19-3422] Upgraded zybo_z7_20_util_ds_buf_fclk1_0 (Utility Buffer 2.1) from revision 6 to revision 6
Wrote  : </home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/zybo_z7_20.bd> 
Wrote  : </home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ui/bd_e32a4e0d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 6852.109 ; gain = 0.000 ; free physical = 2078 ; free virtual = 22234
export_ip_user_files -of_objects [get_ips {zybo_z7_20_proc_sys_reset_1_0 zybo_z7_20_axi_gpio_video_0 zybo_z7_20_proc_sys_reset_1_2 zybo_z7_20_rst_ps7_0_133M_0 zybo_z7_20_clk_wiz_0_0 zybo_z7_20_processing_system7_0_0 zybo_z7_20_proc_sys_reset_0_0 zybo_z7_20_axi_gpio_sw_btn_0 zybo_z7_20_rst_ps7_0_100M_0 zybo_z7_20_axi_gpio_led_0 zybo_z7_20_proc_sys_reset_1_1 zybo_z7_20_rgb2dvi_1_0 zybo_z7_20_dvi2rgb_1_0 zybo_z7_20_util_ds_buf_fclk1_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_1/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=zybo_z7_20_dvi2rgb_1_0_PixelClk 
Wrote  : </home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/zybo_z7_20.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon_HP0/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/hdl/zybo_z7_20.vhd
VHDL Output written to : /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/hdl/zybo_z7_20_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw_btn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_rgb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_fclk1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_fclk1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_high .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph_GP0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_fclk3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clkwiz0_clk2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clkwiz0_clk3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_auto_pc_1/zybo_z7_20_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph_GP0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_auto_pc_0/zybo_z7_20_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_HP0/s00_couplers/s00_regslice .
Exporting to file /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/hw_handoff/zybo_z7_20.hwh
Generated Block Design Tcl file /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/hw_handoff/zybo_z7_20_bd.tcl
Generated Hardware Definition File /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/hdl/zybo_z7_20.hwdef
[Mon Nov 20 21:04:51 2017] Launched zybo_z7_20_proc_sys_reset_1_2_synth_1, zybo_z7_20_s01_regslice_0_synth_1, zybo_z7_20_axi_gpio_led_0_synth_1, zybo_z7_20_axi_gpio_sw_btn_0_synth_1, zybo_z7_20_axi_gpio_video_0_synth_1, zybo_z7_20_clk_wiz_0_0_synth_1, zybo_z7_20_dvi2rgb_1_0_synth_1, zybo_z7_20_proc_sys_reset_0_0_synth_1, zybo_z7_20_processing_system7_0_0_synth_1, zybo_z7_20_rgb2dvi_1_0_synth_1, zybo_z7_20_rst_ps7_0_100M_0_synth_1, zybo_z7_20_rst_ps7_0_133M_0_synth_1, zybo_z7_20_util_ds_buf_fclk1_0_synth_1, zybo_z7_20_proc_sys_reset_1_0_synth_1, zybo_z7_20_proc_sys_reset_1_1_synth_1, zybo_z7_20_auto_pc_1_synth_1, zybo_z7_20_s00_regslice_0_synth_1, zybo_z7_20_auto_pc_0_synth_1, zybo_z7_20_m00_regslice_0_synth_1, synth_1...
Run output will be captured here:
zybo_z7_20_proc_sys_reset_1_2_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_proc_sys_reset_1_2_synth_1/runme.log
zybo_z7_20_s01_regslice_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_s01_regslice_0_synth_1/runme.log
zybo_z7_20_axi_gpio_led_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_axi_gpio_led_0_synth_1/runme.log
zybo_z7_20_axi_gpio_sw_btn_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_axi_gpio_sw_btn_0_synth_1/runme.log
zybo_z7_20_axi_gpio_video_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_axi_gpio_video_0_synth_1/runme.log
zybo_z7_20_clk_wiz_0_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_clk_wiz_0_0_synth_1/runme.log
zybo_z7_20_dvi2rgb_1_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_dvi2rgb_1_0_synth_1/runme.log
zybo_z7_20_proc_sys_reset_0_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_proc_sys_reset_0_0_synth_1/runme.log
zybo_z7_20_processing_system7_0_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_processing_system7_0_0_synth_1/runme.log
zybo_z7_20_rgb2dvi_1_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_rgb2dvi_1_0_synth_1/runme.log
zybo_z7_20_rst_ps7_0_100M_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_rst_ps7_0_100M_0_synth_1/runme.log
zybo_z7_20_rst_ps7_0_133M_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_rst_ps7_0_133M_0_synth_1/runme.log
zybo_z7_20_util_ds_buf_fclk1_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_util_ds_buf_fclk1_0_synth_1/runme.log
zybo_z7_20_proc_sys_reset_1_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_proc_sys_reset_1_0_synth_1/runme.log
zybo_z7_20_proc_sys_reset_1_1_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_proc_sys_reset_1_1_synth_1/runme.log
zybo_z7_20_auto_pc_1_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_auto_pc_1_synth_1/runme.log
zybo_z7_20_s00_regslice_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_s00_regslice_0_synth_1/runme.log
zybo_z7_20_auto_pc_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_auto_pc_0_synth_1/runme.log
zybo_z7_20_m00_regslice_0_synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/zybo_z7_20_m00_regslice_0_synth_1/runme.log
synth_1: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/synth_1/runme.log
[Mon Nov 20 21:04:52 2017] Launched impl_1...
Run output will be captured here: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 7020.094 ; gain = 167.984 ; free physical = 1814 ; free virtual = 21963
open_run impl_1
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2_sdx
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper_board.xdc]
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper_board.xdc]
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_clk_wiz_0_0/zybo_z7_20_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_clk_wiz_0_0/zybo_z7_20_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 7726.414 ; gain = 545.523 ; free physical = 7708 ; free virtual = 22212
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper_early.xdc]
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/constraints/Zybo-Z7-Master.xdc:206]
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper.xdc]
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_v_tc_in_0/zybo_z7_20_v_tc_in_0_clocks.xdc:5]
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp159/zybo_z7_20_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.78 . Memory (MB): peak = 7730.414 ; gain = 0.000 ; free physical = 7690 ; free virtual = 22194
Restored from archive | CPU: 0.800000 secs | Memory: 22.016724 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.78 . Memory (MB): peak = 7730.414 ; gain = 0.000 ; free physical = 7690 ; free virtual = 22194
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 20 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 7989.848 ; gain = 902.840 ; free physical = 7574 ; free virtual = 22046
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
open_bd_design {/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/zybo_z7_20.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Nov 20 21:15:32 2017] Launched synth_1...
Run output will be captured here: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/synth_1/runme.log
[Mon Nov 20 21:15:32 2017] Launched impl_1...
Run output will be captured here: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/zybo_z7_20.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2_sdx
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper_board.xdc]
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper_board.xdc]
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_clk_wiz_0_0/zybo_z7_20_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_clk_wiz_0_0/zybo_z7_20_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper_early.xdc]
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/constraints/Zybo-Z7-Master.xdc:206]
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper.xdc]
Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/bd/zybo_z7_20/ip/zybo_z7_20_v_tc_in_0/zybo_z7_20_v_tc_in_0_clocks.xdc:5]
Finished Parsing XDC File [/home/digilent/work/.Xil/Vivado-29958-ubuntu/dcp233/zybo_z7_20_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 7989.848 ; gain = 0.000 ; free physical = 7521 ; free virtual = 22031
Restored from archive | CPU: 1.040000 secs | Memory: 16.963501 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 7989.848 ; gain = 0.000 ; free physical = 7521 ; free virtual = 22031
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 8070.707 ; gain = 80.859 ; free physical = 7498 ; free virtual = 21971
file copy -force /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/proj/zybo_z7_20.runs/impl_1/zybo_z7_20_wrapper.sysdef /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/hw_handoff/zybo_z7_20_wrapper.hdf

archive_project /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-29958-ubuntu' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xbar_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_dynclk_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_dynclk_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_pwm_rgb_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_pwm_rgb_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axis_subset_converter_in_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_in_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_vdma_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_i2s_adi_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_i2s_adi_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axis_subset_converter_out_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_out_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_vdma_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xlconstant_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_tc_in_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_in_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xlconstant_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xlconcat_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconcat_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_xadc_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xadc_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_tc_out_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_out_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_vid_in_axi4s_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_vid_in_axi4s_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_v_axi4s_vid_out_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_axi4s_vid_out_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_1_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_s01_regslice_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_s01_regslice_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_gpio_led_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_led_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_gpio_sw_btn_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_sw_btn_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_axi_gpio_video_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_video_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_dvi2rgb_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_dvi2rgb_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_rgb2dvi_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rgb2dvi_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_rst_ps7_0_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_rst_ps7_0_133M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_133M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_util_ds_buf_fclk1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_util_ds_buf_fclk1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_proc_sys_reset_1_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_auto_pc_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_auto_pc_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_s00_regslice_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_s00_regslice_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_auto_pc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_auto_pc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'zybo_z7_20_m00_regslice_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_m00_regslice_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_dynclk_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_pwm_rgb_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_i2s_adi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_s01_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_led_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_sw_btn_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_video_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_dvi2rgb_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rgb2dvi_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_133M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_util_ds_buf_fclk1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_s00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_m00_regslice_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_dynclk_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_dynclk_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_led_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_led_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_sw_btn_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_sw_btn_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_gpio_video_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_gpio_video_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_i2s_adi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_i2s_adi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axi_vdma_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axi_vdma_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axis_subset_converter_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axis_subset_converter_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_axis_subset_converter_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_axis_subset_converter_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_dvi2rgb_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_dvi2rgb_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_m00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_m00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_proc_sys_reset_1_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_proc_sys_reset_1_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_pwm_rgb_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_pwm_rgb_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rgb2dvi_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rgb2dvi_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_rst_ps7_0_133M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_rst_ps7_0_133M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_s00_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_s00_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_s01_regslice_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_s01_regslice_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_util_ds_buf_fclk1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_util_ds_buf_fclk1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_tc_in_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_tc_in_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_tc_out_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_tc_out_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_v_vid_in_axi4s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconcat_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconstant_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconstant_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'zybo_z7_20_xlconstant_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'zybo_z7_20_xlconstant_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
