// Seed: 1994325268
`default_nettype wire
`define pp_10 0
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0
    , id_10,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output id_6,
    output logic id_7
    , id_11,
    input id_8,
    output id_9
);
  type_17(
      id_6 - 1, id_9, 1'b0
  );
  logic id_12;
  assign #1 id_6 = 1;
  assign id_11 = id_1;
  assign id_9 = id_1;
endmodule
