
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_otp_pkg.sv prim_pad_wrapper_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv pinmux_reg_pkg.sv pinmux_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv usbdev_pkg.sv pinmux.sv pinmux_jtag_buf.sv pinmux_reg_top.sv pinmux_strap_sampling.sv pinmux_wkup.sv prim_alert_sender.sv prim_buf.sv prim_clock_buf.sv prim_clock_mux2.sv prim_diff_decode.sv prim_filter.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_pad_attr.sv prim_lc_sync.sv prim_mubi4_sync.sv prim_pad_attr.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv usbdev_aon_wake.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_otp_pkg.sv prim_pad_wrapper_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv pinmux_reg_pkg.sv pinmux_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv usbdev_pkg.sv pinmux.sv pinmux_jtag_buf.sv pinmux_reg_top.sv pinmux_strap_sampling.sv pinmux_wkup.sv prim_alert_sender.sv prim_buf.sv prim_clock_buf.sv prim_clock_mux2.sv prim_diff_decode.sv prim_filter.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_pad_attr.sv prim_lc_sync.sv prim_mubi4_sync.sv prim_pad_attr.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv usbdev_aon_wake.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_otp_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_otp_pkg.sv:9: parameter 'CmdWidth' declared inside package 'prim_otp_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_otp_pkg.sv:10: parameter 'ErrWidth' declared inside package 'prim_otp_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pad_wrapper_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_pad_wrapper_pkg.sv:24: parameter 'DriveStrDw' declared inside package 'prim_pad_wrapper_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_pad_wrapper_pkg.sv:25: parameter 'SlewRateDw' declared inside package 'prim_pad_wrapper_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_pad_wrapper_pkg.sv:39: parameter 'AttrDw' declared inside package 'prim_pad_wrapper_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_pad_wrapper_pkg.sv:42: parameter 'PokDw' declared inside package 'prim_pad_wrapper_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:10: parameter 'AttrDw' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:11: parameter 'NMioPeriphIn' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:12: parameter 'NMioPeriphOut' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:13: parameter 'NMioPads' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:14: parameter 'NDioPads' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:15: parameter 'NWkupDetect' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:16: parameter 'WkupCntWidth' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:17: parameter 'NumAlerts' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:20: parameter 'BlockAw' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:154: parameter 'PINMUX_ALERT_TEST_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:155: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:156: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:157: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:158: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:159: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:160: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:161: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:162: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:163: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:164: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:165: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:166: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:167: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:168: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:169: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:170: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:171: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:172: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:173: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:174: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:175: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:176: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:177: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:178: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:179: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:180: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:181: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:182: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:183: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:184: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:185: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:186: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:187: parameter 'PINMUX_MIO_PERIPH_INSEL_REGWEN_32_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:188: parameter 'PINMUX_MIO_PERIPH_INSEL_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:189: parameter 'PINMUX_MIO_PERIPH_INSEL_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:190: parameter 'PINMUX_MIO_PERIPH_INSEL_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:191: parameter 'PINMUX_MIO_PERIPH_INSEL_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:192: parameter 'PINMUX_MIO_PERIPH_INSEL_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:193: parameter 'PINMUX_MIO_PERIPH_INSEL_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:194: parameter 'PINMUX_MIO_PERIPH_INSEL_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:195: parameter 'PINMUX_MIO_PERIPH_INSEL_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:196: parameter 'PINMUX_MIO_PERIPH_INSEL_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:197: parameter 'PINMUX_MIO_PERIPH_INSEL_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:198: parameter 'PINMUX_MIO_PERIPH_INSEL_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:199: parameter 'PINMUX_MIO_PERIPH_INSEL_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:200: parameter 'PINMUX_MIO_PERIPH_INSEL_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:201: parameter 'PINMUX_MIO_PERIPH_INSEL_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:202: parameter 'PINMUX_MIO_PERIPH_INSEL_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:203: parameter 'PINMUX_MIO_PERIPH_INSEL_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:204: parameter 'PINMUX_MIO_PERIPH_INSEL_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:205: parameter 'PINMUX_MIO_PERIPH_INSEL_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:206: parameter 'PINMUX_MIO_PERIPH_INSEL_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:207: parameter 'PINMUX_MIO_PERIPH_INSEL_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:208: parameter 'PINMUX_MIO_PERIPH_INSEL_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:209: parameter 'PINMUX_MIO_PERIPH_INSEL_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:210: parameter 'PINMUX_MIO_PERIPH_INSEL_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:211: parameter 'PINMUX_MIO_PERIPH_INSEL_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:212: parameter 'PINMUX_MIO_PERIPH_INSEL_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:213: parameter 'PINMUX_MIO_PERIPH_INSEL_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:214: parameter 'PINMUX_MIO_PERIPH_INSEL_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:215: parameter 'PINMUX_MIO_PERIPH_INSEL_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:216: parameter 'PINMUX_MIO_PERIPH_INSEL_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:217: parameter 'PINMUX_MIO_PERIPH_INSEL_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:218: parameter 'PINMUX_MIO_PERIPH_INSEL_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:219: parameter 'PINMUX_MIO_PERIPH_INSEL_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:220: parameter 'PINMUX_MIO_PERIPH_INSEL_32_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:221: parameter 'PINMUX_MIO_OUTSEL_REGWEN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:222: parameter 'PINMUX_MIO_OUTSEL_REGWEN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:223: parameter 'PINMUX_MIO_OUTSEL_REGWEN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:224: parameter 'PINMUX_MIO_OUTSEL_REGWEN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:225: parameter 'PINMUX_MIO_OUTSEL_REGWEN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:226: parameter 'PINMUX_MIO_OUTSEL_REGWEN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:227: parameter 'PINMUX_MIO_OUTSEL_REGWEN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:228: parameter 'PINMUX_MIO_OUTSEL_REGWEN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:229: parameter 'PINMUX_MIO_OUTSEL_REGWEN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:230: parameter 'PINMUX_MIO_OUTSEL_REGWEN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:231: parameter 'PINMUX_MIO_OUTSEL_REGWEN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:232: parameter 'PINMUX_MIO_OUTSEL_REGWEN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:233: parameter 'PINMUX_MIO_OUTSEL_REGWEN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:234: parameter 'PINMUX_MIO_OUTSEL_REGWEN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:235: parameter 'PINMUX_MIO_OUTSEL_REGWEN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:236: parameter 'PINMUX_MIO_OUTSEL_REGWEN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:237: parameter 'PINMUX_MIO_OUTSEL_REGWEN_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:238: parameter 'PINMUX_MIO_OUTSEL_REGWEN_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:239: parameter 'PINMUX_MIO_OUTSEL_REGWEN_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:240: parameter 'PINMUX_MIO_OUTSEL_REGWEN_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:241: parameter 'PINMUX_MIO_OUTSEL_REGWEN_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:242: parameter 'PINMUX_MIO_OUTSEL_REGWEN_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:243: parameter 'PINMUX_MIO_OUTSEL_REGWEN_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:244: parameter 'PINMUX_MIO_OUTSEL_REGWEN_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:245: parameter 'PINMUX_MIO_OUTSEL_REGWEN_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:246: parameter 'PINMUX_MIO_OUTSEL_REGWEN_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:247: parameter 'PINMUX_MIO_OUTSEL_REGWEN_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:248: parameter 'PINMUX_MIO_OUTSEL_REGWEN_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:249: parameter 'PINMUX_MIO_OUTSEL_REGWEN_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:250: parameter 'PINMUX_MIO_OUTSEL_REGWEN_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:251: parameter 'PINMUX_MIO_OUTSEL_REGWEN_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:252: parameter 'PINMUX_MIO_OUTSEL_REGWEN_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:253: parameter 'PINMUX_MIO_OUTSEL_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:254: parameter 'PINMUX_MIO_OUTSEL_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:255: parameter 'PINMUX_MIO_OUTSEL_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:256: parameter 'PINMUX_MIO_OUTSEL_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:257: parameter 'PINMUX_MIO_OUTSEL_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:258: parameter 'PINMUX_MIO_OUTSEL_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:259: parameter 'PINMUX_MIO_OUTSEL_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:260: parameter 'PINMUX_MIO_OUTSEL_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:261: parameter 'PINMUX_MIO_OUTSEL_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:262: parameter 'PINMUX_MIO_OUTSEL_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:263: parameter 'PINMUX_MIO_OUTSEL_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:264: parameter 'PINMUX_MIO_OUTSEL_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:265: parameter 'PINMUX_MIO_OUTSEL_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:266: parameter 'PINMUX_MIO_OUTSEL_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:267: parameter 'PINMUX_MIO_OUTSEL_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:268: parameter 'PINMUX_MIO_OUTSEL_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:269: parameter 'PINMUX_MIO_OUTSEL_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:270: parameter 'PINMUX_MIO_OUTSEL_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:271: parameter 'PINMUX_MIO_OUTSEL_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:272: parameter 'PINMUX_MIO_OUTSEL_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:273: parameter 'PINMUX_MIO_OUTSEL_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:274: parameter 'PINMUX_MIO_OUTSEL_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:275: parameter 'PINMUX_MIO_OUTSEL_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:276: parameter 'PINMUX_MIO_OUTSEL_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:277: parameter 'PINMUX_MIO_OUTSEL_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:278: parameter 'PINMUX_MIO_OUTSEL_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:279: parameter 'PINMUX_MIO_OUTSEL_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:280: parameter 'PINMUX_MIO_OUTSEL_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:281: parameter 'PINMUX_MIO_OUTSEL_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:282: parameter 'PINMUX_MIO_OUTSEL_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:283: parameter 'PINMUX_MIO_OUTSEL_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:284: parameter 'PINMUX_MIO_OUTSEL_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:285: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:286: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:287: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:288: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:289: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:290: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:291: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:292: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:293: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:294: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:295: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:296: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:297: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:298: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:299: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:300: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:301: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:302: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:303: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:304: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:305: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:306: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:307: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:308: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:309: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:310: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:311: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:312: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:313: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:314: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:315: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:316: parameter 'PINMUX_MIO_PAD_ATTR_REGWEN_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:317: parameter 'PINMUX_MIO_PAD_ATTR_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:318: parameter 'PINMUX_MIO_PAD_ATTR_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:319: parameter 'PINMUX_MIO_PAD_ATTR_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:320: parameter 'PINMUX_MIO_PAD_ATTR_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:321: parameter 'PINMUX_MIO_PAD_ATTR_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:322: parameter 'PINMUX_MIO_PAD_ATTR_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:323: parameter 'PINMUX_MIO_PAD_ATTR_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:324: parameter 'PINMUX_MIO_PAD_ATTR_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:325: parameter 'PINMUX_MIO_PAD_ATTR_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:326: parameter 'PINMUX_MIO_PAD_ATTR_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:327: parameter 'PINMUX_MIO_PAD_ATTR_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:328: parameter 'PINMUX_MIO_PAD_ATTR_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:329: parameter 'PINMUX_MIO_PAD_ATTR_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:330: parameter 'PINMUX_MIO_PAD_ATTR_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:331: parameter 'PINMUX_MIO_PAD_ATTR_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:332: parameter 'PINMUX_MIO_PAD_ATTR_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:333: parameter 'PINMUX_MIO_PAD_ATTR_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:334: parameter 'PINMUX_MIO_PAD_ATTR_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:335: parameter 'PINMUX_MIO_PAD_ATTR_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:336: parameter 'PINMUX_MIO_PAD_ATTR_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:337: parameter 'PINMUX_MIO_PAD_ATTR_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:338: parameter 'PINMUX_MIO_PAD_ATTR_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:339: parameter 'PINMUX_MIO_PAD_ATTR_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:340: parameter 'PINMUX_MIO_PAD_ATTR_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:341: parameter 'PINMUX_MIO_PAD_ATTR_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:342: parameter 'PINMUX_MIO_PAD_ATTR_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:343: parameter 'PINMUX_MIO_PAD_ATTR_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:344: parameter 'PINMUX_MIO_PAD_ATTR_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:345: parameter 'PINMUX_MIO_PAD_ATTR_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:346: parameter 'PINMUX_MIO_PAD_ATTR_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:347: parameter 'PINMUX_MIO_PAD_ATTR_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:348: parameter 'PINMUX_MIO_PAD_ATTR_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:349: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:350: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:351: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:352: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:353: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:354: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:355: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:356: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:357: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:358: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:359: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:360: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:361: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:362: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:363: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:364: parameter 'PINMUX_DIO_PAD_ATTR_REGWEN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:365: parameter 'PINMUX_DIO_PAD_ATTR_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:366: parameter 'PINMUX_DIO_PAD_ATTR_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:367: parameter 'PINMUX_DIO_PAD_ATTR_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:368: parameter 'PINMUX_DIO_PAD_ATTR_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:369: parameter 'PINMUX_DIO_PAD_ATTR_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:370: parameter 'PINMUX_DIO_PAD_ATTR_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:371: parameter 'PINMUX_DIO_PAD_ATTR_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:372: parameter 'PINMUX_DIO_PAD_ATTR_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:373: parameter 'PINMUX_DIO_PAD_ATTR_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:374: parameter 'PINMUX_DIO_PAD_ATTR_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:375: parameter 'PINMUX_DIO_PAD_ATTR_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:376: parameter 'PINMUX_DIO_PAD_ATTR_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:377: parameter 'PINMUX_DIO_PAD_ATTR_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:378: parameter 'PINMUX_DIO_PAD_ATTR_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:379: parameter 'PINMUX_DIO_PAD_ATTR_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:380: parameter 'PINMUX_DIO_PAD_ATTR_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:381: parameter 'PINMUX_MIO_PAD_SLEEP_STATUS_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:382: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:383: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:384: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:385: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:386: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:387: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:388: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:389: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:390: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:391: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:392: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:393: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:394: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:395: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:396: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:397: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:398: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:399: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:400: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:401: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:402: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:403: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:404: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:405: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:406: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:407: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:408: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:409: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:410: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:411: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:412: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:413: parameter 'PINMUX_MIO_PAD_SLEEP_REGWEN_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:414: parameter 'PINMUX_MIO_PAD_SLEEP_EN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:415: parameter 'PINMUX_MIO_PAD_SLEEP_EN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:416: parameter 'PINMUX_MIO_PAD_SLEEP_EN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:417: parameter 'PINMUX_MIO_PAD_SLEEP_EN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:418: parameter 'PINMUX_MIO_PAD_SLEEP_EN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:419: parameter 'PINMUX_MIO_PAD_SLEEP_EN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:420: parameter 'PINMUX_MIO_PAD_SLEEP_EN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:421: parameter 'PINMUX_MIO_PAD_SLEEP_EN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:422: parameter 'PINMUX_MIO_PAD_SLEEP_EN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:423: parameter 'PINMUX_MIO_PAD_SLEEP_EN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:424: parameter 'PINMUX_MIO_PAD_SLEEP_EN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:425: parameter 'PINMUX_MIO_PAD_SLEEP_EN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:426: parameter 'PINMUX_MIO_PAD_SLEEP_EN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:427: parameter 'PINMUX_MIO_PAD_SLEEP_EN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:428: parameter 'PINMUX_MIO_PAD_SLEEP_EN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:429: parameter 'PINMUX_MIO_PAD_SLEEP_EN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:430: parameter 'PINMUX_MIO_PAD_SLEEP_EN_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:431: parameter 'PINMUX_MIO_PAD_SLEEP_EN_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:432: parameter 'PINMUX_MIO_PAD_SLEEP_EN_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:433: parameter 'PINMUX_MIO_PAD_SLEEP_EN_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:434: parameter 'PINMUX_MIO_PAD_SLEEP_EN_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:435: parameter 'PINMUX_MIO_PAD_SLEEP_EN_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:436: parameter 'PINMUX_MIO_PAD_SLEEP_EN_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:437: parameter 'PINMUX_MIO_PAD_SLEEP_EN_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:438: parameter 'PINMUX_MIO_PAD_SLEEP_EN_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:439: parameter 'PINMUX_MIO_PAD_SLEEP_EN_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:440: parameter 'PINMUX_MIO_PAD_SLEEP_EN_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:441: parameter 'PINMUX_MIO_PAD_SLEEP_EN_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:442: parameter 'PINMUX_MIO_PAD_SLEEP_EN_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:443: parameter 'PINMUX_MIO_PAD_SLEEP_EN_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:444: parameter 'PINMUX_MIO_PAD_SLEEP_EN_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:445: parameter 'PINMUX_MIO_PAD_SLEEP_EN_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:446: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:447: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:448: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:449: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:450: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:451: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:452: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:453: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:454: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:455: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:456: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:457: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:458: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:459: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:460: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:461: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:462: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_16_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:463: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_17_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:464: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_18_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:465: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_19_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:466: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_20_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:467: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_21_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:468: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_22_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:469: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_23_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:470: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_24_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:471: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_25_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:472: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_26_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:473: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_27_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:474: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_28_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:475: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_29_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:476: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_30_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:477: parameter 'PINMUX_MIO_PAD_SLEEP_MODE_31_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:478: parameter 'PINMUX_DIO_PAD_SLEEP_STATUS_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:479: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:480: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:481: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:482: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:483: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:484: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:485: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:486: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:487: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:488: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:489: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:490: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:491: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:492: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:493: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:494: parameter 'PINMUX_DIO_PAD_SLEEP_REGWEN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:495: parameter 'PINMUX_DIO_PAD_SLEEP_EN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:496: parameter 'PINMUX_DIO_PAD_SLEEP_EN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:497: parameter 'PINMUX_DIO_PAD_SLEEP_EN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:498: parameter 'PINMUX_DIO_PAD_SLEEP_EN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:499: parameter 'PINMUX_DIO_PAD_SLEEP_EN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:500: parameter 'PINMUX_DIO_PAD_SLEEP_EN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:501: parameter 'PINMUX_DIO_PAD_SLEEP_EN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:502: parameter 'PINMUX_DIO_PAD_SLEEP_EN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:503: parameter 'PINMUX_DIO_PAD_SLEEP_EN_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:504: parameter 'PINMUX_DIO_PAD_SLEEP_EN_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:505: parameter 'PINMUX_DIO_PAD_SLEEP_EN_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:506: parameter 'PINMUX_DIO_PAD_SLEEP_EN_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:507: parameter 'PINMUX_DIO_PAD_SLEEP_EN_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:508: parameter 'PINMUX_DIO_PAD_SLEEP_EN_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:509: parameter 'PINMUX_DIO_PAD_SLEEP_EN_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:510: parameter 'PINMUX_DIO_PAD_SLEEP_EN_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:511: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:512: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:513: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:514: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:515: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:516: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:517: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:518: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:519: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_8_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:520: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_9_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:521: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_10_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:522: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_11_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:523: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_12_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:524: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_13_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:525: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_14_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:526: parameter 'PINMUX_DIO_PAD_SLEEP_MODE_15_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:527: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:528: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:529: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:530: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:531: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:532: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:533: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:534: parameter 'PINMUX_WKUP_DETECTOR_REGWEN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:535: parameter 'PINMUX_WKUP_DETECTOR_EN_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:536: parameter 'PINMUX_WKUP_DETECTOR_EN_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:537: parameter 'PINMUX_WKUP_DETECTOR_EN_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:538: parameter 'PINMUX_WKUP_DETECTOR_EN_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:539: parameter 'PINMUX_WKUP_DETECTOR_EN_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:540: parameter 'PINMUX_WKUP_DETECTOR_EN_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:541: parameter 'PINMUX_WKUP_DETECTOR_EN_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:542: parameter 'PINMUX_WKUP_DETECTOR_EN_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:543: parameter 'PINMUX_WKUP_DETECTOR_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:544: parameter 'PINMUX_WKUP_DETECTOR_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:545: parameter 'PINMUX_WKUP_DETECTOR_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:546: parameter 'PINMUX_WKUP_DETECTOR_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:547: parameter 'PINMUX_WKUP_DETECTOR_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:548: parameter 'PINMUX_WKUP_DETECTOR_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:549: parameter 'PINMUX_WKUP_DETECTOR_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:550: parameter 'PINMUX_WKUP_DETECTOR_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:551: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:552: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:553: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:554: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:555: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:556: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:557: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:558: parameter 'PINMUX_WKUP_DETECTOR_CNT_TH_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:559: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_0_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:560: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_1_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:561: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_2_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:562: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_3_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:563: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_4_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:564: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_5_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:565: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_6_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:566: parameter 'PINMUX_WKUP_DETECTOR_PADSEL_7_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:567: parameter 'PINMUX_WKUP_CAUSE_OFFSET' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:570: parameter 'PINMUX_ALERT_TEST_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:571: parameter 'PINMUX_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:572: parameter 'PINMUX_MIO_PAD_ATTR_0_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:573: parameter 'PINMUX_MIO_PAD_ATTR_0_ATTR_0_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:574: parameter 'PINMUX_MIO_PAD_ATTR_1_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:575: parameter 'PINMUX_MIO_PAD_ATTR_1_ATTR_1_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:576: parameter 'PINMUX_MIO_PAD_ATTR_2_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:577: parameter 'PINMUX_MIO_PAD_ATTR_2_ATTR_2_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:578: parameter 'PINMUX_MIO_PAD_ATTR_3_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:579: parameter 'PINMUX_MIO_PAD_ATTR_3_ATTR_3_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:580: parameter 'PINMUX_MIO_PAD_ATTR_4_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:581: parameter 'PINMUX_MIO_PAD_ATTR_4_ATTR_4_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:582: parameter 'PINMUX_MIO_PAD_ATTR_5_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:583: parameter 'PINMUX_MIO_PAD_ATTR_5_ATTR_5_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:584: parameter 'PINMUX_MIO_PAD_ATTR_6_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:585: parameter 'PINMUX_MIO_PAD_ATTR_6_ATTR_6_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:586: parameter 'PINMUX_MIO_PAD_ATTR_7_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:587: parameter 'PINMUX_MIO_PAD_ATTR_7_ATTR_7_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:588: parameter 'PINMUX_MIO_PAD_ATTR_8_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:589: parameter 'PINMUX_MIO_PAD_ATTR_8_ATTR_8_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:590: parameter 'PINMUX_MIO_PAD_ATTR_9_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:591: parameter 'PINMUX_MIO_PAD_ATTR_9_ATTR_9_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:592: parameter 'PINMUX_MIO_PAD_ATTR_10_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:593: parameter 'PINMUX_MIO_PAD_ATTR_10_ATTR_10_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:594: parameter 'PINMUX_MIO_PAD_ATTR_11_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:595: parameter 'PINMUX_MIO_PAD_ATTR_11_ATTR_11_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:596: parameter 'PINMUX_MIO_PAD_ATTR_12_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:597: parameter 'PINMUX_MIO_PAD_ATTR_12_ATTR_12_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:598: parameter 'PINMUX_MIO_PAD_ATTR_13_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:599: parameter 'PINMUX_MIO_PAD_ATTR_13_ATTR_13_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:600: parameter 'PINMUX_MIO_PAD_ATTR_14_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:601: parameter 'PINMUX_MIO_PAD_ATTR_14_ATTR_14_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:602: parameter 'PINMUX_MIO_PAD_ATTR_15_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:603: parameter 'PINMUX_MIO_PAD_ATTR_15_ATTR_15_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:604: parameter 'PINMUX_MIO_PAD_ATTR_16_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:605: parameter 'PINMUX_MIO_PAD_ATTR_16_ATTR_16_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:606: parameter 'PINMUX_MIO_PAD_ATTR_17_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:607: parameter 'PINMUX_MIO_PAD_ATTR_17_ATTR_17_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:608: parameter 'PINMUX_MIO_PAD_ATTR_18_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:609: parameter 'PINMUX_MIO_PAD_ATTR_18_ATTR_18_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:610: parameter 'PINMUX_MIO_PAD_ATTR_19_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:611: parameter 'PINMUX_MIO_PAD_ATTR_19_ATTR_19_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:612: parameter 'PINMUX_MIO_PAD_ATTR_20_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:613: parameter 'PINMUX_MIO_PAD_ATTR_20_ATTR_20_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:614: parameter 'PINMUX_MIO_PAD_ATTR_21_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:615: parameter 'PINMUX_MIO_PAD_ATTR_21_ATTR_21_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:616: parameter 'PINMUX_MIO_PAD_ATTR_22_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:617: parameter 'PINMUX_MIO_PAD_ATTR_22_ATTR_22_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:618: parameter 'PINMUX_MIO_PAD_ATTR_23_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:619: parameter 'PINMUX_MIO_PAD_ATTR_23_ATTR_23_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:620: parameter 'PINMUX_MIO_PAD_ATTR_24_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:621: parameter 'PINMUX_MIO_PAD_ATTR_24_ATTR_24_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:622: parameter 'PINMUX_MIO_PAD_ATTR_25_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:623: parameter 'PINMUX_MIO_PAD_ATTR_25_ATTR_25_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:624: parameter 'PINMUX_MIO_PAD_ATTR_26_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:625: parameter 'PINMUX_MIO_PAD_ATTR_26_ATTR_26_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:626: parameter 'PINMUX_MIO_PAD_ATTR_27_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:627: parameter 'PINMUX_MIO_PAD_ATTR_27_ATTR_27_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:628: parameter 'PINMUX_MIO_PAD_ATTR_28_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:629: parameter 'PINMUX_MIO_PAD_ATTR_28_ATTR_28_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:630: parameter 'PINMUX_MIO_PAD_ATTR_29_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:631: parameter 'PINMUX_MIO_PAD_ATTR_29_ATTR_29_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:632: parameter 'PINMUX_MIO_PAD_ATTR_30_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:633: parameter 'PINMUX_MIO_PAD_ATTR_30_ATTR_30_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:634: parameter 'PINMUX_MIO_PAD_ATTR_31_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:635: parameter 'PINMUX_MIO_PAD_ATTR_31_ATTR_31_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:636: parameter 'PINMUX_DIO_PAD_ATTR_0_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:637: parameter 'PINMUX_DIO_PAD_ATTR_0_ATTR_0_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:638: parameter 'PINMUX_DIO_PAD_ATTR_1_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:639: parameter 'PINMUX_DIO_PAD_ATTR_1_ATTR_1_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:640: parameter 'PINMUX_DIO_PAD_ATTR_2_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:641: parameter 'PINMUX_DIO_PAD_ATTR_2_ATTR_2_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:642: parameter 'PINMUX_DIO_PAD_ATTR_3_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:643: parameter 'PINMUX_DIO_PAD_ATTR_3_ATTR_3_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:644: parameter 'PINMUX_DIO_PAD_ATTR_4_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:645: parameter 'PINMUX_DIO_PAD_ATTR_4_ATTR_4_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:646: parameter 'PINMUX_DIO_PAD_ATTR_5_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:647: parameter 'PINMUX_DIO_PAD_ATTR_5_ATTR_5_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:648: parameter 'PINMUX_DIO_PAD_ATTR_6_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:649: parameter 'PINMUX_DIO_PAD_ATTR_6_ATTR_6_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:650: parameter 'PINMUX_DIO_PAD_ATTR_7_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:651: parameter 'PINMUX_DIO_PAD_ATTR_7_ATTR_7_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:652: parameter 'PINMUX_DIO_PAD_ATTR_8_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:653: parameter 'PINMUX_DIO_PAD_ATTR_8_ATTR_8_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:654: parameter 'PINMUX_DIO_PAD_ATTR_9_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:655: parameter 'PINMUX_DIO_PAD_ATTR_9_ATTR_9_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:656: parameter 'PINMUX_DIO_PAD_ATTR_10_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:657: parameter 'PINMUX_DIO_PAD_ATTR_10_ATTR_10_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:658: parameter 'PINMUX_DIO_PAD_ATTR_11_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:659: parameter 'PINMUX_DIO_PAD_ATTR_11_ATTR_11_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:660: parameter 'PINMUX_DIO_PAD_ATTR_12_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:661: parameter 'PINMUX_DIO_PAD_ATTR_12_ATTR_12_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:662: parameter 'PINMUX_DIO_PAD_ATTR_13_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:663: parameter 'PINMUX_DIO_PAD_ATTR_13_ATTR_13_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:664: parameter 'PINMUX_DIO_PAD_ATTR_14_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:665: parameter 'PINMUX_DIO_PAD_ATTR_14_ATTR_14_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:666: parameter 'PINMUX_DIO_PAD_ATTR_15_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:667: parameter 'PINMUX_DIO_PAD_ATTR_15_ATTR_15_RESVAL' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_reg_pkg.sv:1088: parameter 'PINMUX_PERMIT' declared inside package 'pinmux_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux_pkg.sv'
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:10: parameter 'NumIOs' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:11: parameter 'NDFTStraps' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:12: parameter 'NTapStraps' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pinmux_pkg.sv:36: parameter 'DefaultTargetCfg' declared inside package 'pinmux_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3_pkg.sv'
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:13: parameter 'StateW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:17: parameter 'FnWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:18: parameter 'CsWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:25: parameter 'MaxFnEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:26: parameter 'MaxCsEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:28: parameter 'NSRegisterSizePre' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:31: parameter 'NSRegisterSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:37: parameter 'PrefixSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:40: parameter 'PrefixIndexW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:52: parameter 'MsgWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:53: parameter 'MsgStrbW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:85: parameter 'KeccakRate' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:93: parameter 'MaxBlockSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:95: parameter 'KeccakEntries' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:96: parameter 'KeccakMsgAddrW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:98: parameter 'KeccakCountW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux_jtag_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux_strap_sampling.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pinmux_wkup.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_mux2.sv:28: parameter 'Impl' becomes localparam in 'prim_clock_mux2' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_pad_attr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pad_attr.sv'
VERIFIC-WARNING [VERI-1199] prim_pad_attr.sv:25: parameter 'Impl' becomes localparam in 'prim_pad_attr' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_aon_wake.sv'

yosys> synth_rs -top pinmux -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top pinmux

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] pinmux.sv:9: compiling module 'pinmux'
VERIFIC-INFO [VERI-1018] pinmux_reg_top.sv:8: compiling module 'pinmux_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=11)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=5,ResetVal=5'b0,BitMask=5'b11111)'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=8,ResetVal=8'b0,BitMask=8'b11111111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b10)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] prim_pad_attr.sv:16: compiling module 'prim_pad_attr(PadType=BidirStd)'
VERIFIC-INFO [VERI-1018] prim_generic_pad_attr.sv:7: compiling module 'prim_generic_pad_attr(PadType=BidirStd)'
VERIFIC-INFO [VERI-1018] pinmux_strap_sampling.sv:5: compiling module 'pinmux_strap_sampling(TargetCfg='{0,0,0,0,0,0,0,0,0,0,0,0,0,{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd},{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd}})'
VERIFIC-INFO [VERI-1018] prim_mubi4_sync.sv:13: compiling module 'prim_mubi4_sync(AsyncOn=1'b0)'
VERIFIC-INFO [VERI-1018] prim_lc_sync.sv:12: compiling module 'prim_lc_sync(NumCopies=2)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0101)'
VERIFIC-INFO [VERI-1018] pinmux_jtag_buf.sv:5: compiling module 'pinmux_jtag_buf'
VERIFIC-INFO [VERI-1018] prim_clock_buf.sv:16: compiling module 'prim_clock_buf'
VERIFIC-INFO [VERI-1018] prim_generic_clock_buf.sv:6: compiling module 'prim_generic_clock_buf'
VERIFIC-INFO [VERI-1018] prim_clock_mux2.sv:16: compiling module 'prim_clock_mux2(NoFpgaBufG=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_clock_mux2.sv:6: compiling module 'prim_generic_clock_mux2(NoFpgaBufG=1'b1)'
VERIFIC-INFO [VERI-1018] usbdev_aon_wake.sv:8: compiling module 'usbdev_aon_wake'
VERIFIC-INFO [VERI-1018] prim_filter.sv:13: compiling module 'prim_filter(Cycles=2)'
VERIFIC-INFO [VERI-1018] prim_filter.sv:13: compiling module 'prim_filter'
VERIFIC-INFO [VERI-1018] pinmux_wkup.sv:5: compiling module 'pinmux_wkup'
Importing module pinmux.
Importing module pinmux_reg_top.
Importing module pinmux_strap_sampling(TargetCfg='{0,0,0,0,0,0,0,0,0,0,0,0,0,{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd},{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd}}).
Importing module pinmux_jtag_buf.
Importing module pinmux_wkup.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_clock_buf.
Importing module prim_clock_mux2(NoFpgaBufG=1'b1).
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_filter.
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_clock_buf.
Importing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_lc_sync(NumCopies=2).
Importing module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0101).
Importing module prim_mubi4_sync(AsyncOn=1'b0).
Importing module prim_pad_attr(PadType=BidirStd).
Importing module prim_generic_pad_attr(PadType=BidirStd).
Importing module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
Importing module prim_reg_cdc(DataWidth=5,ResetVal=5'b0,BitMask=5'b11111).
Importing module prim_reg_cdc(DataWidth=8,ResetVal=8'b0,BitMask=8'b11111111).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b10).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0).
Importing module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b010).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b01101).
Importing module prim_sync_reqack.
Importing module prim_flop_2sync(Width=1).
Importing module tlul_adapter_reg(RegAw=11).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module usbdev_aon_wake.
Importing module prim_filter(Cycles=2).

3.3.1. Analyzing design hierarchy..
Top module:  \pinmux
Used module:     \pinmux_wkup
Used module:         \prim_filter
Used module:     \usbdev_aon_wake
Used module:         \prim_filter(Cycles=2)
Used module:     \pinmux_strap_sampling(TargetCfg='{0,0,0,0,0,0,0,0,0,0,0,0,0,{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd},{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd}})
Used module:         \prim_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:         \pinmux_jtag_buf
Used module:             \prim_buf
Used module:                 \prim_generic_buf
Used module:             \prim_clock_buf
Used module:                 \prim_generic_clock_buf
Used module:         \prim_lc_sync(NumCopies=2)
Used module:             \prim_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:         \prim_mubi4_sync(AsyncOn=1'b0)
Used module:     \prim_pad_attr(PadType=BidirStd)
Used module:         \prim_generic_pad_attr(PadType=BidirStd)
Used module:     \prim_alert_sender
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \pinmux_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b10)
Used module:         \prim_subreg_ext(DW=32'b01101)
Used module:         \prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_reg_cdc(DataWidth=8,ResetVal=8'b0,BitMask=8'b11111111)
Used module:             \prim_sync_reqack
Used module:                 \prim_flop_2sync(Width=1)
Used module:         \prim_reg_cdc(DataWidth=5,ResetVal=5'b0,BitMask=5'b11111)
Used module:         \prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)
Used module:         \tlul_adapter_reg(RegAw=11)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \pinmux
Used module:     \pinmux_wkup
Used module:         \prim_filter
Used module:     \usbdev_aon_wake
Used module:         \prim_filter(Cycles=2)
Used module:     \pinmux_strap_sampling(TargetCfg='{0,0,0,0,0,0,0,0,0,0,0,0,0,{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd},{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd}})
Used module:         \prim_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:         \pinmux_jtag_buf
Used module:             \prim_buf
Used module:                 \prim_generic_buf
Used module:             \prim_clock_buf
Used module:                 \prim_generic_clock_buf
Used module:         \prim_lc_sync(NumCopies=2)
Used module:             \prim_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0101)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0101)
Used module:         \prim_mubi4_sync(AsyncOn=1'b0)
Used module:     \prim_pad_attr(PadType=BidirStd)
Used module:         \prim_generic_pad_attr(PadType=BidirStd)
Used module:     \prim_alert_sender
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \pinmux_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b10)
Used module:         \prim_subreg_ext(DW=32'b01101)
Used module:         \prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_reg_cdc(DataWidth=8,ResetVal=8'b0,BitMask=8'b11111111)
Used module:             \prim_sync_reqack
Used module:                 \prim_flop_2sync(Width=1)
Used module:         \prim_reg_cdc(DataWidth=5,ResetVal=5'b0,BitMask=5'b11111)
Used module:         \prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)
Used module:         \tlul_adapter_reg(RegAw=11)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_filter(Cycles=2).
<suppressed ~4 debug messages>
Optimizing module usbdev_aon_wake.
<suppressed ~2 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=11).
<suppressed ~11 debug messages>
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01101).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b010).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b10).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_reg_cdc(DataWidth=8,ResetVal=8'b0,BitMask=8'b11111111).
<suppressed ~5 debug messages>
Optimizing module prim_reg_cdc(DataWidth=5,ResetVal=5'b0,BitMask=5'b11111).
<suppressed ~5 debug messages>
Optimizing module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
<suppressed ~4 debug messages>
Optimizing module prim_generic_pad_attr(PadType=BidirStd).
<suppressed ~1 debug messages>
Optimizing module prim_pad_attr(PadType=BidirStd).
Optimizing module prim_mubi4_sync(AsyncOn=1'b0).
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0101).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Optimizing module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Optimizing module prim_lc_sync(NumCopies=2).
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Optimizing module prim_generic_clock_buf.
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_filter.
<suppressed ~4 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_clock_mux2(NoFpgaBufG=1'b1).
Optimizing module prim_clock_buf.
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module pinmux_wkup.
<suppressed ~3 debug messages>
Optimizing module pinmux_jtag_buf.
Optimizing module pinmux_strap_sampling(TargetCfg='{0,0,0,0,0,0,0,0,0,0,0,0,0,{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd},{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd}}).
<suppressed ~4 debug messages>
Optimizing module pinmux_reg_top.
<suppressed ~2 debug messages>
Optimizing module pinmux.
<suppressed ~59 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module pinmux_jtag_buf.
Deleting now unused module pinmux_reg_top.
Deleting now unused module pinmux_strap_sampling(TargetCfg='{0,0,0,0,0,0,0,0,0,0,0,0,0,{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd},{BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd,BidirStd}}).
Deleting now unused module pinmux_wkup.
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_clock_buf.
Deleting now unused module prim_clock_mux2(NoFpgaBufG=1'b1).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_filter.
Deleting now unused module prim_filter(Cycles=2).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_clock_buf.
Deleting now unused module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0101).
Deleting now unused module prim_generic_pad_attr(PadType=BidirStd).
Deleting now unused module prim_lc_sync(NumCopies=2).
Deleting now unused module prim_mubi4_sync(AsyncOn=1'b0).
Deleting now unused module prim_pad_attr(PadType=BidirStd).
Deleting now unused module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
Deleting now unused module prim_reg_cdc(DataWidth=5,ResetVal=5'b0,BitMask=5'b11111).
Deleting now unused module prim_reg_cdc(DataWidth=8,ResetVal=8'b0,BitMask=8'b11111111).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b10).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b0).
Deleting now unused module prim_subreg(DW=6,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=6'b010).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b01101).
Deleting now unused module prim_sync_reqack.
Deleting now unused module tlul_adapter_reg(RegAw=11).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module usbdev_aon_wake.
<suppressed ~636 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~327 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 2386 unused cells and 25419 unused wires.
<suppressed ~9227 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module pinmux...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~3448 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$25542: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$27505: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$27505: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\u_reg.\u_aon_tgl.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_aon_tgl.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_aon_tgl.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_aon_tgl.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_aon_tgl.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_aon_tgl.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_aon_tgl.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_aon_tgl.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_cause_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_cause_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_cause_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_cause_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_0_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_0_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_0_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_0_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_1_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_1_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_1_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_1_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_2_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_2_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_2_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_2_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_3_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_3_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_3_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_3_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_4_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_4_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_4_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_4_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_5_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_5_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_5_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_5_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_6_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_6_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_6_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_6_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_7_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_7_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_7_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_7_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_0_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_1_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_2_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_3_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_4_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_5_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_6_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_cnt_th_7_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_0_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_1_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_2_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_3_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_4_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_5_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_6_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$26271: \u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$26269: \u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$26280: \u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$26279: \u_reg.u_wkup_detector_en_7_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_usbdev_aon_wake.$verific$mux_20$usbdev_aon_wake.sv:116$27419: \u_usbdev_aon_wake.astate_q -> 3'011
      Replacing known input bits on port A of cell $flatten\u_usbdev_aon_wake.$verific$mux_25$usbdev_aon_wake.sv:139$27423: \u_usbdev_aon_wake.astate_q -> 3'010
      Replacing known input bits on port A of cell $flatten\u_usbdev_aon_wake.$verific$mux_18$usbdev_aon_wake.sv:99$27418: \u_usbdev_aon_wake.astate_q -> 3'000
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~634 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467: { $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$n61$25417 $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$n62$25418 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_6982$pinmux_reg_top.sv:18731$25065: { $flatten\u_reg.$verific$n14155$9761 $flatten\u_reg.$verific$n14158$9764 $flatten\u_reg.$verific$n14161$9767 $flatten\u_reg.$verific$n14164$9770 $flatten\u_reg.$verific$n14167$9773 $flatten\u_reg.$verific$n14170$9776 $flatten\u_reg.$verific$n14173$9779 $flatten\u_reg.$verific$n14176$9782 $flatten\u_reg.$verific$n14179$9785 $flatten\u_reg.$verific$n14182$9788 $flatten\u_reg.$verific$n14185$9791 $flatten\u_reg.$verific$n14188$9794 $flatten\u_reg.$verific$n14191$9797 $flatten\u_reg.$verific$n14194$9800 $flatten\u_reg.$verific$n14197$9803 $flatten\u_reg.$verific$n14200$9806 $flatten\u_reg.$verific$n14203$9809 $flatten\u_reg.$verific$n14206$9812 $flatten\u_reg.$verific$n14209$9815 $flatten\u_reg.$verific$n14212$9818 $flatten\u_reg.$verific$n14215$9821 $flatten\u_reg.$verific$n14218$9824 $flatten\u_reg.$verific$n14221$9827 $flatten\u_reg.$verific$n14224$9830 $flatten\u_reg.$verific$n14227$9833 $flatten\u_reg.$verific$n14230$9836 $flatten\u_reg.$verific$n14233$9839 $flatten\u_reg.$verific$n14236$9842 $flatten\u_reg.$verific$n14239$9845 $flatten\u_reg.$verific$n14242$9848 $flatten\u_reg.$verific$n14245$9851 $flatten\u_reg.$verific$n14248$9854 $flatten\u_reg.$verific$n14251$9857 $flatten\u_reg.$verific$n14254$9860 $flatten\u_reg.$verific$n14257$9863 $flatten\u_reg.$verific$n14260$9866 $flatten\u_reg.$verific$n14263$9869 $flatten\u_reg.$verific$n14266$9872 $flatten\u_reg.$verific$n14269$9875 $flatten\u_reg.$verific$n14272$9878 $flatten\u_reg.$verific$n14275$9881 $flatten\u_reg.$verific$n14278$9884 $flatten\u_reg.$verific$n14281$9887 $flatten\u_reg.$verific$n14284$9890 $flatten\u_reg.$verific$n14287$9893 $flatten\u_reg.$verific$n14290$9896 $flatten\u_reg.$verific$n14293$9899 $flatten\u_reg.$verific$n14296$9902 $flatten\u_reg.$verific$n14299$9905 $flatten\u_reg.$verific$n14302$9908 $flatten\u_reg.$verific$n14305$9911 $flatten\u_reg.$verific$n14308$9914 $flatten\u_reg.$verific$n14311$9917 $flatten\u_reg.$verific$n14314$9920 $flatten\u_reg.$verific$n14317$9923 $flatten\u_reg.$verific$n14320$9926 $flatten\u_reg.$verific$n14323$9929 $flatten\u_reg.$verific$n14326$9932 $flatten\u_reg.$verific$n14329$9935 $flatten\u_reg.$verific$n14332$9938 $flatten\u_reg.$verific$n14335$9941 $flatten\u_reg.$verific$n14338$9944 $flatten\u_reg.$verific$n14341$9947 $flatten\u_reg.$verific$n14344$9950 $flatten\u_reg.$verific$n14347$9953 $flatten\u_reg.$verific$n14350$9956 $flatten\u_reg.$verific$n14353$9959 $flatten\u_reg.$verific$n14356$9962 $flatten\u_reg.$verific$n14359$9965 $flatten\u_reg.$verific$n14362$9968 $flatten\u_reg.$verific$n14365$9971 $flatten\u_reg.$verific$n14368$9974 $flatten\u_reg.$verific$n14371$9977 $flatten\u_reg.$verific$n14374$9980 $flatten\u_reg.$verific$n14377$9983 $flatten\u_reg.$verific$n14380$9986 $flatten\u_reg.$verific$n14383$9989 $flatten\u_reg.$verific$n14386$9992 $flatten\u_reg.$verific$n14389$9995 $flatten\u_reg.$verific$n14392$9998 $flatten\u_reg.$verific$n14395$10001 $flatten\u_reg.$verific$n14398$10004 $flatten\u_reg.$verific$n14401$10007 $flatten\u_reg.$verific$n14404$10010 $flatten\u_reg.$verific$n14407$10013 $flatten\u_reg.$verific$n14410$10016 $flatten\u_reg.$verific$n14413$10019 $flatten\u_reg.$verific$n14416$10022 $flatten\u_reg.$verific$n14419$10025 $flatten\u_reg.$verific$n14422$10028 $flatten\u_reg.$verific$n14425$10031 $flatten\u_reg.$verific$n14428$10034 $flatten\u_reg.$verific$n14431$10037 $flatten\u_reg.$verific$n14434$10040 $flatten\u_reg.$verific$n14437$10043 $flatten\u_reg.$verific$n14440$10046 $flatten\u_reg.$verific$n14443$10049 $flatten\u_reg.$verific$n14446$10052 $flatten\u_reg.$verific$n14449$10055 $flatten\u_reg.$verific$n14452$10058 $flatten\u_reg.$verific$n14455$10061 $flatten\u_reg.$verific$n14458$10064 $flatten\u_reg.$verific$n14461$10067 $flatten\u_reg.$verific$n14464$10070 $flatten\u_reg.$verific$n14467$10073 $flatten\u_reg.$verific$n14470$10076 $flatten\u_reg.$verific$n14473$10079 $flatten\u_reg.$verific$n14476$10082 $flatten\u_reg.$verific$n14479$10085 $flatten\u_reg.$verific$n14482$10088 $flatten\u_reg.$verific$n14485$10091 $flatten\u_reg.$verific$n14488$10094 $flatten\u_reg.$verific$n14491$10097 $flatten\u_reg.$verific$n14494$10100 $flatten\u_reg.$verific$n14497$10103 $flatten\u_reg.$verific$n14500$10106 $flatten\u_reg.$verific$n14503$10109 $flatten\u_reg.$verific$n14506$10112 $flatten\u_reg.$verific$n14509$10115 $flatten\u_reg.$verific$n14512$10118 $flatten\u_reg.$verific$n14515$10121 $flatten\u_reg.$verific$n14518$10124 $flatten\u_reg.$verific$n14521$10127 $flatten\u_reg.$verific$n14524$10130 $flatten\u_reg.$verific$n14527$10133 $flatten\u_reg.$verific$n14530$10136 $flatten\u_reg.$verific$n14533$10139 $flatten\u_reg.$verific$n14536$10142 $flatten\u_reg.$verific$n14539$10145 $flatten\u_reg.$verific$n14542$10148 $flatten\u_reg.$verific$n14545$10151 $flatten\u_reg.$verific$n14548$10154 $flatten\u_reg.$verific$n14551$10157 $flatten\u_reg.$verific$n14554$10160 $flatten\u_reg.$verific$n14557$10163 $flatten\u_reg.$verific$n14560$10166 $flatten\u_reg.$verific$n14563$10169 $flatten\u_reg.$verific$n14566$10172 $flatten\u_reg.$verific$n14569$10175 $flatten\u_reg.$verific$n14572$10178 $flatten\u_reg.$verific$n14575$10181 $flatten\u_reg.$verific$n14578$10184 $flatten\u_reg.$verific$n14581$10187 $flatten\u_reg.$verific$n14584$10190 $flatten\u_reg.$verific$n14587$10193 $flatten\u_reg.$verific$n14590$10196 $flatten\u_reg.$verific$n14593$10199 $flatten\u_reg.$verific$n14596$10202 $flatten\u_reg.$verific$n14599$10205 $flatten\u_reg.$verific$n14602$10208 $flatten\u_reg.$verific$n14605$10211 $flatten\u_reg.$verific$n14608$10214 $flatten\u_reg.$verific$n14611$10217 $flatten\u_reg.$verific$n14614$10220 $flatten\u_reg.$verific$n14617$10223 $flatten\u_reg.$verific$n14620$10226 $flatten\u_reg.$verific$n14623$10229 $flatten\u_reg.$verific$n14626$10232 $flatten\u_reg.$verific$n14629$10235 $flatten\u_reg.$verific$n14632$10238 $flatten\u_reg.$verific$n14635$10241 $flatten\u_reg.$verific$n14638$10244 $flatten\u_reg.$verific$n14641$10247 $flatten\u_reg.$verific$n14644$10250 $flatten\u_reg.$verific$n14647$10253 $flatten\u_reg.$verific$n14650$10256 $flatten\u_reg.$verific$n14653$10259 $flatten\u_reg.$verific$n14656$10262 $flatten\u_reg.$verific$n14659$10265 $flatten\u_reg.$verific$n14662$10268 $flatten\u_reg.$verific$n14665$10271 $flatten\u_reg.$verific$n14668$10274 $flatten\u_reg.$verific$n14671$10277 $flatten\u_reg.$verific$n14674$10280 $flatten\u_reg.$verific$n14677$10283 $flatten\u_reg.$verific$n14680$10286 $flatten\u_reg.$verific$n14683$10289 $flatten\u_reg.$verific$n14686$10292 $flatten\u_reg.$verific$n14689$10295 $flatten\u_reg.$verific$n14692$10298 $flatten\u_reg.$verific$n14695$10301 $flatten\u_reg.$verific$n14698$10304 $flatten\u_reg.$verific$n14701$10307 $flatten\u_reg.$verific$n14704$10310 $flatten\u_reg.$verific$n14707$10313 $flatten\u_reg.$verific$n14710$10316 $flatten\u_reg.$verific$n14713$10319 $flatten\u_reg.$verific$n14716$10322 $flatten\u_reg.$verific$n14719$10325 $flatten\u_reg.$verific$n14722$10328 $flatten\u_reg.$verific$n14725$10331 $flatten\u_reg.$verific$n14728$10334 $flatten\u_reg.$verific$n14731$10337 $flatten\u_reg.$verific$n14734$10340 $flatten\u_reg.$verific$n14737$10343 $flatten\u_reg.$verific$n14740$10346 $flatten\u_reg.$verific$n14743$10349 $flatten\u_reg.$verific$n14746$10352 $flatten\u_reg.$verific$n14749$10355 $flatten\u_reg.$verific$n14752$10358 $flatten\u_reg.$verific$n14755$10361 $flatten\u_reg.$verific$n14758$10364 $flatten\u_reg.$verific$n14761$10367 $flatten\u_reg.$verific$n14764$10370 $flatten\u_reg.$verific$n14767$10373 $flatten\u_reg.$verific$n14770$10376 $flatten\u_reg.$verific$n14773$10379 $flatten\u_reg.$verific$n14776$10382 $flatten\u_reg.$verific$n14779$10385 $flatten\u_reg.$verific$n14782$10388 $flatten\u_reg.$verific$n14785$10391 $flatten\u_reg.$verific$n14788$10394 $flatten\u_reg.$verific$n14791$10397 $flatten\u_reg.$verific$n14794$10400 $flatten\u_reg.$verific$n14797$10403 $flatten\u_reg.$verific$n14800$10406 $flatten\u_reg.$verific$n14803$10409 $flatten\u_reg.$verific$n14806$10412 $flatten\u_reg.$verific$n14809$10415 $flatten\u_reg.$verific$n14812$10418 $flatten\u_reg.$verific$n14815$10421 $flatten\u_reg.$verific$n14818$10424 $flatten\u_reg.$verific$n14821$10427 $flatten\u_reg.$verific$n14824$10430 $flatten\u_reg.$verific$n14827$10433 $flatten\u_reg.$verific$n14830$10436 $flatten\u_reg.$verific$n14833$10439 $flatten\u_reg.$verific$n14836$10442 $flatten\u_reg.$verific$n14839$10445 $flatten\u_reg.$verific$n14842$10448 $flatten\u_reg.$verific$n14845$10451 $flatten\u_reg.$verific$n14848$10454 $flatten\u_reg.$verific$n14851$10457 $flatten\u_reg.$verific$n14854$10460 $flatten\u_reg.$verific$n14857$10463 $flatten\u_reg.$verific$n14860$10466 $flatten\u_reg.$verific$n14863$10469 $flatten\u_reg.$verific$n14866$10472 $flatten\u_reg.$verific$n14869$10475 $flatten\u_reg.$verific$n14872$10478 $flatten\u_reg.$verific$n14875$10481 $flatten\u_reg.$verific$n14878$10484 $flatten\u_reg.$verific$n14881$10487 $flatten\u_reg.$verific$n14884$10490 $flatten\u_reg.$verific$n14887$10493 $flatten\u_reg.$verific$n14890$10496 $flatten\u_reg.$verific$n14893$10499 $flatten\u_reg.$verific$n14896$10502 $flatten\u_reg.$verific$n14899$10505 $flatten\u_reg.$verific$n14902$10508 $flatten\u_reg.$verific$n14905$10511 $flatten\u_reg.$verific$n14908$10514 $flatten\u_reg.$verific$n14911$10517 $flatten\u_reg.$verific$n14914$10520 $flatten\u_reg.$verific$n14917$10523 $flatten\u_reg.$verific$n14920$10526 $flatten\u_reg.$verific$n14923$10529 $flatten\u_reg.$verific$n14926$10532 $flatten\u_reg.$verific$n14929$10535 $flatten\u_reg.$verific$n14932$10538 $flatten\u_reg.$verific$n14935$10541 $flatten\u_reg.$verific$n14938$10544 $flatten\u_reg.$verific$n14941$10547 $flatten\u_reg.$verific$n14944$10550 $flatten\u_reg.$verific$n14947$10553 $flatten\u_reg.$verific$n14950$10556 $flatten\u_reg.$verific$n14953$10559 $flatten\u_reg.$verific$n14956$10562 $flatten\u_reg.$verific$n14959$10565 $flatten\u_reg.$verific$n14962$10568 $flatten\u_reg.$verific$n14965$10571 $flatten\u_reg.$verific$n14968$10574 $flatten\u_reg.$verific$n14971$10577 $flatten\u_reg.$verific$n14974$10580 $flatten\u_reg.$verific$n14977$10583 $flatten\u_reg.$verific$n14980$10586 $flatten\u_reg.$verific$n14983$10589 $flatten\u_reg.$verific$n14986$10592 $flatten\u_reg.$verific$n14989$10595 $flatten\u_reg.$verific$n14992$10598 $flatten\u_reg.$verific$n14995$10601 $flatten\u_reg.$verific$n14998$10604 $flatten\u_reg.$verific$n15001$10607 $flatten\u_reg.$verific$n15004$10610 $flatten\u_reg.$verific$n15007$10613 $flatten\u_reg.$verific$n15010$10616 $flatten\u_reg.$verific$n15013$10619 $flatten\u_reg.$verific$n15016$10622 $flatten\u_reg.$verific$n15019$10625 $flatten\u_reg.$verific$n15022$10628 $flatten\u_reg.$verific$n15025$10631 $flatten\u_reg.$verific$n15028$10634 $flatten\u_reg.$verific$n15031$10637 $flatten\u_reg.$verific$n15034$10640 $flatten\u_reg.$verific$n15037$10643 $flatten\u_reg.$verific$n15040$10646 $flatten\u_reg.$verific$n15043$10649 $flatten\u_reg.$verific$n15046$10652 $flatten\u_reg.$verific$n15049$10655 $flatten\u_reg.$verific$n15052$10658 $flatten\u_reg.$verific$n15055$10661 $flatten\u_reg.$verific$n15058$10664 $flatten\u_reg.$verific$n15061$10667 $flatten\u_reg.$verific$n15064$10670 $flatten\u_reg.$verific$n15067$10673 $flatten\u_reg.$verific$n15070$10676 $flatten\u_reg.$verific$n15073$10679 $flatten\u_reg.$verific$n15076$10682 $flatten\u_reg.$verific$n15079$10685 $flatten\u_reg.$verific$n15082$10688 $flatten\u_reg.$verific$n15085$10691 $flatten\u_reg.$verific$n15088$10694 $flatten\u_reg.$verific$n15091$10697 $flatten\u_reg.$verific$n15094$10700 $flatten\u_reg.$verific$n15097$10703 $flatten\u_reg.$verific$n15100$10706 $flatten\u_reg.$verific$n15103$10709 $flatten\u_reg.$verific$n15106$10712 $flatten\u_reg.$verific$n15109$10715 $flatten\u_reg.$verific$n15112$10718 $flatten\u_reg.$verific$n15115$10721 $flatten\u_reg.$verific$n15118$10724 $flatten\u_reg.$verific$n15121$10727 $flatten\u_reg.$verific$n15124$10730 $flatten\u_reg.$verific$n15127$10733 $flatten\u_reg.$verific$n15130$10736 $flatten\u_reg.$verific$n15133$10739 $flatten\u_reg.$verific$n15136$10742 $flatten\u_reg.$verific$n15139$10745 $flatten\u_reg.$verific$n15142$10748 $flatten\u_reg.$verific$n15145$10751 $flatten\u_reg.$verific$n15148$10754 $flatten\u_reg.$verific$n15151$10757 $flatten\u_reg.$verific$n15154$10760 $flatten\u_reg.$verific$n15157$10763 $flatten\u_reg.$verific$n15160$10766 $flatten\u_reg.$verific$n15163$10769 $flatten\u_reg.$verific$n15166$10772 $flatten\u_reg.$verific$n15169$10775 $flatten\u_reg.$verific$n15172$10778 $flatten\u_reg.$verific$n15175$10781 $flatten\u_reg.$verific$n15178$10784 $flatten\u_reg.$verific$n15181$10787 $flatten\u_reg.$verific$n15184$10790 $flatten\u_reg.$verific$n15187$10793 $flatten\u_reg.$verific$n15190$10796 $flatten\u_reg.$verific$n15193$10799 $flatten\u_reg.$verific$n15196$10802 $flatten\u_reg.$verific$n15199$10805 $flatten\u_reg.$verific$n15202$10808 $flatten\u_reg.$verific$n15205$10811 $flatten\u_reg.$verific$n15208$10814 $flatten\u_reg.$verific$n15211$10817 $flatten\u_reg.$verific$n15214$10820 $flatten\u_reg.$verific$n15217$10823 $flatten\u_reg.$verific$n15220$10826 $flatten\u_reg.$verific$n15223$10829 $flatten\u_reg.$verific$n15226$10832 $flatten\u_reg.$verific$n15229$10835 $flatten\u_reg.$verific$n15232$10838 $flatten\u_reg.$verific$n15235$10841 $flatten\u_reg.$verific$n15238$10844 $flatten\u_reg.$verific$n15241$10847 $flatten\u_reg.$verific$n15244$10850 $flatten\u_reg.$verific$n15247$10853 $flatten\u_reg.$verific$n15250$10856 $flatten\u_reg.$verific$n15253$10859 $flatten\u_reg.$verific$n15256$10862 $flatten\u_reg.$verific$n15259$10865 $flatten\u_reg.$verific$n15262$10868 $flatten\u_reg.$verific$n15265$10871 $flatten\u_reg.$verific$n15268$10874 $flatten\u_reg.$verific$n15271$10877 $flatten\u_reg.$verific$n15274$10880 $flatten\u_reg.$verific$n15277$10883 $flatten\u_reg.$verific$n15280$10886 $flatten\u_reg.$verific$n15283$10889 $flatten\u_reg.$verific$n15286$10892 $flatten\u_reg.$verific$n15289$10895 $flatten\u_reg.$verific$n15292$10898 $flatten\u_reg.$verific$n15295$10901 $flatten\u_reg.$verific$n15298$10904 $flatten\u_reg.$verific$n15301$10907 $flatten\u_reg.$verific$n15304$10910 $flatten\u_reg.$verific$n15307$10913 $flatten\u_reg.$verific$n15310$10916 $flatten\u_reg.$verific$n15313$10919 $flatten\u_reg.$verific$n15316$10922 $flatten\u_reg.$verific$n15319$10925 $flatten\u_reg.$verific$n15322$10928 $flatten\u_reg.$verific$n15325$10931 $flatten\u_reg.$verific$n15328$10934 $flatten\u_reg.$verific$n15331$10937 $flatten\u_reg.$verific$n15334$10940 $flatten\u_reg.$verific$n15337$10943 $flatten\u_reg.$verific$n15340$10946 $flatten\u_reg.$verific$n15343$10949 $flatten\u_reg.$verific$n15346$10952 $flatten\u_reg.$verific$n15349$10955 $flatten\u_reg.$verific$n15352$10958 $flatten\u_reg.$verific$n15355$10961 $flatten\u_reg.$verific$n15358$10964 $flatten\u_reg.$verific$n15361$10967 $flatten\u_reg.$verific$n15364$10970 $flatten\u_reg.$verific$n15367$10973 $flatten\u_reg.$verific$n15370$10976 $flatten\u_reg.$verific$n15373$10979 $flatten\u_reg.$verific$n15376$10982 $flatten\u_reg.$verific$n15379$10985 $flatten\u_reg.$verific$n15382$10988 $flatten\u_reg.$verific$n15385$10991 $flatten\u_reg.$verific$n15388$10994 $flatten\u_reg.$verific$n15391$10997 $flatten\u_reg.$verific$n15393$10999 }
  Optimizing cells in module \pinmux.
Performed a total of 9 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$sleep_en_q_reg$pinmux.sv:300$6011 ($aldff) from module pinmux.
Changing const-value async load to async reset on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($aldff) from module pinmux.
Changing const-value async load to async reset on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($aldff) from module pinmux.
Changing const-value async load to async reset on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($aldff) from module pinmux.
Changing const-value async load to async reset on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($aldff) from module pinmux.
Changing const-value async load to async reset on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($aldff) from module pinmux.
Changing const-value async load to async reset on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\gen_filters[2].u_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$27456 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\gen_filters[2].u_filter.$verific$stored_value_q_reg$prim_filter.sv:30$27451 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\gen_filters[1].u_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$27456 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\gen_filters[1].u_filter.$verific$stored_value_q_reg$prim_filter.sv:30$27451 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\gen_filters[0].u_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$27456 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\gen_filters[0].u_filter.$verific$stored_value_q_reg$prim_filter.sv:30$27451 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\filter_activity.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.\filter_activity.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_usbdev_aon_wake.$verific$astate_q_reg$usbdev_aon_wake.sv:159$27428 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_mode_7.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_miodio_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_filter_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_7_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_mode_6.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_miodio_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_filter_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_6_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_mode_5.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_miodio_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_filter_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_5_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_mode_4.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_miodio_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_filter_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_4_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_mode_3.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_miodio_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_filter_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_3_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_mode_2.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_miodio_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_filter_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_2_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_mode_1.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_miodio_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_filter_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_1_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_mode_0.$verific$q_reg$prim_subreg.sv:72$26164 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_miodio_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_filter_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_detector_0_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_7.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_6.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_5.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_4.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_3.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_2.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_1.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cause_0.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$26377 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$26376 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$26375 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$26385 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$26365 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$26386 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_32.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_31.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_30.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_29.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_28.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_27.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_26.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_25.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_24.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_23.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_22.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_21.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_20.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_19.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_18.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_17.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_16.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_status_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_31.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_30.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_29.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_28.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_27.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_26.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_25.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_24.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_23.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_22.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_21.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_20.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_19.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_18.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_17.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_16.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_31.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_30.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_29.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_28.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_27.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_26.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_25.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_24.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_23.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_22.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_21.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_20.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_19.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_18.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_17.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_16.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_sleep_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_pad_attr_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_status_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_sleep_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_dio_pad_attr_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$src_req_q_reg$prim_sync_reqack.sv:139$26289 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$26288 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$26293 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$26294 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$pinmux_reg_top.sv:63$11389 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_pinmux_strap_sampling.\u_prim_lc_sync_rv.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$25828 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_pinmux_strap_sampling.\u_prim_lc_sync_rv.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$25828 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_pinmux_strap_sampling.\u_prim_lc_sync_dft.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$25828 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_pinmux_strap_sampling.\u_prim_lc_sync_dft.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$25828 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_pinmux_strap_sampling.$verific$tap_strap_q_reg$pinmux_strap_sampling.sv:151$25270 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_pinmux_strap_sampling.$verific$dft_strap_valid_q_reg$pinmux_strap_sampling.sv:151$25272 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\u_pinmux_strap_sampling.$verific$dft_strap_q_reg$pinmux_strap_sampling.sv:151$25271 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[7].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[7].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[6].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[6].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[5].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[5].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[4].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[4].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[3].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[3].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[2].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[2].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[1].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[1].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[0].u_pinmux_wkup.\u_prim_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[0].u_pinmux_wkup.\u_prim_filter.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25759 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25759 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$25673 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$25674 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$25675 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25742 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25759 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$25759 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$25676 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$25673 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$25674 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$25675 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$25577 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$25581 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$25580 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$25578 ($aldff) from module pinmux.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$25579 ($aldff) from module pinmux.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 11 unused cells and 400 unused wires.
<suppressed ~15 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~2 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~635 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_7_mode_7.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_7_miodio_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_7_filter_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_6_mode_6.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_6_miodio_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_6_filter_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_5_mode_5.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_5_miodio_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_5_filter_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_4_mode_4.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_4_miodio_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_4_filter_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_3_mode_3.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_3_miodio_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_3_filter_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_2_mode_2.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_2_miodio_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_2_filter_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_1_mode_1.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_1_miodio_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_1_filter_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_0_mode_0.$verific$q_reg$prim_subreg.sv:72$26164 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_0_miodio_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_detector_0_filter_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_32.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_31.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_30.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_29.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_28.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_27.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_26.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_25.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_24.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_23.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_22.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_21.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_20.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_19.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_18.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_17.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_16.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_31.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_30.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_29.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_28.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_27.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_26.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_25.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_24.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_23.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_22.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_21.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_20.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_19.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_18.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_17.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_16.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_sleep_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_pad_attr_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_sleep_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_dio_pad_attr_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($adff) from module pinmux (removing D path).
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_attr_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_dio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_dio_pad_sleep_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_0.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_1.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_10.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_11.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_12.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_13.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_14.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_15.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_16.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_17.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_18.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_19.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_2.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_20.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_21.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_22.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_23.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_24.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_25.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_26.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_27.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_28.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_29.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_3.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_30.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_31.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_4.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_5.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_6.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_7.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_8.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_outsel_9.$verific$q_reg$prim_subreg.sv:72$26204 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_outsel_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_attr_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_16.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_17.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_18.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_19.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_20.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_21.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_22.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_23.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_24.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_25.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_26.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_27.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_28.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_29.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_30.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_31.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_0.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_1.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_10.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_11.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_12.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_13.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_14.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_15.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_16.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_16.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_17.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_17.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_18.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_18.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_19.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_19.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_2.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_20.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_20.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_21.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_21.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_22.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_22.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_23.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_23.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_24.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_24.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_25.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_25.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_26.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_26.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_27.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_27.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_28.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_28.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_29.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_29.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_3.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_30.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_30.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_31.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_31.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_4.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_5.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_6.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_7.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_8.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_mio_pad_sleep_mode_9.$verific$q_reg$prim_subreg.sv:72$26145 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_pad_sleep_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_10.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_11.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_12.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_13.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_14.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_15.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_16.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_17.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_18.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_19.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_20.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_21.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_22.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_23.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_24.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_25.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_26.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_27.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_28.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_29.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_30.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_31.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_32.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_8.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_mio_periph_insel_9.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_10.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_11.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_12.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_13.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_14.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_15.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_16.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_17.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_18.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_19.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_20.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_21.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_22.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_23.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_24.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_25.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_26.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_27.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_28.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_29.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_30.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_31.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_32.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_8.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_mio_periph_insel_regwen_9.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_0_filter_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_0_miodio_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_0_mode_0.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_0_mode_0.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_0_mode_0.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_1_filter_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_1_miodio_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_1_mode_1.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_1_mode_1.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_1_mode_1.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_2_filter_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_2_miodio_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_2_mode_2.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_2_mode_2.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_2_mode_2.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_3_filter_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_3_miodio_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_3_mode_3.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_3_mode_3.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_3_mode_3.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_4_filter_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_4_miodio_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_4_mode_4.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_4_mode_4.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_4_mode_4.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_5_filter_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_5_miodio_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_5_mode_5.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_5_mode_5.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_5_mode_5.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_6_filter_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_6_miodio_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_6_mode_6.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_6_mode_6.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_6_mode_6.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_7_filter_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_7_miodio_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_7_mode_7.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_7_mode_7.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_7_mode_7.$verific$q_reg$prim_subreg.sv:72$26164 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_0.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_1.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_2.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_3.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_4.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_5.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_6.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_detector_cnt_th_7.$verific$q_reg$prim_subreg.sv:72$26223 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26086 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_0.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_1.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_2.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_3.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_4.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_5.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_6.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_detector_padsel_7.$verific$q_reg$prim_subreg.sv:72$26183 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_0.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_1.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_2.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_3.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_4.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_5.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_6.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wkup_detector_regwen_7.$verific$q_reg[0]$prim_subreg.sv:72$26124 ($dlatch) from module pinmux.

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~4677 debug messages>

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[7].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 1/2 on $mux $flatten\u_pinmux_strap_sampling.$verific$i62$pinmux_strap_sampling.sv:253$25333.
    dead port 2/2 on $mux $flatten\u_pinmux_strap_sampling.$verific$i62$pinmux_strap_sampling.sv:253$25333.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[0].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[2].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[1].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[5].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 1/5 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 2/5 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 3/5 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 4/5 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 5/5 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_30$pinmux_wkup.sv:76$25465.
    dead port 1/3 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 2/3 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
    dead port 3/3 on $pmux $flatten\gen_wkup_detect[6].u_pinmux_wkup.$verific$Select_32$pinmux_wkup.sv:76$25467.
Removed 66 multiplexer ports.
<suppressed ~551 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_6982$pinmux_reg_top.sv:18731$25065: { $flatten\u_reg.$verific$n14641$10247 $flatten\u_reg.$verific$n14644$10250 $flatten\u_reg.$verific$n14647$10253 $flatten\u_reg.$verific$n14650$10256 $flatten\u_reg.$verific$n14653$10259 $flatten\u_reg.$verific$n14656$10262 $flatten\u_reg.$verific$n14659$10265 $flatten\u_reg.$verific$n14662$10268 $flatten\u_reg.$verific$n14665$10271 $flatten\u_reg.$verific$n14668$10274 $flatten\u_reg.$verific$n14671$10277 $flatten\u_reg.$verific$n14674$10280 $flatten\u_reg.$verific$n14677$10283 $flatten\u_reg.$verific$n14680$10286 $flatten\u_reg.$verific$n14683$10289 $flatten\u_reg.$verific$n14686$10292 $flatten\u_reg.$verific$n14689$10295 $flatten\u_reg.$verific$n14692$10298 $flatten\u_reg.$verific$n14695$10301 $flatten\u_reg.$verific$n14698$10304 $flatten\u_reg.$verific$n14701$10307 $flatten\u_reg.$verific$n14704$10310 $flatten\u_reg.$verific$n14707$10313 $flatten\u_reg.$verific$n14710$10316 $flatten\u_reg.$verific$n14713$10319 $flatten\u_reg.$verific$n14716$10322 $flatten\u_reg.$verific$n14719$10325 $flatten\u_reg.$verific$n14722$10328 $flatten\u_reg.$verific$n14725$10331 $flatten\u_reg.$verific$n14728$10334 $flatten\u_reg.$verific$n14731$10337 $flatten\u_reg.$verific$n14734$10340 $flatten\u_reg.$verific$n14785$10391 $flatten\u_reg.$verific$n14788$10394 $flatten\u_reg.$verific$n14791$10397 $flatten\u_reg.$verific$n14794$10400 $flatten\u_reg.$verific$n14797$10403 $flatten\u_reg.$verific$n14800$10406 $flatten\u_reg.$verific$n14803$10409 $flatten\u_reg.$verific$n14806$10412 $flatten\u_reg.$verific$n14809$10415 $flatten\u_reg.$verific$n14812$10418 $flatten\u_reg.$verific$n14815$10421 $flatten\u_reg.$verific$n14818$10424 $flatten\u_reg.$verific$n14821$10427 $flatten\u_reg.$verific$n14824$10430 $flatten\u_reg.$verific$n14827$10433 $flatten\u_reg.$verific$n14830$10436 $flatten\u_reg.$verific$n14833$10439 $flatten\u_reg.$verific$n15124$10730 $auto$opt_reduce.cc:134:opt_pmux$35388 $auto$opt_reduce.cc:134:opt_pmux$35386 $flatten\u_reg.$verific$n15295$10901 $flatten\u_reg.$verific$n15298$10904 $flatten\u_reg.$verific$n15301$10907 $flatten\u_reg.$verific$n15304$10910 $flatten\u_reg.$verific$n15307$10913 $flatten\u_reg.$verific$n15310$10916 $flatten\u_reg.$verific$n15313$10919 $flatten\u_reg.$verific$n15316$10922 $flatten\u_reg.$verific$n15319$10925 $flatten\u_reg.$verific$n15322$10928 $flatten\u_reg.$verific$n15325$10931 $flatten\u_reg.$verific$n15328$10934 $flatten\u_reg.$verific$n15331$10937 $flatten\u_reg.$verific$n15334$10940 $flatten\u_reg.$verific$n15337$10943 $flatten\u_reg.$verific$n15340$10946 $flatten\u_reg.$verific$n15343$10949 $flatten\u_reg.$verific$n15346$10952 $flatten\u_reg.$verific$n15349$10955 $flatten\u_reg.$verific$n15352$10958 $flatten\u_reg.$verific$n15355$10961 $flatten\u_reg.$verific$n15358$10964 $flatten\u_reg.$verific$n15361$10967 $flatten\u_reg.$verific$n15364$10970 $flatten\u_reg.$verific$n15391$10997 $flatten\u_reg.$verific$n15393$10999 }
  Optimizing cells in module \pinmux.
Performed a total of 1 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 1 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 2 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 3 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 4 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 5 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 6 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 7 on $flatten\gen_wkup_detect[3].u_pinmux_wkup.$verific$cnt_q_reg$pinmux_wkup.sv:87$25475 ($adff) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\gen_wkup_detect[4].u_pinmux_wkup.$verific$filter_out_q_reg$pinmux_wkup.sv:87$25474 ($adff) from module pinmux.

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 229 unused cells and 1327 unused wires.
<suppressed ~254 debug messages>

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.15.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~543 debug messages>

yosys> opt_reduce

3.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_7.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_6.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_5.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_4.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_3.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_2.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_1.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause_cause_0.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_0.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_1.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_2.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_3.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_4.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_5.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_6.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause_cause_7.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($dlatch) from module pinmux.

yosys> opt_clean

3.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> opt_expr

3.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~1 debug messages>

3.15.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~543 debug messages>

yosys> opt_reduce

3.15.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.15.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> opt_expr

3.15.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.15.37. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~543 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[0][drive_strength] \mio_pad_attr_q[0][slew_rate] \mio_pad_attr_q[0][od_en] \mio_pad_attr_q[0][schmitt_en] \mio_pad_attr_q[0][keep_en] \mio_pad_attr_q[0][pull_select] \mio_pad_attr_q[0][pull_en] \mio_pad_attr_q[0][virt_od_en] \mio_pad_attr_q[0][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[10][drive_strength] \mio_pad_attr_q[10][slew_rate] \mio_pad_attr_q[10][od_en] \mio_pad_attr_q[10][schmitt_en] \mio_pad_attr_q[10][keep_en] \mio_pad_attr_q[10][pull_select] \mio_pad_attr_q[10][pull_en] \mio_pad_attr_q[10][virt_od_en] \mio_pad_attr_q[10][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[11][drive_strength] \mio_pad_attr_q[11][slew_rate] \mio_pad_attr_q[11][od_en] \mio_pad_attr_q[11][schmitt_en] \mio_pad_attr_q[11][keep_en] \mio_pad_attr_q[11][pull_select] \mio_pad_attr_q[11][pull_en] \mio_pad_attr_q[11][virt_od_en] \mio_pad_attr_q[11][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[12][drive_strength] \mio_pad_attr_q[12][slew_rate] \mio_pad_attr_q[12][od_en] \mio_pad_attr_q[12][schmitt_en] \mio_pad_attr_q[12][keep_en] \mio_pad_attr_q[12][pull_select] \mio_pad_attr_q[12][pull_en] \mio_pad_attr_q[12][virt_od_en] \mio_pad_attr_q[12][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[13][drive_strength] \mio_pad_attr_q[13][slew_rate] \mio_pad_attr_q[13][od_en] \mio_pad_attr_q[13][schmitt_en] \mio_pad_attr_q[13][keep_en] \mio_pad_attr_q[13][pull_select] \mio_pad_attr_q[13][pull_en] \mio_pad_attr_q[13][virt_od_en] \mio_pad_attr_q[13][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[14][drive_strength] \mio_pad_attr_q[14][slew_rate] \mio_pad_attr_q[14][od_en] \mio_pad_attr_q[14][schmitt_en] \mio_pad_attr_q[14][keep_en] \mio_pad_attr_q[14][pull_select] \mio_pad_attr_q[14][pull_en] \mio_pad_attr_q[14][virt_od_en] \mio_pad_attr_q[14][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[15][drive_strength] \mio_pad_attr_q[15][slew_rate] \mio_pad_attr_q[15][od_en] \mio_pad_attr_q[15][schmitt_en] \mio_pad_attr_q[15][keep_en] \mio_pad_attr_q[15][pull_select] \mio_pad_attr_q[15][pull_en] \mio_pad_attr_q[15][virt_od_en] \mio_pad_attr_q[15][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[16][drive_strength] \mio_pad_attr_q[16][slew_rate] \mio_pad_attr_q[16][od_en] \mio_pad_attr_q[16][schmitt_en] \mio_pad_attr_q[16][keep_en] \mio_pad_attr_q[16][pull_select] \mio_pad_attr_q[16][pull_en] \mio_pad_attr_q[16][virt_od_en] \mio_pad_attr_q[16][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[17][drive_strength] \mio_pad_attr_q[17][slew_rate] \mio_pad_attr_q[17][od_en] \mio_pad_attr_q[17][schmitt_en] \mio_pad_attr_q[17][keep_en] \mio_pad_attr_q[17][pull_select] \mio_pad_attr_q[17][pull_en] \mio_pad_attr_q[17][virt_od_en] \mio_pad_attr_q[17][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[18][drive_strength] \mio_pad_attr_q[18][slew_rate] \mio_pad_attr_q[18][od_en] \mio_pad_attr_q[18][schmitt_en] \mio_pad_attr_q[18][keep_en] \mio_pad_attr_q[18][pull_select] \mio_pad_attr_q[18][pull_en] \mio_pad_attr_q[18][virt_od_en] \mio_pad_attr_q[18][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[19][drive_strength] \mio_pad_attr_q[19][slew_rate] \mio_pad_attr_q[19][od_en] \mio_pad_attr_q[19][schmitt_en] \mio_pad_attr_q[19][keep_en] \mio_pad_attr_q[19][pull_select] \mio_pad_attr_q[19][pull_en] \mio_pad_attr_q[19][virt_od_en] \mio_pad_attr_q[19][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[1][drive_strength] \mio_pad_attr_q[1][slew_rate] \mio_pad_attr_q[1][od_en] \mio_pad_attr_q[1][schmitt_en] \mio_pad_attr_q[1][keep_en] \mio_pad_attr_q[1][pull_select] \mio_pad_attr_q[1][pull_en] \mio_pad_attr_q[1][virt_od_en] \mio_pad_attr_q[1][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[20][drive_strength] \mio_pad_attr_q[20][slew_rate] \mio_pad_attr_q[20][od_en] \mio_pad_attr_q[20][schmitt_en] \mio_pad_attr_q[20][keep_en] \mio_pad_attr_q[20][pull_select] \mio_pad_attr_q[20][pull_en] \mio_pad_attr_q[20][virt_od_en] \mio_pad_attr_q[20][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[21][drive_strength] \mio_pad_attr_q[21][slew_rate] \mio_pad_attr_q[21][od_en] \mio_pad_attr_q[21][schmitt_en] \mio_pad_attr_q[21][keep_en] \mio_pad_attr_q[21][pull_select] \mio_pad_attr_q[21][pull_en] \mio_pad_attr_q[21][virt_od_en] \mio_pad_attr_q[21][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[22][drive_strength] \mio_pad_attr_q[22][slew_rate] \mio_pad_attr_q[22][od_en] \mio_pad_attr_q[22][schmitt_en] \mio_pad_attr_q[22][keep_en] \mio_pad_attr_q[22][pull_select] \mio_pad_attr_q[22][pull_en] \mio_pad_attr_q[22][virt_od_en] \mio_pad_attr_q[22][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[23][drive_strength] \mio_pad_attr_q[23][slew_rate] \mio_pad_attr_q[23][od_en] \mio_pad_attr_q[23][schmitt_en] \mio_pad_attr_q[23][keep_en] \mio_pad_attr_q[23][pull_select] \mio_pad_attr_q[23][pull_en] \mio_pad_attr_q[23][virt_od_en] \mio_pad_attr_q[23][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[24][drive_strength] \mio_pad_attr_q[24][slew_rate] \mio_pad_attr_q[24][od_en] \mio_pad_attr_q[24][schmitt_en] \mio_pad_attr_q[24][keep_en] \mio_pad_attr_q[24][pull_select] \mio_pad_attr_q[24][pull_en] \mio_pad_attr_q[24][virt_od_en] \mio_pad_attr_q[24][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[25][drive_strength] \mio_pad_attr_q[25][slew_rate] \mio_pad_attr_q[25][od_en] \mio_pad_attr_q[25][schmitt_en] \mio_pad_attr_q[25][keep_en] \mio_pad_attr_q[25][pull_select] \mio_pad_attr_q[25][pull_en] \mio_pad_attr_q[25][virt_od_en] \mio_pad_attr_q[25][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[26][drive_strength] \mio_pad_attr_q[26][slew_rate] \mio_pad_attr_q[26][od_en] \mio_pad_attr_q[26][schmitt_en] \mio_pad_attr_q[26][keep_en] \mio_pad_attr_q[26][pull_select] \mio_pad_attr_q[26][pull_en] \mio_pad_attr_q[26][virt_od_en] \mio_pad_attr_q[26][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[27][drive_strength] \mio_pad_attr_q[27][slew_rate] \mio_pad_attr_q[27][od_en] \mio_pad_attr_q[27][schmitt_en] \mio_pad_attr_q[27][keep_en] \mio_pad_attr_q[27][pull_select] \mio_pad_attr_q[27][pull_en] \mio_pad_attr_q[27][virt_od_en] \mio_pad_attr_q[27][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[28][drive_strength] \mio_pad_attr_q[28][slew_rate] \mio_pad_attr_q[28][od_en] \mio_pad_attr_q[28][schmitt_en] \mio_pad_attr_q[28][keep_en] \mio_pad_attr_q[28][pull_select] \mio_pad_attr_q[28][pull_en] \mio_pad_attr_q[28][virt_od_en] \mio_pad_attr_q[28][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[29][drive_strength] \mio_pad_attr_q[29][slew_rate] \mio_pad_attr_q[29][od_en] \mio_pad_attr_q[29][schmitt_en] \mio_pad_attr_q[29][keep_en] \mio_pad_attr_q[29][pull_select] \mio_pad_attr_q[29][pull_en] \mio_pad_attr_q[29][virt_od_en] \mio_pad_attr_q[29][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[2][drive_strength] \mio_pad_attr_q[2][slew_rate] \mio_pad_attr_q[2][od_en] \mio_pad_attr_q[2][schmitt_en] \mio_pad_attr_q[2][keep_en] \mio_pad_attr_q[2][pull_select] \mio_pad_attr_q[2][pull_en] \mio_pad_attr_q[2][virt_od_en] \mio_pad_attr_q[2][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[30][drive_strength] \mio_pad_attr_q[30][slew_rate] \mio_pad_attr_q[30][od_en] \mio_pad_attr_q[30][schmitt_en] \mio_pad_attr_q[30][keep_en] \mio_pad_attr_q[30][pull_select] \mio_pad_attr_q[30][pull_en] \mio_pad_attr_q[30][virt_od_en] \mio_pad_attr_q[30][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[31][drive_strength] \mio_pad_attr_q[31][slew_rate] \mio_pad_attr_q[31][od_en] \mio_pad_attr_q[31][schmitt_en] \mio_pad_attr_q[31][keep_en] \mio_pad_attr_q[31][pull_select] \mio_pad_attr_q[31][pull_en] \mio_pad_attr_q[31][virt_od_en] \mio_pad_attr_q[31][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[3][drive_strength] \mio_pad_attr_q[3][slew_rate] \mio_pad_attr_q[3][od_en] \mio_pad_attr_q[3][schmitt_en] \mio_pad_attr_q[3][keep_en] \mio_pad_attr_q[3][pull_select] \mio_pad_attr_q[3][pull_en] \mio_pad_attr_q[3][virt_od_en] \mio_pad_attr_q[3][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[4][drive_strength] \mio_pad_attr_q[4][slew_rate] \mio_pad_attr_q[4][od_en] \mio_pad_attr_q[4][schmitt_en] \mio_pad_attr_q[4][keep_en] \mio_pad_attr_q[4][pull_select] \mio_pad_attr_q[4][pull_en] \mio_pad_attr_q[4][virt_od_en] \mio_pad_attr_q[4][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[5][drive_strength] \mio_pad_attr_q[5][slew_rate] \mio_pad_attr_q[5][od_en] \mio_pad_attr_q[5][schmitt_en] \mio_pad_attr_q[5][keep_en] \mio_pad_attr_q[5][pull_select] \mio_pad_attr_q[5][pull_en] \mio_pad_attr_q[5][virt_od_en] \mio_pad_attr_q[5][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[6][drive_strength] \mio_pad_attr_q[6][slew_rate] \mio_pad_attr_q[6][od_en] \mio_pad_attr_q[6][schmitt_en] \mio_pad_attr_q[6][keep_en] \mio_pad_attr_q[6][pull_select] \mio_pad_attr_q[6][pull_en] \mio_pad_attr_q[6][virt_od_en] \mio_pad_attr_q[6][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[7][drive_strength] \mio_pad_attr_q[7][slew_rate] \mio_pad_attr_q[7][od_en] \mio_pad_attr_q[7][schmitt_en] \mio_pad_attr_q[7][keep_en] \mio_pad_attr_q[7][pull_select] \mio_pad_attr_q[7][pull_en] \mio_pad_attr_q[7][virt_od_en] \mio_pad_attr_q[7][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[8][drive_strength] \mio_pad_attr_q[8][slew_rate] \mio_pad_attr_q[8][od_en] \mio_pad_attr_q[8][schmitt_en] \mio_pad_attr_q[8][keep_en] \mio_pad_attr_q[8][pull_select] \mio_pad_attr_q[8][pull_en] \mio_pad_attr_q[8][virt_od_en] \mio_pad_attr_q[8][invert] }).
Adding EN signal on $verific$mio_pad_attr_q_reg$pinmux.sv:148$3455 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \mio_pad_attr_q[9][drive_strength] \mio_pad_attr_q[9][slew_rate] \mio_pad_attr_q[9][od_en] \mio_pad_attr_q[9][schmitt_en] \mio_pad_attr_q[9][keep_en] \mio_pad_attr_q[9][pull_select] \mio_pad_attr_q[9][pull_en] \mio_pad_attr_q[9][virt_od_en] \mio_pad_attr_q[9][invert] }).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [0]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [1]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [2]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [3]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [4]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [5]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [6]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [7]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [8]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [9]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [10]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [11]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [12]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [13]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [14]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [15]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [16]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [17]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [18]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [19]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [20]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [21]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [22]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [23]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [24]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [25]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [26]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [27]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [28]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [29]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [30]).
Adding EN signal on $verific$mio_out_retreg_q_reg$pinmux.sv:300$6012 ($adff) from module pinmux (D = 1'0, Q = \mio_out_retreg_q [31]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [0]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [1]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [2]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [3]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [4]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [5]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [6]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [7]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [8]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [9]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [10]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [11]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [12]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [13]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [14]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [15]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [16]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [17]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [18]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [19]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [20]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [21]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [22]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [23]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [24]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [25]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [26]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [27]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [28]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [29]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [30]).
Adding EN signal on $verific$mio_oe_retreg_q_reg$pinmux.sv:300$6013 ($adff) from module pinmux (D = 1'0, Q = \mio_oe_retreg_q [31]).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[0][drive_strength] \dio_pad_attr_q[0][slew_rate] \dio_pad_attr_q[0][od_en] \dio_pad_attr_q[0][schmitt_en] \dio_pad_attr_q[0][keep_en] \dio_pad_attr_q[0][pull_select] \dio_pad_attr_q[0][pull_en] \dio_pad_attr_q[0][virt_od_en] \dio_pad_attr_q[0][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[10][drive_strength] \dio_pad_attr_q[10][slew_rate] \dio_pad_attr_q[10][od_en] \dio_pad_attr_q[10][schmitt_en] \dio_pad_attr_q[10][keep_en] \dio_pad_attr_q[10][pull_select] \dio_pad_attr_q[10][pull_en] \dio_pad_attr_q[10][virt_od_en] \dio_pad_attr_q[10][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[11][drive_strength] \dio_pad_attr_q[11][slew_rate] \dio_pad_attr_q[11][od_en] \dio_pad_attr_q[11][schmitt_en] \dio_pad_attr_q[11][keep_en] \dio_pad_attr_q[11][pull_select] \dio_pad_attr_q[11][pull_en] \dio_pad_attr_q[11][virt_od_en] \dio_pad_attr_q[11][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[12][drive_strength] \dio_pad_attr_q[12][slew_rate] \dio_pad_attr_q[12][od_en] \dio_pad_attr_q[12][schmitt_en] \dio_pad_attr_q[12][keep_en] \dio_pad_attr_q[12][pull_select] \dio_pad_attr_q[12][pull_en] \dio_pad_attr_q[12][virt_od_en] \dio_pad_attr_q[12][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[13][drive_strength] \dio_pad_attr_q[13][slew_rate] \dio_pad_attr_q[13][od_en] \dio_pad_attr_q[13][schmitt_en] \dio_pad_attr_q[13][keep_en] \dio_pad_attr_q[13][pull_select] \dio_pad_attr_q[13][pull_en] \dio_pad_attr_q[13][virt_od_en] \dio_pad_attr_q[13][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[14][drive_strength] \dio_pad_attr_q[14][slew_rate] \dio_pad_attr_q[14][od_en] \dio_pad_attr_q[14][schmitt_en] \dio_pad_attr_q[14][keep_en] \dio_pad_attr_q[14][pull_select] \dio_pad_attr_q[14][pull_en] \dio_pad_attr_q[14][virt_od_en] \dio_pad_attr_q[14][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[15][drive_strength] \dio_pad_attr_q[15][slew_rate] \dio_pad_attr_q[15][od_en] \dio_pad_attr_q[15][schmitt_en] \dio_pad_attr_q[15][keep_en] \dio_pad_attr_q[15][pull_select] \dio_pad_attr_q[15][pull_en] \dio_pad_attr_q[15][virt_od_en] \dio_pad_attr_q[15][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[1][drive_strength] \dio_pad_attr_q[1][slew_rate] \dio_pad_attr_q[1][od_en] \dio_pad_attr_q[1][schmitt_en] \dio_pad_attr_q[1][keep_en] \dio_pad_attr_q[1][pull_select] \dio_pad_attr_q[1][pull_en] \dio_pad_attr_q[1][virt_od_en] \dio_pad_attr_q[1][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[2][drive_strength] \dio_pad_attr_q[2][slew_rate] \dio_pad_attr_q[2][od_en] \dio_pad_attr_q[2][schmitt_en] \dio_pad_attr_q[2][keep_en] \dio_pad_attr_q[2][pull_select] \dio_pad_attr_q[2][pull_en] \dio_pad_attr_q[2][virt_od_en] \dio_pad_attr_q[2][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[3][drive_strength] \dio_pad_attr_q[3][slew_rate] \dio_pad_attr_q[3][od_en] \dio_pad_attr_q[3][schmitt_en] \dio_pad_attr_q[3][keep_en] \dio_pad_attr_q[3][pull_select] \dio_pad_attr_q[3][pull_en] \dio_pad_attr_q[3][virt_od_en] \dio_pad_attr_q[3][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[4][drive_strength] \dio_pad_attr_q[4][slew_rate] \dio_pad_attr_q[4][od_en] \dio_pad_attr_q[4][schmitt_en] \dio_pad_attr_q[4][keep_en] \dio_pad_attr_q[4][pull_select] \dio_pad_attr_q[4][pull_en] \dio_pad_attr_q[4][virt_od_en] \dio_pad_attr_q[4][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[5][drive_strength] \dio_pad_attr_q[5][slew_rate] \dio_pad_attr_q[5][od_en] \dio_pad_attr_q[5][schmitt_en] \dio_pad_attr_q[5][keep_en] \dio_pad_attr_q[5][pull_select] \dio_pad_attr_q[5][pull_en] \dio_pad_attr_q[5][virt_od_en] \dio_pad_attr_q[5][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[6][drive_strength] \dio_pad_attr_q[6][slew_rate] \dio_pad_attr_q[6][od_en] \dio_pad_attr_q[6][schmitt_en] \dio_pad_attr_q[6][keep_en] \dio_pad_attr_q[6][pull_select] \dio_pad_attr_q[6][pull_en] \dio_pad_attr_q[6][virt_od_en] \dio_pad_attr_q[6][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[7][drive_strength] \dio_pad_attr_q[7][slew_rate] \dio_pad_attr_q[7][od_en] \dio_pad_attr_q[7][schmitt_en] \dio_pad_attr_q[7][keep_en] \dio_pad_attr_q[7][pull_select] \dio_pad_attr_q[7][pull_en] \dio_pad_attr_q[7][virt_od_en] \dio_pad_attr_q[7][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[8][drive_strength] \dio_pad_attr_q[8][slew_rate] \dio_pad_attr_q[8][od_en] \dio_pad_attr_q[8][schmitt_en] \dio_pad_attr_q[8][keep_en] \dio_pad_attr_q[8][pull_select] \dio_pad_attr_q[8][pull_en] \dio_pad_attr_q[8][virt_od_en] \dio_pad_attr_q[8][invert] }).
Adding EN signal on $verific$dio_pad_attr_q_reg$pinmux.sv:148$3454 ($adff) from module pinmux (D = \tl_i.a_data [12:0], Q = { \dio_pad_attr_q[9][drive_strength] \dio_pad_attr_q[9][slew_rate] \dio_pad_attr_q[9][od_en] \dio_pad_attr_q[9][schmitt_en] \dio_pad_attr_q[9][keep_en] \dio_pad_attr_q[9][pull_select] \dio_pad_attr_q[9][pull_en] \dio_pad_attr_q[9][virt_od_en] \dio_pad_attr_q[9][invert] }).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [0]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [1]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [2]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [3]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [4]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [5]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [6]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [7]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [8]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [9]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [10]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [11]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [12]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [13]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [14]).
Adding EN signal on $verific$dio_out_retreg_q_reg$pinmux.sv:300$6014 ($adff) from module pinmux (D = 1'0, Q = \dio_out_retreg_q [15]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [0]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [1]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [2]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [3]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [4]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [5]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [6]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [7]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [8]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [9]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [10]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [11]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [12]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [13]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [14]).
Adding EN signal on $verific$dio_oe_retreg_q_reg$pinmux.sv:300$6015 ($adff) from module pinmux (D = 1'0, Q = \dio_oe_retreg_q [15]).
Adding EN signal on $flatten\u_usbdev_aon_wake.\gen_filters[2].u_filter.$verific$stored_value_q_reg$prim_filter.sv:30$27451 ($adff) from module pinmux (D = \u_usbdev_aon_wake.gen_filters[2].u_filter.filter_i, Q = \u_usbdev_aon_wake.gen_filters[2].u_filter.stored_value_q).
Adding EN signal on $flatten\u_usbdev_aon_wake.\gen_filters[1].u_filter.$verific$stored_value_q_reg$prim_filter.sv:30$27451 ($adff) from module pinmux (D = \u_usbdev_aon_wake.gen_filters[1].u_filter.filter_i, Q = \u_usbdev_aon_wake.gen_filters[1].u_filter.stored_value_q).
Adding EN signal on $flatten\u_usbdev_aon_wake.\gen_filters[0].u_filter.$verific$stored_value_q_reg$prim_filter.sv:30$27451 ($adff) from module pinmux (D = \u_usbdev_aon_wake.gen_filters[0].u_filter.filter_i, Q = \u_usbdev_aon_wake.gen_filters[0].u_filter.stored_value_q).
Adding EN signal on $flatten\u_usbdev_aon_wake.\filter_activity.$verific$stored_value_q_reg$prim_filter.sv:30$25696 ($adff) from module pinmux (D = \u_usbdev_aon_wake.filter_activity.filter_i, Q = \u_usbdev_aon_wake.filter_activity.stored_value_q).
Adding EN signal on $flatten\u_usbdev_aon_wake.$verific$astate_q_reg$usbdev_aon_wake.sv:159$27428 ($adff) from module pinmux (D = \u_usbdev_aon_wake.astate_d, Q = \u_usbdev_aon_wake.astate_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_7_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_7_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_7_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_7_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_7_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_7_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_6_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_6_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_6_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_6_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_6_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_6_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_5_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_5_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_5_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_5_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_5_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_5_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_4_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_4_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_4_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_4_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_4_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_4_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_3_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_3_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_3_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_3_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_3_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_3_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_2_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_2_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_2_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_2_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_2_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_2_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_1_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_1_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_1_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_1_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_1_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_1_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_0_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$25911 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_0_cdc.$verific$n49$25877, Q = \u_reg.u_wkup_detector_en_0_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_en_0_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25894 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_en_0_cdc.$verific$n14$25866, Q = \u_reg.u_wkup_detector_en_0_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_7_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_7_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_7_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_6_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_6_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_6_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_5_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_5_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_5_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_4_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_4_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_4_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_3_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_3_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_3_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_2_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_2_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_2_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_1_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_1_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_1_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_detector_cnt_th_0_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_cnt_th_0_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_detector_cnt_th_0_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_7_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_7_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_7_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_7_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_7_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_7_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_6_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_6_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_6_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_6_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_6_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_6_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_5_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_5_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_5_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_5_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_5_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_5_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_4_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_4_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_4_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_4_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_4_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_4_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_3_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_3_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_3_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_3_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_3_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_3_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_2_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_2_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_2_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_2_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_2_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_2_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_1_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_1_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_1_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_1_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_1_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_1_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_0_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$25982 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_0_cdc.$verific$n69$25951, Q = \u_reg.u_wkup_detector_0_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_detector_0_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$25964 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_detector_0_cdc.$verific$n14$25934, Q = \u_reg.u_wkup_detector_0_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$26054 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_cause_cdc.$verific$n81$26023, Q = \u_reg.u_wkup_cause_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$26036 ($adff) from module pinmux (D = $flatten\u_reg.\u_wkup_cause_cdc.$verific$n14$26006, Q = \u_reg.u_wkup_cause_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$26377 ($adff) from module pinmux (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$26376 ($adff) from module pinmux (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$26375 ($adff) from module pinmux (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$26385 ($adff) from module pinmux (D = $flatten\u_reg.\u_reg_if.$verific$n186$26335, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$26365 ($adff) from module pinmux (D = $flatten\u_reg.\u_reg_if.$verific$n79$26315, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$26386 ($adff) from module pinmux (D = $flatten\u_reg.\u_reg_if.$verific$n252$26317, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_9.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_8.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_7.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_6.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_5.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_4.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_31.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_31.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_30.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_30.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_3.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_29.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_29.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_28.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_28.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_27.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_27.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_26.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_26.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_25.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_25.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_24.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_24.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_23.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_23.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_22.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_22.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_21.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_21.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_20.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_20.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_2.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_19.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_19.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_18.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_18.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_17.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_17.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_16.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_16.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_15.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_14.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_13.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_12.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_11.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_10.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_1.q).
Adding EN signal on $flatten\u_reg.\u_mio_pad_sleep_status_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_mio_pad_sleep_status_en_0.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_9.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_9.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_8.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_8.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_7.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_7.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_6.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_6.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_5.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_5.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_4.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_4.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_3.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_3.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_2.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_2.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_15.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_15.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_14.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_14.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_13.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_13.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_12.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_12.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_11.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_11.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_10.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_10.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_1.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_1.q).
Adding EN signal on $flatten\u_reg.\u_dio_pad_sleep_status_en_0.$verific$q_reg[0]$prim_subreg.sv:72$26103 ($adff) from module pinmux (D = 1'1, Q = \u_reg.u_dio_pad_sleep_status_en_0.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$pinmux_reg_top.sv:63$11389 ($adff) from module pinmux (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_pinmux_strap_sampling.$verific$tap_strap_q_reg$pinmux_strap_sampling.sv:151$25270 ($adff) from module pinmux (D = \mio_in_i [0], Q = \u_pinmux_strap_sampling.tap_strap_q [0]).
Adding EN signal on $flatten\u_pinmux_strap_sampling.$verific$tap_strap_q_reg$pinmux_strap_sampling.sv:151$25270 ($adff) from module pinmux (D = \mio_in_i [0], Q = \u_pinmux_strap_sampling.tap_strap_q [1]).
Adding EN signal on $flatten\u_pinmux_strap_sampling.$verific$dft_strap_q_reg$pinmux_strap_sampling.sv:151$25271 ($adff) from module pinmux (D = { \mio_in_i [0] \mio_in_i [0] }, Q = \u_pinmux_strap_sampling.dft_strap_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$25673 ($adff) from module pinmux (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$25673 ($adff) from module pinmux (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$25577 ($adff) from module pinmux (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35531 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35530 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35529 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35528 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35527 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35526 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35525 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35524 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35523 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35522 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35521 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35520 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35519 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35518 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35517 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35515 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35514 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35513 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35512 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35511 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35510 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35509 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35508 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35507 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35506 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35505 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35504 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35503 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35502 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35501 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35483 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35482 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35481 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35480 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35479 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35478 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35477 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35476 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35475 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35474 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35473 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35472 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35471 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35470 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35469 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35468 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35467 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35466 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35465 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35464 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35463 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35462 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35461 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35460 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35459 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35458 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35457 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35456 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35455 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35454 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35453 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35451 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35450 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35449 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35448 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35447 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35446 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35445 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35444 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35443 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35442 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35441 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35440 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35439 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35438 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35437 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35436 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35435 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35434 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35433 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35432 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35431 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35430 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35429 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35428 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35427 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35426 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35425 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35424 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35423 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35422 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35421 ($adffe) from module pinmux.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$35694 ($adffe) from module pinmux.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$35694 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35532 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35516 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35484 ($adffe) from module pinmux.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$35452 ($adffe) from module pinmux.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 205 unused cells and 204 unused wires.
<suppressed ~208 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~116 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.17.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_688$pinmux.sv:165$3469 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_692$pinmux.sv:165$3485 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_696$pinmux.sv:165$3501 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_700$pinmux.sv:165$3517 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_704$pinmux.sv:165$3533 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_708$pinmux.sv:165$3549 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_712$pinmux.sv:165$3565 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_716$pinmux.sv:165$3581 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_720$pinmux.sv:165$3597 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_724$pinmux.sv:165$3613 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_728$pinmux.sv:165$3629 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_732$pinmux.sv:165$3645 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_736$pinmux.sv:165$3661 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_740$pinmux.sv:165$3677 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_744$pinmux.sv:165$3693 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_748$pinmux.sv:165$3709 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_752$pinmux.sv:179$3725 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_756$pinmux.sv:179$3741 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_760$pinmux.sv:179$3757 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_764$pinmux.sv:179$3773 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_768$pinmux.sv:179$3789 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_772$pinmux.sv:179$3805 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_776$pinmux.sv:179$3821 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_780$pinmux.sv:179$3837 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_784$pinmux.sv:179$3853 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_788$pinmux.sv:179$3869 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_792$pinmux.sv:179$3885 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_796$pinmux.sv:179$3901 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_800$pinmux.sv:179$3917 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_804$pinmux.sv:179$3933 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_808$pinmux.sv:179$3949 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_812$pinmux.sv:179$3965 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_816$pinmux.sv:179$3981 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_820$pinmux.sv:179$3997 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_824$pinmux.sv:179$4013 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_828$pinmux.sv:179$4029 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_832$pinmux.sv:179$4045 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_836$pinmux.sv:179$4061 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_840$pinmux.sv:179$4077 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_844$pinmux.sv:179$4093 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_848$pinmux.sv:179$4109 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_852$pinmux.sv:179$4125 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_856$pinmux.sv:179$4141 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_860$pinmux.sv:179$4157 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_864$pinmux.sv:179$4173 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_868$pinmux.sv:179$4189 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_872$pinmux.sv:179$4205 ($and).
Removed top 3 bits (of 13) from port B of cell pinmux.$verific$and_876$pinmux.sv:179$4221 ($and).
Removed top 31 bits (of 32) from port A of cell pinmux.$verific$and_2389$pinmux.sv:354$6536 ($and).
Removed top 15 bits (of 16) from port A of cell pinmux.$verific$and_2393$pinmux.sv:390$6751 ($and).
Removed top 2 bits (of 6) from port B of cell pinmux.$auto$opt_dff.cc:195:make_patterns_logic$35539 ($ne).
Removed top 1 bits (of 3) from port B of cell pinmux.$auto$opt_dff.cc:195:make_patterns_logic$35758 ($ne).
Removed top 1 bits (of 3) from port B of cell pinmux.$auto$opt_dff.cc:195:make_patterns_logic$35765 ($ne).
Removed top 2 bits (of 5) from port B of cell pinmux.$auto$opt_dff.cc:195:make_patterns_logic$35770 ($ne).
Removed top 1 bits (of 5) from port B of cell pinmux.$auto$opt_dff.cc:195:make_patterns_logic$35772 ($ne).
Removed top 1 bits (of 3) from mux cell pinmux.$flatten\u_usbdev_aon_wake.$verific$mux_18$usbdev_aon_wake.sv:99$27418 ($mux).
Removed top 1 bits (of 3) from mux cell pinmux.$flatten\u_usbdev_aon_wake.$verific$mux_20$usbdev_aon_wake.sv:116$27419 ($mux).
Removed top 1 bits (of 3) from mux cell pinmux.$flatten\u_usbdev_aon_wake.$verific$mux_21$usbdev_aon_wake.sv:116$27420 ($mux).
Removed top 1 bits (of 4) from FF cell pinmux.$flatten\u_usbdev_aon_wake.\filter_activity.$verific$stored_vector_q_reg$prim_filter.sv:41$25701 ($adff).
Removed top 1 bits (of 2) from FF cell pinmux.$flatten\u_usbdev_aon_wake.\gen_filters[0].u_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$27456 ($adff).
Removed top 1 bits (of 2) from FF cell pinmux.$flatten\u_usbdev_aon_wake.\gen_filters[1].u_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$27456 ($adff).
Removed top 1 bits (of 2) from FF cell pinmux.$flatten\u_usbdev_aon_wake.\gen_filters[2].u_filter.$verific$stored_vector_q_reg$prim_filter.sv:41$27456 ($adff).
Removed top 2 bits (of 3) from port B of cell pinmux.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$26345 ($eq).
Removed top 8 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_368$pinmux_reg_top.sv:14831$20749 ($eq).
Removed top 7 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_370$pinmux_reg_top.sv:14832$20750 ($eq).
Removed top 7 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_372$pinmux_reg_top.sv:14833$20751 ($eq).
Removed top 6 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_374$pinmux_reg_top.sv:14834$20752 ($eq).
Removed top 6 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_376$pinmux_reg_top.sv:14835$20753 ($eq).
Removed top 6 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_378$pinmux_reg_top.sv:14836$20754 ($eq).
Removed top 6 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_380$pinmux_reg_top.sv:14837$20755 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_382$pinmux_reg_top.sv:14838$20756 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_384$pinmux_reg_top.sv:14839$20757 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_386$pinmux_reg_top.sv:14840$20758 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_388$pinmux_reg_top.sv:14841$20759 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_390$pinmux_reg_top.sv:14842$20760 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_392$pinmux_reg_top.sv:14843$20761 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_394$pinmux_reg_top.sv:14844$20762 ($eq).
Removed top 5 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_396$pinmux_reg_top.sv:14845$20763 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_398$pinmux_reg_top.sv:14846$20764 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_400$pinmux_reg_top.sv:14847$20765 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_402$pinmux_reg_top.sv:14848$20766 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_404$pinmux_reg_top.sv:14849$20767 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_406$pinmux_reg_top.sv:14850$20768 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_408$pinmux_reg_top.sv:14851$20769 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_410$pinmux_reg_top.sv:14852$20770 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_412$pinmux_reg_top.sv:14853$20771 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_414$pinmux_reg_top.sv:14854$20772 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_416$pinmux_reg_top.sv:14855$20773 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_418$pinmux_reg_top.sv:14856$20774 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_420$pinmux_reg_top.sv:14857$20775 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_422$pinmux_reg_top.sv:14858$20776 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_424$pinmux_reg_top.sv:14859$20777 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_426$pinmux_reg_top.sv:14860$20778 ($eq).
Removed top 4 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_428$pinmux_reg_top.sv:14861$20779 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_430$pinmux_reg_top.sv:14862$20780 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_432$pinmux_reg_top.sv:14863$20781 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_434$pinmux_reg_top.sv:14864$20782 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_436$pinmux_reg_top.sv:14865$20783 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_438$pinmux_reg_top.sv:14866$20784 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_440$pinmux_reg_top.sv:14867$20785 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_442$pinmux_reg_top.sv:14868$20786 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_444$pinmux_reg_top.sv:14869$20787 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_446$pinmux_reg_top.sv:14870$20788 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_448$pinmux_reg_top.sv:14871$20789 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_450$pinmux_reg_top.sv:14872$20790 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_452$pinmux_reg_top.sv:14873$20791 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_454$pinmux_reg_top.sv:14874$20792 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_456$pinmux_reg_top.sv:14875$20793 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_458$pinmux_reg_top.sv:14876$20794 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_460$pinmux_reg_top.sv:14877$20795 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_462$pinmux_reg_top.sv:14878$20796 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_464$pinmux_reg_top.sv:14879$20797 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_466$pinmux_reg_top.sv:14880$20798 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_468$pinmux_reg_top.sv:14881$20799 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_470$pinmux_reg_top.sv:14882$20800 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_472$pinmux_reg_top.sv:14883$20801 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_474$pinmux_reg_top.sv:14884$20802 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_476$pinmux_reg_top.sv:14885$20803 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_478$pinmux_reg_top.sv:14886$20804 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_480$pinmux_reg_top.sv:14887$20805 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_482$pinmux_reg_top.sv:14888$20806 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_484$pinmux_reg_top.sv:14889$20807 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_486$pinmux_reg_top.sv:14890$20808 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_488$pinmux_reg_top.sv:14891$20809 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_490$pinmux_reg_top.sv:14892$20810 ($eq).
Removed top 3 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_492$pinmux_reg_top.sv:14893$20811 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_494$pinmux_reg_top.sv:14894$20812 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_496$pinmux_reg_top.sv:14895$20813 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_498$pinmux_reg_top.sv:14896$20814 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_500$pinmux_reg_top.sv:14897$20815 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_502$pinmux_reg_top.sv:14898$20816 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_504$pinmux_reg_top.sv:14899$20817 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_506$pinmux_reg_top.sv:14900$20818 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_508$pinmux_reg_top.sv:14901$20819 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_510$pinmux_reg_top.sv:14902$20820 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_512$pinmux_reg_top.sv:14903$20821 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_514$pinmux_reg_top.sv:14904$20822 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_516$pinmux_reg_top.sv:14905$20823 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_518$pinmux_reg_top.sv:14906$20824 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_520$pinmux_reg_top.sv:14907$20825 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_522$pinmux_reg_top.sv:14908$20826 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_524$pinmux_reg_top.sv:14909$20827 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_526$pinmux_reg_top.sv:14910$20828 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_528$pinmux_reg_top.sv:14911$20829 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_530$pinmux_reg_top.sv:14912$20830 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_532$pinmux_reg_top.sv:14913$20831 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_534$pinmux_reg_top.sv:14914$20832 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_536$pinmux_reg_top.sv:14915$20833 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_538$pinmux_reg_top.sv:14916$20834 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_540$pinmux_reg_top.sv:14917$20835 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_542$pinmux_reg_top.sv:14918$20836 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_544$pinmux_reg_top.sv:14919$20837 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_546$pinmux_reg_top.sv:14920$20838 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_548$pinmux_reg_top.sv:14921$20839 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_550$pinmux_reg_top.sv:14922$20840 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_552$pinmux_reg_top.sv:14923$20841 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_554$pinmux_reg_top.sv:14924$20842 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_556$pinmux_reg_top.sv:14925$20843 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_558$pinmux_reg_top.sv:14926$20844 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_560$pinmux_reg_top.sv:14927$20845 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_562$pinmux_reg_top.sv:14928$20846 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_564$pinmux_reg_top.sv:14929$20847 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_566$pinmux_reg_top.sv:14930$20848 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_568$pinmux_reg_top.sv:14931$20849 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_570$pinmux_reg_top.sv:14932$20850 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_572$pinmux_reg_top.sv:14933$20851 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_574$pinmux_reg_top.sv:14934$20852 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_576$pinmux_reg_top.sv:14935$20853 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_578$pinmux_reg_top.sv:14936$20854 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_580$pinmux_reg_top.sv:14937$20855 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_582$pinmux_reg_top.sv:14938$20856 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_584$pinmux_reg_top.sv:14939$20857 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_586$pinmux_reg_top.sv:14940$20858 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_588$pinmux_reg_top.sv:14941$20859 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_590$pinmux_reg_top.sv:14942$20860 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_592$pinmux_reg_top.sv:14943$20861 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_594$pinmux_reg_top.sv:14944$20862 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_596$pinmux_reg_top.sv:14945$20863 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_598$pinmux_reg_top.sv:14946$20864 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_600$pinmux_reg_top.sv:14947$20865 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_602$pinmux_reg_top.sv:14948$20866 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_604$pinmux_reg_top.sv:14949$20867 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_606$pinmux_reg_top.sv:14950$20868 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_608$pinmux_reg_top.sv:14951$20869 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_610$pinmux_reg_top.sv:14952$20870 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_612$pinmux_reg_top.sv:14953$20871 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_614$pinmux_reg_top.sv:14954$20872 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_616$pinmux_reg_top.sv:14955$20873 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_618$pinmux_reg_top.sv:14956$20874 ($eq).
Removed top 2 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_620$pinmux_reg_top.sv:14957$20875 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_622$pinmux_reg_top.sv:14958$20876 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_624$pinmux_reg_top.sv:14959$20877 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_626$pinmux_reg_top.sv:14960$20878 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_628$pinmux_reg_top.sv:14961$20879 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_630$pinmux_reg_top.sv:14962$20880 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_632$pinmux_reg_top.sv:14963$20881 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_634$pinmux_reg_top.sv:14964$20882 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_636$pinmux_reg_top.sv:14965$20883 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_638$pinmux_reg_top.sv:14966$20884 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_640$pinmux_reg_top.sv:14967$20885 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_642$pinmux_reg_top.sv:14968$20886 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_644$pinmux_reg_top.sv:14969$20887 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_646$pinmux_reg_top.sv:14970$20888 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_648$pinmux_reg_top.sv:14971$20889 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_650$pinmux_reg_top.sv:14972$20890 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_652$pinmux_reg_top.sv:14973$20891 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_654$pinmux_reg_top.sv:14974$20892 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_656$pinmux_reg_top.sv:14975$20893 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_658$pinmux_reg_top.sv:14976$20894 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_660$pinmux_reg_top.sv:14977$20895 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_662$pinmux_reg_top.sv:14978$20896 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_664$pinmux_reg_top.sv:14979$20897 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_666$pinmux_reg_top.sv:14980$20898 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_668$pinmux_reg_top.sv:14981$20899 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_670$pinmux_reg_top.sv:14982$20900 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_672$pinmux_reg_top.sv:14983$20901 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_674$pinmux_reg_top.sv:14984$20902 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_676$pinmux_reg_top.sv:14985$20903 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_678$pinmux_reg_top.sv:14986$20904 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_680$pinmux_reg_top.sv:14987$20905 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_682$pinmux_reg_top.sv:14988$20906 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_684$pinmux_reg_top.sv:14989$20907 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_686$pinmux_reg_top.sv:14990$20908 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_688$pinmux_reg_top.sv:14991$20909 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_690$pinmux_reg_top.sv:14992$20910 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_692$pinmux_reg_top.sv:14993$20911 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_694$pinmux_reg_top.sv:14994$20912 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_696$pinmux_reg_top.sv:14995$20913 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_698$pinmux_reg_top.sv:14996$20914 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_700$pinmux_reg_top.sv:14997$20915 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_702$pinmux_reg_top.sv:14998$20916 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_704$pinmux_reg_top.sv:14999$20917 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_706$pinmux_reg_top.sv:15000$20918 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_708$pinmux_reg_top.sv:15001$20919 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_710$pinmux_reg_top.sv:15002$20920 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_712$pinmux_reg_top.sv:15003$20921 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_714$pinmux_reg_top.sv:15004$20922 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_716$pinmux_reg_top.sv:15005$20923 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_718$pinmux_reg_top.sv:15006$20924 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_720$pinmux_reg_top.sv:15007$20925 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_722$pinmux_reg_top.sv:15008$20926 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_724$pinmux_reg_top.sv:15009$20927 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_726$pinmux_reg_top.sv:15010$20928 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_728$pinmux_reg_top.sv:15011$20929 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_730$pinmux_reg_top.sv:15012$20930 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_732$pinmux_reg_top.sv:15013$20931 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_734$pinmux_reg_top.sv:15014$20932 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_736$pinmux_reg_top.sv:15015$20933 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_738$pinmux_reg_top.sv:15016$20934 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_740$pinmux_reg_top.sv:15017$20935 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_742$pinmux_reg_top.sv:15018$20936 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_744$pinmux_reg_top.sv:15019$20937 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_746$pinmux_reg_top.sv:15020$20938 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_748$pinmux_reg_top.sv:15021$20939 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_750$pinmux_reg_top.sv:15022$20940 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_752$pinmux_reg_top.sv:15023$20941 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_754$pinmux_reg_top.sv:15024$20942 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_756$pinmux_reg_top.sv:15025$20943 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_758$pinmux_reg_top.sv:15026$20944 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_760$pinmux_reg_top.sv:15027$20945 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_762$pinmux_reg_top.sv:15028$20946 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_764$pinmux_reg_top.sv:15029$20947 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_766$pinmux_reg_top.sv:15030$20948 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_768$pinmux_reg_top.sv:15031$20949 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_770$pinmux_reg_top.sv:15032$20950 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_772$pinmux_reg_top.sv:15033$20951 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_774$pinmux_reg_top.sv:15034$20952 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_776$pinmux_reg_top.sv:15035$20953 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_778$pinmux_reg_top.sv:15036$20954 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_780$pinmux_reg_top.sv:15037$20955 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_782$pinmux_reg_top.sv:15038$20956 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_784$pinmux_reg_top.sv:15039$20957 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_786$pinmux_reg_top.sv:15040$20958 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_788$pinmux_reg_top.sv:15041$20959 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_790$pinmux_reg_top.sv:15042$20960 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_792$pinmux_reg_top.sv:15043$20961 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_794$pinmux_reg_top.sv:15044$20962 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_796$pinmux_reg_top.sv:15045$20963 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_798$pinmux_reg_top.sv:15046$20964 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_800$pinmux_reg_top.sv:15047$20965 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_802$pinmux_reg_top.sv:15048$20966 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_804$pinmux_reg_top.sv:15049$20967 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_806$pinmux_reg_top.sv:15050$20968 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_808$pinmux_reg_top.sv:15051$20969 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_810$pinmux_reg_top.sv:15052$20970 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_812$pinmux_reg_top.sv:15053$20971 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_814$pinmux_reg_top.sv:15054$20972 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_816$pinmux_reg_top.sv:15055$20973 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_818$pinmux_reg_top.sv:15056$20974 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_820$pinmux_reg_top.sv:15057$20975 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_822$pinmux_reg_top.sv:15058$20976 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_824$pinmux_reg_top.sv:15059$20977 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_826$pinmux_reg_top.sv:15060$20978 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_828$pinmux_reg_top.sv:15061$20979 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_830$pinmux_reg_top.sv:15062$20980 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_832$pinmux_reg_top.sv:15063$20981 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_834$pinmux_reg_top.sv:15064$20982 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_836$pinmux_reg_top.sv:15065$20983 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_838$pinmux_reg_top.sv:15066$20984 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_840$pinmux_reg_top.sv:15067$20985 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_842$pinmux_reg_top.sv:15068$20986 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_844$pinmux_reg_top.sv:15069$20987 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_846$pinmux_reg_top.sv:15070$20988 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_848$pinmux_reg_top.sv:15071$20989 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_850$pinmux_reg_top.sv:15072$20990 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_852$pinmux_reg_top.sv:15073$20991 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_854$pinmux_reg_top.sv:15074$20992 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_856$pinmux_reg_top.sv:15075$20993 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_858$pinmux_reg_top.sv:15076$20994 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_860$pinmux_reg_top.sv:15077$20995 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_862$pinmux_reg_top.sv:15078$20996 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_864$pinmux_reg_top.sv:15079$20997 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_866$pinmux_reg_top.sv:15080$20998 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_868$pinmux_reg_top.sv:15081$20999 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_870$pinmux_reg_top.sv:15082$21000 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_872$pinmux_reg_top.sv:15083$21001 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_874$pinmux_reg_top.sv:15084$21002 ($eq).
Removed top 1 bits (of 9) from port B of cell pinmux.$flatten\u_reg.$verific$equal_876$pinmux_reg_top.sv:15085$21003 ($eq).
Removed top 31 bits (of 32) from port A of cell pinmux.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$26994 ($shl).
Removed top 28 bits (of 32) from port Y of cell pinmux.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$26994 ($shl).
Removed top 1 bits (of 2) from FF cell pinmux.$auto$ff.cc:262:slice$35753 ($adffe).
Removed top 1 bits (of 3) from mux cell pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$25542 ($mux).
Removed top 2 bits (of 4) from wire pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$27513.
Removed top 1 bits (of 2) from wire pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$27518.
Removed top 1 bits (of 4) from wire pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$27533.
Removed top 1 bits (of 4) from wire pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$27543.
Removed top 1 bits (of 3) from wire pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$25506.
Removed top 1 bits (of 2) from wire pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$27488.
Removed top 1 bits (of 2) from wire pinmux.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$27493.
Removed top 4 bits (of 8) from wire pinmux.$flatten\u_pinmux_strap_sampling.$auto$bmuxmap.cc:58:execute$27563.
Removed top 2 bits (of 8) from wire pinmux.$flatten\u_pinmux_strap_sampling.$auto$bmuxmap.cc:58:execute$27568.
Removed top 1 bits (of 2) from wire pinmux.$flatten\u_pinmux_strap_sampling.$auto$bmuxmap.cc:58:execute$27573.
Removed top 3 bits (of 4) from wire pinmux.$flatten\u_reg.$verific$n5644$11101.
Removed top 2 bits (of 4) from wire pinmux.$flatten\u_reg.$verific$n6778$11102.
Removed top 3 bits (of 12) from wire pinmux.$flatten\u_usbdev_aon_wake.$auto$bmuxmap.cc:58:execute$27463.
Removed top 1 bits (of 3) from wire pinmux.$flatten\u_usbdev_aon_wake.$verific$n32$27371.
Removed top 1 bits (of 3) from wire pinmux.$flatten\u_usbdev_aon_wake.$verific$n37$27372.
Removed top 1 bits (of 3) from wire pinmux.$flatten\u_usbdev_aon_wake.$verific$n41$27373.
Removed top 30 bits (of 64) from wire pinmux.mio_mux.
Removed top 30 bits (of 64) from wire pinmux.mio_wkup_mux.
Removed top 29 bits (of 64) from wire pinmux.periph_data_mux.
Removed top 29 bits (of 64) from wire pinmux.periph_oe_mux.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pinmux:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
MAX OPT ITERATION = 1

yosys> stat

3.33. Printing statistics.

=== pinmux ===

   Number of wires:              15300
   Number of wire bits:          31826
   Number of public wires:       12690
   Number of public wire bits:   28850
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3904
     $adff                         235
     $adffe                        164
     $and                         1108
     $eq                           423
     $logic_not                      6
     $mux                          534
     $ne                             9
     $not                          415
     $or                           901
     $pmux                           1
     $reduce_and                     7
     $reduce_bool                   51
     $reduce_or                     14
     $reduce_xor                    28
     $shl                            1
     $xor                            7


yosys> memory -nomap

3.34. Executing MEMORY pass.

yosys> opt_mem

3.34.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.34.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.34.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.34.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.34.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.34.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> memory_share

3.34.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.34.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> memory_collect

3.34.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.35. Printing statistics.

=== pinmux ===

   Number of wires:              15300
   Number of wire bits:          31826
   Number of public wires:       12690
   Number of public wire bits:   28850
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3904
     $adff                         235
     $adffe                        164
     $and                         1108
     $eq                           423
     $logic_not                      6
     $mux                          534
     $ne                             9
     $not                          415
     $or                           901
     $pmux                           1
     $reduce_and                     7
     $reduce_bool                   51
     $reduce_or                     14
     $reduce_xor                    28
     $shl                            1
     $xor                            7


yosys> muxpack

3.36. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~368 debug messages>

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> pmuxtree

3.38. Executing PMUXTREE pass.

yosys> muxpack

3.39. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~445 debug messages>

yosys> memory_map

3.40. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.41. Printing statistics.

=== pinmux ===

   Number of wires:              15411
   Number of wire bits:          34355
   Number of public wires:       12690
   Number of public wire bits:   28850
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4014
     $adff                         235
     $adffe                        164
     $and                         1108
     $eq                           423
     $logic_not                      6
     $mux                          612
     $ne                             9
     $not                          416
     $or                           917
     $reduce_and                     7
     $reduce_bool                   51
     $reduce_or                     30
     $reduce_xor                    28
     $shl                            1
     $xor                            7


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.42.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.42.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
No more expansions possible.
<suppressed ~4268 debug messages>

yosys> stat

3.43. Printing statistics.

=== pinmux ===

   Number of wires:              18240
   Number of wire bits:          45432
   Number of public wires:       12690
   Number of public wire bits:   28850
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16599
     $_AND_                       1745
     $_DFFE_PN0P_                  880
     $_DFF_PN0_                    234
     $_DFF_PN1_                     15
     $_MUX_                       3362
     $_NOT_                        853
     $_OR_                        5156
     $_XOR_                       4354


yosys> opt_expr

3.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~6586 debug messages>

yosys> opt_merge -nomux

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~14757 debug messages>
Removed a total of 4919 cells.

yosys> opt_muxtree

3.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_share

3.49. Executing OPT_SHARE pass.

yosys> opt_dff

3.50. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$40761 ($_DFFE_PN0P_) from module pinmux (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$40761 ($_DLATCH_N_) from module pinmux.

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 400 unused cells and 3955 unused wires.
<suppressed ~549 debug messages>

yosys> opt_expr

3.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~63 debug messages>

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~5 debug messages>

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
MAX OPT ITERATION = 3

yosys> opt -fast -full

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~494 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$56732 ($_DFFE_PN0P_) from module pinmux (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$56488 ($_DFFE_PN0P_) from module pinmux (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 89 unused wires.
<suppressed ~1 debug messages>

3.67.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.67.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~128 debug messages>

yosys> opt_merge

3.67.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.67.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.67.10. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$60377, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$60366, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$35766, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$35773, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=\u_pinmux_strap_sampling.dft_strap_sample_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$35759, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_23_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_22_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_21_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_20_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_19_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_18_we, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=\u_pinmux_strap_sampling.lc_strap_sample_en, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35551, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35548, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35557, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35554, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35563, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35560, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35569, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35566, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35575, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35572, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35581, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35578, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35587, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35584, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35593, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35590, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35599, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35596, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35605, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35602, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35611, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35608, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35617, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35614, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35623, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35620, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35629, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35626, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35635, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35632, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35641, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35638, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35647, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35644, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35653, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35650, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35659, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35656, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35665, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35662, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35671, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35668, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35677, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35674, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35683, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35680, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35689, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35686, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35692, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_16_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_17_we, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35699, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  299 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  229 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$35545, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_aon_i, en=\u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  8 cells in clk=\clk_aon_i, en=\u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  11 cells in clk=\clk_aon_i, en=\u_usbdev_aon_wake.filter_activity.update_stored_value, arst=!\rst_aon_ni, srst={ }
  22 cells in clk=\clk_aon_i, en=$auto$opt_dff.cc:219:make_patterns_logic$35542, arst=!\rst_aon_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_pinmux_strap_sampling.rv_strap_sample_en, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_31_we, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_30_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_29_we, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_28_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_27_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_26_we, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_25_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_24_we, arst=!\rst_ni, srst={ }
  65 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=\u_reg.mio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_aon_i, en=\u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  14 cells in clk=\clk_i, en=\u_reg.dio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  3533 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.70.2. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$60377, asynchronously reset by !\rst_ni
Extracted 19 gates and 30 wires to a netlist network with 10 inputs and 9 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$60366, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 7 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$35766, asynchronously reset by !\rst_ni
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$35773, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_pinmux_strap_sampling.dft_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$35759, asynchronously reset by !\rst_ni
Extracted 8 gates and 18 wires to a netlist network with 9 inputs and 6 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_23_we, asynchronously reset by !\rst_ni
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 19 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_22_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_21_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_20_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 15 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_19_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_18_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_pinmux_strap_sampling.lc_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 33 gates and 54 wires to a netlist network with 20 inputs and 14 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35551, asynchronously reset by !\rst_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 8 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35548, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35557, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35554, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35563, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 6 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35560, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35569, asynchronously reset by !\rst_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 7 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35566, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35575, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35572, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.25.1. Executing ABC.

3.70.26. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35581, asynchronously reset by !\rst_ni
Extracted 49 gates and 71 wires to a netlist network with 22 inputs and 33 outputs.

3.70.26.1. Executing ABC.

3.70.27. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35578, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.27.1. Executing ABC.

3.70.28. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35587, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.70.28.1. Executing ABC.

3.70.29. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35584, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.29.1. Executing ABC.

3.70.30. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35593, asynchronously reset by !\rst_ni
Extracted 36 gates and 62 wires to a netlist network with 26 inputs and 14 outputs.

3.70.30.1. Executing ABC.

3.70.31. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35590, asynchronously reset by !\rst_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 10 outputs.

3.70.31.1. Executing ABC.

3.70.32. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35599, asynchronously reset by !\rst_ni
Extracted 21 gates and 33 wires to a netlist network with 12 inputs and 9 outputs.

3.70.32.1. Executing ABC.

3.70.33. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35596, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.33.1. Executing ABC.

3.70.34. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35605, asynchronously reset by !\rst_ni
Extracted 36 gates and 62 wires to a netlist network with 26 inputs and 14 outputs.

3.70.34.1. Executing ABC.

3.70.35. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35602, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.35.1. Executing ABC.

3.70.36. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35611, asynchronously reset by !\rst_ni
Extracted 21 gates and 33 wires to a netlist network with 12 inputs and 9 outputs.

3.70.36.1. Executing ABC.

3.70.37. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35608, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.37.1. Executing ABC.

3.70.38. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35617, asynchronously reset by !\rst_ni
Extracted 35 gates and 60 wires to a netlist network with 25 inputs and 13 outputs.

3.70.38.1. Executing ABC.

3.70.39. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35614, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.39.1. Executing ABC.

3.70.40. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35623, asynchronously reset by !\rst_ni
Extracted 36 gates and 62 wires to a netlist network with 26 inputs and 14 outputs.

3.70.40.1. Executing ABC.

3.70.41. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35620, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.41.1. Executing ABC.

3.70.42. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35629, asynchronously reset by !\rst_ni
Extracted 21 gates and 33 wires to a netlist network with 12 inputs and 9 outputs.

3.70.42.1. Executing ABC.

3.70.43. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35626, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.43.1. Executing ABC.

3.70.44. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35635, asynchronously reset by !\rst_ni
Extracted 36 gates and 59 wires to a netlist network with 23 inputs and 14 outputs.

3.70.44.1. Executing ABC.

3.70.45. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35632, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.45.1. Executing ABC.

3.70.46. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35641, asynchronously reset by !\rst_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 6 outputs.

3.70.46.1. Executing ABC.

3.70.47. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35638, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.47.1. Executing ABC.

3.70.48. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35647, asynchronously reset by !\rst_ni
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 10 outputs.

3.70.48.1. Executing ABC.

3.70.49. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35644, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.49.1. Executing ABC.

3.70.50. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35653, asynchronously reset by !\rst_ni
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 11 outputs.

3.70.50.1. Executing ABC.

3.70.51. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35650, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.51.1. Executing ABC.

3.70.52. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35659, asynchronously reset by !\rst_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 6 outputs.

3.70.52.1. Executing ABC.

3.70.53. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35656, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.53.1. Executing ABC.

3.70.54. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35665, asynchronously reset by !\rst_ni
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 11 outputs.

3.70.54.1. Executing ABC.

3.70.55. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35662, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.55.1. Executing ABC.

3.70.56. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35671, asynchronously reset by !\rst_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 6 outputs.

3.70.56.1. Executing ABC.

3.70.57. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35668, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.57.1. Executing ABC.

3.70.58. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35677, asynchronously reset by !\rst_ni
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 10 outputs.

3.70.58.1. Executing ABC.

3.70.59. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35674, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.70.59.1. Executing ABC.

3.70.60. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35683, asynchronously reset by !\rst_ni
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 14 outputs.

3.70.60.1. Executing ABC.

3.70.61. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35680, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.61.1. Executing ABC.

3.70.62. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35689, asynchronously reset by !\rst_ni
Extracted 69 gates and 97 wires to a netlist network with 27 inputs and 32 outputs.

3.70.62.1. Executing ABC.

3.70.63. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35686, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.63.1. Executing ABC.

3.70.64. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35692, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.70.64.1. Executing ABC.

3.70.65. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.65.1. Executing ABC.

3.70.66. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.70.66.1. Executing ABC.

3.70.67. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 24 gates and 45 wires to a netlist network with 21 inputs and 18 outputs.

3.70.67.1. Executing ABC.

3.70.68. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 7 outputs.

3.70.68.1. Executing ABC.

3.70.69. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 18 outputs.

3.70.69.1. Executing ABC.

3.70.70. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 7 outputs.

3.70.70.1. Executing ABC.

3.70.71. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_16_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.70.71.1. Executing ABC.

3.70.72. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_17_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.72.1. Executing ABC.

3.70.73. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35699, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.70.73.1. Executing ABC.

3.70.74. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.70.74.1. Executing ABC.

3.70.75. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 299 gates and 373 wires to a netlist network with 73 inputs and 74 outputs.

3.70.75.1. Executing ABC.

3.70.76. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 229 gates and 263 wires to a netlist network with 33 inputs and 41 outputs.

3.70.76.1. Executing ABC.

3.70.77. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$35545, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.70.77.1. Executing ABC.

3.70.78. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by \u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 11 gates and 19 wires to a netlist network with 7 inputs and 5 outputs.

3.70.78.1. Executing ABC.

3.70.79. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by \u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.70.79.1. Executing ABC.

3.70.80. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by \u_usbdev_aon_wake.filter_activity.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 11 gates and 19 wires to a netlist network with 7 inputs and 3 outputs.

3.70.80.1. Executing ABC.

3.70.81. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$35542, asynchronously reset by !\rst_aon_ni
Extracted 22 gates and 32 wires to a netlist network with 9 inputs and 6 outputs.

3.70.81.1. Executing ABC.

3.70.82. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_pinmux_strap_sampling.rv_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.70.82.1. Executing ABC.

3.70.83. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.70.83.1. Executing ABC.

3.70.84. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.84.1. Executing ABC.

3.70.85. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.85.1. Executing ABC.

3.70.86. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.86.1. Executing ABC.

3.70.87. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.70.87.1. Executing ABC.

3.70.88. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.88.1. Executing ABC.

3.70.89. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.89.1. Executing ABC.

3.70.90. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 18 outputs.

3.70.90.1. Executing ABC.

3.70.91. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.70.91.1. Executing ABC.

3.70.92. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 23 outputs.

3.70.92.1. Executing ABC.

3.70.93. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.93.1. Executing ABC.

3.70.94. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.94.1. Executing ABC.

3.70.95. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.95.1. Executing ABC.

3.70.96. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.70.96.1. Executing ABC.

3.70.97. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 8 outputs.

3.70.97.1. Executing ABC.

3.70.98. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 24 gates and 47 wires to a netlist network with 23 inputs and 20 outputs.

3.70.98.1. Executing ABC.

3.70.99. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs.

3.70.99.1. Executing ABC.

3.70.100. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 24 gates and 46 wires to a netlist network with 22 inputs and 20 outputs.

3.70.100.1. Executing ABC.

3.70.101. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_31_we, asynchronously reset by !\rst_ni
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 18 outputs.

3.70.101.1. Executing ABC.

3.70.102. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_30_we, asynchronously reset by !\rst_ni
Extracted 24 gates and 46 wires to a netlist network with 22 inputs and 20 outputs.

3.70.102.1. Executing ABC.

3.70.103. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_29_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 10 outputs.

3.70.103.1. Executing ABC.

3.70.104. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_28_we, asynchronously reset by !\rst_ni
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 21 outputs.

3.70.104.1. Executing ABC.

3.70.105. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_27_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.70.105.1. Executing ABC.

3.70.106. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_26_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.70.106.1. Executing ABC.

3.70.107. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_25_we, asynchronously reset by !\rst_ni
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 18 outputs.

3.70.107.1. Executing ABC.

3.70.108. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_24_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 10 outputs.

3.70.108.1. Executing ABC.

3.70.109. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 65 gates and 95 wires to a netlist network with 29 inputs and 39 outputs.

3.70.109.1. Executing ABC.

3.70.110. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.70.110.1. Executing ABC.

3.70.111. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.mio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 18 outputs.

3.70.111.1. Executing ABC.

3.70.112. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.70.112.1. Executing ABC.

3.70.113. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 60 gates and 93 wires to a netlist network with 33 inputs and 38 outputs.

3.70.113.1. Executing ABC.

3.70.114. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

3.70.114.1. Executing ABC.

3.70.115. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by \u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.70.115.1. Executing ABC.

3.70.116. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.dio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 11 outputs.

3.70.116.1. Executing ABC.

3.70.117. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 3533 gates and 4021 wires to a netlist network with 486 inputs and 49 outputs.

3.70.117.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  15 cells in clk=\clk_i, en=$abc$60497$auto$opt_dff.cc:219:make_patterns_logic$35766, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$60549$u_pinmux_strap_sampling.dft_strap_sample_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61654$auto$opt_dff.cc:194:make_patterns_logic$35692, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61574$auto$opt_dff.cc:194:make_patterns_logic$35680, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$61893$auto$opt_dff.cc:194:make_patterns_logic$35699, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61437$auto$opt_dff.cc:194:make_patterns_logic$35656, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$60896$auto$opt_dff.cc:194:make_patterns_logic$35572, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61408$auto$opt_dff.cc:194:make_patterns_logic$35650, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$63874$u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$60554$auto$opt_dff.cc:219:make_patterns_logic$35759, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$63278$u_reg.mio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$63301$u_reg.mio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$63099$u_reg.dio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$63246$u_reg.mio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$60462$auto$opt_dff.cc:219:make_patterns_logic$60377, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$63397$u_reg.mio_pad_attr_31_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$62923$u_reg.dio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$61695$u_reg.mio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$61900$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$60866$auto$opt_dff.cc:194:make_patterns_logic$35569, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$61100$auto$opt_dff.cc:194:make_patterns_logic$35602, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$61182$auto$opt_dff.cc:194:make_patterns_logic$35614, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$60905$auto$opt_dff.cc:194:make_patterns_logic$35581, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$60815$auto$opt_dff.cc:194:make_patterns_logic$35548, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61057$auto$opt_dff.cc:194:make_patterns_logic$35596, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61140$auto$opt_dff.cc:194:make_patterns_logic$35608, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$60952$auto$opt_dff.cc:194:make_patterns_logic$35578, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$60971$auto$opt_dff.cc:194:make_patterns_logic$35584, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$60963$auto$opt_dff.cc:194:make_patterns_logic$35587, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$60855$auto$opt_dff.cc:194:make_patterns_logic$35560, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$60834$auto$opt_dff.cc:194:make_patterns_logic$35554, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$60843$auto$opt_dff.cc:194:make_patterns_logic$35563, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$60888$auto$opt_dff.cc:194:make_patterns_logic$35575, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$60771$u_pinmux_strap_sampling.lc_strap_sample_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$60879$auto$opt_dff.cc:194:make_patterns_logic$35566, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$60826$auto$opt_dff.cc:194:make_patterns_logic$35557, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61265$auto$opt_dff.cc:194:make_patterns_logic$35626, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61339$auto$opt_dff.cc:194:make_patterns_logic$35638, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61372$auto$opt_dff.cc:194:make_patterns_logic$35644, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61227$auto$opt_dff.cc:194:make_patterns_logic$35620, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$61348$auto$opt_dff.cc:194:make_patterns_logic$35647, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$61446$auto$opt_dff.cc:194:make_patterns_logic$35665, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61308$auto$opt_dff.cc:194:make_patterns_logic$35632, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$63526$u_reg.mio_pad_attr_27_we, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$61383$auto$opt_dff.cc:194:make_patterns_logic$35653, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$63041$u_reg.dio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$63130$u_reg.dio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$63009$u_reg.dio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$63168$u_reg.dio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$63223$u_reg.mio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$63336$u_reg.mio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$63882$u_reg.dio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$63362$u_reg.mio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$63430$u_reg.mio_pad_attr_30_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$63465$u_reg.mio_pad_attr_29_we, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$60599$u_reg.mio_pad_attr_22_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$61818$u_reg.mio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$61319$auto$opt_dff.cc:194:make_patterns_logic$35641, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_aon_i, en=$abc$62791$u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$62801$u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  24 cells in clk=\clk_aon_i, en=$abc$62819$auto$opt_dff.cc:219:make_patterns_logic$35542, arst=!\rst_aon_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$63064$u_reg.dio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$61535$auto$opt_dff.cc:194:make_patterns_logic$35674, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$60565$u_reg.mio_pad_attr_23_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$63490$u_reg.mio_pad_attr_28_we, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_aon_i, en=$abc$62809$u_usbdev_aon_wake.filter_activity.update_stored_value, arst=!\rst_aon_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$61502$auto$opt_dff.cc:194:make_patterns_logic$35668, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$62891$u_reg.dio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$61645$auto$opt_dff.cc:194:make_patterns_logic$35686, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$abc$62846$u_pinmux_strap_sampling.rv_strap_sample_en, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$61511$auto$opt_dff.cc:194:make_patterns_logic$35677, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$62783$auto$opt_dff.cc:194:make_patterns_logic$35545, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$60482$auto$opt_dff.cc:219:make_patterns_logic$60366, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$60739$u_reg.mio_pad_attr_18_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$60622$u_reg.mio_pad_attr_21_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$60685$u_reg.mio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$60716$u_reg.mio_pad_attr_19_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$60653$u_reg.mio_pad_attr_20_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$61417$auto$opt_dff.cc:194:make_patterns_logic$35659, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$61482$auto$opt_dff.cc:194:make_patterns_logic$35671, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$61663$u_reg.mio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$61726$u_reg.mio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$61471$auto$opt_dff.cc:194:make_patterns_logic$35662, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$62955$u_reg.dio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$62860$u_reg.dio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$62978$u_reg.dio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$61783$u_reg.mio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$61762$u_reg.mio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  151 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$60980$auto$opt_dff.cc:194:make_patterns_logic$35593, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$61028$auto$opt_dff.cc:194:make_patterns_logic$35599, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$61066$auto$opt_dff.cc:194:make_patterns_logic$35605, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$61111$auto$opt_dff.cc:194:make_patterns_logic$35611, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$61149$auto$opt_dff.cc:194:make_patterns_logic$35617, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$61193$auto$opt_dff.cc:194:make_patterns_logic$35623, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$61236$auto$opt_dff.cc:194:make_patterns_logic$35629, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$61274$auto$opt_dff.cc:194:make_patterns_logic$35635, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=$abc$61583$auto$opt_dff.cc:194:make_patterns_logic$35689, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$63191$u_reg.dio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$61014$auto$opt_dff.cc:194:make_patterns_logic$35590, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$61546$auto$opt_dff.cc:194:make_patterns_logic$35683, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$61870$u_reg.mio_pad_attr_17_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$61839$u_reg.mio_pad_attr_16_we, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$63550$u_reg.mio_pad_attr_26_we, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=$abc$63639$u_reg.mio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$63729$u_reg.mio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$63614$u_reg.mio_pad_attr_24_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$63705$u_reg.mio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$63581$u_reg.mio_pad_attr_25_we, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$35773, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$63850$u_reg.dio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$63786$u_reg.dio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$63762$u_reg.dio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$60801$auto$opt_dff.cc:194:make_patterns_logic$35551, arst=!\rst_ni, srst={ }
  299 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  1143 cells in clk=\clk_i, en=$abc$63908$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.71.2. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60497$auto$opt_dff.cc:219:make_patterns_logic$35766, asynchronously reset by !\rst_ni
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 5 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60549$u_pinmux_strap_sampling.dft_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61654$auto$opt_dff.cc:194:make_patterns_logic$35692, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61574$auto$opt_dff.cc:194:make_patterns_logic$35680, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61893$auto$opt_dff.cc:194:make_patterns_logic$35699, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61437$auto$opt_dff.cc:194:make_patterns_logic$35656, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60896$auto$opt_dff.cc:194:make_patterns_logic$35572, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61408$auto$opt_dff.cc:194:make_patterns_logic$35650, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$63874$u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60554$auto$opt_dff.cc:219:make_patterns_logic$35759, asynchronously reset by !\rst_ni
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 6 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63278$u_reg.mio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 17 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63301$u_reg.mio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63099$u_reg.dio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63246$u_reg.mio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60462$auto$opt_dff.cc:219:make_patterns_logic$60377, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63397$u_reg.mio_pad_attr_31_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 18 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62923$u_reg.dio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61695$u_reg.mio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61900$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60866$auto$opt_dff.cc:194:make_patterns_logic$35569, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61100$auto$opt_dff.cc:194:make_patterns_logic$35602, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61182$auto$opt_dff.cc:194:make_patterns_logic$35614, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60905$auto$opt_dff.cc:194:make_patterns_logic$35581, asynchronously reset by !\rst_ni
Extracted 35 gates and 55 wires to a netlist network with 20 inputs and 30 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60815$auto$opt_dff.cc:194:make_patterns_logic$35548, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.71.25.1. Executing ABC.

3.71.26. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61057$auto$opt_dff.cc:194:make_patterns_logic$35596, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.26.1. Executing ABC.

3.71.27. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61140$auto$opt_dff.cc:194:make_patterns_logic$35608, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.27.1. Executing ABC.

3.71.28. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60952$auto$opt_dff.cc:194:make_patterns_logic$35578, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.28.1. Executing ABC.

3.71.29. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60971$auto$opt_dff.cc:194:make_patterns_logic$35584, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.71.29.1. Executing ABC.

3.71.30. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60963$auto$opt_dff.cc:194:make_patterns_logic$35587, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.71.30.1. Executing ABC.

3.71.31. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60855$auto$opt_dff.cc:194:make_patterns_logic$35560, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.31.1. Executing ABC.

3.71.32. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60834$auto$opt_dff.cc:194:make_patterns_logic$35554, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.32.1. Executing ABC.

3.71.33. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60843$auto$opt_dff.cc:194:make_patterns_logic$35563, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 6 outputs.

3.71.33.1. Executing ABC.

3.71.34. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60888$auto$opt_dff.cc:194:make_patterns_logic$35575, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.71.34.1. Executing ABC.

3.71.35. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60771$u_pinmux_strap_sampling.lc_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 9 outputs.

3.71.35.1. Executing ABC.

3.71.36. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60879$auto$opt_dff.cc:194:make_patterns_logic$35566, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.71.36.1. Executing ABC.

3.71.37. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60826$auto$opt_dff.cc:194:make_patterns_logic$35557, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.71.37.1. Executing ABC.

3.71.38. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61265$auto$opt_dff.cc:194:make_patterns_logic$35626, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.38.1. Executing ABC.

3.71.39. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61339$auto$opt_dff.cc:194:make_patterns_logic$35638, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.39.1. Executing ABC.

3.71.40. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61372$auto$opt_dff.cc:194:make_patterns_logic$35644, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.40.1. Executing ABC.

3.71.41. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61227$auto$opt_dff.cc:194:make_patterns_logic$35620, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.41.1. Executing ABC.

3.71.42. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61348$auto$opt_dff.cc:194:make_patterns_logic$35647, asynchronously reset by !\rst_ni
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 8 outputs.

3.71.42.1. Executing ABC.

3.71.43. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61446$auto$opt_dff.cc:194:make_patterns_logic$35665, asynchronously reset by !\rst_ni
Extracted 23 gates and 42 wires to a netlist network with 19 inputs and 11 outputs.

3.71.43.1. Executing ABC.

3.71.44. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61308$auto$opt_dff.cc:194:make_patterns_logic$35632, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.44.1. Executing ABC.

3.71.45. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63526$u_reg.mio_pad_attr_27_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.45.1. Executing ABC.

3.71.46. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61383$auto$opt_dff.cc:194:make_patterns_logic$35653, asynchronously reset by !\rst_ni
Extracted 22 gates and 40 wires to a netlist network with 18 inputs and 9 outputs.

3.71.46.1. Executing ABC.

3.71.47. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63041$u_reg.dio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.71.47.1. Executing ABC.

3.71.48. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63130$u_reg.dio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 13 outputs.

3.71.48.1. Executing ABC.

3.71.49. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63009$u_reg.dio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.49.1. Executing ABC.

3.71.50. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63168$u_reg.dio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.50.1. Executing ABC.

3.71.51. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63223$u_reg.mio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.51.1. Executing ABC.

3.71.52. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63336$u_reg.mio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.71.52.1. Executing ABC.

3.71.53. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63882$u_reg.dio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 44 gates and 79 wires to a netlist network with 35 inputs and 37 outputs.

3.71.53.1. Executing ABC.

3.71.54. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63362$u_reg.mio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 18 outputs.

3.71.54.1. Executing ABC.

3.71.55. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63430$u_reg.mio_pad_attr_30_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.55.1. Executing ABC.

3.71.56. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63465$u_reg.mio_pad_attr_29_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.56.1. Executing ABC.

3.71.57. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60599$u_reg.mio_pad_attr_22_we, asynchronously reset by !\rst_ni
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 13 outputs.

3.71.57.1. Executing ABC.

3.71.58. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61818$u_reg.mio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 13 outputs.

3.71.58.1. Executing ABC.

3.71.59. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61319$auto$opt_dff.cc:194:make_patterns_logic$35641, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 6 outputs.

3.71.59.1. Executing ABC.

3.71.60. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$62791$u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 7 outputs.

3.71.60.1. Executing ABC.

3.71.61. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$62801$u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 6 outputs.

3.71.61.1. Executing ABC.

3.71.62. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$62819$auto$opt_dff.cc:219:make_patterns_logic$35542, asynchronously reset by !\rst_aon_ni
Extracted 24 gates and 33 wires to a netlist network with 9 inputs and 6 outputs.

3.71.62.1. Executing ABC.

3.71.63. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63064$u_reg.dio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 19 outputs.

3.71.63.1. Executing ABC.

3.71.64. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61535$auto$opt_dff.cc:194:make_patterns_logic$35674, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.71.64.1. Executing ABC.

3.71.65. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60565$u_reg.mio_pad_attr_23_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.71.65.1. Executing ABC.

3.71.66. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63490$u_reg.mio_pad_attr_28_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.66.1. Executing ABC.

3.71.67. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$62809$u_usbdev_aon_wake.filter_activity.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.71.67.1. Executing ABC.

3.71.68. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61502$auto$opt_dff.cc:194:make_patterns_logic$35668, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.71.68.1. Executing ABC.

3.71.69. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62891$u_reg.dio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.69.1. Executing ABC.

3.71.70. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61645$auto$opt_dff.cc:194:make_patterns_logic$35686, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 9 outputs.

3.71.70.1. Executing ABC.

3.71.71. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62846$u_pinmux_strap_sampling.rv_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 13 outputs.

3.71.71.1. Executing ABC.

3.71.72. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61511$auto$opt_dff.cc:194:make_patterns_logic$35677, asynchronously reset by !\rst_ni
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 8 outputs.

3.71.72.1. Executing ABC.

3.71.73. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62783$auto$opt_dff.cc:194:make_patterns_logic$35545, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.71.73.1. Executing ABC.

3.71.74. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60482$auto$opt_dff.cc:219:make_patterns_logic$60366, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 7 outputs.

3.71.74.1. Executing ABC.

3.71.75. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60739$u_reg.mio_pad_attr_18_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.75.1. Executing ABC.

3.71.76. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60622$u_reg.mio_pad_attr_21_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.76.1. Executing ABC.

3.71.77. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60685$u_reg.mio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 15 outputs.

3.71.77.1. Executing ABC.

3.71.78. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60716$u_reg.mio_pad_attr_19_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.78.1. Executing ABC.

3.71.79. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60653$u_reg.mio_pad_attr_20_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.71.79.1. Executing ABC.

3.71.80. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61417$auto$opt_dff.cc:194:make_patterns_logic$35659, asynchronously reset by !\rst_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 6 outputs.

3.71.80.1. Executing ABC.

3.71.81. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61482$auto$opt_dff.cc:194:make_patterns_logic$35671, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 6 outputs.

3.71.81.1. Executing ABC.

3.71.82. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61663$u_reg.mio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.71.82.1. Executing ABC.

3.71.83. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61726$u_reg.mio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.71.83.1. Executing ABC.

3.71.84. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61471$auto$opt_dff.cc:194:make_patterns_logic$35662, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.71.84.1. Executing ABC.

3.71.85. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62955$u_reg.dio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.71.85.1. Executing ABC.

3.71.86. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62860$u_reg.dio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.86.1. Executing ABC.

3.71.87. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62978$u_reg.dio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.87.1. Executing ABC.

3.71.88. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61783$u_reg.mio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 13 outputs.

3.71.88.1. Executing ABC.

3.71.89. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61762$u_reg.mio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.71.89.1. Executing ABC.

3.71.90. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 151 gates and 188 wires to a netlist network with 37 inputs and 37 outputs.

3.71.90.1. Executing ABC.

3.71.91. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60980$auto$opt_dff.cc:194:make_patterns_logic$35593, asynchronously reset by !\rst_ni
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 12 outputs.

3.71.91.1. Executing ABC.

3.71.92. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61028$auto$opt_dff.cc:194:make_patterns_logic$35599, asynchronously reset by !\rst_ni
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 9 outputs.

3.71.92.1. Executing ABC.

3.71.93. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61066$auto$opt_dff.cc:194:make_patterns_logic$35605, asynchronously reset by !\rst_ni
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 12 outputs.

3.71.93.1. Executing ABC.

3.71.94. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61111$auto$opt_dff.cc:194:make_patterns_logic$35611, asynchronously reset by !\rst_ni
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 9 outputs.

3.71.94.1. Executing ABC.

3.71.95. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61149$auto$opt_dff.cc:194:make_patterns_logic$35617, asynchronously reset by !\rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 11 outputs.

3.71.95.1. Executing ABC.

3.71.96. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61193$auto$opt_dff.cc:194:make_patterns_logic$35623, asynchronously reset by !\rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 12 outputs.

3.71.96.1. Executing ABC.

3.71.97. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61236$auto$opt_dff.cc:194:make_patterns_logic$35629, asynchronously reset by !\rst_ni
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 9 outputs.

3.71.97.1. Executing ABC.

3.71.98. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61274$auto$opt_dff.cc:194:make_patterns_logic$35635, asynchronously reset by !\rst_ni
Extracted 30 gates and 50 wires to a netlist network with 20 inputs and 12 outputs.

3.71.98.1. Executing ABC.

3.71.99. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61583$auto$opt_dff.cc:194:make_patterns_logic$35689, asynchronously reset by !\rst_ni
Extracted 54 gates and 79 wires to a netlist network with 25 inputs and 27 outputs.

3.71.99.1. Executing ABC.

3.71.100. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63191$u_reg.dio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.100.1. Executing ABC.

3.71.101. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61014$auto$opt_dff.cc:194:make_patterns_logic$35590, asynchronously reset by !\rst_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 9 outputs.

3.71.101.1. Executing ABC.

3.71.102. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61546$auto$opt_dff.cc:194:make_patterns_logic$35683, asynchronously reset by !\rst_ni
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 9 outputs.

3.71.102.1. Executing ABC.

3.71.103. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61870$u_reg.mio_pad_attr_17_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.71.103.1. Executing ABC.

3.71.104. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61839$u_reg.mio_pad_attr_16_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 16 outputs.

3.71.104.1. Executing ABC.

3.71.105. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63550$u_reg.mio_pad_attr_26_we, asynchronously reset by !\rst_ni
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 19 outputs.

3.71.105.1. Executing ABC.

3.71.106. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63639$u_reg.mio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 54 gates and 86 wires to a netlist network with 32 inputs and 39 outputs.

3.71.106.1. Executing ABC.

3.71.107. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63729$u_reg.mio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 18 outputs.

3.71.107.1. Executing ABC.

3.71.108. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63614$u_reg.mio_pad_attr_24_we, asynchronously reset by !\rst_ni
Extracted 22 gates and 42 wires to a netlist network with 20 inputs and 17 outputs.

3.71.108.1. Executing ABC.

3.71.109. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63705$u_reg.mio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 10 outputs.

3.71.109.1. Executing ABC.

3.71.110. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63581$u_reg.mio_pad_attr_25_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.71.110.1. Executing ABC.

3.71.111. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60507$auto$opt_dff.cc:219:make_patterns_logic$35773, asynchronously reset by !\rst_ni
Extracted 34 gates and 39 wires to a netlist network with 5 inputs and 9 outputs.

3.71.111.1. Executing ABC.

3.71.112. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63850$u_reg.dio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.71.112.1. Executing ABC.

3.71.113. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63786$u_reg.dio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 12 outputs.

3.71.113.1. Executing ABC.

3.71.114. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63762$u_reg.dio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 10 outputs.

3.71.114.1. Executing ABC.

3.71.115. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60801$auto$opt_dff.cc:194:make_patterns_logic$35551, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.71.115.1. Executing ABC.

3.71.116. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 299 gates and 375 wires to a netlist network with 76 inputs and 73 outputs.

3.71.116.1. Executing ABC.

3.71.117. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65100$abc$63908$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 1143 gates and 1626 wires to a netlist network with 483 inputs and 50 outputs.

3.71.117.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  7 cells in clk=\clk_i, en=$abc$65059$abc$60497$auto$opt_dff.cc:219:make_patterns_logic$35766, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$65073$abc$60549$u_pinmux_strap_sampling.dft_strap_sample_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$65078$abc$61654$auto$opt_dff.cc:194:make_patterns_logic$35692, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65089$abc$61574$auto$opt_dff.cc:194:make_patterns_logic$35680, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$65100$abc$61893$auto$opt_dff.cc:194:make_patterns_logic$35699, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65107$abc$61437$auto$opt_dff.cc:194:make_patterns_logic$35656, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65118$abc$60896$auto$opt_dff.cc:194:make_patterns_logic$35572, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65129$abc$61408$auto$opt_dff.cc:194:make_patterns_logic$35650, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$65140$abc$63874$u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$65149$abc$60554$auto$opt_dff.cc:219:make_patterns_logic$35759, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$65164$abc$63278$u_reg.mio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$65199$abc$63301$u_reg.mio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$65226$abc$63099$u_reg.dio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$65283$abc$60462$auto$opt_dff.cc:219:make_patterns_logic$60377, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$65300$abc$63397$u_reg.mio_pad_attr_31_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$65333$abc$62923$u_reg.dio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$65395$abc$61900$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65621$abc$60866$auto$opt_dff.cc:194:make_patterns_logic$35569, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65632$abc$61100$auto$opt_dff.cc:194:make_patterns_logic$35602, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65644$abc$61182$auto$opt_dff.cc:194:make_patterns_logic$35614, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$65656$abc$60905$auto$opt_dff.cc:194:make_patterns_logic$35581, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$68082$abc$60801$auto$opt_dff.cc:194:make_patterns_logic$35551, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65692$abc$60815$auto$opt_dff.cc:194:make_patterns_logic$35548, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65704$abc$61057$auto$opt_dff.cc:194:make_patterns_logic$35596, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65715$abc$61140$auto$opt_dff.cc:194:make_patterns_logic$35608, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65726$abc$60952$auto$opt_dff.cc:194:make_patterns_logic$35578, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65737$abc$60971$auto$opt_dff.cc:194:make_patterns_logic$35584, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$65746$abc$60963$auto$opt_dff.cc:194:make_patterns_logic$35587, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65754$abc$60855$auto$opt_dff.cc:194:make_patterns_logic$35560, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65765$abc$60834$auto$opt_dff.cc:194:make_patterns_logic$35554, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$65776$abc$60843$auto$opt_dff.cc:194:make_patterns_logic$35563, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$65788$abc$60888$auto$opt_dff.cc:194:make_patterns_logic$35575, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$65796$abc$60771$u_pinmux_strap_sampling.lc_strap_sample_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65812$abc$60879$auto$opt_dff.cc:194:make_patterns_logic$35566, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$65821$abc$60826$auto$opt_dff.cc:194:make_patterns_logic$35557, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65833$abc$61265$auto$opt_dff.cc:194:make_patterns_logic$35626, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65844$abc$61339$auto$opt_dff.cc:194:make_patterns_logic$35638, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65855$abc$61372$auto$opt_dff.cc:194:make_patterns_logic$35644, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$65866$abc$61227$auto$opt_dff.cc:194:make_patterns_logic$35620, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$65877$abc$61348$auto$opt_dff.cc:194:make_patterns_logic$35647, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$65899$abc$61446$auto$opt_dff.cc:194:make_patterns_logic$35665, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$65924$abc$61308$auto$opt_dff.cc:194:make_patterns_logic$35632, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$65935$abc$63526$u_reg.mio_pad_attr_27_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$65968$abc$61383$auto$opt_dff.cc:194:make_patterns_logic$35653, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$65991$abc$63041$u_reg.dio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$66022$abc$63130$u_reg.dio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$68057$abc$63762$u_reg.dio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$66050$abc$63009$u_reg.dio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$66076$abc$63168$u_reg.dio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$66110$abc$63223$u_reg.mio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$66143$abc$63336$u_reg.mio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$66175$abc$63882$u_reg.dio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$66232$abc$63362$u_reg.mio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$66265$abc$63430$u_reg.mio_pad_attr_30_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$66296$abc$63465$u_reg.mio_pad_attr_29_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$66322$abc$60599$u_reg.mio_pad_attr_22_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$66352$abc$61818$u_reg.mio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$66379$abc$61319$auto$opt_dff.cc:194:make_patterns_logic$35641, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$66399$abc$62791$u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$66410$abc$62801$u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  24 cells in clk=\clk_aon_i, en=$abc$66420$abc$62819$auto$opt_dff.cc:219:make_patterns_logic$35542, arst=!\rst_aon_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$66482$abc$61535$auto$opt_dff.cc:194:make_patterns_logic$35674, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$66493$abc$60565$u_reg.mio_pad_attr_23_we, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_aon_i, en=$abc$66546$abc$62809$u_usbdev_aon_wake.filter_activity.update_stored_value, arst=!\rst_aon_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$66557$abc$61502$auto$opt_dff.cc:194:make_patterns_logic$35668, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$66520$abc$63490$u_reg.mio_pad_attr_28_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$66592$abc$61645$auto$opt_dff.cc:194:make_patterns_logic$35686, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$66606$abc$62846$u_pinmux_strap_sampling.rv_strap_sample_en, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$66632$abc$61511$auto$opt_dff.cc:194:make_patterns_logic$35677, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$66654$abc$62783$auto$opt_dff.cc:194:make_patterns_logic$35545, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$66662$abc$60482$auto$opt_dff.cc:219:make_patterns_logic$60366, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$66448$abc$63064$u_reg.dio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$66672$abc$60739$u_reg.mio_pad_attr_18_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$66703$abc$60622$u_reg.mio_pad_attr_21_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$66734$abc$60685$u_reg.mio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$66765$abc$60716$u_reg.mio_pad_attr_19_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$66791$abc$60653$u_reg.mio_pad_attr_20_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$66820$abc$61417$auto$opt_dff.cc:194:make_patterns_logic$35659, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$66840$abc$61482$auto$opt_dff.cc:194:make_patterns_logic$35671, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$66860$abc$61663$u_reg.mio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$66884$abc$61726$u_reg.mio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$66910$abc$61471$auto$opt_dff.cc:194:make_patterns_logic$35662, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$66922$abc$62955$u_reg.dio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$66946$abc$62860$u_reg.dio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$66977$abc$62978$u_reg.dio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$67008$abc$61783$u_reg.mio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$67035$abc$61762$u_reg.mio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$67323$abc$60980$auto$opt_dff.cc:194:make_patterns_logic$35593, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$67355$abc$61028$auto$opt_dff.cc:194:make_patterns_logic$35599, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$67384$abc$61066$auto$opt_dff.cc:194:make_patterns_logic$35605, arst=!\rst_ni, srst={ }
  156 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$67416$abc$61111$auto$opt_dff.cc:194:make_patterns_logic$35611, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$67445$abc$61149$auto$opt_dff.cc:194:make_patterns_logic$35617, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$67476$abc$61193$auto$opt_dff.cc:194:make_patterns_logic$35623, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$67508$abc$61236$auto$opt_dff.cc:194:make_patterns_logic$35629, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$67537$abc$61274$auto$opt_dff.cc:194:make_patterns_logic$35635, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$66566$abc$62891$u_reg.dio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$67569$abc$61583$auto$opt_dff.cc:194:make_patterns_logic$35689, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$67624$abc$63191$u_reg.dio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$65364$abc$61695$u_reg.mio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$67655$abc$61014$auto$opt_dff.cc:194:make_patterns_logic$35590, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$67668$abc$61546$auto$opt_dff.cc:194:make_patterns_logic$35683, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$67691$abc$61870$u_reg.mio_pad_attr_17_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$67715$abc$61839$u_reg.mio_pad_attr_16_we, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$67746$abc$63550$u_reg.mio_pad_attr_26_we, arst=!\rst_ni, srst={ }
  51 cells in clk=\clk_i, en=$abc$67780$abc$63639$u_reg.mio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$67840$abc$63729$u_reg.mio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$67873$abc$63614$u_reg.mio_pad_attr_24_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$67908$abc$63705$u_reg.mio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$67933$abc$63581$u_reg.mio_pad_attr_25_we, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$67962$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$35773, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$67997$abc$63850$u_reg.dio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$68031$abc$63786$u_reg.dio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$65257$abc$63246$u_reg.mio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  301 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  1079 cells in clk=\clk_i, en=$abc$65100$abc$63908$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.72.2. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65059$abc$60497$auto$opt_dff.cc:219:make_patterns_logic$35766, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65073$abc$60549$u_pinmux_strap_sampling.dft_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65078$abc$61654$auto$opt_dff.cc:194:make_patterns_logic$35692, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65089$abc$61574$auto$opt_dff.cc:194:make_patterns_logic$35680, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65100$abc$61893$auto$opt_dff.cc:194:make_patterns_logic$35699, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65107$abc$61437$auto$opt_dff.cc:194:make_patterns_logic$35656, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65118$abc$60896$auto$opt_dff.cc:194:make_patterns_logic$35572, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65129$abc$61408$auto$opt_dff.cc:194:make_patterns_logic$35650, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$65140$abc$63874$u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65149$abc$60554$auto$opt_dff.cc:219:make_patterns_logic$35759, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65164$abc$63278$u_reg.mio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 18 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65199$abc$63301$u_reg.mio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 17 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65226$abc$63099$u_reg.dio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 17 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65283$abc$60462$auto$opt_dff.cc:219:make_patterns_logic$60377, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65300$abc$63397$u_reg.mio_pad_attr_31_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 19 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65333$abc$62923$u_reg.dio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 17 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65395$abc$61900$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65621$abc$60866$auto$opt_dff.cc:194:make_patterns_logic$35569, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65632$abc$61100$auto$opt_dff.cc:194:make_patterns_logic$35602, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65644$abc$61182$auto$opt_dff.cc:194:make_patterns_logic$35614, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65656$abc$60905$auto$opt_dff.cc:194:make_patterns_logic$35581, asynchronously reset by !\rst_ni
Extracted 37 gates and 61 wires to a netlist network with 24 inputs and 27 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$68082$abc$60801$auto$opt_dff.cc:194:make_patterns_logic$35551, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65692$abc$60815$auto$opt_dff.cc:194:make_patterns_logic$35548, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65704$abc$61057$auto$opt_dff.cc:194:make_patterns_logic$35596, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.25.1. Executing ABC.

3.72.26. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65715$abc$61140$auto$opt_dff.cc:194:make_patterns_logic$35608, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.26.1. Executing ABC.

3.72.27. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65726$abc$60952$auto$opt_dff.cc:194:make_patterns_logic$35578, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.27.1. Executing ABC.

3.72.28. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65737$abc$60971$auto$opt_dff.cc:194:make_patterns_logic$35584, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.28.1. Executing ABC.

3.72.29. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65746$abc$60963$auto$opt_dff.cc:194:make_patterns_logic$35587, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.72.29.1. Executing ABC.

3.72.30. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65754$abc$60855$auto$opt_dff.cc:194:make_patterns_logic$35560, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.30.1. Executing ABC.

3.72.31. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65765$abc$60834$auto$opt_dff.cc:194:make_patterns_logic$35554, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.31.1. Executing ABC.

3.72.32. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65776$abc$60843$auto$opt_dff.cc:194:make_patterns_logic$35563, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.72.32.1. Executing ABC.

3.72.33. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65788$abc$60888$auto$opt_dff.cc:194:make_patterns_logic$35575, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.72.33.1. Executing ABC.

3.72.34. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65796$abc$60771$u_pinmux_strap_sampling.lc_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 9 outputs.

3.72.34.1. Executing ABC.

3.72.35. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65812$abc$60879$auto$opt_dff.cc:194:make_patterns_logic$35566, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.35.1. Executing ABC.

3.72.36. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65821$abc$60826$auto$opt_dff.cc:194:make_patterns_logic$35557, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.72.36.1. Executing ABC.

3.72.37. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65833$abc$61265$auto$opt_dff.cc:194:make_patterns_logic$35626, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.37.1. Executing ABC.

3.72.38. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65844$abc$61339$auto$opt_dff.cc:194:make_patterns_logic$35638, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.38.1. Executing ABC.

3.72.39. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65855$abc$61372$auto$opt_dff.cc:194:make_patterns_logic$35644, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.39.1. Executing ABC.

3.72.40. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65866$abc$61227$auto$opt_dff.cc:194:make_patterns_logic$35620, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.72.40.1. Executing ABC.

3.72.41. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65877$abc$61348$auto$opt_dff.cc:194:make_patterns_logic$35647, asynchronously reset by !\rst_ni
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 8 outputs.

3.72.41.1. Executing ABC.

3.72.42. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65899$abc$61446$auto$opt_dff.cc:194:make_patterns_logic$35665, asynchronously reset by !\rst_ni
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 9 outputs.

3.72.42.1. Executing ABC.

3.72.43. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65924$abc$61308$auto$opt_dff.cc:194:make_patterns_logic$35632, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.43.1. Executing ABC.

3.72.44. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65935$abc$63526$u_reg.mio_pad_attr_27_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.72.44.1. Executing ABC.

3.72.45. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65968$abc$61383$auto$opt_dff.cc:194:make_patterns_logic$35653, asynchronously reset by !\rst_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 6 outputs.

3.72.45.1. Executing ABC.

3.72.46. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65991$abc$63041$u_reg.dio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.72.46.1. Executing ABC.

3.72.47. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66022$abc$63130$u_reg.dio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.72.47.1. Executing ABC.

3.72.48. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$68057$abc$63762$u_reg.dio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.72.48.1. Executing ABC.

3.72.49. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66050$abc$63009$u_reg.dio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.72.49.1. Executing ABC.

3.72.50. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66076$abc$63168$u_reg.dio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.72.50.1. Executing ABC.

3.72.51. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66110$abc$63223$u_reg.mio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 15 outputs.

3.72.51.1. Executing ABC.

3.72.52. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66143$abc$63336$u_reg.mio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.72.52.1. Executing ABC.

3.72.53. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66175$abc$63882$u_reg.dio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 45 gates and 79 wires to a netlist network with 34 inputs and 38 outputs.

3.72.53.1. Executing ABC.

3.72.54. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66232$abc$63362$u_reg.mio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.72.54.1. Executing ABC.

3.72.55. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66265$abc$63430$u_reg.mio_pad_attr_30_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 16 outputs.

3.72.55.1. Executing ABC.

3.72.56. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66296$abc$63465$u_reg.mio_pad_attr_29_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.72.56.1. Executing ABC.

3.72.57. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66322$abc$60599$u_reg.mio_pad_attr_22_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 16 outputs.

3.72.57.1. Executing ABC.

3.72.58. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66352$abc$61818$u_reg.mio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 13 outputs.

3.72.58.1. Executing ABC.

3.72.59. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66379$abc$61319$auto$opt_dff.cc:194:make_patterns_logic$35641, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 6 outputs.

3.72.59.1. Executing ABC.

3.72.60. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$66399$abc$62791$u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.72.60.1. Executing ABC.

3.72.61. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$66410$abc$62801$u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.72.61.1. Executing ABC.

3.72.62. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$66420$abc$62819$auto$opt_dff.cc:219:make_patterns_logic$35542, asynchronously reset by !\rst_aon_ni
Extracted 24 gates and 33 wires to a netlist network with 9 inputs and 6 outputs.

3.72.62.1. Executing ABC.

3.72.63. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66482$abc$61535$auto$opt_dff.cc:194:make_patterns_logic$35674, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.63.1. Executing ABC.

3.72.64. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66493$abc$60565$u_reg.mio_pad_attr_23_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.72.64.1. Executing ABC.

3.72.65. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$66546$abc$62809$u_usbdev_aon_wake.filter_activity.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.72.65.1. Executing ABC.

3.72.66. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66557$abc$61502$auto$opt_dff.cc:194:make_patterns_logic$35668, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.72.66.1. Executing ABC.

3.72.67. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66520$abc$63490$u_reg.mio_pad_attr_28_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.72.67.1. Executing ABC.

3.72.68. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66592$abc$61645$auto$opt_dff.cc:194:make_patterns_logic$35686, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 9 outputs.

3.72.68.1. Executing ABC.

3.72.69. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66606$abc$62846$u_pinmux_strap_sampling.rv_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 14 outputs.

3.72.69.1. Executing ABC.

3.72.70. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66632$abc$61511$auto$opt_dff.cc:194:make_patterns_logic$35677, asynchronously reset by !\rst_ni
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 8 outputs.

3.72.70.1. Executing ABC.

3.72.71. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66654$abc$62783$auto$opt_dff.cc:194:make_patterns_logic$35545, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.72.71.1. Executing ABC.

3.72.72. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66662$abc$60482$auto$opt_dff.cc:219:make_patterns_logic$60366, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.72.72.1. Executing ABC.

3.72.73. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66448$abc$63064$u_reg.dio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 18 outputs.

3.72.73.1. Executing ABC.

3.72.74. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66672$abc$60739$u_reg.mio_pad_attr_18_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.72.74.1. Executing ABC.

3.72.75. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66703$abc$60622$u_reg.mio_pad_attr_21_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.72.75.1. Executing ABC.

3.72.76. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66734$abc$60685$u_reg.mio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 15 outputs.

3.72.76.1. Executing ABC.

3.72.77. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66765$abc$60716$u_reg.mio_pad_attr_19_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.72.77.1. Executing ABC.

3.72.78. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66791$abc$60653$u_reg.mio_pad_attr_20_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.72.78.1. Executing ABC.

3.72.79. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66820$abc$61417$auto$opt_dff.cc:194:make_patterns_logic$35659, asynchronously reset by !\rst_ni
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 9 outputs.

3.72.79.1. Executing ABC.

3.72.80. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66840$abc$61482$auto$opt_dff.cc:194:make_patterns_logic$35671, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 6 outputs.

3.72.80.1. Executing ABC.

3.72.81. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66860$abc$61663$u_reg.mio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 13 outputs.

3.72.81.1. Executing ABC.

3.72.82. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66884$abc$61726$u_reg.mio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.72.82.1. Executing ABC.

3.72.83. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66910$abc$61471$auto$opt_dff.cc:194:make_patterns_logic$35662, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.72.83.1. Executing ABC.

3.72.84. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66922$abc$62955$u_reg.dio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.72.84.1. Executing ABC.

3.72.85. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66946$abc$62860$u_reg.dio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 16 outputs.

3.72.85.1. Executing ABC.

3.72.86. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66977$abc$62978$u_reg.dio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 16 outputs.

3.72.86.1. Executing ABC.

3.72.87. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67008$abc$61783$u_reg.mio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 15 outputs.

3.72.87.1. Executing ABC.

3.72.88. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67035$abc$61762$u_reg.mio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 12 outputs.

3.72.88.1. Executing ABC.

3.72.89. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67323$abc$60980$auto$opt_dff.cc:194:make_patterns_logic$35593, asynchronously reset by !\rst_ni
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 12 outputs.

3.72.89.1. Executing ABC.

3.72.90. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67355$abc$61028$auto$opt_dff.cc:194:make_patterns_logic$35599, asynchronously reset by !\rst_ni
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 9 outputs.

3.72.90.1. Executing ABC.

3.72.91. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67384$abc$61066$auto$opt_dff.cc:194:make_patterns_logic$35605, asynchronously reset by !\rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 12 outputs.

3.72.91.1. Executing ABC.

3.72.92. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 156 gates and 189 wires to a netlist network with 33 inputs and 42 outputs.

3.72.92.1. Executing ABC.

3.72.93. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67416$abc$61111$auto$opt_dff.cc:194:make_patterns_logic$35611, asynchronously reset by !\rst_ni
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 9 outputs.

3.72.93.1. Executing ABC.

3.72.94. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67445$abc$61149$auto$opt_dff.cc:194:make_patterns_logic$35617, asynchronously reset by !\rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 11 outputs.

3.72.94.1. Executing ABC.

3.72.95. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67476$abc$61193$auto$opt_dff.cc:194:make_patterns_logic$35623, asynchronously reset by !\rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 12 outputs.

3.72.95.1. Executing ABC.

3.72.96. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67508$abc$61236$auto$opt_dff.cc:194:make_patterns_logic$35629, asynchronously reset by !\rst_ni
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 9 outputs.

3.72.96.1. Executing ABC.

3.72.97. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67537$abc$61274$auto$opt_dff.cc:194:make_patterns_logic$35635, asynchronously reset by !\rst_ni
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 12 outputs.

3.72.97.1. Executing ABC.

3.72.98. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$66566$abc$62891$u_reg.dio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.72.98.1. Executing ABC.

3.72.99. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67569$abc$61583$auto$opt_dff.cc:194:make_patterns_logic$35689, asynchronously reset by !\rst_ni
Extracted 28 gates and 41 wires to a netlist network with 13 inputs and 9 outputs.

3.72.99.1. Executing ABC.

3.72.100. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67624$abc$63191$u_reg.dio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.72.100.1. Executing ABC.

3.72.101. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65364$abc$61695$u_reg.mio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 16 outputs.

3.72.101.1. Executing ABC.

3.72.102. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67655$abc$61014$auto$opt_dff.cc:194:make_patterns_logic$35590, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs.

3.72.102.1. Executing ABC.

3.72.103. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67668$abc$61546$auto$opt_dff.cc:194:make_patterns_logic$35683, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 13 inputs and 9 outputs.

3.72.103.1. Executing ABC.

3.72.104. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67691$abc$61870$u_reg.mio_pad_attr_17_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.72.104.1. Executing ABC.

3.72.105. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67715$abc$61839$u_reg.mio_pad_attr_16_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 18 outputs.

3.72.105.1. Executing ABC.

3.72.106. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67746$abc$63550$u_reg.mio_pad_attr_26_we, asynchronously reset by !\rst_ni
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 19 outputs.

3.72.106.1. Executing ABC.

3.72.107. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67780$abc$63639$u_reg.mio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 51 gates and 83 wires to a netlist network with 32 inputs and 38 outputs.

3.72.107.1. Executing ABC.

3.72.108. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67840$abc$63729$u_reg.mio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 17 outputs.

3.72.108.1. Executing ABC.

3.72.109. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67873$abc$63614$u_reg.mio_pad_attr_24_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 15 outputs.

3.72.109.1. Executing ABC.

3.72.110. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67908$abc$63705$u_reg.mio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.72.110.1. Executing ABC.

3.72.111. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67933$abc$63581$u_reg.mio_pad_attr_25_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.72.111.1. Executing ABC.

3.72.112. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67962$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$35773, asynchronously reset by !\rst_ni
Extracted 38 gates and 49 wires to a netlist network with 11 inputs and 9 outputs.

3.72.112.1. Executing ABC.

3.72.113. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$67997$abc$63850$u_reg.dio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 34 wires to a netlist network with 17 inputs and 15 outputs.

3.72.113.1. Executing ABC.

3.72.114. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$68031$abc$63786$u_reg.dio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 11 outputs.

3.72.114.1. Executing ABC.

3.72.115. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65257$abc$63246$u_reg.mio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 10 outputs.

3.72.115.1. Executing ABC.

3.72.116. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 301 gates and 378 wires to a netlist network with 77 inputs and 71 outputs.

3.72.116.1. Executing ABC.

3.72.117. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69613$abc$65100$abc$63908$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 1079 gates and 1549 wires to a netlist network with 470 inputs and 56 outputs.

3.72.117.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  7 cells in clk=\clk_i, en=$abc$69577$abc$65059$abc$60497$auto$opt_dff.cc:219:make_patterns_logic$35766, arst=!\rst_ni, srst={ }
  2 cells in clk=\clk_i, en=$abc$69585$abc$65073$abc$60549$u_pinmux_strap_sampling.dft_strap_sample_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$69590$abc$65078$abc$61654$auto$opt_dff.cc:194:make_patterns_logic$35692, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$69602$abc$65089$abc$61574$auto$opt_dff.cc:194:make_patterns_logic$35680, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$69613$abc$65100$abc$61893$auto$opt_dff.cc:194:make_patterns_logic$35699, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$69620$abc$65107$abc$61437$auto$opt_dff.cc:194:make_patterns_logic$35656, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$69631$abc$65118$abc$60896$auto$opt_dff.cc:194:make_patterns_logic$35572, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$69642$abc$65129$abc$61408$auto$opt_dff.cc:194:make_patterns_logic$35650, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$69653$abc$65140$abc$63874$u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$69661$abc$65149$abc$60554$auto$opt_dff.cc:219:make_patterns_logic$35759, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$69673$abc$65164$abc$63278$u_reg.mio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$69707$abc$65199$abc$63301$u_reg.mio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$69771$abc$65283$abc$60462$auto$opt_dff.cc:219:make_patterns_logic$60377, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$69786$abc$65300$abc$63397$u_reg.mio_pad_attr_31_we, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$69852$abc$65395$abc$61900$u_reg.intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70082$abc$65621$abc$60866$auto$opt_dff.cc:194:make_patterns_logic$35569, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70093$abc$65632$abc$61100$auto$opt_dff.cc:194:make_patterns_logic$35602, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70104$abc$65644$abc$61182$auto$opt_dff.cc:194:make_patterns_logic$35614, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$70115$abc$65656$abc$60905$auto$opt_dff.cc:194:make_patterns_logic$35581, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70152$abc$68082$abc$60801$auto$opt_dff.cc:194:make_patterns_logic$35551, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70163$abc$65692$abc$60815$auto$opt_dff.cc:194:make_patterns_logic$35548, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$70174$abc$65704$abc$61057$auto$opt_dff.cc:194:make_patterns_logic$35596, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70185$abc$65715$abc$61140$auto$opt_dff.cc:194:make_patterns_logic$35608, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70196$abc$65726$abc$60952$auto$opt_dff.cc:194:make_patterns_logic$35578, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70207$abc$65737$abc$60971$auto$opt_dff.cc:194:make_patterns_logic$35584, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$70218$abc$65746$abc$60963$auto$opt_dff.cc:194:make_patterns_logic$35587, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$69739$abc$65226$abc$63099$u_reg.dio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70226$abc$65754$abc$60855$auto$opt_dff.cc:194:make_patterns_logic$35560, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70237$abc$65765$abc$60834$auto$opt_dff.cc:194:make_patterns_logic$35554, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$70248$abc$65776$abc$60843$auto$opt_dff.cc:194:make_patterns_logic$35563, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$70258$abc$65788$abc$60888$auto$opt_dff.cc:194:make_patterns_logic$35575, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$72553$abc$65257$abc$63246$u_reg.mio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$70266$abc$65796$abc$60771$u_pinmux_strap_sampling.lc_strap_sample_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70279$abc$65812$abc$60879$auto$opt_dff.cc:194:make_patterns_logic$35566, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$70290$abc$65821$abc$60826$auto$opt_dff.cc:194:make_patterns_logic$35557, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70298$abc$65833$abc$61265$auto$opt_dff.cc:194:make_patterns_logic$35626, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70309$abc$65844$abc$61339$auto$opt_dff.cc:194:make_patterns_logic$35638, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70320$abc$65855$abc$61372$auto$opt_dff.cc:194:make_patterns_logic$35644, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$70331$abc$65866$abc$61227$auto$opt_dff.cc:194:make_patterns_logic$35620, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$70343$abc$65877$abc$61348$auto$opt_dff.cc:194:make_patterns_logic$35647, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$70365$abc$65899$abc$61446$auto$opt_dff.cc:194:make_patterns_logic$35665, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$69820$abc$65333$abc$62923$u_reg.dio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70388$abc$65924$abc$61308$auto$opt_dff.cc:194:make_patterns_logic$35632, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$70399$abc$65935$abc$63526$u_reg.mio_pad_attr_27_we, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$70428$abc$65968$abc$61383$auto$opt_dff.cc:194:make_patterns_logic$35653, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$70448$abc$65991$abc$63041$u_reg.dio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$70480$abc$66022$abc$63130$u_reg.dio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$70509$abc$68057$abc$63762$u_reg.dio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$70540$abc$66050$abc$63009$u_reg.dio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$70566$abc$66076$abc$63168$u_reg.dio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$70596$abc$66110$abc$63223$u_reg.mio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$70626$abc$66143$abc$63336$u_reg.mio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$70653$abc$66175$abc$63882$u_reg.dio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$70711$abc$66232$abc$63362$u_reg.mio_pad_attr_3_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$70742$abc$66265$abc$63430$u_reg.mio_pad_attr_30_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$70773$abc$66296$abc$63465$u_reg.mio_pad_attr_29_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$70799$abc$66322$abc$60599$u_reg.mio_pad_attr_22_we, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$70831$abc$66352$abc$61818$u_reg.mio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$70858$abc$66379$abc$61319$auto$opt_dff.cc:194:make_patterns_logic$35641, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$70878$abc$66399$abc$62791$u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  7 cells in clk=\clk_aon_i, en=$abc$70887$abc$66410$abc$62801$u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, arst=!\rst_aon_ni, srst={ }
  24 cells in clk=\clk_aon_i, en=$abc$70896$abc$66420$abc$62819$auto$opt_dff.cc:219:make_patterns_logic$35542, arst=!\rst_aon_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70924$abc$66482$abc$61535$auto$opt_dff.cc:194:make_patterns_logic$35674, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$70935$abc$66493$abc$60565$u_reg.mio_pad_attr_23_we, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_aon_i, en=$abc$70960$abc$66546$abc$62809$u_usbdev_aon_wake.filter_activity.update_stored_value, arst=!\rst_aon_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$70970$abc$66557$abc$61502$auto$opt_dff.cc:194:make_patterns_logic$35668, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$70981$abc$66520$abc$63490$u_reg.mio_pad_attr_28_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$71011$abc$66592$abc$61645$auto$opt_dff.cc:194:make_patterns_logic$35686, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$71025$abc$66606$abc$62846$u_pinmux_strap_sampling.rv_strap_sample_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$71075$abc$66654$abc$62783$auto$opt_dff.cc:194:make_patterns_logic$35545, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$71083$abc$66662$abc$60482$auto$opt_dff.cc:219:make_patterns_logic$60366, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$71095$abc$66448$abc$63064$u_reg.dio_pad_attr_15_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$71128$abc$66672$abc$60739$u_reg.mio_pad_attr_18_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$71158$abc$66703$abc$60622$u_reg.mio_pad_attr_21_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$71189$abc$66734$abc$60685$u_reg.mio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$71220$abc$66765$abc$60716$u_reg.mio_pad_attr_19_we, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$71246$abc$66791$abc$60653$u_reg.mio_pad_attr_20_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$71275$abc$66820$abc$61417$auto$opt_dff.cc:194:make_patterns_logic$35659, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$71300$abc$66840$abc$61482$auto$opt_dff.cc:194:make_patterns_logic$35671, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$71320$abc$66860$abc$61663$u_reg.mio_pad_attr_10_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$71348$abc$66884$abc$61726$u_reg.mio_pad_attr_12_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$71378$abc$66910$abc$61471$auto$opt_dff.cc:194:make_patterns_logic$35662, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$71390$abc$66922$abc$62955$u_reg.dio_pad_attr_5_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$71414$abc$66946$abc$62860$u_reg.dio_pad_attr_9_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$71445$abc$66977$abc$62978$u_reg.dio_pad_attr_4_we, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$71476$abc$67008$abc$61783$u_reg.mio_pad_attr_14_we, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$71505$abc$67035$abc$61762$u_reg.mio_pad_attr_13_we, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$71532$abc$67323$abc$60980$auto$opt_dff.cc:194:make_patterns_logic$35593, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$abc$71564$abc$67355$abc$61028$auto$opt_dff.cc:194:make_patterns_logic$35599, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$71593$abc$67384$abc$61066$auto$opt_dff.cc:194:make_patterns_logic$35605, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$71888$abc$67416$abc$61111$auto$opt_dff.cc:194:make_patterns_logic$35611, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$71917$abc$67445$abc$61149$auto$opt_dff.cc:194:make_patterns_logic$35617, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$71948$abc$67476$abc$61193$auto$opt_dff.cc:194:make_patterns_logic$35623, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$71980$abc$67508$abc$61236$auto$opt_dff.cc:194:make_patterns_logic$35629, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$72009$abc$67537$abc$61274$auto$opt_dff.cc:194:make_patterns_logic$35635, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$72041$abc$66566$abc$62891$u_reg.dio_pad_attr_8_we, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$72070$abc$67569$abc$61583$auto$opt_dff.cc:194:make_patterns_logic$35689, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$72099$abc$67624$abc$63191$u_reg.dio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$72125$abc$65364$abc$61695$u_reg.mio_pad_attr_11_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$72156$abc$67655$abc$61014$auto$opt_dff.cc:194:make_patterns_logic$35590, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$72169$abc$67668$abc$61546$auto$opt_dff.cc:194:make_patterns_logic$35683, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$72192$abc$67691$abc$61870$u_reg.mio_pad_attr_17_we, arst=!\rst_ni, srst={ }
  304 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$72528$abc$68031$abc$63786$u_reg.dio_pad_attr_1_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$72218$abc$67715$abc$61839$u_reg.mio_pad_attr_16_we, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$72251$abc$67746$abc$63550$u_reg.mio_pad_attr_26_we, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=$abc$72285$abc$67780$abc$63639$u_reg.mio_pad_attr_0_we, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$71053$abc$66632$abc$61511$auto$opt_dff.cc:194:make_patterns_logic$35677, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$72343$abc$67840$abc$63729$u_reg.mio_pad_attr_6_we, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$72375$abc$67873$abc$63614$u_reg.mio_pad_attr_24_we, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$72405$abc$67908$abc$63705$u_reg.mio_pad_attr_2_we, arst=!\rst_ni, srst={ }
  156 cells in clk=\clk_aon_i, en={ }, arst=!\rst_aon_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$72429$abc$67933$abc$63581$u_reg.mio_pad_attr_25_we, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$72498$abc$67997$abc$63850$u_reg.dio_pad_attr_7_we, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$72459$abc$67962$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$35773, arst=!\rst_ni, srst={ }
  1043 cells in clk=\clk_i, en=$abc$69613$abc$65100$abc$63908$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }

3.73.2. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69577$abc$65059$abc$60497$auto$opt_dff.cc:219:make_patterns_logic$35766, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69585$abc$65073$abc$60549$u_pinmux_strap_sampling.dft_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69590$abc$65078$abc$61654$auto$opt_dff.cc:194:make_patterns_logic$35692, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69602$abc$65089$abc$61574$auto$opt_dff.cc:194:make_patterns_logic$35680, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69613$abc$65100$abc$61893$auto$opt_dff.cc:194:make_patterns_logic$35699, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69620$abc$65107$abc$61437$auto$opt_dff.cc:194:make_patterns_logic$35656, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69631$abc$65118$abc$60896$auto$opt_dff.cc:194:make_patterns_logic$35572, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69642$abc$65129$abc$61408$auto$opt_dff.cc:194:make_patterns_logic$35650, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$69653$abc$65140$abc$63874$u_usbdev_aon_wake.gen_filters[2].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69661$abc$65149$abc$60554$auto$opt_dff.cc:219:make_patterns_logic$35759, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69673$abc$65164$abc$63278$u_reg.mio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 18 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69707$abc$65199$abc$63301$u_reg.mio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 16 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69771$abc$65283$abc$60462$auto$opt_dff.cc:219:make_patterns_logic$60377, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69786$abc$65300$abc$63397$u_reg.mio_pad_attr_31_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69852$abc$65395$abc$61900$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70082$abc$65621$abc$60866$auto$opt_dff.cc:194:make_patterns_logic$35569, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70093$abc$65632$abc$61100$auto$opt_dff.cc:194:make_patterns_logic$35602, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70104$abc$65644$abc$61182$auto$opt_dff.cc:194:make_patterns_logic$35614, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70115$abc$65656$abc$60905$auto$opt_dff.cc:194:make_patterns_logic$35581, asynchronously reset by !\rst_ni
Extracted 40 gates and 65 wires to a netlist network with 25 inputs and 29 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70152$abc$68082$abc$60801$auto$opt_dff.cc:194:make_patterns_logic$35551, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70163$abc$65692$abc$60815$auto$opt_dff.cc:194:make_patterns_logic$35548, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70174$abc$65704$abc$61057$auto$opt_dff.cc:194:make_patterns_logic$35596, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70185$abc$65715$abc$61140$auto$opt_dff.cc:194:make_patterns_logic$35608, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70196$abc$65726$abc$60952$auto$opt_dff.cc:194:make_patterns_logic$35578, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.25.1. Executing ABC.

3.73.26. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70207$abc$65737$abc$60971$auto$opt_dff.cc:194:make_patterns_logic$35584, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.26.1. Executing ABC.

3.73.27. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70218$abc$65746$abc$60963$auto$opt_dff.cc:194:make_patterns_logic$35587, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.73.27.1. Executing ABC.

3.73.28. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69739$abc$65226$abc$63099$u_reg.dio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 17 outputs.

3.73.28.1. Executing ABC.

3.73.29. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70226$abc$65754$abc$60855$auto$opt_dff.cc:194:make_patterns_logic$35560, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.29.1. Executing ABC.

3.73.30. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70237$abc$65765$abc$60834$auto$opt_dff.cc:194:make_patterns_logic$35554, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.30.1. Executing ABC.

3.73.31. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70248$abc$65776$abc$60843$auto$opt_dff.cc:194:make_patterns_logic$35563, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.73.31.1. Executing ABC.

3.73.32. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70258$abc$65788$abc$60888$auto$opt_dff.cc:194:make_patterns_logic$35575, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.73.32.1. Executing ABC.

3.73.33. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72553$abc$65257$abc$63246$u_reg.mio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 10 outputs.

3.73.33.1. Executing ABC.

3.73.34. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70266$abc$65796$abc$60771$u_pinmux_strap_sampling.lc_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.73.34.1. Executing ABC.

3.73.35. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70279$abc$65812$abc$60879$auto$opt_dff.cc:194:make_patterns_logic$35566, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.35.1. Executing ABC.

3.73.36. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70290$abc$65821$abc$60826$auto$opt_dff.cc:194:make_patterns_logic$35557, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.73.36.1. Executing ABC.

3.73.37. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70298$abc$65833$abc$61265$auto$opt_dff.cc:194:make_patterns_logic$35626, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.37.1. Executing ABC.

3.73.38. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70309$abc$65844$abc$61339$auto$opt_dff.cc:194:make_patterns_logic$35638, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.38.1. Executing ABC.

3.73.39. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70320$abc$65855$abc$61372$auto$opt_dff.cc:194:make_patterns_logic$35644, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.39.1. Executing ABC.

3.73.40. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70331$abc$65866$abc$61227$auto$opt_dff.cc:194:make_patterns_logic$35620, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.73.40.1. Executing ABC.

3.73.41. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70343$abc$65877$abc$61348$auto$opt_dff.cc:194:make_patterns_logic$35647, asynchronously reset by !\rst_ni
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 8 outputs.

3.73.41.1. Executing ABC.

3.73.42. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70365$abc$65899$abc$61446$auto$opt_dff.cc:194:make_patterns_logic$35665, asynchronously reset by !\rst_ni
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 9 outputs.

3.73.42.1. Executing ABC.

3.73.43. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$69820$abc$65333$abc$62923$u_reg.dio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.43.1. Executing ABC.

3.73.44. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70388$abc$65924$abc$61308$auto$opt_dff.cc:194:make_patterns_logic$35632, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.44.1. Executing ABC.

3.73.45. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70399$abc$65935$abc$63526$u_reg.mio_pad_attr_27_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 16 outputs.

3.73.45.1. Executing ABC.

3.73.46. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70428$abc$65968$abc$61383$auto$opt_dff.cc:194:make_patterns_logic$35653, asynchronously reset by !\rst_ni
Extracted 23 gates and 41 wires to a netlist network with 18 inputs and 9 outputs.

3.73.46.1. Executing ABC.

3.73.47. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70448$abc$65991$abc$63041$u_reg.dio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.47.1. Executing ABC.

3.73.48. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70480$abc$66022$abc$63130$u_reg.dio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 17 outputs.

3.73.48.1. Executing ABC.

3.73.49. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70509$abc$68057$abc$63762$u_reg.dio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.49.1. Executing ABC.

3.73.50. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70540$abc$66050$abc$63009$u_reg.dio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 12 outputs.

3.73.50.1. Executing ABC.

3.73.51. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70566$abc$66076$abc$63168$u_reg.dio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 13 outputs.

3.73.51.1. Executing ABC.

3.73.52. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70596$abc$66110$abc$63223$u_reg.mio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.73.52.1. Executing ABC.

3.73.53. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70626$abc$66143$abc$63336$u_reg.mio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 13 outputs.

3.73.53.1. Executing ABC.

3.73.54. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70653$abc$66175$abc$63882$u_reg.dio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 43 gates and 77 wires to a netlist network with 34 inputs and 36 outputs.

3.73.54.1. Executing ABC.

3.73.55. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70711$abc$66232$abc$63362$u_reg.mio_pad_attr_3_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.73.55.1. Executing ABC.

3.73.56. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70742$abc$66265$abc$63430$u_reg.mio_pad_attr_30_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.73.56.1. Executing ABC.

3.73.57. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70773$abc$66296$abc$63465$u_reg.mio_pad_attr_29_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 17 outputs.

3.73.57.1. Executing ABC.

3.73.58. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70799$abc$66322$abc$60599$u_reg.mio_pad_attr_22_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.73.58.1. Executing ABC.

3.73.59. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70831$abc$66352$abc$61818$u_reg.mio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 19 outputs.

3.73.59.1. Executing ABC.

3.73.60. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70858$abc$66379$abc$61319$auto$opt_dff.cc:194:make_patterns_logic$35641, asynchronously reset by !\rst_ni
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 6 outputs.

3.73.60.1. Executing ABC.

3.73.61. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$70878$abc$66399$abc$62791$u_usbdev_aon_wake.gen_filters[1].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.73.61.1. Executing ABC.

3.73.62. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$70887$abc$66410$abc$62801$u_usbdev_aon_wake.gen_filters[0].u_filter.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.73.62.1. Executing ABC.

3.73.63. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$70896$abc$66420$abc$62819$auto$opt_dff.cc:219:make_patterns_logic$35542, asynchronously reset by !\rst_aon_ni
Extracted 24 gates and 33 wires to a netlist network with 9 inputs and 6 outputs.

3.73.63.1. Executing ABC.

3.73.64. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70924$abc$66482$abc$61535$auto$opt_dff.cc:194:make_patterns_logic$35674, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.64.1. Executing ABC.

3.73.65. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70935$abc$66493$abc$60565$u_reg.mio_pad_attr_23_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 17 outputs.

3.73.65.1. Executing ABC.

3.73.66. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, enabled by $abc$70960$abc$66546$abc$62809$u_usbdev_aon_wake.filter_activity.update_stored_value, asynchronously reset by !\rst_aon_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.73.66.1. Executing ABC.

3.73.67. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70970$abc$66557$abc$61502$auto$opt_dff.cc:194:make_patterns_logic$35668, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.73.67.1. Executing ABC.

3.73.68. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$70981$abc$66520$abc$63490$u_reg.mio_pad_attr_28_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.73.68.1. Executing ABC.

3.73.69. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71011$abc$66592$abc$61645$auto$opt_dff.cc:194:make_patterns_logic$35686, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 9 outputs.

3.73.69.1. Executing ABC.

3.73.70. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71025$abc$66606$abc$62846$u_pinmux_strap_sampling.rv_strap_sample_en, asynchronously reset by !\rst_ni
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 14 outputs.

3.73.70.1. Executing ABC.

3.73.71. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71075$abc$66654$abc$62783$auto$opt_dff.cc:194:make_patterns_logic$35545, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.73.71.1. Executing ABC.

3.73.72. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71083$abc$66662$abc$60482$auto$opt_dff.cc:219:make_patterns_logic$60366, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.73.72.1. Executing ABC.

3.73.73. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71095$abc$66448$abc$63064$u_reg.dio_pad_attr_15_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 18 outputs.

3.73.73.1. Executing ABC.

3.73.74. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71128$abc$66672$abc$60739$u_reg.mio_pad_attr_18_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.73.74.1. Executing ABC.

3.73.75. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71158$abc$66703$abc$60622$u_reg.mio_pad_attr_21_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.75.1. Executing ABC.

3.73.76. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71189$abc$66734$abc$60685$u_reg.mio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 15 outputs.

3.73.76.1. Executing ABC.

3.73.77. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71220$abc$66765$abc$60716$u_reg.mio_pad_attr_19_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 11 outputs.

3.73.77.1. Executing ABC.

3.73.78. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71246$abc$66791$abc$60653$u_reg.mio_pad_attr_20_we, asynchronously reset by !\rst_ni
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 14 outputs.

3.73.78.1. Executing ABC.

3.73.79. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71275$abc$66820$abc$61417$auto$opt_dff.cc:194:make_patterns_logic$35659, asynchronously reset by !\rst_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 6 outputs.

3.73.79.1. Executing ABC.

3.73.80. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71300$abc$66840$abc$61482$auto$opt_dff.cc:194:make_patterns_logic$35671, asynchronously reset by !\rst_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 6 outputs.

3.73.80.1. Executing ABC.

3.73.81. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71320$abc$66860$abc$61663$u_reg.mio_pad_attr_10_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.73.81.1. Executing ABC.

3.73.82. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71348$abc$66884$abc$61726$u_reg.mio_pad_attr_12_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 15 outputs.

3.73.82.1. Executing ABC.

3.73.83. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71378$abc$66910$abc$61471$auto$opt_dff.cc:194:make_patterns_logic$35662, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.73.83.1. Executing ABC.

3.73.84. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71390$abc$66922$abc$62955$u_reg.dio_pad_attr_5_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.73.84.1. Executing ABC.

3.73.85. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71414$abc$66946$abc$62860$u_reg.dio_pad_attr_9_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.85.1. Executing ABC.

3.73.86. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71445$abc$66977$abc$62978$u_reg.dio_pad_attr_4_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.86.1. Executing ABC.

3.73.87. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71476$abc$67008$abc$61783$u_reg.mio_pad_attr_14_we, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 8 outputs.

3.73.87.1. Executing ABC.

3.73.88. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71505$abc$67035$abc$61762$u_reg.mio_pad_attr_13_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 12 outputs.

3.73.88.1. Executing ABC.

3.73.89. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71532$abc$67323$abc$60980$auto$opt_dff.cc:194:make_patterns_logic$35593, asynchronously reset by !\rst_ni
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 12 outputs.

3.73.89.1. Executing ABC.

3.73.90. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71564$abc$67355$abc$61028$auto$opt_dff.cc:194:make_patterns_logic$35599, asynchronously reset by !\rst_ni
Extracted 25 gates and 43 wires to a netlist network with 18 inputs and 9 outputs.

3.73.90.1. Executing ABC.

3.73.91. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71593$abc$67384$abc$61066$auto$opt_dff.cc:194:make_patterns_logic$35605, asynchronously reset by !\rst_ni
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 12 outputs.

3.73.91.1. Executing ABC.

3.73.92. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71888$abc$67416$abc$61111$auto$opt_dff.cc:194:make_patterns_logic$35611, asynchronously reset by !\rst_ni
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 9 outputs.

3.73.92.1. Executing ABC.

3.73.93. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71917$abc$67445$abc$61149$auto$opt_dff.cc:194:make_patterns_logic$35617, asynchronously reset by !\rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 11 outputs.

3.73.93.1. Executing ABC.

3.73.94. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71948$abc$67476$abc$61193$auto$opt_dff.cc:194:make_patterns_logic$35623, asynchronously reset by !\rst_ni
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 12 outputs.

3.73.94.1. Executing ABC.

3.73.95. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71980$abc$67508$abc$61236$auto$opt_dff.cc:194:make_patterns_logic$35629, asynchronously reset by !\rst_ni
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 9 outputs.

3.73.95.1. Executing ABC.

3.73.96. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72009$abc$67537$abc$61274$auto$opt_dff.cc:194:make_patterns_logic$35635, asynchronously reset by !\rst_ni
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 12 outputs.

3.73.96.1. Executing ABC.

3.73.97. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72041$abc$66566$abc$62891$u_reg.dio_pad_attr_8_we, asynchronously reset by !\rst_ni
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 17 outputs.

3.73.97.1. Executing ABC.

3.73.98. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72070$abc$67569$abc$61583$auto$opt_dff.cc:194:make_patterns_logic$35689, asynchronously reset by !\rst_ni
Extracted 29 gates and 42 wires to a netlist network with 13 inputs and 9 outputs.

3.73.98.1. Executing ABC.

3.73.99. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72099$abc$67624$abc$63191$u_reg.dio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 11 outputs.

3.73.99.1. Executing ABC.

3.73.100. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72125$abc$65364$abc$61695$u_reg.mio_pad_attr_11_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.100.1. Executing ABC.

3.73.101. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72156$abc$67655$abc$61014$auto$opt_dff.cc:194:make_patterns_logic$35590, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs.

3.73.101.1. Executing ABC.

3.73.102. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72169$abc$67668$abc$61546$auto$opt_dff.cc:194:make_patterns_logic$35683, asynchronously reset by !\rst_ni
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 9 outputs.

3.73.102.1. Executing ABC.

3.73.103. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72192$abc$67691$abc$61870$u_reg.mio_pad_attr_17_we, asynchronously reset by !\rst_ni
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 12 outputs.

3.73.103.1. Executing ABC.

3.73.104. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 304 gates and 382 wires to a netlist network with 78 inputs and 72 outputs.

3.73.104.1. Executing ABC.

3.73.105. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72528$abc$68031$abc$63786$u_reg.dio_pad_attr_1_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 11 outputs.

3.73.105.1. Executing ABC.

3.73.106. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72218$abc$67715$abc$61839$u_reg.mio_pad_attr_16_we, asynchronously reset by !\rst_ni
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 19 outputs.

3.73.106.1. Executing ABC.

3.73.107. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72251$abc$67746$abc$63550$u_reg.mio_pad_attr_26_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.107.1. Executing ABC.

3.73.108. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72285$abc$67780$abc$63639$u_reg.mio_pad_attr_0_we, asynchronously reset by !\rst_ni
Extracted 52 gates and 84 wires to a netlist network with 32 inputs and 39 outputs.

3.73.108.1. Executing ABC.

3.73.109. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$71053$abc$66632$abc$61511$auto$opt_dff.cc:194:make_patterns_logic$35677, asynchronously reset by !\rst_ni
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 8 outputs.

3.73.109.1. Executing ABC.

3.73.110. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72343$abc$67840$abc$63729$u_reg.mio_pad_attr_6_we, asynchronously reset by !\rst_ni
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 16 outputs.

3.73.110.1. Executing ABC.

3.73.111. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72375$abc$67873$abc$63614$u_reg.mio_pad_attr_24_we, asynchronously reset by !\rst_ni
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 9 outputs.

3.73.111.1. Executing ABC.

3.73.112. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72405$abc$67908$abc$63705$u_reg.mio_pad_attr_2_we, asynchronously reset by !\rst_ni
Extracted 17 gates and 34 wires to a netlist network with 17 inputs and 15 outputs.

3.73.112.1. Executing ABC.

3.73.113. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_aon_i, asynchronously reset by !\rst_aon_ni
Extracted 156 gates and 189 wires to a netlist network with 33 inputs and 42 outputs.

3.73.113.1. Executing ABC.

3.73.114. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72429$abc$67933$abc$63581$u_reg.mio_pad_attr_25_we, asynchronously reset by !\rst_ni
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 18 outputs.

3.73.114.1. Executing ABC.

3.73.115. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72498$abc$67997$abc$63850$u_reg.dio_pad_attr_7_we, asynchronously reset by !\rst_ni
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 10 outputs.

3.73.115.1. Executing ABC.

3.73.116. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72459$abc$67962$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$35773, asynchronously reset by !\rst_ni
Extracted 39 gates and 51 wires to a netlist network with 12 inputs and 9 outputs.

3.73.116.1. Executing ABC.

3.73.117. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$74088$abc$69613$abc$65100$abc$63908$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 1043 gates and 1516 wires to a netlist network with 473 inputs and 56 outputs.

3.73.117.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~17 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~375 debug messages>
Removed a total of 125 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 2 unused cells and 27955 unused wires.
<suppressed ~1001 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.75.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_Hoyz70/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Extracted 2571 gates and 3288 wires to a netlist network with 717 inputs and 402 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 717  #Luts =  1087  Max Lvl = 103  Avg Lvl =  12.56  [   0.26 sec. at Pass 0]
DE:   #PIs = 717  #Luts =   772  Max Lvl =  11  Avg Lvl =   8.02  [  16.89 sec. at Pass 1]
DE:   #PIs = 717  #Luts =   762  Max Lvl =  11  Avg Lvl =   8.00  [   3.78 sec. at Pass 2]
DE:   #PIs = 717  #Luts =   754  Max Lvl =  10  Avg Lvl =   7.41  [   6.01 sec. at Pass 3]
DE:   #PIs = 717  #Luts =   754  Max Lvl =  10  Avg Lvl =   7.41  [   4.51 sec. at Pass 4]
DE:   #PIs = 717  #Luts =   750  Max Lvl =  12  Avg Lvl =   8.17  [   7.42 sec. at Pass 5]
DE:   #PIs = 717  #Luts =   745  Max Lvl =  11  Avg Lvl =   8.11  [   4.11 sec. at Pass 6]
DE:   #PIs = 717  #Luts =   739  Max Lvl =  12  Avg Lvl =   8.31  [   5.81 sec. at Pass 7]
DE:   #PIs = 717  #Luts =   739  Max Lvl =  12  Avg Lvl =   8.31  [   4.14 sec. at Pass 8]
DE:   #PIs = 717  #Luts =   737  Max Lvl =  11  Avg Lvl =   7.55  [   6.04 sec. at Pass 9]
DE:   #PIs = 717  #Luts =   731  Max Lvl =  12  Avg Lvl =   8.30  [   3.70 sec. at Pass 10]
DE:   #PIs = 717  #Luts =   731  Max Lvl =  12  Avg Lvl =   8.30  [   5.83 sec. at Pass 11]
DE:   #PIs = 717  #Luts =   731  Max Lvl =  12  Avg Lvl =   8.30  [   4.27 sec. at Pass 12]
DE:   #PIs = 717  #Luts =   731  Max Lvl =  12  Avg Lvl =   8.30  [   6.46 sec. at Pass 13]
DE:   #PIs = 717  #Luts =   726  Max Lvl =  11  Avg Lvl =   7.50  [   1.18 sec. at Pass 14]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 3242 unused wires.
<suppressed ~145 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.88. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.89. Printing statistics.

=== pinmux ===

   Number of wires:              12344
   Number of wire bits:          27557
   Number of public wires:       11400
   Number of public wire bits:   26613
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1439
     $_DFFE_PN0P_                  474
     $_DFF_PN0_                    239
     $_DFF_PN1_                      1
     $lut                          725


yosys> shregmap -minlen 8 -maxlen 20

3.90. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.91. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.92. Printing statistics.

=== pinmux ===

   Number of wires:              12344
   Number of wire bits:          27557
   Number of public wires:       11400
   Number of public wire bits:   26613
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1439
     $_DFFE_PN0P_                  474
     $_DFF_PN0_                    239
     $_DFF_PN1_                      1
     $lut                          725


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.93.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.93.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~1575 debug messages>

yosys> opt_expr -mux_undef

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~18789 debug messages>

yosys> simplemap

3.95. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
<suppressed ~8361 debug messages>
Removed a total of 2787 cells.

yosys> opt_dff -nodffe -nosdff

3.98. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 4967 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.100. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
<suppressed ~395 debug messages>

yosys> opt_merge -nomux

3.100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.100.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.100.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.100.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.100.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.100.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.100.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..

yosys> opt_expr

3.100.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

3.100.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_Hoyz70/abc_tmp_2.scr

3.101. Executing ABC pass (technology mapping using ABC).

3.101.1. Extracting gate netlist of module `\pinmux' to `<abc-temp-dir>/input.blif'..
Extracted 2800 gates and 3518 wires to a netlist network with 716 inputs and 401 outputs.

3.101.1.1. Executing ABC.
DE:   #PIs = 716  #Luts =   736  Max Lvl =  12  Avg Lvl =   8.36  [   0.38 sec. at Pass 0]
DE:   #PIs = 716  #Luts =   732  Max Lvl =  10  Avg Lvl =   7.18  [  11.02 sec. at Pass 1]
DE:   #PIs = 716  #Luts =   726  Max Lvl =  11  Avg Lvl =   8.15  [   1.75 sec. at Pass 2]
DE:   #PIs = 716  #Luts =   726  Max Lvl =  11  Avg Lvl =   8.15  [   4.57 sec. at Pass 3]
DE:   #PIs = 716  #Luts =   722  Max Lvl =  10  Avg Lvl =   7.21  [   3.33 sec. at Pass 4]
DE:   #PIs = 716  #Luts =   714  Max Lvl =  10  Avg Lvl =   7.38  [   5.19 sec. at Pass 5]
DE:   #PIs = 716  #Luts =   714  Max Lvl =  10  Avg Lvl =   7.38  [   3.28 sec. at Pass 6]
DE:   #PIs = 716  #Luts =   714  Max Lvl =  10  Avg Lvl =   7.38  [   5.70 sec. at Pass 7]
DE:   #PIs = 716  #Luts =   714  Max Lvl =  10  Avg Lvl =   7.38  [   3.94 sec. at Pass 8]
DE:   #PIs = 716  #Luts =   714  Max Lvl =   9  Avg Lvl =   7.09  [   0.82 sec. at Pass 9]

yosys> opt_expr

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.

yosys> opt_merge -nomux

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pinmux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pinmux.
Performed a total of 0 changes.

yosys> opt_merge

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pinmux'.
Removed a total of 0 cells.

yosys> opt_share

3.107. Executing OPT_SHARE pass.

yosys> opt_dff

3.108. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 3010 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module pinmux.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.111. Executing HIERARCHY pass (managing design hierarchy).

3.111.1. Analyzing design hierarchy..
Top module:  \pinmux

3.111.2. Analyzing design hierarchy..
Top module:  \pinmux
Removed 0 unused modules.

yosys> stat

3.112. Printing statistics.

=== pinmux ===

   Number of wires:              12332
   Number of wire bits:          27545
   Number of public wires:       11400
   Number of public wire bits:   26613
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1428
     $lut                          714
     dffsre                        714


yosys> opt_clean -purge

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pinmux..
Removed 0 unused cells and 10741 unused wires.
<suppressed ~10741 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.114. Executing Verilog backend.
Dumping module `\pinmux'.

Warnings: 892 unique messages, 892 total
End of script. Logfile hash: 44c75b3096, CPU: user 87.30s system 5.36s, MEM: 131.71 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 90% 6x abc (638 sec), 2% 36x opt_expr (16 sec), ...
real 397.73
user 655.68
sys 49.85
