{"name":"am64x_pg2","device":"am64x_pg2","converterVersion":"0.01","dataVersion":"230209_212853","created":"11/09/23","connectivity":[{"source":{"instName":"CLKOUT_CTRL","pinName":"out0","spinsearch":"CLKOUT_CTRL:out0"},"signal":"CLKOUT_CTRL_OUT0","name":"CLKOUT_CTRL_OUT0","targets":[{"instName":"PINFUNCTION_CLKOUT0out","pinName":"CLKOUT0","tpinsearch":"PINFUNCTION_CLKOUT0out:CLKOUT0"}]},{"source":{"instName":"GLUELOGIC_RCOSC","pinName":"clk_12m_rc","spinsearch":"GLUELOGIC_RCOSC:clk_12m_rc"},"signal":"CLK_12M_RC","name":"CLK_12M_RC","targets":[{"instName":"DCC0","pinName":"dcc_input02_clk","tpinsearch":"DCC0:dcc_input02_clk"},{"instName":"DCC1","pinName":"dcc_clksrc6_clk","tpinsearch":"DCC1:dcc_clksrc6_clk"},{"instName":"DCC1","pinName":"dcc_input02_clk","tpinsearch":"DCC1:dcc_input02_clk"},{"instName":"DCC2","pinName":"dcc_input02_clk","tpinsearch":"DCC2:dcc_input02_clk"},{"instName":"DCC3","pinName":"dcc_input02_clk","tpinsearch":"DCC3:dcc_input02_clk"},{"instName":"DCC4","pinName":"dcc_input02_clk","tpinsearch":"DCC4:dcc_input02_clk"},{"instName":"DCC5","pinName":"dcc_input02_clk","tpinsearch":"DCC5:dcc_input02_clk"},{"instName":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION","pinName":"CLK_12M_RC","tpinsearch":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION:CLK_12M_RC"},{"instName":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK","pinName":"in0","tpinsearch":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK:in0"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in5","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in5"},{"instName":"MAIN_WWDTCLK0_SEL","pinName":"in2","tpinsearch":"MAIN_WWDTCLK0_SEL:in2"},{"instName":"MAIN_WWDTCLK1_SEL","pinName":"in2","tpinsearch":"MAIN_WWDTCLK1_SEL:in2"},{"instName":"MAIN_WWDTCLK2_SEL","pinName":"in2","tpinsearch":"MAIN_WWDTCLK2_SEL:in2"},{"instName":"MAIN_WWDTCLK3_SEL","pinName":"in2","tpinsearch":"MAIN_WWDTCLK3_SEL:in2"},{"instName":"MAIN_WWDTCLK4_SEL","pinName":"in2","tpinsearch":"MAIN_WWDTCLK4_SEL:in2"},{"instName":"MAIN_WWDTCLK5_SEL","pinName":"in2","tpinsearch":"MAIN_WWDTCLK5_SEL:in2"},{"instName":"MCU_DCC0","pinName":"dcc_input02_clk","tpinsearch":"MCU_DCC0:dcc_input02_clk"},{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in0","tpinsearch":"MCU_OBSCLK_MUX_SEL:in0"},{"instName":"MCU_WWDTCLK_SEL","pinName":"in2_0","tpinsearch":"MCU_WWDTCLK_SEL:in2_0"},{"instName":"VTM0","pinName":"fix_ref2_clk","tpinsearch":"VTM0:fix_ref2_clk"}]},{"source":{"instName":"RCOSC_32KHz_GEN_DIV3","pinName":"out0","spinsearch":"RCOSC_32KHz_GEN_DIV3:out0"},"signal":"CLK_32K","name":"CLK_32K","targets":[{"instName":"DCC4","pinName":"dcc_clksrc2_clk","tpinsearch":"DCC4:dcc_clksrc2_clk"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in9","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in9"},{"instName":"MAIN_WWDTCLK0_SEL","pinName":"in3","tpinsearch":"MAIN_WWDTCLK0_SEL:in3"},{"instName":"MAIN_WWDTCLK1_SEL","pinName":"in3","tpinsearch":"MAIN_WWDTCLK1_SEL:in3"},{"instName":"MAIN_WWDTCLK2_SEL","pinName":"in3","tpinsearch":"MAIN_WWDTCLK2_SEL:in3"},{"instName":"MAIN_WWDTCLK3_SEL","pinName":"in3","tpinsearch":"MAIN_WWDTCLK3_SEL:in3"},{"instName":"MAIN_WWDTCLK4_SEL","pinName":"in3","tpinsearch":"MAIN_WWDTCLK4_SEL:in3"},{"instName":"MAIN_WWDTCLK5_SEL","pinName":"in3","tpinsearch":"MAIN_WWDTCLK5_SEL:in3"},{"instName":"MCU_DCC0","pinName":"dcc_clksrc5_clk","tpinsearch":"MCU_DCC0:dcc_clksrc5_clk"},{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in5","tpinsearch":"MCU_OBSCLK_MUX_SEL:in5"},{"instName":"MCU_WWDTCLK_SEL","pinName":"in3_0","tpinsearch":"MCU_WWDTCLK_SEL:in3_0"}]},{"source":{"instName":"CPSW0_out","pinName":"cpts_genf0","spinsearch":"CPSW0_out:cpts_genf0"},"signal":"CPSW0_OUT_CPTS_GENF0","name":"CPSW0_OUT_CPTS_GENF0","targets":[{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in10","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in10"}]},{"source":{"instName":"CPSW0_out","pinName":"cpts_genf1","spinsearch":"CPSW0_out:cpts_genf1"},"signal":"CPSW0_OUT_CPTS_GENF1","name":"CPSW0_OUT_CPTS_GENF1","targets":[{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in11","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in11"}]},{"source":{"instName":"CPTS0_out","pinName":"cpts_genf1","spinsearch":"CPTS0_out:cpts_genf1"},"signal":"CPTS0_OUT_CPTS_GENF1","name":"CPTS0_OUT_CPTS_GENF1","targets":[{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in12","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in12"}]},{"source":{"instName":"CPTS0_out","pinName":"cpts_genf2","spinsearch":"CPTS0_out:cpts_genf2"},"signal":"CPTS0_OUT_CPTS_GENF2","name":"CPTS0_OUT_CPTS_GENF2","targets":[{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in13","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in13"}]},{"source":{"instName":"CPTS0_out","pinName":"cpts_genf3","spinsearch":"CPTS0_out:cpts_genf3"},"signal":"CPTS0_OUT_CPTS_GENF3","name":"CPTS0_OUT_CPTS_GENF3","targets":[{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in14","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in14"}]},{"source":{"instName":"PINFUNCTION_CP_GEMAC_CPTS0_RFT_CLKin","pinName":"CP_GEMAC_CPTS0_RFT_CLK","spinsearch":"PINFUNCTION_CP_GEMAC_CPTS0_RFT_CLKin:CP_GEMAC_CPTS0_RFT_CLK"},"signal":"CP_GEMAC_CPTS_REF_CLK","name":"CP_GEMAC_CPTS_REF_CLK","targets":[{"instName":"MAIN_CPTS_CLK_SEL","pinName":"in2","tpinsearch":"MAIN_CPTS_CLK_SEL:in2"},{"instName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","pinName":"in2","tpinsearch":"MAIN_CP_GEMAC_CPTS_CLK_SEL:in2"},{"instName":"MAIN_GTCCLK_SEL","pinName":"in2","tpinsearch":"MAIN_GTCCLK_SEL:in2"},{"instName":"MAIN_ICSSG0_IEPCLK_SEL","pinName":"in2","tpinsearch":"MAIN_ICSSG0_IEPCLK_SEL:in2"},{"instName":"MAIN_ICSSG1_IEPCLK_SEL","pinName":"in2","tpinsearch":"MAIN_ICSSG1_IEPCLK_SEL:in2"},{"instName":"MAIN_PCIE0_CPTS_CLK_SEL","pinName":"in2_0","tpinsearch":"MAIN_PCIE0_CPTS_CLK_SEL:in2_0"}]},{"source":{"instName":"divider_100_4","pinName":"out0","spinsearch":"divider_100_4:out0"},"signal":"DIVIDER_100_4_OUT0","name":"DIVIDER_100_4_OUT0","targets":[{"instName":"TIMER0","pinName":"iclk","tpinsearch":"TIMER0:iclk"}]},{"source":{"instName":"divider_101_4","pinName":"out0","spinsearch":"divider_101_4:out0"},"signal":"DIVIDER_101_4_OUT0","name":"DIVIDER_101_4_OUT0","targets":[{"instName":"TIMER1","pinName":"iclk","tpinsearch":"TIMER1:iclk"}]},{"source":{"instName":"divider_102_4","pinName":"out0","spinsearch":"divider_102_4:out0"},"signal":"DIVIDER_102_4_OUT0","name":"DIVIDER_102_4_OUT0","targets":[{"instName":"TIMER10","pinName":"iclk","tpinsearch":"TIMER10:iclk"}]},{"source":{"instName":"divider_103_4","pinName":"out0","spinsearch":"divider_103_4:out0"},"signal":"DIVIDER_103_4_OUT0","name":"DIVIDER_103_4_OUT0","targets":[{"instName":"TIMER11","pinName":"iclk","tpinsearch":"TIMER11:iclk"}]},{"source":{"instName":"divider_104_4","pinName":"out0","spinsearch":"divider_104_4:out0"},"signal":"DIVIDER_104_4_OUT0","name":"DIVIDER_104_4_OUT0","targets":[{"instName":"TIMER2","pinName":"iclk","tpinsearch":"TIMER2:iclk"}]},{"source":{"instName":"divider_105_4","pinName":"out0","spinsearch":"divider_105_4:out0"},"signal":"DIVIDER_105_4_OUT0","name":"DIVIDER_105_4_OUT0","targets":[{"instName":"TIMER3","pinName":"iclk","tpinsearch":"TIMER3:iclk"}]},{"source":{"instName":"divider_106_4","pinName":"out0","spinsearch":"divider_106_4:out0"},"signal":"DIVIDER_106_4_OUT0","name":"DIVIDER_106_4_OUT0","targets":[{"instName":"TIMER4","pinName":"iclk","tpinsearch":"TIMER4:iclk"}]},{"source":{"instName":"divider_107_4","pinName":"out0","spinsearch":"divider_107_4:out0"},"signal":"DIVIDER_107_4_OUT0","name":"DIVIDER_107_4_OUT0","targets":[{"instName":"TIMER5","pinName":"iclk","tpinsearch":"TIMER5:iclk"}]},{"source":{"instName":"divider_108_4","pinName":"out0","spinsearch":"divider_108_4:out0"},"signal":"DIVIDER_108_4_OUT0","name":"DIVIDER_108_4_OUT0","targets":[{"instName":"TIMER6","pinName":"iclk","tpinsearch":"TIMER6:iclk"}]},{"source":{"instName":"divider_109_4","pinName":"out0","spinsearch":"divider_109_4:out0"},"signal":"DIVIDER_109_4_OUT0","name":"DIVIDER_109_4_OUT0","targets":[{"instName":"TIMER7","pinName":"iclk","tpinsearch":"TIMER7:iclk"}]},{"source":{"instName":"divider_10_4","pinName":"out0","spinsearch":"divider_10_4:out0"},"signal":"DIVIDER_10_4_OUT0","name":"DIVIDER_10_4_OUT0","targets":[{"instName":"CBASS0","pinName":"MCU_SYSCLK0_4_clk","tpinsearch":"CBASS0:MCU_SYSCLK0_4_clk"}]},{"source":{"instName":"divider_110_4","pinName":"out0","spinsearch":"divider_110_4:out0"},"signal":"DIVIDER_110_4_OUT0","name":"DIVIDER_110_4_OUT0","targets":[{"instName":"TIMER8","pinName":"iclk","tpinsearch":"TIMER8:iclk"}]},{"source":{"instName":"divider_111_4","pinName":"out0","spinsearch":"divider_111_4:out0"},"signal":"DIVIDER_111_4_OUT0","name":"DIVIDER_111_4_OUT0","targets":[{"instName":"TIMER9","pinName":"iclk","tpinsearch":"TIMER9:iclk"}]},{"source":{"instName":"divider_112_4","pinName":"out0","spinsearch":"divider_112_4:out0"},"signal":"DIVIDER_112_4_OUT0","name":"DIVIDER_112_4_OUT0","targets":[{"instName":"MCU_TIMER0","pinName":"iclk","tpinsearch":"MCU_TIMER0:iclk"}]},{"source":{"instName":"divider_113_4","pinName":"out0","spinsearch":"divider_113_4:out0"},"signal":"DIVIDER_113_4_OUT0","name":"DIVIDER_113_4_OUT0","targets":[{"instName":"MCU_TIMER1","pinName":"iclk","tpinsearch":"MCU_TIMER1:iclk"}]},{"source":{"instName":"divider_114_4","pinName":"out0","spinsearch":"divider_114_4:out0"},"signal":"DIVIDER_114_4_OUT0","name":"DIVIDER_114_4_OUT0","targets":[{"instName":"MCU_TIMER2","pinName":"iclk","tpinsearch":"MCU_TIMER2:iclk"}]},{"source":{"instName":"divider_115_4","pinName":"out0","spinsearch":"divider_115_4:out0"},"signal":"DIVIDER_115_4_OUT0","name":"DIVIDER_115_4_OUT0","targets":[{"instName":"MCU_TIMER3","pinName":"iclk","tpinsearch":"MCU_TIMER3:iclk"}]},{"source":{"instName":"divider_117_4","pinName":"out0","spinsearch":"divider_117_4:out0"},"signal":"DIVIDER_117_4_OUT0","name":"DIVIDER_117_4_OUT0","targets":[{"instName":"ECAP0","pinName":"ficlk","tpinsearch":"ECAP0:ficlk"}]},{"source":{"instName":"divider_118_4","pinName":"out0","spinsearch":"divider_118_4:out0"},"signal":"DIVIDER_118_4_OUT0","name":"DIVIDER_118_4_OUT0","targets":[{"instName":"ECAP1","pinName":"ficlk","tpinsearch":"ECAP1:ficlk"}]},{"source":{"instName":"divider_119_4","pinName":"out0","spinsearch":"divider_119_4:out0"},"signal":"DIVIDER_119_4_OUT0","name":"DIVIDER_119_4_OUT0","targets":[{"instName":"ECAP2","pinName":"ficlk","tpinsearch":"ECAP2:ficlk"}]},{"source":{"instName":"divider_11_2","pinName":"out0","spinsearch":"divider_11_2:out0"},"signal":"DIVIDER_11_2_OUT0","name":"DIVIDER_11_2_OUT0","targets":[{"instName":"CBASS0","pinName":"clk","tpinsearch":"CBASS0:clk"}]},{"source":{"instName":"divider_120_4","pinName":"out0","spinsearch":"divider_120_4:out0"},"signal":"DIVIDER_120_4_OUT0","name":"DIVIDER_120_4_OUT0","targets":[{"instName":"LPSC_GPMC__ELM0__FICLK","pinName":"in0","tpinsearch":"LPSC_GPMC__ELM0__FICLK:in0"}]},{"source":{"instName":"divider_121_2","pinName":"out0","spinsearch":"divider_121_2:out0"},"signal":"DIVIDER_121_2_OUT0","name":"DIVIDER_121_2_OUT0","targets":[{"instName":"LPSC_MMC8B_0__MMCSD0__ICLK","pinName":"in0","tpinsearch":"LPSC_MMC8B_0__MMCSD0__ICLK:in0"}]},{"source":{"instName":"divider_122_2","pinName":"out0","spinsearch":"divider_122_2:out0"},"signal":"DIVIDER_122_2_OUT0","name":"DIVIDER_122_2_OUT0","targets":[{"instName":"LPSC_MMC4B_0__MMCSD1__ICLK","pinName":"in0","tpinsearch":"LPSC_MMC4B_0__MMCSD1__ICLK:in0"}]},{"source":{"instName":"divider_123_4","pinName":"out0","spinsearch":"divider_123_4:out0"},"signal":"DIVIDER_123_4_OUT0","name":"DIVIDER_123_4_OUT0","targets":[{"instName":"EQEP0","pinName":"ficlk","tpinsearch":"EQEP0:ficlk"}]},{"source":{"instName":"divider_124_4","pinName":"out0","spinsearch":"divider_124_4:out0"},"signal":"DIVIDER_124_4_OUT0","name":"DIVIDER_124_4_OUT0","targets":[{"instName":"EQEP1","pinName":"ficlk","tpinsearch":"EQEP1:ficlk"}]},{"source":{"instName":"divider_125_4","pinName":"out0","spinsearch":"divider_125_4:out0"},"signal":"DIVIDER_125_4_OUT0","name":"DIVIDER_125_4_OUT0","targets":[{"instName":"EQEP2","pinName":"ficlk","tpinsearch":"EQEP2:ficlk"}]},{"source":{"instName":"divider_126_4","pinName":"out0","spinsearch":"divider_126_4:out0"},"signal":"DIVIDER_126_4_OUT0","name":"DIVIDER_126_4_OUT0","targets":[{"instName":"ESM0","pinName":"clk","tpinsearch":"ESM0:clk"}]},{"source":{"instName":"divider_127_4","pinName":"out0","spinsearch":"divider_127_4:out0"},"signal":"DIVIDER_127_4_OUT0","name":"DIVIDER_127_4_OUT0","targets":[{"instName":"MCU_ESM0","pinName":"ficlk","tpinsearch":"MCU_ESM0:ficlk"}]},{"source":{"instName":"divider_128_4","pinName":"out0","spinsearch":"divider_128_4:out0"},"signal":"DIVIDER_128_4_OUT0","name":"DIVIDER_128_4_OUT0","targets":[{"instName":"FSIRX0","pinName":"fsi_rx_vbus_clk","tpinsearch":"FSIRX0:fsi_rx_vbus_clk"}]},{"source":{"instName":"divider_129_4","pinName":"out0","spinsearch":"divider_129_4:out0"},"signal":"DIVIDER_129_4_OUT0","name":"DIVIDER_129_4_OUT0","targets":[{"instName":"FSIRX1","pinName":"fsi_rx_vbus_clk","tpinsearch":"FSIRX1:fsi_rx_vbus_clk"}]},{"source":{"instName":"divider_12_2","pinName":"out0","spinsearch":"divider_12_2:out0"},"signal":"DIVIDER_12_2_OUT0","name":"DIVIDER_12_2_OUT0","targets":[{"instName":"CBASS0","pinName":"main_SYSCLK0_2_clk","tpinsearch":"CBASS0:main_SYSCLK0_2_clk"}]},{"source":{"instName":"divider_130_4","pinName":"out0","spinsearch":"divider_130_4:out0"},"signal":"DIVIDER_130_4_OUT0","name":"DIVIDER_130_4_OUT0","targets":[{"instName":"FSIRX2","pinName":"fsi_rx_vbus_clk","tpinsearch":"FSIRX2:fsi_rx_vbus_clk"}]},{"source":{"instName":"divider_131_4","pinName":"out0","spinsearch":"divider_131_4:out0"},"signal":"DIVIDER_131_4_OUT0","name":"DIVIDER_131_4_OUT0","targets":[{"instName":"FSIRX3","pinName":"fsi_rx_vbus_clk","tpinsearch":"FSIRX3:fsi_rx_vbus_clk"}]},{"source":{"instName":"divider_132_4","pinName":"out0","spinsearch":"divider_132_4:out0"},"signal":"DIVIDER_132_4_OUT0","name":"DIVIDER_132_4_OUT0","targets":[{"instName":"FSIRX4","pinName":"fsi_rx_vbus_clk","tpinsearch":"FSIRX4:fsi_rx_vbus_clk"}]},{"source":{"instName":"divider_133_4","pinName":"out0","spinsearch":"divider_133_4:out0"},"signal":"DIVIDER_133_4_OUT0","name":"DIVIDER_133_4_OUT0","targets":[{"instName":"FSIRX5","pinName":"fsi_rx_vbus_clk","tpinsearch":"FSIRX5:fsi_rx_vbus_clk"}]},{"source":{"instName":"divider_134_4","pinName":"out0","spinsearch":"divider_134_4:out0"},"signal":"DIVIDER_134_4_OUT0","name":"DIVIDER_134_4_OUT0","targets":[{"instName":"FSITX0","pinName":"fsi_tx_vbus_clk","tpinsearch":"FSITX0:fsi_tx_vbus_clk"}]},{"source":{"instName":"divider_135_4","pinName":"out0","spinsearch":"divider_135_4:out0"},"signal":"DIVIDER_135_4_OUT0","name":"DIVIDER_135_4_OUT0","targets":[{"instName":"FSITX1","pinName":"fsi_tx_vbus_clk","tpinsearch":"FSITX1:fsi_tx_vbus_clk"}]},{"source":{"instName":"divider_136_2","pinName":"out0","spinsearch":"divider_136_2:out0"},"signal":"DIVIDER_136_2_OUT0","name":"DIVIDER_136_2_OUT0","targets":[{"instName":"GICSS0","pinName":"vclk_clk","tpinsearch":"GICSS0:vclk_clk"}]},{"source":{"instName":"divider_137_4","pinName":"out0","spinsearch":"divider_137_4:out0"},"signal":"DIVIDER_137_4_OUT0","name":"DIVIDER_137_4_OUT0","targets":[{"instName":"GPIO0","pinName":"ficlk","tpinsearch":"GPIO0:ficlk"}]},{"source":{"instName":"divider_138_4","pinName":"out0","spinsearch":"divider_138_4:out0"},"signal":"DIVIDER_138_4_OUT0","name":"DIVIDER_138_4_OUT0","targets":[{"instName":"GPIO1","pinName":"ficlk","tpinsearch":"GPIO1:ficlk"}]},{"source":{"instName":"divider_139_4","pinName":"out0","spinsearch":"divider_139_4:out0"},"signal":"DIVIDER_139_4_OUT0","name":"DIVIDER_139_4_OUT0","targets":[{"instName":"MCU_GPIO0","pinName":"ficlk","tpinsearch":"MCU_GPIO0:ficlk"}]},{"source":{"instName":"divider_13_4","pinName":"out0","spinsearch":"divider_13_4:out0"},"signal":"DIVIDER_13_4_OUT0","name":"DIVIDER_13_4_OUT0","targets":[{"instName":"CBASS0","pinName":"main_SYSCLK0_4_clk","tpinsearch":"CBASS0:main_SYSCLK0_4_clk"}]},{"source":{"instName":"divider_140_2","pinName":"out0","spinsearch":"divider_140_2:out0"},"signal":"DIVIDER_140_2_OUT0","name":"DIVIDER_140_2_OUT0","targets":[{"instName":"LPSC_GPMC__GPMC0__ICLK","pinName":"in0","tpinsearch":"LPSC_GPMC__GPMC0__ICLK:in0"}]},{"source":{"instName":"divider_141_4","pinName":"out0","spinsearch":"divider_141_4:out0"},"signal":"DIVIDER_141_4_OUT0","name":"DIVIDER_141_4_OUT0","targets":[{"instName":"GTC0","pinName":"iclk","tpinsearch":"GTC0:iclk"}]},{"source":{"instName":"divider_142_5","pinName":"out0","spinsearch":"divider_142_5:out0"},"signal":"DIVIDER_142_5_OUT0","name":"DIVIDER_142_5_OUT0","targets":[{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK:in0"}]},{"source":{"instName":"divider_143_50","pinName":"out0","spinsearch":"divider_143_50:out0"},"signal":"DIVIDER_143_50_OUT0","name":"DIVIDER_143_50_OUT0","targets":[{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK:in0"}]},{"source":{"instName":"divider_144_2","pinName":"out0","spinsearch":"divider_144_2:out0"},"signal":"DIVIDER_144_2_OUT0","name":"DIVIDER_144_2_OUT0","targets":[{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK:in0"}]},{"source":{"instName":"divider_145_5","pinName":"out0","spinsearch":"divider_145_5:out0"},"signal":"DIVIDER_145_5_OUT0","name":"DIVIDER_145_5_OUT0","targets":[{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK:in0"}]},{"source":{"instName":"divider_146_50","pinName":"out0","spinsearch":"divider_146_50:out0"},"signal":"DIVIDER_146_50_OUT0","name":"DIVIDER_146_50_OUT0","targets":[{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK:in0"}]},{"source":{"instName":"divider_147_2","pinName":"out0","spinsearch":"divider_147_2:out0"},"signal":"DIVIDER_147_2_OUT0","name":"DIVIDER_147_2_OUT0","targets":[{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK:in0"}]},{"source":{"instName":"divider_149_16","pinName":"out0","spinsearch":"divider_149_16:out0"},"signal":"DIVIDER_149_16_OUT0","name":"DIVIDER_149_16_OUT0","targets":[{"instName":"EFUSE0","pinName":"vbusp_clk_clk","tpinsearch":"EFUSE0:vbusp_clk_clk"}]},{"source":{"instName":"divider_14_4","pinName":"out0","spinsearch":"divider_14_4:out0"},"signal":"DIVIDER_14_4_OUT0","name":"DIVIDER_14_4_OUT0","targets":[{"instName":"CTRL_MMR0","pinName":"vbusp_clk","tpinsearch":"CTRL_MMR0:vbusp_clk"}]},{"source":{"instName":"divider_152_4","pinName":"out0","spinsearch":"divider_152_4:out0"},"signal":"DIVIDER_152_4_OUT0","name":"DIVIDER_152_4_OUT0","targets":[{"instName":"CPTS0_in","pinName":"vbusp_clk","tpinsearch":"CPTS0_in:vbusp_clk"}]},{"source":{"instName":"divider_154_2","pinName":"out0","spinsearch":"divider_154_2:out0"},"signal":"DIVIDER_154_2_OUT0","name":"DIVIDER_154_2_OUT0","targets":[{"instName":"EPWM0","pinName":"ficlk","tpinsearch":"EPWM0:ficlk"}]},{"source":{"instName":"divider_155_2","pinName":"out0","spinsearch":"divider_155_2:out0"},"signal":"DIVIDER_155_2_OUT0","name":"DIVIDER_155_2_OUT0","targets":[{"instName":"EPWM1","pinName":"ficlk","tpinsearch":"EPWM1:ficlk"}]},{"source":{"instName":"divider_156_2","pinName":"out0","spinsearch":"divider_156_2:out0"},"signal":"DIVIDER_156_2_OUT0","name":"DIVIDER_156_2_OUT0","targets":[{"instName":"EPWM2","pinName":"ficlk","tpinsearch":"EPWM2:ficlk"}]},{"source":{"instName":"divider_157_2","pinName":"out0","spinsearch":"divider_157_2:out0"},"signal":"DIVIDER_157_2_OUT0","name":"DIVIDER_157_2_OUT0","targets":[{"instName":"EPWM3","pinName":"ficlk","tpinsearch":"EPWM3:ficlk"}]},{"source":{"instName":"divider_158_2","pinName":"out0","spinsearch":"divider_158_2:out0"},"signal":"DIVIDER_158_2_OUT0","name":"DIVIDER_158_2_OUT0","targets":[{"instName":"EPWM4","pinName":"ficlk","tpinsearch":"EPWM4:ficlk"}]},{"source":{"instName":"divider_159_2","pinName":"out0","spinsearch":"divider_159_2:out0"},"signal":"DIVIDER_159_2_OUT0","name":"DIVIDER_159_2_OUT0","targets":[{"instName":"EPWM5","pinName":"ficlk","tpinsearch":"EPWM5:ficlk"}]},{"source":{"instName":"divider_15_2","pinName":"out0","spinsearch":"divider_15_2:out0"},"signal":"DIVIDER_15_2_OUT0","name":"DIVIDER_15_2_OUT0","targets":[{"instName":"CBASS_DBG0","pinName":"main_SYSCLK0_2_clk","tpinsearch":"CBASS_DBG0:main_SYSCLK0_2_clk"}]},{"source":{"instName":"divider_160_2","pinName":"out0","spinsearch":"divider_160_2:out0"},"signal":"DIVIDER_160_2_OUT0","name":"DIVIDER_160_2_OUT0","targets":[{"instName":"EPWM6","pinName":"ficlk","tpinsearch":"EPWM6:ficlk"}]},{"source":{"instName":"divider_161_2","pinName":"out0","spinsearch":"divider_161_2:out0"},"signal":"DIVIDER_161_2_OUT0","name":"DIVIDER_161_2_OUT0","targets":[{"instName":"EPWM7","pinName":"ficlk","tpinsearch":"EPWM7:ficlk"}]},{"source":{"instName":"divider_162_2","pinName":"out0","spinsearch":"divider_162_2:out0"},"signal":"DIVIDER_162_2_OUT0","name":"DIVIDER_162_2_OUT0","targets":[{"instName":"EPWM8","pinName":"ficlk","tpinsearch":"EPWM8:ficlk"}]},{"source":{"instName":"divider_163_4","pinName":"out0","spinsearch":"divider_163_4:out0"},"signal":"DIVIDER_163_4_OUT0","name":"DIVIDER_163_4_OUT0","targets":[{"instName":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK","pinName":"in0","tpinsearch":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK:in0"}]},{"source":{"instName":"divider_164_4","pinName":"out0","spinsearch":"divider_164_4:out0"},"signal":"DIVIDER_164_4_OUT0","name":"DIVIDER_164_4_OUT0","targets":[{"instName":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK","pinName":"in0","tpinsearch":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK:in0"}]},{"source":{"instName":"divider_165_4","pinName":"out0","spinsearch":"divider_165_4:out0"},"signal":"DIVIDER_165_4_OUT0","name":"DIVIDER_165_4_OUT0","targets":[{"instName":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK:in0"}]},{"source":{"instName":"divider_166_4","pinName":"out0","spinsearch":"divider_166_4:out0"},"signal":"DIVIDER_166_4_OUT0","name":"DIVIDER_166_4_OUT0","targets":[{"instName":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK:in0"}]},{"source":{"instName":"divider_167_4","pinName":"out0","spinsearch":"divider_167_4:out0"},"signal":"DIVIDER_167_4_OUT0","name":"DIVIDER_167_4_OUT0","targets":[{"instName":"PLLCTRL0","pinName":"vbus_slv_refclk_clk","tpinsearch":"PLLCTRL0:vbus_slv_refclk_clk"}]},{"source":{"instName":"divider_168_4","pinName":"out0","spinsearch":"divider_168_4:out0"},"signal":"DIVIDER_168_4_OUT0","name":"DIVIDER_168_4_OUT0","targets":[{"instName":"MCU_PLLCTRL0","pinName":"vbus_slv_refclk_clk","tpinsearch":"MCU_PLLCTRL0:vbus_slv_refclk_clk"}]},{"source":{"instName":"divider_169_4","pinName":"out0","spinsearch":"divider_169_4:out0"},"signal":"DIVIDER_169_4_OUT0","name":"DIVIDER_169_4_OUT0","targets":[{"instName":"VTM0","pinName":"iclk","tpinsearch":"VTM0:iclk"}]},{"source":{"instName":"divider_16_4","pinName":"out0","spinsearch":"divider_16_4:out0"},"signal":"DIVIDER_16_4_OUT0","name":"DIVIDER_16_4_OUT0","targets":[{"instName":"CBASS_DBG0","pinName":"main_SYSCLK0_4_clk","tpinsearch":"CBASS_DBG0:main_SYSCLK0_4_clk"}]},{"source":{"instName":"divider_170_4","pinName":"out0","spinsearch":"divider_170_4:out0"},"signal":"DIVIDER_170_4_OUT0","name":"DIVIDER_170_4_OUT0","targets":[{"instName":"LPSC_MCAN_0__MCAN0__ICLK","pinName":"in0","tpinsearch":"LPSC_MCAN_0__MCAN0__ICLK:in0"}]},{"source":{"instName":"divider_171_4","pinName":"out0","spinsearch":"divider_171_4:out0"},"signal":"DIVIDER_171_4_OUT0","name":"DIVIDER_171_4_OUT0","targets":[{"instName":"LPSC_MCAN_1__MCAN1__ICLK","pinName":"in0","tpinsearch":"LPSC_MCAN_1__MCAN1__ICLK:in0"}]},{"source":{"instName":"divider_172_4","pinName":"out0","spinsearch":"divider_172_4:out0"},"signal":"DIVIDER_172_4_OUT0","name":"DIVIDER_172_4_OUT0","targets":[{"instName":"MCU_MCRC64_0","pinName":"ficlk","tpinsearch":"MCU_MCRC64_0:ficlk"}]},{"source":{"instName":"divider_173_4","pinName":"out0","spinsearch":"divider_173_4:out0"},"signal":"DIVIDER_173_4_OUT0","name":"DIVIDER_173_4_OUT0","targets":[{"instName":"I2C0","pinName":"iclk","tpinsearch":"I2C0:iclk"}]},{"source":{"instName":"divider_174_2","pinName":"out0","spinsearch":"divider_174_2:out0"},"signal":"DIVIDER_174_2_OUT0","name":"DIVIDER_174_2_OUT0","targets":[{"instName":"I2C0","pinName":"fclk","tpinsearch":"I2C0:fclk"}]},{"source":{"instName":"divider_175_4","pinName":"out0","spinsearch":"divider_175_4:out0"},"signal":"DIVIDER_175_4_OUT0","name":"DIVIDER_175_4_OUT0","targets":[{"instName":"I2C1","pinName":"iclk","tpinsearch":"I2C1:iclk"}]},{"source":{"instName":"divider_176_2","pinName":"out0","spinsearch":"divider_176_2:out0"},"signal":"DIVIDER_176_2_OUT0","name":"DIVIDER_176_2_OUT0","targets":[{"instName":"I2C1","pinName":"fclk","tpinsearch":"I2C1:fclk"}]},{"source":{"instName":"divider_177_4","pinName":"out0","spinsearch":"divider_177_4:out0"},"signal":"DIVIDER_177_4_OUT0","name":"DIVIDER_177_4_OUT0","targets":[{"instName":"I2C2","pinName":"iclk","tpinsearch":"I2C2:iclk"}]},{"source":{"instName":"divider_178_2","pinName":"out0","spinsearch":"divider_178_2:out0"},"signal":"DIVIDER_178_2_OUT0","name":"DIVIDER_178_2_OUT0","targets":[{"instName":"I2C2","pinName":"fclk","tpinsearch":"I2C2:fclk"}]},{"source":{"instName":"divider_179_4","pinName":"out0","spinsearch":"divider_179_4:out0"},"signal":"DIVIDER_179_4_OUT0","name":"DIVIDER_179_4_OUT0","targets":[{"instName":"I2C3","pinName":"iclk","tpinsearch":"I2C3:iclk"}]},{"source":{"instName":"divider_17_4","pinName":"out0","spinsearch":"divider_17_4:out0"},"signal":"DIVIDER_17_4_OUT0","name":"DIVIDER_17_4_OUT0","targets":[{"instName":"CBASS_FW0","pinName":"MCU_SYSCLK0_4_clk","tpinsearch":"CBASS_FW0:MCU_SYSCLK0_4_clk"}]},{"source":{"instName":"divider_180_2","pinName":"out0","spinsearch":"divider_180_2:out0"},"signal":"DIVIDER_180_2_OUT0","name":"DIVIDER_180_2_OUT0","targets":[{"instName":"I2C3","pinName":"fclk","tpinsearch":"I2C3:fclk"}]},{"source":{"instName":"divider_181_4","pinName":"out0","spinsearch":"divider_181_4:out0"},"signal":"DIVIDER_181_4_OUT0","name":"DIVIDER_181_4_OUT0","targets":[{"instName":"MCU_I2C0","pinName":"iclk","tpinsearch":"MCU_I2C0:iclk"}]},{"source":{"instName":"divider_182_4","pinName":"out0","spinsearch":"divider_182_4:out0"},"signal":"DIVIDER_182_4_OUT0","name":"DIVIDER_182_4_OUT0","targets":[{"instName":"MCU_I2C1","pinName":"iclk","tpinsearch":"MCU_I2C1:iclk"}]},{"source":{"instName":"divider_183_4","pinName":"out0","spinsearch":"divider_183_4:out0"},"signal":"DIVIDER_183_4_OUT0","name":"DIVIDER_183_4_OUT0","targets":[{"instName":"MSRAM_256K0","pinName":"cclk_clk","tpinsearch":"MSRAM_256K0:cclk_clk"}]},{"source":{"instName":"divider_184_2","pinName":"out0","spinsearch":"divider_184_2:out0"},"signal":"DIVIDER_184_2_OUT0","name":"DIVIDER_184_2_OUT0","targets":[{"instName":"MSRAM_256K0","pinName":"vclk_clk","tpinsearch":"MSRAM_256K0:vclk_clk"}]},{"source":{"instName":"divider_185_4","pinName":"out0","spinsearch":"divider_185_4:out0"},"signal":"DIVIDER_185_4_OUT0","name":"DIVIDER_185_4_OUT0","targets":[{"instName":"MSRAM_256K1","pinName":"cclk_clk","tpinsearch":"MSRAM_256K1:cclk_clk"}]},{"source":{"instName":"divider_186_2","pinName":"out0","spinsearch":"divider_186_2:out0"},"signal":"DIVIDER_186_2_OUT0","name":"DIVIDER_186_2_OUT0","targets":[{"instName":"MSRAM_256K1","pinName":"vclk_clk","tpinsearch":"MSRAM_256K1:vclk_clk"}]},{"source":{"instName":"divider_187_4","pinName":"out0","spinsearch":"divider_187_4:out0"},"signal":"DIVIDER_187_4_OUT0","name":"DIVIDER_187_4_OUT0","targets":[{"instName":"MSRAM_256K2","pinName":"cclk_clk","tpinsearch":"MSRAM_256K2:cclk_clk"}]},{"source":{"instName":"divider_188_2","pinName":"out0","spinsearch":"divider_188_2:out0"},"signal":"DIVIDER_188_2_OUT0","name":"DIVIDER_188_2_OUT0","targets":[{"instName":"MSRAM_256K2","pinName":"vclk_clk","tpinsearch":"MSRAM_256K2:vclk_clk"}]},{"source":{"instName":"divider_189_4","pinName":"out0","spinsearch":"divider_189_4:out0"},"signal":"DIVIDER_189_4_OUT0","name":"DIVIDER_189_4_OUT0","targets":[{"instName":"MSRAM_256K3","pinName":"cclk_clk","tpinsearch":"MSRAM_256K3:cclk_clk"}]},{"source":{"instName":"divider_18_2","pinName":"out0","spinsearch":"divider_18_2:out0"},"signal":"DIVIDER_18_2_OUT0","name":"DIVIDER_18_2_OUT0","targets":[{"instName":"CBASS_FW0","pinName":"main_SYSCLK0_2_clk","tpinsearch":"CBASS_FW0:main_SYSCLK0_2_clk"}]},{"source":{"instName":"divider_190_2","pinName":"out0","spinsearch":"divider_190_2:out0"},"signal":"DIVIDER_190_2_OUT0","name":"DIVIDER_190_2_OUT0","targets":[{"instName":"MSRAM_256K3","pinName":"vclk_clk","tpinsearch":"MSRAM_256K3:vclk_clk"}]},{"source":{"instName":"divider_191_4","pinName":"out0","spinsearch":"divider_191_4:out0"},"signal":"DIVIDER_191_4_OUT0","name":"DIVIDER_191_4_OUT0","targets":[{"instName":"MSRAM_256K4","pinName":"cclk_clk","tpinsearch":"MSRAM_256K4:cclk_clk"}]},{"source":{"instName":"divider_192_2","pinName":"out0","spinsearch":"divider_192_2:out0"},"signal":"DIVIDER_192_2_OUT0","name":"DIVIDER_192_2_OUT0","targets":[{"instName":"MSRAM_256K4","pinName":"vclk_clk","tpinsearch":"MSRAM_256K4:vclk_clk"}]},{"source":{"instName":"divider_193_4","pinName":"out0","spinsearch":"divider_193_4:out0"},"signal":"DIVIDER_193_4_OUT0","name":"DIVIDER_193_4_OUT0","targets":[{"instName":"MSRAM_256K5","pinName":"cclk_clk","tpinsearch":"MSRAM_256K5:cclk_clk"}]},{"source":{"instName":"divider_194_2","pinName":"out0","spinsearch":"divider_194_2:out0"},"signal":"DIVIDER_194_2_OUT0","name":"DIVIDER_194_2_OUT0","targets":[{"instName":"MSRAM_256K5","pinName":"vclk_clk","tpinsearch":"MSRAM_256K5:vclk_clk"}]},{"source":{"instName":"divider_195_4","pinName":"out0","spinsearch":"divider_195_4:out0"},"signal":"DIVIDER_195_4_OUT0","name":"DIVIDER_195_4_OUT0","targets":[{"instName":"MSRAM_256K6","pinName":"cclk_clk","tpinsearch":"MSRAM_256K6:cclk_clk"}]},{"source":{"instName":"divider_196_2","pinName":"out0","spinsearch":"divider_196_2:out0"},"signal":"DIVIDER_196_2_OUT0","name":"DIVIDER_196_2_OUT0","targets":[{"instName":"MSRAM_256K6","pinName":"vclk_clk","tpinsearch":"MSRAM_256K6:vclk_clk"}]},{"source":{"instName":"divider_197_4","pinName":"out0","spinsearch":"divider_197_4:out0"},"signal":"DIVIDER_197_4_OUT0","name":"DIVIDER_197_4_OUT0","targets":[{"instName":"MSRAM_256K7","pinName":"cclk_clk","tpinsearch":"MSRAM_256K7:cclk_clk"}]},{"source":{"instName":"divider_198_2","pinName":"out0","spinsearch":"divider_198_2:out0"},"signal":"DIVIDER_198_2_OUT0","name":"DIVIDER_198_2_OUT0","targets":[{"instName":"MSRAM_256K7","pinName":"vclk_clk","tpinsearch":"MSRAM_256K7:vclk_clk"}]},{"source":{"instName":"divider_199_2","pinName":"out0","spinsearch":"divider_199_2:out0"},"signal":"DIVIDER_199_2_OUT0","name":"DIVIDER_199_2_OUT0","targets":[{"instName":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK","pinName":"in0","tpinsearch":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK:in0"}]},{"source":{"instName":"divider_19_4","pinName":"out0","spinsearch":"divider_19_4:out0"},"signal":"DIVIDER_19_4_OUT0","name":"DIVIDER_19_4_OUT0","targets":[{"instName":"CBASS_FW0","pinName":"main_SYSCLK0_4_clk","tpinsearch":"CBASS_FW0:main_SYSCLK0_4_clk"}]},{"source":{"instName":"divider_1_5","pinName":"out0","spinsearch":"divider_1_5:out0"},"signal":"DIVIDER_1_5_OUT0","name":"DIVIDER_1_5_OUT0","targets":[{"instName":"CLKOUT_CTRL","pinName":"in0","tpinsearch":"CLKOUT_CTRL:in0"}]},{"source":{"instName":"divider_200_4","pinName":"out0","spinsearch":"divider_200_4:out0"},"signal":"DIVIDER_200_4_OUT0","name":"DIVIDER_200_4_OUT0","targets":[{"instName":"PDMA0","pinName":"vclk","tpinsearch":"PDMA0:vclk"}]},{"source":{"instName":"divider_201_4","pinName":"out0","spinsearch":"divider_201_4:out0"},"signal":"DIVIDER_201_4_OUT0","name":"DIVIDER_201_4_OUT0","targets":[{"instName":"PDMA1","pinName":"vclk","tpinsearch":"PDMA1:vclk"}]},{"source":{"instName":"divider_202_4","pinName":"out0","spinsearch":"divider_202_4:out0"},"signal":"DIVIDER_202_4_OUT0","name":"DIVIDER_202_4_OUT0","targets":[{"instName":"PSRAMECC0","pinName":"ficlk","tpinsearch":"PSRAMECC0:ficlk"}]},{"source":{"instName":"divider_203_2","pinName":"out0","spinsearch":"divider_203_2:out0"},"signal":"DIVIDER_203_2_OUT0","name":"DIVIDER_203_2_OUT0","targets":[{"instName":"ROM0","pinName":"ficlk","tpinsearch":"ROM0:ficlk"}]},{"source":{"instName":"divider_204_4","pinName":"out0","spinsearch":"divider_204_4:out0"},"signal":"DIVIDER_204_4_OUT0","name":"DIVIDER_204_4_OUT0","targets":[{"instName":"LPSC_A53_0__RTI0__ICLK","pinName":"in0","tpinsearch":"LPSC_A53_0__RTI0__ICLK:in0"}]},{"source":{"instName":"divider_205_4","pinName":"out0","spinsearch":"divider_205_4:out0"},"signal":"DIVIDER_205_4_OUT0","name":"DIVIDER_205_4_OUT0","targets":[{"instName":"LPSC_A53_1__RTI1__ICLK","pinName":"in0","tpinsearch":"LPSC_A53_1__RTI1__ICLK:in0"}]},{"source":{"instName":"divider_206_4","pinName":"out0","spinsearch":"divider_206_4:out0"},"signal":"DIVIDER_206_4_OUT0","name":"DIVIDER_206_4_OUT0","targets":[{"instName":"LPSC_PULSAR_0_R5_0__RTI8__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_0__RTI8__ICLK:in0"}]},{"source":{"instName":"divider_207_4","pinName":"out0","spinsearch":"divider_207_4:out0"},"signal":"DIVIDER_207_4_OUT0","name":"DIVIDER_207_4_OUT0","targets":[{"instName":"LPSC_PULSAR_0_R5_1__RTI9__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_1__RTI9__ICLK:in0"}]},{"source":{"instName":"divider_208_4","pinName":"out0","spinsearch":"divider_208_4:out0"},"signal":"DIVIDER_208_4_OUT0","name":"DIVIDER_208_4_OUT0","targets":[{"instName":"LPSC_PULSAR_1_R5_0__RTI10__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_0__RTI10__ICLK:in0"}]},{"source":{"instName":"divider_209_4","pinName":"out0","spinsearch":"divider_209_4:out0"},"signal":"DIVIDER_209_4_OUT0","name":"DIVIDER_209_4_OUT0","targets":[{"instName":"LPSC_PULSAR_1_R5_1__RTI11__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_1__RTI11__ICLK:in0"}]},{"source":{"instName":"divider_210_4","pinName":"out0","spinsearch":"divider_210_4:out0"},"signal":"DIVIDER_210_4_OUT0","name":"DIVIDER_210_4_OUT0","targets":[{"instName":"LPSC_M4F__MCU_RTI0__ICLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_RTI0__ICLK:in0"}]},{"source":{"instName":"divider_211_4","pinName":"out0","spinsearch":"divider_211_4:out0"},"signal":"DIVIDER_211_4_OUT0","name":"DIVIDER_211_4_OUT0","targets":[{"instName":"LPSC_SAUL__SA2_UL0__X1_CLK","pinName":"in0","tpinsearch":"LPSC_SAUL__SA2_UL0__X1_CLK:in0"}]},{"source":{"instName":"divider_212_2","pinName":"out0","spinsearch":"divider_212_2:out0"},"signal":"DIVIDER_212_2_OUT0","name":"DIVIDER_212_2_OUT0","targets":[{"instName":"LPSC_SAUL__SA2_UL0__X2_CLK","pinName":"in0","tpinsearch":"LPSC_SAUL__SA2_UL0__X2_CLK:in0"}]},{"source":{"instName":"divider_216_4","pinName":"out0","spinsearch":"divider_216_4:out0"},"signal":"DIVIDER_216_4_OUT0","name":"DIVIDER_216_4_OUT0","targets":[{"instName":"ECC_AGGR1","pinName":"clk","tpinsearch":"ECC_AGGR1:clk"}]},{"source":{"instName":"divider_217_4","pinName":"out0","spinsearch":"divider_217_4:out0"},"signal":"DIVIDER_217_4_OUT0","name":"DIVIDER_217_4_OUT0","targets":[{"instName":"PSC0","pinName":"clk","tpinsearch":"PSC0:clk"}]},{"source":{"instName":"divider_218_24","pinName":"out0","spinsearch":"divider_218_24:out0"},"signal":"DIVIDER_218_24_OUT0","name":"DIVIDER_218_24_OUT0","targets":[{"instName":"PSC0","pinName":"slow_clk","tpinsearch":"PSC0:slow_clk"}]},{"source":{"instName":"divider_219_2","pinName":"out0","spinsearch":"divider_219_2:out0"},"signal":"DIVIDER_219_2_OUT0","name":"DIVIDER_219_2_OUT0","targets":[{"instName":"MCU_ECC_AGGR0","pinName":"clk","tpinsearch":"MCU_ECC_AGGR0:clk"}]},{"source":{"instName":"divider_21_16","pinName":"out0","spinsearch":"divider_21_16:out0"},"signal":"DIVIDER_21_16_OUT0","name":"DIVIDER_21_16_OUT0","targets":[{"instName":"CBASS_INFRA1","pinName":"main_SYSCLK0_16_clk","tpinsearch":"CBASS_INFRA1:main_SYSCLK0_16_clk"}]},{"source":{"instName":"divider_220_4","pinName":"out0","spinsearch":"divider_220_4:out0"},"signal":"DIVIDER_220_4_OUT0","name":"DIVIDER_220_4_OUT0","targets":[{"instName":"MCU_PSC0","pinName":"clk","tpinsearch":"MCU_PSC0:clk"}]},{"source":{"instName":"divider_221_24","pinName":"out0","spinsearch":"divider_221_24:out0"},"signal":"DIVIDER_221_24_OUT0","name":"DIVIDER_221_24_OUT0","targets":[{"instName":"MCU_PSC0","pinName":"slow_clk","tpinsearch":"MCU_PSC0:slow_clk"}]},{"source":{"instName":"divider_222_4","pinName":"out0","spinsearch":"divider_222_4:out0"},"signal":"DIVIDER_222_4_OUT0","name":"DIVIDER_222_4_OUT0","targets":[{"instName":"ECC_AGGR0","pinName":"clk","tpinsearch":"ECC_AGGR0:clk"}]},{"source":{"instName":"divider_223_4","pinName":"out0","spinsearch":"divider_223_4:out0"},"signal":"DIVIDER_223_4_OUT0","name":"DIVIDER_223_4_OUT0","targets":[{"instName":"MCU_TIMEOUT0","pinName":"clk","tpinsearch":"MCU_TIMEOUT0:clk"}]},{"source":{"instName":"divider_224_10","pinName":"out0","spinsearch":"divider_224_10:out0"},"signal":"DIVIDER_224_10_OUT0","name":"DIVIDER_224_10_OUT0","targets":[{"instName":"MCSPI0","pinName":"fclk","tpinsearch":"MCSPI0:fclk"}]},{"source":{"instName":"divider_225_4","pinName":"out0","spinsearch":"divider_225_4:out0"},"signal":"DIVIDER_225_4_OUT0","name":"DIVIDER_225_4_OUT0","targets":[{"instName":"MCSPI0","pinName":"iclk","tpinsearch":"MCSPI0:iclk"}]},{"source":{"instName":"divider_226_10","pinName":"out0","spinsearch":"divider_226_10:out0"},"signal":"DIVIDER_226_10_OUT0","name":"DIVIDER_226_10_OUT0","targets":[{"instName":"MCSPI1","pinName":"fclk","tpinsearch":"MCSPI1:fclk"}]},{"source":{"instName":"divider_227_4","pinName":"out0","spinsearch":"divider_227_4:out0"},"signal":"DIVIDER_227_4_OUT0","name":"DIVIDER_227_4_OUT0","targets":[{"instName":"MCSPI1","pinName":"iclk","tpinsearch":"MCSPI1:iclk"}]},{"source":{"instName":"divider_228_10","pinName":"out0","spinsearch":"divider_228_10:out0"},"signal":"DIVIDER_228_10_OUT0","name":"DIVIDER_228_10_OUT0","targets":[{"instName":"MCSPI2","pinName":"fclk","tpinsearch":"MCSPI2:fclk"}]},{"source":{"instName":"divider_229_4","pinName":"out0","spinsearch":"divider_229_4:out0"},"signal":"DIVIDER_229_4_OUT0","name":"DIVIDER_229_4_OUT0","targets":[{"instName":"MCSPI2","pinName":"iclk","tpinsearch":"MCSPI2:iclk"}]},{"source":{"instName":"divider_22_2","pinName":"out0","spinsearch":"divider_22_2:out0"},"signal":"DIVIDER_22_2_OUT0","name":"DIVIDER_22_2_OUT0","targets":[{"instName":"CBASS_INFRA1","pinName":"main_SYSCLK0_2_clk","tpinsearch":"CBASS_INFRA1:main_SYSCLK0_2_clk"}]},{"source":{"instName":"divider_230_10","pinName":"out0","spinsearch":"divider_230_10:out0"},"signal":"DIVIDER_230_10_OUT0","name":"DIVIDER_230_10_OUT0","targets":[{"instName":"MCSPI3","pinName":"fclk","tpinsearch":"MCSPI3:fclk"}]},{"source":{"instName":"divider_231_4","pinName":"out0","spinsearch":"divider_231_4:out0"},"signal":"DIVIDER_231_4_OUT0","name":"DIVIDER_231_4_OUT0","targets":[{"instName":"MCSPI3","pinName":"iclk","tpinsearch":"MCSPI3:iclk"}]},{"source":{"instName":"divider_232_10","pinName":"out0","spinsearch":"divider_232_10:out0"},"signal":"DIVIDER_232_10_OUT0","name":"DIVIDER_232_10_OUT0","targets":[{"instName":"MCSPI4","pinName":"fclk","tpinsearch":"MCSPI4:fclk"}]},{"source":{"instName":"divider_233_4","pinName":"out0","spinsearch":"divider_233_4:out0"},"signal":"DIVIDER_233_4_OUT0","name":"DIVIDER_233_4_OUT0","targets":[{"instName":"MCSPI4","pinName":"iclk","tpinsearch":"MCSPI4:iclk"}]},{"source":{"instName":"divider_234_8","pinName":"out0","spinsearch":"divider_234_8:out0"},"signal":"DIVIDER_234_8_OUT0","name":"DIVIDER_234_8_OUT0","targets":[{"instName":"MCU_MCSPI0","pinName":"fclk","tpinsearch":"MCU_MCSPI0:fclk"}]},{"source":{"instName":"divider_235_4","pinName":"out0","spinsearch":"divider_235_4:out0"},"signal":"DIVIDER_235_4_OUT0","name":"DIVIDER_235_4_OUT0","targets":[{"instName":"MCU_MCSPI0","pinName":"iclk","tpinsearch":"MCU_MCSPI0:iclk"}]},{"source":{"instName":"divider_236_8","pinName":"out0","spinsearch":"divider_236_8:out0"},"signal":"DIVIDER_236_8_OUT0","name":"DIVIDER_236_8_OUT0","targets":[{"instName":"MCU_MCSPI1","pinName":"fclk","tpinsearch":"MCU_MCSPI1:fclk"}]},{"source":{"instName":"divider_237_4","pinName":"out0","spinsearch":"divider_237_4:out0"},"signal":"DIVIDER_237_4_OUT0","name":"DIVIDER_237_4_OUT0","targets":[{"instName":"MCU_MCSPI1","pinName":"iclk","tpinsearch":"MCU_MCSPI1:iclk"}]},{"source":{"instName":"divider_238_4","pinName":"out0","spinsearch":"divider_238_4:out0"},"signal":"DIVIDER_238_4_OUT0","name":"DIVIDER_238_4_OUT0","targets":[{"instName":"SPINLOCK0","pinName":"ficlk","tpinsearch":"SPINLOCK0:ficlk"}]},{"source":{"instName":"divider_239_2","pinName":"out0","spinsearch":"divider_239_2:out0"},"signal":"DIVIDER_239_2_OUT0","name":"DIVIDER_239_2_OUT0","targets":[{"instName":"TIMERMGR0","pinName":"vclk_clk","tpinsearch":"TIMERMGR0:vclk_clk"}]},{"source":{"instName":"divider_23_4","pinName":"out0","spinsearch":"divider_23_4:out0"},"signal":"DIVIDER_23_4_OUT0","name":"DIVIDER_23_4_OUT0","targets":[{"instName":"CBASS_INFRA1","pinName":"main_SYSCLK0_4_clk","tpinsearch":"CBASS_INFRA1:main_SYSCLK0_4_clk"}]},{"source":{"instName":"divider_240_4","pinName":"out0","spinsearch":"divider_240_4:out0"},"signal":"DIVIDER_240_4_OUT0","name":"DIVIDER_240_4_OUT0","targets":[{"instName":"UART0","pinName":"iclk","tpinsearch":"UART0:iclk"}]},{"source":{"instName":"divider_241_4","pinName":"out0","spinsearch":"divider_241_4:out0"},"signal":"DIVIDER_241_4_OUT0","name":"DIVIDER_241_4_OUT0","targets":[{"instName":"UART1","pinName":"iclk","tpinsearch":"UART1:iclk"}]},{"source":{"instName":"divider_242_4","pinName":"out0","spinsearch":"divider_242_4:out0"},"signal":"DIVIDER_242_4_OUT0","name":"DIVIDER_242_4_OUT0","targets":[{"instName":"UART2","pinName":"iclk","tpinsearch":"UART2:iclk"}]},{"source":{"instName":"divider_243_4","pinName":"out0","spinsearch":"divider_243_4:out0"},"signal":"DIVIDER_243_4_OUT0","name":"DIVIDER_243_4_OUT0","targets":[{"instName":"UART3","pinName":"iclk","tpinsearch":"UART3:iclk"}]},{"source":{"instName":"divider_244_4","pinName":"out0","spinsearch":"divider_244_4:out0"},"signal":"DIVIDER_244_4_OUT0","name":"DIVIDER_244_4_OUT0","targets":[{"instName":"UART4","pinName":"iclk","tpinsearch":"UART4:iclk"}]},{"source":{"instName":"divider_245_4","pinName":"out0","spinsearch":"divider_245_4:out0"},"signal":"DIVIDER_245_4_OUT0","name":"DIVIDER_245_4_OUT0","targets":[{"instName":"UART5","pinName":"iclk","tpinsearch":"UART5:iclk"}]},{"source":{"instName":"divider_246_4","pinName":"out0","spinsearch":"divider_246_4:out0"},"signal":"DIVIDER_246_4_OUT0","name":"DIVIDER_246_4_OUT0","targets":[{"instName":"UART6","pinName":"iclk","tpinsearch":"UART6:iclk"}]},{"source":{"instName":"divider_247_4","pinName":"out0","spinsearch":"divider_247_4:out0"},"signal":"DIVIDER_247_4_OUT0","name":"DIVIDER_247_4_OUT0","targets":[{"instName":"MCU_UART0","pinName":"iclk","tpinsearch":"MCU_UART0:iclk"}]},{"source":{"instName":"divider_248_4","pinName":"out0","spinsearch":"divider_248_4:out0"},"signal":"DIVIDER_248_4_OUT0","name":"DIVIDER_248_4_OUT0","targets":[{"instName":"MCU_UART1","pinName":"iclk","tpinsearch":"MCU_UART1:iclk"}]},{"source":{"instName":"divider_249_2","pinName":"out0","spinsearch":"divider_249_2:out0"},"signal":"DIVIDER_249_2_OUT0","name":"DIVIDER_249_2_OUT0","targets":[{"instName":"USB0","pinName":"aclk_clk","tpinsearch":"USB0:aclk_clk"}]},{"source":{"instName":"divider_250_4","pinName":"out0","spinsearch":"divider_250_4:out0"},"signal":"DIVIDER_250_4_OUT0","name":"DIVIDER_250_4_OUT0","targets":[{"instName":"USB0","pinName":"pclk_clk","tpinsearch":"USB0:pclk_clk"}]},{"source":{"instName":"divider_251_4","pinName":"out0","spinsearch":"divider_251_4:out0"},"signal":"DIVIDER_251_4_OUT0","name":"DIVIDER_251_4_OUT0","targets":[{"instName":"USB0","pinName":"usb2_apb_pclk_clk","tpinsearch":"USB0:usb2_apb_pclk_clk"}]},{"source":{"instName":"divider_252_4","pinName":"out0","spinsearch":"divider_252_4:out0"},"signal":"DIVIDER_252_4_OUT0","name":"DIVIDER_252_4_OUT0","targets":[{"instName":"LPSC_SERDES_0__SERDES_10G0__CLK","pinName":"in0","tpinsearch":"LPSC_SERDES_0__SERDES_10G0__CLK:in0"}]},{"source":{"instName":"divider_26_2","pinName":"out0","spinsearch":"divider_26_2:out0"},"signal":"DIVIDER_26_2_OUT0","name":"DIVIDER_26_2_OUT0","targets":[{"instName":"MCU_CBASS0","pinName":"MCU_SYSCLK0_2_clk","tpinsearch":"MCU_CBASS0:MCU_SYSCLK0_2_clk"}]},{"source":{"instName":"divider_27_4","pinName":"out0","spinsearch":"divider_27_4:out0"},"signal":"DIVIDER_27_4_OUT0","name":"DIVIDER_27_4_OUT0","targets":[{"instName":"MCU_CBASS0","pinName":"MCU_SYSCLK0_4_clk","tpinsearch":"MCU_CBASS0:MCU_SYSCLK0_4_clk"}]},{"source":{"instName":"divider_28_4","pinName":"out0","spinsearch":"divider_28_4:out0"},"signal":"DIVIDER_28_4_OUT0","name":"DIVIDER_28_4_OUT0","targets":[{"instName":"MCU_CTRL_MMR0","pinName":"vbusp_clk","tpinsearch":"MCU_CTRL_MMR0:vbusp_clk"}]},{"source":{"instName":"divider_2_10","pinName":"out0","spinsearch":"divider_2_10:out0"},"signal":"DIVIDER_2_10_OUT0","name":"DIVIDER_2_10_OUT0","targets":[{"instName":"CLKOUT_CTRL","pinName":"in1","tpinsearch":"CLKOUT_CTRL:in1"}]},{"source":{"instName":"divider_31_4","pinName":"out0","spinsearch":"divider_31_4:out0"},"signal":"DIVIDER_31_4_OUT0","name":"DIVIDER_31_4_OUT0","targets":[{"instName":"TIMESYNC_EVENT_INTROUTER0","pinName":"intr_clk","tpinsearch":"TIMESYNC_EVENT_INTROUTER0:intr_clk"}]},{"source":{"instName":"divider_32_4","pinName":"out0","spinsearch":"divider_32_4:out0"},"signal":"DIVIDER_32_4_OUT0","name":"DIVIDER_32_4_OUT0","targets":[{"instName":"PADCFG_CTRL0","pinName":"vbusp_clk","tpinsearch":"PADCFG_CTRL0:vbusp_clk"}]},{"source":{"instName":"divider_33_4","pinName":"out0","spinsearch":"divider_33_4:out0"},"signal":"DIVIDER_33_4_OUT0","name":"DIVIDER_33_4_OUT0","targets":[{"instName":"MCU_PADCFG_CTRL0","pinName":"vbusp_clk","tpinsearch":"MCU_PADCFG_CTRL0:vbusp_clk"}]},{"source":{"instName":"divider_34_2","pinName":"out0","spinsearch":"divider_34_2:out0"},"signal":"DIVIDER_34_2_OUT0","name":"DIVIDER_34_2_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK:in0"}]},{"source":{"instName":"divider_35_10","pinName":"out0","spinsearch":"divider_35_10:out0"},"signal":"DIVIDER_35_10_OUT0","name":"DIVIDER_35_10_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK:in0"}]},{"source":{"instName":"divider_36_10","pinName":"out0","spinsearch":"divider_36_10:out0"},"signal":"DIVIDER_36_10_OUT0","name":"DIVIDER_36_10_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK:in0"}]},{"source":{"instName":"divider_37_10","pinName":"out0","spinsearch":"divider_37_10:out0"},"signal":"DIVIDER_37_10_OUT0","name":"DIVIDER_37_10_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK:in0"}]},{"source":{"instName":"divider_38_10","pinName":"out0","spinsearch":"divider_38_10:out0"},"signal":"DIVIDER_38_10_OUT0","name":"DIVIDER_38_10_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK:in0"}]},{"source":{"instName":"divider_39_2","pinName":"out0","spinsearch":"divider_39_2:out0"},"signal":"DIVIDER_39_2_OUT0","name":"DIVIDER_39_2_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK:in0"}]},{"source":{"instName":"divider_40_5","pinName":"out0","spinsearch":"divider_40_5:out0"},"signal":"DIVIDER_40_5_OUT0","name":"DIVIDER_40_5_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK:in0"}]},{"source":{"instName":"divider_41_50","pinName":"out0","spinsearch":"divider_41_50:out0"},"signal":"DIVIDER_41_50_OUT0","name":"DIVIDER_41_50_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK:in0"}]},{"source":{"instName":"divider_42_2","pinName":"out0","spinsearch":"divider_42_2:out0"},"signal":"DIVIDER_42_2_OUT0","name":"DIVIDER_42_2_OUT0","targets":[{"instName":"CPT2_AGGR0","pinName":"ficlk","tpinsearch":"CPT2_AGGR0:ficlk"}]},{"source":{"instName":"divider_5_4","pinName":"out0","spinsearch":"divider_5_4:out0"},"signal":"DIVIDER_5_4_OUT0","name":"DIVIDER_5_4_OUT0","targets":[{"instName":"MAIN_EFUSE_CLKSEL","pinName":"in1","tpinsearch":"MAIN_EFUSE_CLKSEL:in1"}]},{"source":{"instName":"divider_6_2","pinName":"out0","spinsearch":"divider_6_2:out0"},"signal":"DIVIDER_6_2_OUT0","name":"DIVIDER_6_2_OUT0","targets":[{"instName":"MCU_M4FSS_CLKSEL","pinName":"in1","tpinsearch":"MCU_M4FSS_CLKSEL:in1"}]},{"source":{"instName":"divider_78_2","pinName":"out0","spinsearch":"divider_78_2:out0"},"signal":"DIVIDER_78_2_OUT0","name":"DIVIDER_78_2_OUT0","targets":[{"instName":"DCC0","pinName":"dcc_input10_clk","tpinsearch":"DCC0:dcc_input10_clk"}]},{"source":{"instName":"divider_79_4","pinName":"out0","spinsearch":"divider_79_4:out0"},"signal":"DIVIDER_79_4_OUT0","name":"DIVIDER_79_4_OUT0","targets":[{"instName":"DCC0","pinName":"ficlk","tpinsearch":"DCC0:ficlk"}]},{"source":{"instName":"divider_7_2","pinName":"out0","spinsearch":"divider_7_2:out0"},"signal":"DIVIDER_7_2_OUT0","name":"DIVIDER_7_2_OUT0","targets":[{"instName":"ADC0","pinName":"vbus_clk","tpinsearch":"ADC0:vbus_clk"}]},{"source":{"instName":"divider_80_4","pinName":"out0","spinsearch":"divider_80_4:out0"},"signal":"DIVIDER_80_4_OUT0","name":"DIVIDER_80_4_OUT0","targets":[{"instName":"DCC1","pinName":"dcc_input10_clk","tpinsearch":"DCC1:dcc_input10_clk"}]},{"source":{"instName":"divider_81_4","pinName":"out0","spinsearch":"divider_81_4:out0"},"signal":"DIVIDER_81_4_OUT0","name":"DIVIDER_81_4_OUT0","targets":[{"instName":"DCC1","pinName":"ficlk","tpinsearch":"DCC1:ficlk"}]},{"source":{"instName":"divider_82_2","pinName":"out0","spinsearch":"divider_82_2:out0"},"signal":"DIVIDER_82_2_OUT0","name":"DIVIDER_82_2_OUT0","targets":[{"instName":"DCC2","pinName":"dcc_clksrc1_clk","tpinsearch":"DCC2:dcc_clksrc1_clk"}]},{"source":{"instName":"divider_83_2","pinName":"out0","spinsearch":"divider_83_2:out0"},"signal":"DIVIDER_83_2_OUT0","name":"DIVIDER_83_2_OUT0","targets":[{"instName":"DCC2","pinName":"dcc_clksrc5_clk","tpinsearch":"DCC2:dcc_clksrc5_clk"}]},{"source":{"instName":"divider_84_4","pinName":"out0","spinsearch":"divider_84_4:out0"},"signal":"DIVIDER_84_4_OUT0","name":"DIVIDER_84_4_OUT0","targets":[{"instName":"DCC2","pinName":"dcc_input10_clk","tpinsearch":"DCC2:dcc_input10_clk"}]},{"source":{"instName":"divider_85_4","pinName":"out0","spinsearch":"divider_85_4:out0"},"signal":"DIVIDER_85_4_OUT0","name":"DIVIDER_85_4_OUT0","targets":[{"instName":"DCC2","pinName":"ficlk","tpinsearch":"DCC2:ficlk"}]},{"source":{"instName":"divider_87_4","pinName":"out0","spinsearch":"divider_87_4:out0"},"signal":"DIVIDER_87_4_OUT0","name":"DIVIDER_87_4_OUT0","targets":[{"instName":"DCC3","pinName":"dcc_clksrc6_clk","tpinsearch":"DCC3:dcc_clksrc6_clk"}]},{"source":{"instName":"divider_88_4","pinName":"out0","spinsearch":"divider_88_4:out0"},"signal":"DIVIDER_88_4_OUT0","name":"DIVIDER_88_4_OUT0","targets":[{"instName":"DCC3","pinName":"dcc_input10_clk","tpinsearch":"DCC3:dcc_input10_clk"}]},{"source":{"instName":"divider_89_4","pinName":"out0","spinsearch":"divider_89_4:out0"},"signal":"DIVIDER_89_4_OUT0","name":"DIVIDER_89_4_OUT0","targets":[{"instName":"DCC3","pinName":"ficlk","tpinsearch":"DCC3:ficlk"}]},{"source":{"instName":"divider_8_4","pinName":"out0","spinsearch":"divider_8_4:out0"},"signal":"DIVIDER_8_4_OUT0","name":"DIVIDER_8_4_OUT0","targets":[{"instName":"CMP_EVENT_INTROUTER0","pinName":"intr_clk","tpinsearch":"CMP_EVENT_INTROUTER0:intr_clk"}]},{"source":{"instName":"divider_90_4","pinName":"out0","spinsearch":"divider_90_4:out0"},"signal":"DIVIDER_90_4_OUT0","name":"DIVIDER_90_4_OUT0","targets":[{"instName":"DCC4","pinName":"dcc_clksrc5_clk","tpinsearch":"DCC4:dcc_clksrc5_clk"}]},{"source":{"instName":"divider_92_2","pinName":"out0","spinsearch":"divider_92_2:out0"},"signal":"DIVIDER_92_2_OUT0","name":"DIVIDER_92_2_OUT0","targets":[{"instName":"DCC4","pinName":"dcc_input10_clk","tpinsearch":"DCC4:dcc_input10_clk"}]},{"source":{"instName":"divider_93_4","pinName":"out0","spinsearch":"divider_93_4:out0"},"signal":"DIVIDER_93_4_OUT0","name":"DIVIDER_93_4_OUT0","targets":[{"instName":"DCC4","pinName":"ficlk","tpinsearch":"DCC4:ficlk"}]},{"source":{"instName":"divider_95_4","pinName":"out0","spinsearch":"divider_95_4:out0"},"signal":"DIVIDER_95_4_OUT0","name":"DIVIDER_95_4_OUT0","targets":[{"instName":"DCC5","pinName":"ficlk","tpinsearch":"DCC5:ficlk"}]},{"source":{"instName":"divider_96_2","pinName":"out0","spinsearch":"divider_96_2:out0"},"signal":"DIVIDER_96_2_OUT0","name":"DIVIDER_96_2_OUT0","targets":[{"instName":"MCU_DCC0","pinName":"dcc_input10_clk","tpinsearch":"MCU_DCC0:dcc_input10_clk"}]},{"source":{"instName":"divider_97_4","pinName":"out0","spinsearch":"divider_97_4:out0"},"signal":"DIVIDER_97_4_OUT0","name":"DIVIDER_97_4_OUT0","targets":[{"instName":"MCU_DCC0","pinName":"ficlk","tpinsearch":"MCU_DCC0:ficlk"}]},{"source":{"instName":"divider_98_2","pinName":"out0","spinsearch":"divider_98_2:out0"},"signal":"DIVIDER_98_2_OUT0","name":"DIVIDER_98_2_OUT0","targets":[{"instName":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK","pinName":"in0","tpinsearch":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK:in0"}]},{"source":{"instName":"PINFUNCTION_EXT_REFCLK1in","pinName":"EXT_REFCLK1","spinsearch":"PINFUNCTION_EXT_REFCLK1in:EXT_REFCLK1"},"signal":"EXT_REFCLK1","name":"EXT_REFCLK1","targets":[{"instName":"DCC0","pinName":"dcc_clksrc5_clk","tpinsearch":"DCC0:dcc_clksrc5_clk"},{"instName":"DCC0","pinName":"dcc_input01_clk","tpinsearch":"DCC0:dcc_input01_clk"},{"instName":"DCC1","pinName":"dcc_input01_clk","tpinsearch":"DCC1:dcc_input01_clk"},{"instName":"DCC2","pinName":"dcc_input01_clk","tpinsearch":"DCC2:dcc_input01_clk"},{"instName":"DCC3","pinName":"dcc_input01_clk","tpinsearch":"DCC3:dcc_input01_clk"},{"instName":"DCC4","pinName":"dcc_input01_clk","tpinsearch":"DCC4:dcc_input01_clk"},{"instName":"DCC5","pinName":"dcc_input01_clk","tpinsearch":"DCC5:dcc_input01_clk"},{"instName":"MAIN_ADC_clk_sel","pinName":"in3","tpinsearch":"MAIN_ADC_clk_sel:in3"},{"instName":"MAIN_CPTS_CLK_SEL","pinName":"in5","tpinsearch":"MAIN_CPTS_CLK_SEL:in5"},{"instName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","pinName":"in5","tpinsearch":"MAIN_CP_GEMAC_CPTS_CLK_SEL:in5"},{"instName":"MAIN_GTCCLK_SEL","pinName":"in5","tpinsearch":"MAIN_GTCCLK_SEL:in5"},{"instName":"MAIN_ICSSG0_IEPCLK_SEL","pinName":"in5","tpinsearch":"MAIN_ICSSG0_IEPCLK_SEL:in5"},{"instName":"MAIN_ICSSG1_IEPCLK_SEL","pinName":"in5","tpinsearch":"MAIN_ICSSG1_IEPCLK_SEL:in5"},{"instName":"MAIN_MCAN0_CLK_SEL","pinName":"in2","tpinsearch":"MAIN_MCAN0_CLK_SEL:in2"},{"instName":"MAIN_MCAN1_CLK_SEL","pinName":"in2","tpinsearch":"MAIN_MCAN1_CLK_SEL:in2"},{"instName":"MAIN_PCIE0_CPTS_CLK_SEL","pinName":"in5_0","tpinsearch":"MAIN_PCIE0_CPTS_CLK_SEL:in5_0"},{"instName":"MAIN_SERDES0_CORE_REFCLK_SEL","pinName":"in1","tpinsearch":"MAIN_SERDES0_CORE_REFCLK_SEL:in1"},{"instName":"MCU_DCC0","pinName":"dcc_input01_clk","tpinsearch":"MCU_DCC0:dcc_input01_clk"}]},{"source":{"instName":"FSITX0","pinName":"fsi_tx_ck","spinsearch":"FSITX0:fsi_tx_ck"},"signal":"FSITX0_FSI_TX_CK","name":"FSITX0_FSI_TX_CK","targets":[{"instName":"FSIRX0","pinName":"fsi_rx_lpbk_ck","tpinsearch":"FSIRX0:fsi_rx_lpbk_ck"},{"instName":"FSIRX1","pinName":"fsi_rx_lpbk_ck","tpinsearch":"FSIRX1:fsi_rx_lpbk_ck"},{"instName":"FSIRX2","pinName":"fsi_rx_lpbk_ck","tpinsearch":"FSIRX2:fsi_rx_lpbk_ck"}]},{"source":{"instName":"FSITX1","pinName":"fsi_tx_ck","spinsearch":"FSITX1:fsi_tx_ck"},"signal":"FSITX1_FSI_TX_CK","name":"FSITX1_FSI_TX_CK","targets":[{"instName":"FSIRX3","pinName":"fsi_rx_lpbk_ck","tpinsearch":"FSIRX3:fsi_rx_lpbk_ck"},{"instName":"FSIRX4","pinName":"fsi_rx_lpbk_ck","tpinsearch":"FSIRX4:fsi_rx_lpbk_ck"},{"instName":"FSIRX5","pinName":"fsi_rx_lpbk_ck","tpinsearch":"FSIRX5:fsi_rx_lpbk_ck"}]},{"source":{"instName":"GLUELOGIC_MAIN_TIEOFF_LOW","pinName":"0","spinsearch":"GLUELOGIC_MAIN_TIEOFF_LOW:0"},"signal":"GLUELOGIC_MAIN_TIEOFF_LOW_0","name":"GLUELOGIC_MAIN_TIEOFF_LOW_0","targets":[{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK:in0"},{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK:in0"},{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK:in0"},{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK:in0"},{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK:in0"},{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in1","tpinsearch":"MCU_OBSCLK_MUX_SEL:in1"}]},{"source":{"instName":"GLUELOGIC_RCOSC","pinName":"clk_32k_rc","spinsearch":"GLUELOGIC_RCOSC:clk_32k_rc"},"signal":"GLUELOGIC_RCOSC_CLK_32K_RC","name":"GLUELOGIC_RCOSC_CLK_32K_RC","targets":[{"instName":"RCOSC_32KHz_GEN_DIV3","pinName":"in0","tpinsearch":"RCOSC_32KHz_GEN_DIV3:in0"}]},{"source":{"instName":"MAIN_GPMC_FCLK_SEL","pinName":"out0","spinsearch":"MAIN_GPMC_FCLK_SEL:out0"},"signal":"GPMC_FCLK","name":"GPMC_FCLK","targets":[{"instName":"DCC4","pinName":"dcc_clksrc0_clk","tpinsearch":"DCC4:dcc_clksrc0_clk"},{"instName":"LPSC_GPMC__GPMC0__FICLK","pinName":"in0","tpinsearch":"LPSC_GPMC__GPMC0__FICLK:in0"}]},{"source":{"instName":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION","pinName":"HFOSC0_CLKOUT","spinsearch":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION:HFOSC0_CLKOUT"},"signal":"HFOSC0_CLKOUT","name":"HFOSC0_CLKOUT","targets":[{"instName":"DCC0","pinName":"dcc_clksrc4_clk","tpinsearch":"DCC0:dcc_clksrc4_clk"},{"instName":"DCC0","pinName":"dcc_input00_clk","tpinsearch":"DCC0:dcc_input00_clk"},{"instName":"DCC1","pinName":"dcc_input00_clk","tpinsearch":"DCC1:dcc_input00_clk"},{"instName":"DCC2","pinName":"dcc_input00_clk","tpinsearch":"DCC2:dcc_input00_clk"},{"instName":"DCC3","pinName":"dcc_input00_clk","tpinsearch":"DCC3:dcc_input00_clk"},{"instName":"DCC4","pinName":"dcc_input00_clk","tpinsearch":"DCC4:dcc_input00_clk"},{"instName":"DCC5","pinName":"dcc_input00_clk","tpinsearch":"DCC5:dcc_input00_clk"},{"instName":"MAIN_ADC_clk_sel","pinName":"in0","tpinsearch":"MAIN_ADC_clk_sel:in0"},{"instName":"MAIN_EFUSE_CLKSEL","pinName":"in0","tpinsearch":"MAIN_EFUSE_CLKSEL:in0"},{"instName":"MAIN_MCAN0_CLK_SEL","pinName":"in3","tpinsearch":"MAIN_MCAN0_CLK_SEL:in3"},{"instName":"MAIN_MCAN1_CLK_SEL","pinName":"in3","tpinsearch":"MAIN_MCAN1_CLK_SEL:in3"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in8","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in8"},{"instName":"MAIN_USB0_REFCLK_SEL","pinName":"in0","tpinsearch":"MAIN_USB0_REFCLK_SEL:in0"},{"instName":"MAIN_WWDTCLK0_SEL","pinName":"in0","tpinsearch":"MAIN_WWDTCLK0_SEL:in0"},{"instName":"MAIN_WWDTCLK1_SEL","pinName":"in0","tpinsearch":"MAIN_WWDTCLK1_SEL:in0"},{"instName":"MAIN_WWDTCLK2_SEL","pinName":"in0","tpinsearch":"MAIN_WWDTCLK2_SEL:in0"},{"instName":"MAIN_WWDTCLK3_SEL","pinName":"in0","tpinsearch":"MAIN_WWDTCLK3_SEL:in0"},{"instName":"MAIN_WWDTCLK4_SEL","pinName":"in0","tpinsearch":"MAIN_WWDTCLK4_SEL:in0"},{"instName":"MAIN_WWDTCLK5_SEL","pinName":"in0","tpinsearch":"MAIN_WWDTCLK5_SEL:in0"},{"instName":"MCU_DCC0","pinName":"dcc_input00_clk","tpinsearch":"MCU_DCC0:dcc_input00_clk"},{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in6","tpinsearch":"MCU_OBSCLK_MUX_SEL:in6"},{"instName":"MCU_PLLCTRL0","pinName":"pll_refclk_clk","tpinsearch":"MCU_PLLCTRL0:pll_refclk_clk"},{"instName":"MCU_WWDTCLK_SEL","pinName":"in0","tpinsearch":"MCU_WWDTCLK_SEL:in0"},{"instName":"MCU_hsdiv0_16fft32","pinName":"vco_clkin_clk","tpinsearch":"MCU_hsdiv0_16fft32:vco_clkin_clk"},{"instName":"MCU_hsdiv4_16fft0","pinName":"fref_clk","tpinsearch":"MCU_hsdiv4_16fft0:fref_clk"},{"instName":"MCU_pllfracf_ssmod_16fft0","pinName":"fref_clk","tpinsearch":"MCU_pllfracf_ssmod_16fft0:fref_clk"},{"instName":"PLLCTRL0","pinName":"pll_refclk_clk","tpinsearch":"PLLCTRL0:pll_refclk_clk"},{"instName":"VTM0","pinName":"fix_ref_clk","tpinsearch":"VTM0:fix_ref_clk"},{"instName":"hsdiv0_16fft12","pinName":"fref_clk","tpinsearch":"hsdiv0_16fft12:fref_clk"},{"instName":"hsdiv0_16fft8","pinName":"fref_clk","tpinsearch":"hsdiv0_16fft8:fref_clk"},{"instName":"hsdiv1_16fft14","pinName":"fref_clk","tpinsearch":"hsdiv1_16fft14:fref_clk"},{"instName":"hsdiv4_16fft0","pinName":"fref_clk","tpinsearch":"hsdiv4_16fft0:fref_clk"},{"instName":"hsdiv4_16fft1","pinName":"fref_clk","tpinsearch":"hsdiv4_16fft1:fref_clk"},{"instName":"hsdiv4_16fft2","pinName":"fref_clk","tpinsearch":"hsdiv4_16fft2:fref_clk"},{"instName":"pllfracf_ssmod_16fft0","pinName":"fref_clk","tpinsearch":"pllfracf_ssmod_16fft0:fref_clk"},{"instName":"pllfracf_ssmod_16fft12","pinName":"fref_clk","tpinsearch":"pllfracf_ssmod_16fft12:fref_clk"},{"instName":"pllfracf_ssmod_16fft14","pinName":"fref_clk","tpinsearch":"pllfracf_ssmod_16fft14:fref_clk"},{"instName":"pllfracf_ssmod_16fft1","pinName":"fref_clk","tpinsearch":"pllfracf_ssmod_16fft1:fref_clk"},{"instName":"pllfracf_ssmod_16fft2","pinName":"fref_clk","tpinsearch":"pllfracf_ssmod_16fft2:fref_clk"},{"instName":"pllfracf_ssmod_16fft8","pinName":"fref_clk","tpinsearch":"pllfracf_ssmod_16fft8:fref_clk"},{"instName":"postdiv1_16fft1","pinName":"fref_clk","tpinsearch":"postdiv1_16fft1:fref_clk"},{"instName":"postdiv4_16ff0","pinName":"fref_clk","tpinsearch":"postdiv4_16ff0:fref_clk"},{"instName":"postdiv4_16ff2","pinName":"fref_clk","tpinsearch":"postdiv4_16ff2:fref_clk"}]},{"source":{"instName":"HFOSC0_32KHz_GEN_DIV8","pinName":"out0","spinsearch":"HFOSC0_32KHz_GEN_DIV8:out0"},"signal":"HFOSC0_CLKOUT_32K","name":"HFOSC0_CLKOUT_32K","targets":[{"instName":"DCC4","pinName":"dcc_clksrc3_clk","tpinsearch":"DCC4:dcc_clksrc3_clk"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in6","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in6"},{"instName":"MAIN_WWDTCLK0_SEL","pinName":"in1","tpinsearch":"MAIN_WWDTCLK0_SEL:in1"},{"instName":"MAIN_WWDTCLK1_SEL","pinName":"in1","tpinsearch":"MAIN_WWDTCLK1_SEL:in1"},{"instName":"MAIN_WWDTCLK2_SEL","pinName":"in1","tpinsearch":"MAIN_WWDTCLK2_SEL:in1"},{"instName":"MAIN_WWDTCLK3_SEL","pinName":"in1","tpinsearch":"MAIN_WWDTCLK3_SEL:in1"},{"instName":"MAIN_WWDTCLK4_SEL","pinName":"in1","tpinsearch":"MAIN_WWDTCLK4_SEL:in1"},{"instName":"MAIN_WWDTCLK5_SEL","pinName":"in1","tpinsearch":"MAIN_WWDTCLK5_SEL:in1"},{"instName":"MCU_DCC0","pinName":"dcc_clksrc6_clk","tpinsearch":"MCU_DCC0:dcc_clksrc6_clk"},{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in7","tpinsearch":"MCU_OBSCLK_MUX_SEL:in7"},{"instName":"MCU_WWDTCLK_SEL","pinName":"in1","tpinsearch":"MCU_WWDTCLK_SEL:in1"}]},{"source":{"instName":"GLUELOGIC_HFOSC0","pinName":"mcu_hfosc0","spinsearch":"GLUELOGIC_HFOSC0:mcu_hfosc0"},"signal":"HFOSC0_CLKOUT_SERDES","name":"HFOSC0_CLKOUT_SERDES","targets":[{"instName":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION","pinName":"HFOSC0_CLK","tpinsearch":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION:HFOSC0_CLK"},{"instName":"MAIN_SERDES0_CORE_REFCLK_SEL","pinName":"in0","tpinsearch":"MAIN_SERDES0_CORE_REFCLK_SEL:in0"},{"instName":"MCU_OBSCLK_OUTMUX_SEL","pinName":"in1","tpinsearch":"MCU_OBSCLK_OUTMUX_SEL:in1"},{"instName":"MCU_hsdiv0_16fft32","pinName":"fref_clk","tpinsearch":"MCU_hsdiv0_16fft32:fref_clk"}]},{"source":{"instName":"LPSC_A53_0","pinName":"out0","spinsearch":"LPSC_A53_0:out0"},"signal":"LPSC_A53_0_OUT0","name":"LPSC_A53_0_OUT0","targets":[{"instName":"LPSC_A53_0_target","pinName":"in0","tpinsearch":"LPSC_A53_0_target:in0"}]},{"source":{"instName":"LPSC_A53_0_source","pinName":"out0","spinsearch":"LPSC_A53_0_source:out0"},"signal":"LPSC_A53_0_SOURCE_OUT0","name":"LPSC_A53_0_SOURCE_OUT0","targets":[{"instName":"LPSC_A53_0","pinName":"in0","tpinsearch":"LPSC_A53_0:in0"}]},{"source":{"instName":"LPSC_A53_0__A53SS0_CORE_0__CLK","pinName":"out0","spinsearch":"LPSC_A53_0__A53SS0_CORE_0__CLK:out0"},"signal":"LPSC_A53_0__A53SS0_CORE_0__CLK_OUT0","name":"LPSC_A53_0__A53SS0_CORE_0__CLK_OUT0","targets":[{"instName":"A53SS0_CORE_0","pinName":"clk","tpinsearch":"A53SS0_CORE_0:clk"}]},{"source":{"instName":"LPSC_A53_0__RTI0__FCLK","pinName":"out0","spinsearch":"LPSC_A53_0__RTI0__FCLK:out0"},"signal":"LPSC_A53_0__RTI0__FCLK_OUT0","name":"LPSC_A53_0__RTI0__FCLK_OUT0","targets":[{"instName":"RTI0","pinName":"fclk","tpinsearch":"RTI0:fclk"}]},{"source":{"instName":"LPSC_A53_0__RTI0__ICLK","pinName":"out0","spinsearch":"LPSC_A53_0__RTI0__ICLK:out0"},"signal":"LPSC_A53_0__RTI0__ICLK_OUT0","name":"LPSC_A53_0__RTI0__ICLK_OUT0","targets":[{"instName":"RTI0","pinName":"iclk","tpinsearch":"RTI0:iclk"}]},{"source":{"instName":"LPSC_A53_1","pinName":"out0","spinsearch":"LPSC_A53_1:out0"},"signal":"LPSC_A53_1_OUT0","name":"LPSC_A53_1_OUT0","targets":[{"instName":"LPSC_A53_1_target","pinName":"in0","tpinsearch":"LPSC_A53_1_target:in0"}]},{"source":{"instName":"LPSC_A53_1_source","pinName":"out0","spinsearch":"LPSC_A53_1_source:out0"},"signal":"LPSC_A53_1_SOURCE_OUT0","name":"LPSC_A53_1_SOURCE_OUT0","targets":[{"instName":"LPSC_A53_1","pinName":"in0","tpinsearch":"LPSC_A53_1:in0"}]},{"source":{"instName":"LPSC_A53_1__A53SS0_CORE_1__CLK","pinName":"out0","spinsearch":"LPSC_A53_1__A53SS0_CORE_1__CLK:out0"},"signal":"LPSC_A53_1__A53SS0_CORE_1__CLK_OUT0","name":"LPSC_A53_1__A53SS0_CORE_1__CLK_OUT0","targets":[{"instName":"A53SS0_CORE_1","pinName":"clk","tpinsearch":"A53SS0_CORE_1:clk"}]},{"source":{"instName":"LPSC_A53_1__RTI1__FCLK","pinName":"out0","spinsearch":"LPSC_A53_1__RTI1__FCLK:out0"},"signal":"LPSC_A53_1__RTI1__FCLK_OUT0","name":"LPSC_A53_1__RTI1__FCLK_OUT0","targets":[{"instName":"RTI1","pinName":"fclk","tpinsearch":"RTI1:fclk"}]},{"source":{"instName":"LPSC_A53_1__RTI1__ICLK","pinName":"out0","spinsearch":"LPSC_A53_1__RTI1__ICLK:out0"},"signal":"LPSC_A53_1__RTI1__ICLK_OUT0","name":"LPSC_A53_1__RTI1__ICLK_OUT0","targets":[{"instName":"RTI1","pinName":"iclk","tpinsearch":"RTI1:iclk"}]},{"source":{"instName":"LPSC_A53_CLUSTER_0","pinName":"out0","spinsearch":"LPSC_A53_CLUSTER_0:out0"},"signal":"LPSC_A53_CLUSTER_0_OUT0","name":"LPSC_A53_CLUSTER_0_OUT0","targets":[{"instName":"LPSC_A53_CLUSTER_0_target","pinName":"in0","tpinsearch":"LPSC_A53_CLUSTER_0_target:in0"}]},{"source":{"instName":"LPSC_A53_CLUSTER_0_PBIST","pinName":"out0","spinsearch":"LPSC_A53_CLUSTER_0_PBIST:out0"},"signal":"LPSC_A53_CLUSTER_0_PBIST_OUT0","name":"LPSC_A53_CLUSTER_0_PBIST_OUT0","targets":[{"instName":"LPSC_A53_CLUSTER_0_PBIST_target","pinName":"in0","tpinsearch":"LPSC_A53_CLUSTER_0_PBIST_target:in0"}]},{"source":{"instName":"LPSC_A53_CLUSTER_0_PBIST_source","pinName":"out0","spinsearch":"LPSC_A53_CLUSTER_0_PBIST_source:out0"},"signal":"LPSC_A53_CLUSTER_0_PBIST_SOURCE_OUT0","name":"LPSC_A53_CLUSTER_0_PBIST_SOURCE_OUT0","targets":[{"instName":"LPSC_A53_CLUSTER_0_PBIST","pinName":"in0","tpinsearch":"LPSC_A53_CLUSTER_0_PBIST:in0"}]},{"source":{"instName":"LPSC_A53_CLUSTER_0_source","pinName":"out0","spinsearch":"LPSC_A53_CLUSTER_0_source:out0"},"signal":"LPSC_A53_CLUSTER_0_SOURCE_OUT0","name":"LPSC_A53_CLUSTER_0_SOURCE_OUT0","targets":[{"instName":"LPSC_A53_CLUSTER_0","pinName":"in0","tpinsearch":"LPSC_A53_CLUSTER_0:in0"}]},{"source":{"instName":"LPSC_CPSW3G","pinName":"out0","spinsearch":"LPSC_CPSW3G:out0"},"signal":"LPSC_CPSW3G_OUT0","name":"LPSC_CPSW3G_OUT0","targets":[{"instName":"LPSC_CPSW3G_target","pinName":"in0","tpinsearch":"LPSC_CPSW3G_target:in0"}]},{"source":{"instName":"LPSC_CPSW3G_source","pinName":"out0","spinsearch":"LPSC_CPSW3G_source:out0"},"signal":"LPSC_CPSW3G_SOURCE_OUT0","name":"LPSC_CPSW3G_SOURCE_OUT0","targets":[{"instName":"LPSC_CPSW3G","pinName":"in0","tpinsearch":"LPSC_CPSW3G:in0"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"cppi_clk_clk","tpinsearch":"CPSW0_in:cppi_clk_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"cpts_rft_clk","tpinsearch":"CPSW0_in:cpts_rft_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"gmii1_mr_clk","tpinsearch":"CPSW0_in:gmii1_mr_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"gmii1_mt_clk","tpinsearch":"CPSW0_in:gmii1_mt_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"gmii2_mr_clk","tpinsearch":"CPSW0_in:gmii2_mr_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"gmii2_mt_clk","tpinsearch":"CPSW0_in:gmii2_mt_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"gmii_rft_clk","tpinsearch":"CPSW0_in:gmii_rft_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"rgmii_mhz_250_clk","tpinsearch":"CPSW0_in:rgmii_mhz_250_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"rgmii_mhz_50_clk","tpinsearch":"CPSW0_in:rgmii_mhz_50_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"rgmii_mhz_5_clk","tpinsearch":"CPSW0_in:rgmii_mhz_5_clk"}]},{"source":{"instName":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK","pinName":"out0","spinsearch":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK:out0"},"signal":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK_OUT0","name":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK_OUT0","targets":[{"instName":"CPSW0_in","pinName":"rmii_mhz_50_clk","tpinsearch":"CPSW0_in:rmii_mhz_50_clk"}]},{"source":{"instName":"LPSC_DEBUGSS","pinName":"out0","spinsearch":"LPSC_DEBUGSS:out0"},"signal":"LPSC_DEBUGSS_OUT0","name":"LPSC_DEBUGSS_OUT0","targets":[{"instName":"LPSC_DEBUGSS_target","pinName":"in0","tpinsearch":"LPSC_DEBUGSS_target:in0"}]},{"source":{"instName":"LPSC_DEBUGSS_source","pinName":"out0","spinsearch":"LPSC_DEBUGSS_source:out0"},"signal":"LPSC_DEBUGSS_SOURCE_OUT0","name":"LPSC_DEBUGSS_SOURCE_OUT0","targets":[{"instName":"LPSC_DEBUGSS","pinName":"in0","tpinsearch":"LPSC_DEBUGSS:in0"}]},{"source":{"instName":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK","pinName":"out0","spinsearch":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK:out0"},"signal":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK_OUT0","name":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK_OUT0","targets":[{"instName":"DEBUGSS_WRAP0","pinName":"atb_clk","tpinsearch":"DEBUGSS_WRAP0:atb_clk"}]},{"source":{"instName":"LPSC_EMIF_CFG_0","pinName":"out0","spinsearch":"LPSC_EMIF_CFG_0:out0"},"signal":"LPSC_EMIF_CFG_0_OUT0","name":"LPSC_EMIF_CFG_0_OUT0","targets":[{"instName":"LPSC_EMIF_CFG_0_target","pinName":"in0","tpinsearch":"LPSC_EMIF_CFG_0_target:in0"}]},{"source":{"instName":"LPSC_EMIF_CFG_0_source","pinName":"out0","spinsearch":"LPSC_EMIF_CFG_0_source:out0"},"signal":"LPSC_EMIF_CFG_0_SOURCE_OUT0","name":"LPSC_EMIF_CFG_0_SOURCE_OUT0","targets":[{"instName":"LPSC_EMIF_CFG_0","pinName":"in0","tpinsearch":"LPSC_EMIF_CFG_0:in0"}]},{"source":{"instName":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK","pinName":"out0","spinsearch":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK:out0"},"signal":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK_OUT0","name":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK_OUT0","targets":[{"instName":"DDR16SS0","pinName":"ddrss_ddr_pll_clk","tpinsearch":"DDR16SS0:ddrss_ddr_pll_clk"}]},{"source":{"instName":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK","pinName":"out0","spinsearch":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK:out0"},"signal":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK_OUT0","name":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK_OUT0","targets":[{"instName":"DDR16SS0","pinName":"pll_ctrl_clk","tpinsearch":"DDR16SS0:pll_ctrl_clk"}]},{"source":{"instName":"LPSC_GPMC","pinName":"out0","spinsearch":"LPSC_GPMC:out0"},"signal":"LPSC_GPMC_OUT0","name":"LPSC_GPMC_OUT0","targets":[{"instName":"LPSC_GPMC_target","pinName":"in0","tpinsearch":"LPSC_GPMC_target:in0"}]},{"source":{"instName":"LPSC_GPMC_source","pinName":"out0","spinsearch":"LPSC_GPMC_source:out0"},"signal":"LPSC_GPMC_SOURCE_OUT0","name":"LPSC_GPMC_SOURCE_OUT0","targets":[{"instName":"LPSC_GPMC","pinName":"in0","tpinsearch":"LPSC_GPMC:in0"}]},{"source":{"instName":"LPSC_GPMC__ELM0__FICLK","pinName":"out0","spinsearch":"LPSC_GPMC__ELM0__FICLK:out0"},"signal":"LPSC_GPMC__ELM0__FICLK_OUT0","name":"LPSC_GPMC__ELM0__FICLK_OUT0","targets":[{"instName":"ELM0","pinName":"ficlk","tpinsearch":"ELM0:ficlk"}]},{"source":{"instName":"LPSC_GPMC__GPMC0__FICLK","pinName":"out0","spinsearch":"LPSC_GPMC__GPMC0__FICLK:out0"},"signal":"LPSC_GPMC__GPMC0__FICLK_OUT0","name":"LPSC_GPMC__GPMC0__FICLK_OUT0","targets":[{"instName":"GPMC0","pinName":"ficlk","tpinsearch":"GPMC0:ficlk"}]},{"source":{"instName":"LPSC_GPMC__GPMC0__ICLK","pinName":"out0","spinsearch":"LPSC_GPMC__GPMC0__ICLK:out0"},"signal":"LPSC_GPMC__GPMC0__ICLK_OUT0","name":"LPSC_GPMC__GPMC0__ICLK_OUT0","targets":[{"instName":"GPMC0","pinName":"iclk","tpinsearch":"GPMC0:iclk"}]},{"source":{"instName":"LPSC_ICSSG_0","pinName":"out0","spinsearch":"LPSC_ICSSG_0:out0"},"signal":"LPSC_ICSSG_0_OUT0","name":"LPSC_ICSSG_0_OUT0","targets":[{"instName":"LPSC_ICSSG_0_target","pinName":"in0","tpinsearch":"LPSC_ICSSG_0_target:in0"}]},{"source":{"instName":"LPSC_ICSSG_0_source","pinName":"out0","spinsearch":"LPSC_ICSSG_0_source:out0"},"signal":"LPSC_ICSSG_0_SOURCE_OUT0","name":"LPSC_ICSSG_0_SOURCE_OUT0","targets":[{"instName":"LPSC_ICSSG_0","pinName":"in0","tpinsearch":"LPSC_ICSSG_0:in0"}]},{"source":{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK:out0"},"signal":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK_OUT0","name":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK_OUT0","targets":[{"instName":"PRU_ICSSG0","pinName":"iep_clk","tpinsearch":"PRU_ICSSG0:iep_clk"}]},{"source":{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK:out0"},"signal":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK_OUT0","name":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK_OUT0","targets":[{"instName":"PRU_ICSSG0","pinName":"rgmii_mhz_250_clk","tpinsearch":"PRU_ICSSG0:rgmii_mhz_250_clk"}]},{"source":{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK:out0"},"signal":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK_OUT0","name":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK_OUT0","targets":[{"instName":"PRU_ICSSG0","pinName":"rgmii_mhz_50_clk","tpinsearch":"PRU_ICSSG0:rgmii_mhz_50_clk"}]},{"source":{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK:out0"},"signal":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK_OUT0","name":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK_OUT0","targets":[{"instName":"PRU_ICSSG0","pinName":"rgmii_mhz_5_clk","tpinsearch":"PRU_ICSSG0:rgmii_mhz_5_clk"}]},{"source":{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK:out0"},"signal":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK_OUT0","name":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK_OUT0","targets":[{"instName":"PRU_ICSSG0","pinName":"uclk_clk","tpinsearch":"PRU_ICSSG0:uclk_clk"}]},{"source":{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK:out0"},"signal":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK_OUT0","name":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK_OUT0","targets":[{"instName":"PRU_ICSSG0","pinName":"vclk_clk","tpinsearch":"PRU_ICSSG0:vclk_clk"}]},{"source":{"instName":"LPSC_ICSSG_1","pinName":"out0","spinsearch":"LPSC_ICSSG_1:out0"},"signal":"LPSC_ICSSG_1_OUT0","name":"LPSC_ICSSG_1_OUT0","targets":[{"instName":"LPSC_ICSSG_1_target","pinName":"in0","tpinsearch":"LPSC_ICSSG_1_target:in0"}]},{"source":{"instName":"LPSC_ICSSG_1_source","pinName":"out0","spinsearch":"LPSC_ICSSG_1_source:out0"},"signal":"LPSC_ICSSG_1_SOURCE_OUT0","name":"LPSC_ICSSG_1_SOURCE_OUT0","targets":[{"instName":"LPSC_ICSSG_1","pinName":"in0","tpinsearch":"LPSC_ICSSG_1:in0"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"iep_clk","tpinsearch":"PRU_ICSSG1:iep_clk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"rgmii_mhz_250_clk","tpinsearch":"PRU_ICSSG1:rgmii_mhz_250_clk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"rgmii_mhz_50_clk","tpinsearch":"PRU_ICSSG1:rgmii_mhz_50_clk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"rgmii_mhz_5_clk","tpinsearch":"PRU_ICSSG1:rgmii_mhz_5_clk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"serdes0_refclk","tpinsearch":"PRU_ICSSG1:serdes0_refclk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"serdes0_rxclk","tpinsearch":"PRU_ICSSG1:serdes0_rxclk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"serdes0_rxfclk","tpinsearch":"PRU_ICSSG1:serdes0_rxfclk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"serdes0_txfclk","tpinsearch":"PRU_ICSSG1:serdes0_txfclk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"serdes0_txmclk","tpinsearch":"PRU_ICSSG1:serdes0_txmclk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"uclk_clk","tpinsearch":"PRU_ICSSG1:uclk_clk"}]},{"source":{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK","pinName":"out0","spinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK:out0"},"signal":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK_OUT0","name":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK_OUT0","targets":[{"instName":"PRU_ICSSG1","pinName":"vclk_clk","tpinsearch":"PRU_ICSSG1:vclk_clk"}]},{"source":{"instName":"LPSC_M4F","pinName":"out0","spinsearch":"LPSC_M4F:out0"},"signal":"LPSC_M4F_OUT0","name":"LPSC_M4F_OUT0","targets":[{"instName":"LPSC_M4F_target","pinName":"in0","tpinsearch":"LPSC_M4F_target:in0"}]},{"source":{"instName":"LPSC_M4F_source","pinName":"out0","spinsearch":"LPSC_M4F_source:out0"},"signal":"LPSC_M4F_SOURCE_OUT0","name":"LPSC_M4F_SOURCE_OUT0","targets":[{"instName":"LPSC_M4F","pinName":"in0","tpinsearch":"LPSC_M4F:in0"}]},{"source":{"instName":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK:out0"},"signal":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK_OUT0","name":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK_OUT0","targets":[{"instName":"MCU_M4FSS0_CBASS_0","pinName":"ficlk","tpinsearch":"MCU_M4FSS0_CBASS_0:ficlk"}]},{"source":{"instName":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK:out0"},"signal":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK_OUT0","name":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK_OUT0","targets":[{"instName":"MCU_M4FSS0_CORE0","pinName":"vbus_clk","tpinsearch":"MCU_M4FSS0_CORE0:vbus_clk"}]},{"source":{"instName":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK:out0"},"signal":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK_OUT0","name":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK_OUT0","targets":[{"instName":"MCU_M4FSS0_CORTEX_M4F_SS_0","pinName":"vbus_clk","tpinsearch":"MCU_M4FSS0_CORTEX_M4F_SS_0:vbus_clk"}]},{"source":{"instName":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK:out0"},"signal":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK_OUT0","name":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK_OUT0","targets":[{"instName":"MCU_M4FSS0_DRAM_0","pinName":"clk","tpinsearch":"MCU_M4FSS0_DRAM_0:clk"}]},{"source":{"instName":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK:out0"},"signal":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK_OUT0","name":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK_OUT0","targets":[{"instName":"MCU_M4FSS0_ECC_AGGR_0","pinName":"ficlk","tpinsearch":"MCU_M4FSS0_ECC_AGGR_0:ficlk"}]},{"source":{"instName":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK:out0"},"signal":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK_OUT0","name":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK_OUT0","targets":[{"instName":"MCU_M4FSS0_IRAM_0","pinName":"clk","tpinsearch":"MCU_M4FSS0_IRAM_0:clk"}]},{"source":{"instName":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK:out0"},"signal":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK_OUT0","name":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK_OUT0","targets":[{"instName":"MCU_M4FSS0_RAT_0","pinName":"clk","tpinsearch":"MCU_M4FSS0_RAT_0:clk"}]},{"source":{"instName":"LPSC_M4F__MCU_RTI0__FCLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_RTI0__FCLK:out0"},"signal":"LPSC_M4F__MCU_RTI0__FCLK_OUT0","name":"LPSC_M4F__MCU_RTI0__FCLK_OUT0","targets":[{"instName":"MCU_RTI0","pinName":"fclk","tpinsearch":"MCU_RTI0:fclk"}]},{"source":{"instName":"LPSC_M4F__MCU_RTI0__ICLK","pinName":"out0","spinsearch":"LPSC_M4F__MCU_RTI0__ICLK:out0"},"signal":"LPSC_M4F__MCU_RTI0__ICLK_OUT0","name":"LPSC_M4F__MCU_RTI0__ICLK_OUT0","targets":[{"instName":"MCU_RTI0","pinName":"iclk","tpinsearch":"MCU_RTI0:iclk"}]},{"source":{"instName":"LPSC_MAIN_PBIST","pinName":"out0","spinsearch":"LPSC_MAIN_PBIST:out0"},"signal":"LPSC_MAIN_PBIST_OUT0","name":"LPSC_MAIN_PBIST_OUT0","targets":[{"instName":"LPSC_MAIN_PBIST_target","pinName":"in0","tpinsearch":"LPSC_MAIN_PBIST_target:in0"}]},{"source":{"instName":"LPSC_MAIN_PBIST_source","pinName":"out0","spinsearch":"LPSC_MAIN_PBIST_source:out0"},"signal":"LPSC_MAIN_PBIST_SOURCE_OUT0","name":"LPSC_MAIN_PBIST_SOURCE_OUT0","targets":[{"instName":"LPSC_MAIN_PBIST","pinName":"in0","tpinsearch":"LPSC_MAIN_PBIST:in0"}]},{"source":{"instName":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK","pinName":"out0","spinsearch":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK:out0"},"signal":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK_OUT0","name":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK_OUT0","targets":[{"instName":"PBIST0","pinName":"clk8_clk","tpinsearch":"PBIST0:clk8_clk"}]},{"source":{"instName":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK","pinName":"out0","spinsearch":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK:out0"},"signal":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK_OUT0","name":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK_OUT0","targets":[{"instName":"PBIST1","pinName":"clk8_clk","tpinsearch":"PBIST1:clk8_clk"}]},{"source":{"instName":"LPSC_MAIN_TEST","pinName":"out0","spinsearch":"LPSC_MAIN_TEST:out0"},"signal":"LPSC_MAIN_TEST_OUT0","name":"LPSC_MAIN_TEST_OUT0","targets":[{"instName":"LPSC_MAIN_TEST_target","pinName":"in0","tpinsearch":"LPSC_MAIN_TEST_target:in0"}]},{"source":{"instName":"LPSC_MAIN_TEST_source","pinName":"out0","spinsearch":"LPSC_MAIN_TEST_source:out0"},"signal":"LPSC_MAIN_TEST_SOURCE_OUT0","name":"LPSC_MAIN_TEST_SOURCE_OUT0","targets":[{"instName":"LPSC_MAIN_TEST","pinName":"in0","tpinsearch":"LPSC_MAIN_TEST:in0"}]},{"source":{"instName":"LPSC_MCAN_0","pinName":"out0","spinsearch":"LPSC_MCAN_0:out0"},"signal":"LPSC_MCAN_0_OUT0","name":"LPSC_MCAN_0_OUT0","targets":[{"instName":"LPSC_MCAN_0_target","pinName":"in0","tpinsearch":"LPSC_MCAN_0_target:in0"}]},{"source":{"instName":"LPSC_MCAN_0_source","pinName":"out0","spinsearch":"LPSC_MCAN_0_source:out0"},"signal":"LPSC_MCAN_0_SOURCE_OUT0","name":"LPSC_MCAN_0_SOURCE_OUT0","targets":[{"instName":"LPSC_MCAN_0","pinName":"in0","tpinsearch":"LPSC_MCAN_0:in0"}]},{"source":{"instName":"LPSC_MCAN_0__MCAN0__FCLK","pinName":"out0","spinsearch":"LPSC_MCAN_0__MCAN0__FCLK:out0"},"signal":"LPSC_MCAN_0__MCAN0__FCLK_OUT0","name":"LPSC_MCAN_0__MCAN0__FCLK_OUT0","targets":[{"instName":"MCAN0","pinName":"fclk","tpinsearch":"MCAN0:fclk"}]},{"source":{"instName":"LPSC_MCAN_0__MCAN0__ICLK","pinName":"out0","spinsearch":"LPSC_MCAN_0__MCAN0__ICLK:out0"},"signal":"LPSC_MCAN_0__MCAN0__ICLK_OUT0","name":"LPSC_MCAN_0__MCAN0__ICLK_OUT0","targets":[{"instName":"MCAN0","pinName":"iclk","tpinsearch":"MCAN0:iclk"}]},{"source":{"instName":"LPSC_MCAN_1","pinName":"out0","spinsearch":"LPSC_MCAN_1:out0"},"signal":"LPSC_MCAN_1_OUT0","name":"LPSC_MCAN_1_OUT0","targets":[{"instName":"LPSC_MCAN_1_target","pinName":"in0","tpinsearch":"LPSC_MCAN_1_target:in0"}]},{"source":{"instName":"LPSC_MCAN_1_source","pinName":"out0","spinsearch":"LPSC_MCAN_1_source:out0"},"signal":"LPSC_MCAN_1_SOURCE_OUT0","name":"LPSC_MCAN_1_SOURCE_OUT0","targets":[{"instName":"LPSC_MCAN_1","pinName":"in0","tpinsearch":"LPSC_MCAN_1:in0"}]},{"source":{"instName":"LPSC_MCAN_1__MCAN1__FCLK","pinName":"out0","spinsearch":"LPSC_MCAN_1__MCAN1__FCLK:out0"},"signal":"LPSC_MCAN_1__MCAN1__FCLK_OUT0","name":"LPSC_MCAN_1__MCAN1__FCLK_OUT0","targets":[{"instName":"MCAN1","pinName":"fclk","tpinsearch":"MCAN1:fclk"}]},{"source":{"instName":"LPSC_MCAN_1__MCAN1__ICLK","pinName":"out0","spinsearch":"LPSC_MCAN_1__MCAN1__ICLK:out0"},"signal":"LPSC_MCAN_1__MCAN1__ICLK_OUT0","name":"LPSC_MCAN_1__MCAN1__ICLK_OUT0","targets":[{"instName":"MCAN1","pinName":"iclk","tpinsearch":"MCAN1:iclk"}]},{"source":{"instName":"LPSC_MMC4B_0","pinName":"out0","spinsearch":"LPSC_MMC4B_0:out0"},"signal":"LPSC_MMC4B_0_OUT0","name":"LPSC_MMC4B_0_OUT0","targets":[{"instName":"LPSC_MMC4B_0_target","pinName":"in0","tpinsearch":"LPSC_MMC4B_0_target:in0"}]},{"source":{"instName":"LPSC_MMC4B_0_source","pinName":"out0","spinsearch":"LPSC_MMC4B_0_source:out0"},"signal":"LPSC_MMC4B_0_SOURCE_OUT0","name":"LPSC_MMC4B_0_SOURCE_OUT0","targets":[{"instName":"LPSC_MMC4B_0","pinName":"in0","tpinsearch":"LPSC_MMC4B_0:in0"}]},{"source":{"instName":"LPSC_MMC4B_0__MMCSD1__FCLK","pinName":"out0","spinsearch":"LPSC_MMC4B_0__MMCSD1__FCLK:out0"},"signal":"LPSC_MMC4B_0__MMCSD1__FCLK_OUT0","name":"LPSC_MMC4B_0__MMCSD1__FCLK_OUT0","targets":[{"instName":"MMCSD1","pinName":"fclk","tpinsearch":"MMCSD1:fclk"}]},{"source":{"instName":"LPSC_MMC4B_0__MMCSD1__ICLK","pinName":"out0","spinsearch":"LPSC_MMC4B_0__MMCSD1__ICLK:out0"},"signal":"LPSC_MMC4B_0__MMCSD1__ICLK_OUT0","name":"LPSC_MMC4B_0__MMCSD1__ICLK_OUT0","targets":[{"instName":"MMCSD1","pinName":"iclk","tpinsearch":"MMCSD1:iclk"}]},{"source":{"instName":"LPSC_MMC8B_0","pinName":"out0","spinsearch":"LPSC_MMC8B_0:out0"},"signal":"LPSC_MMC8B_0_OUT0","name":"LPSC_MMC8B_0_OUT0","targets":[{"instName":"LPSC_MMC8B_0_target","pinName":"in0","tpinsearch":"LPSC_MMC8B_0_target:in0"}]},{"source":{"instName":"LPSC_MMC8B_0_source","pinName":"out0","spinsearch":"LPSC_MMC8B_0_source:out0"},"signal":"LPSC_MMC8B_0_SOURCE_OUT0","name":"LPSC_MMC8B_0_SOURCE_OUT0","targets":[{"instName":"LPSC_MMC8B_0","pinName":"in0","tpinsearch":"LPSC_MMC8B_0:in0"}]},{"source":{"instName":"LPSC_MMC8B_0__MMCSD0__FCLK","pinName":"out0","spinsearch":"LPSC_MMC8B_0__MMCSD0__FCLK:out0"},"signal":"LPSC_MMC8B_0__MMCSD0__FCLK_OUT0","name":"LPSC_MMC8B_0__MMCSD0__FCLK_OUT0","targets":[{"instName":"MMCSD0","pinName":"fclk","tpinsearch":"MMCSD0:fclk"}]},{"source":{"instName":"LPSC_MMC8B_0__MMCSD0__ICLK","pinName":"out0","spinsearch":"LPSC_MMC8B_0__MMCSD0__ICLK:out0"},"signal":"LPSC_MMC8B_0__MMCSD0__ICLK_OUT0","name":"LPSC_MMC8B_0__MMCSD0__ICLK_OUT0","targets":[{"instName":"MMCSD0","pinName":"iclk","tpinsearch":"MMCSD0:iclk"}]},{"source":{"instName":"LPSC_PCIE_0","pinName":"out0","spinsearch":"LPSC_PCIE_0:out0"},"signal":"LPSC_PCIE_0_OUT0","name":"LPSC_PCIE_0_OUT0","targets":[{"instName":"LPSC_PCIE_0_target","pinName":"in0","tpinsearch":"LPSC_PCIE_0_target:in0"}]},{"source":{"instName":"LPSC_PCIE_0_source","pinName":"out0","spinsearch":"LPSC_PCIE_0_source:out0"},"signal":"LPSC_PCIE_0_SOURCE_OUT0","name":"LPSC_PCIE_0_SOURCE_OUT0","targets":[{"instName":"LPSC_PCIE_0","pinName":"in0","tpinsearch":"LPSC_PCIE_0:in0"}]},{"source":{"instName":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK","pinName":"out0","spinsearch":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK:out0"},"signal":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK_OUT0","name":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK_OUT0","targets":[{"instName":"PCIE0","pinName":"pcie_cba_clk","tpinsearch":"PCIE0:pcie_cba_clk"}]},{"source":{"instName":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK","pinName":"out0","spinsearch":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK:out0"},"signal":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK_OUT0","name":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK_OUT0","targets":[{"instName":"PCIE0","pinName":"pcie_cpts_rclk_clk","tpinsearch":"PCIE0:pcie_cpts_rclk_clk"}]},{"source":{"instName":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK","pinName":"out0","spinsearch":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK:out0"},"signal":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK_OUT0","name":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK_OUT0","targets":[{"instName":"PCIE0","pinName":"pcie_pm_clk","tpinsearch":"PCIE0:pcie_pm_clk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_0","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_0:out0"},"signal":"LPSC_PULSAR_0_R5_0_OUT0","name":"LPSC_PULSAR_0_R5_0_OUT0","targets":[{"instName":"LPSC_PULSAR_0_R5_0_target","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_0_target:in0"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_0_source","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_0_source:out0"},"signal":"LPSC_PULSAR_0_R5_0_SOURCE_OUT0","name":"LPSC_PULSAR_0_R5_0_SOURCE_OUT0","targets":[{"instName":"LPSC_PULSAR_0_R5_0","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_0:in0"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK:out0"},"signal":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK_OUT0","name":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK_OUT0","targets":[{"instName":"R5FSS0_CORE0","pinName":"clk","tpinsearch":"R5FSS0_CORE0:clk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK:out0"},"signal":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK_OUT0","name":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK_OUT0","targets":[{"instName":"R5FSS0_CORE0","pinName":"iclk","tpinsearch":"R5FSS0_CORE0:iclk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_0__RTI8__FCLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_0__RTI8__FCLK:out0"},"signal":"LPSC_PULSAR_0_R5_0__RTI8__FCLK_OUT0","name":"LPSC_PULSAR_0_R5_0__RTI8__FCLK_OUT0","targets":[{"instName":"RTI8","pinName":"fclk","tpinsearch":"RTI8:fclk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_0__RTI8__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_0__RTI8__ICLK:out0"},"signal":"LPSC_PULSAR_0_R5_0__RTI8__ICLK_OUT0","name":"LPSC_PULSAR_0_R5_0__RTI8__ICLK_OUT0","targets":[{"instName":"RTI8","pinName":"iclk","tpinsearch":"RTI8:iclk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_1","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_1:out0"},"signal":"LPSC_PULSAR_0_R5_1_OUT0","name":"LPSC_PULSAR_0_R5_1_OUT0","targets":[{"instName":"LPSC_PULSAR_0_R5_1_target","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_1_target:in0"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_1_source","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_1_source:out0"},"signal":"LPSC_PULSAR_0_R5_1_SOURCE_OUT0","name":"LPSC_PULSAR_0_R5_1_SOURCE_OUT0","targets":[{"instName":"LPSC_PULSAR_0_R5_1","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_1:in0"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK:out0"},"signal":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK_OUT0","name":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK_OUT0","targets":[{"instName":"R5FSS0_CORE1","pinName":"clk","tpinsearch":"R5FSS0_CORE1:clk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK:out0"},"signal":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK_OUT0","name":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK_OUT0","targets":[{"instName":"R5FSS0_CORE1","pinName":"iclk","tpinsearch":"R5FSS0_CORE1:iclk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_1__RTI9__FCLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_1__RTI9__FCLK:out0"},"signal":"LPSC_PULSAR_0_R5_1__RTI9__FCLK_OUT0","name":"LPSC_PULSAR_0_R5_1__RTI9__FCLK_OUT0","targets":[{"instName":"RTI9","pinName":"fclk","tpinsearch":"RTI9:fclk"}]},{"source":{"instName":"LPSC_PULSAR_0_R5_1__RTI9__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_0_R5_1__RTI9__ICLK:out0"},"signal":"LPSC_PULSAR_0_R5_1__RTI9__ICLK_OUT0","name":"LPSC_PULSAR_0_R5_1__RTI9__ICLK_OUT0","targets":[{"instName":"RTI9","pinName":"iclk","tpinsearch":"RTI9:iclk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_0","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_0:out0"},"signal":"LPSC_PULSAR_1_R5_0_OUT0","name":"LPSC_PULSAR_1_R5_0_OUT0","targets":[{"instName":"LPSC_PULSAR_1_R5_0_target","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_0_target:in0"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_0_source","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_0_source:out0"},"signal":"LPSC_PULSAR_1_R5_0_SOURCE_OUT0","name":"LPSC_PULSAR_1_R5_0_SOURCE_OUT0","targets":[{"instName":"LPSC_PULSAR_1_R5_0","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_0:in0"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK:out0"},"signal":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK_OUT0","name":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK_OUT0","targets":[{"instName":"R5FSS1_CORE0","pinName":"clk","tpinsearch":"R5FSS1_CORE0:clk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK:out0"},"signal":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK_OUT0","name":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK_OUT0","targets":[{"instName":"R5FSS1_CORE0","pinName":"iclk","tpinsearch":"R5FSS1_CORE0:iclk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_0__RTI10__FCLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_0__RTI10__FCLK:out0"},"signal":"LPSC_PULSAR_1_R5_0__RTI10__FCLK_OUT0","name":"LPSC_PULSAR_1_R5_0__RTI10__FCLK_OUT0","targets":[{"instName":"RTI10","pinName":"fclk","tpinsearch":"RTI10:fclk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_0__RTI10__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_0__RTI10__ICLK:out0"},"signal":"LPSC_PULSAR_1_R5_0__RTI10__ICLK_OUT0","name":"LPSC_PULSAR_1_R5_0__RTI10__ICLK_OUT0","targets":[{"instName":"RTI10","pinName":"iclk","tpinsearch":"RTI10:iclk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_1","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_1:out0"},"signal":"LPSC_PULSAR_1_R5_1_OUT0","name":"LPSC_PULSAR_1_R5_1_OUT0","targets":[{"instName":"LPSC_PULSAR_1_R5_1_target","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_1_target:in0"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_1_source","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_1_source:out0"},"signal":"LPSC_PULSAR_1_R5_1_SOURCE_OUT0","name":"LPSC_PULSAR_1_R5_1_SOURCE_OUT0","targets":[{"instName":"LPSC_PULSAR_1_R5_1","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_1:in0"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK:out0"},"signal":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK_OUT0","name":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK_OUT0","targets":[{"instName":"R5FSS1_CORE1","pinName":"clk","tpinsearch":"R5FSS1_CORE1:clk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK:out0"},"signal":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK_OUT0","name":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK_OUT0","targets":[{"instName":"R5FSS1_CORE1","pinName":"iclk","tpinsearch":"R5FSS1_CORE1:iclk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_1__RTI11__FCLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_1__RTI11__FCLK:out0"},"signal":"LPSC_PULSAR_1_R5_1__RTI11__FCLK_OUT0","name":"LPSC_PULSAR_1_R5_1__RTI11__FCLK_OUT0","targets":[{"instName":"RTI11","pinName":"fclk","tpinsearch":"RTI11:fclk"}]},{"source":{"instName":"LPSC_PULSAR_1_R5_1__RTI11__ICLK","pinName":"out0","spinsearch":"LPSC_PULSAR_1_R5_1__RTI11__ICLK:out0"},"signal":"LPSC_PULSAR_1_R5_1__RTI11__ICLK_OUT0","name":"LPSC_PULSAR_1_R5_1__RTI11__ICLK_OUT0","targets":[{"instName":"RTI11","pinName":"iclk","tpinsearch":"RTI11:iclk"}]},{"source":{"instName":"LPSC_PULSAR_PBIST_0","pinName":"out0","spinsearch":"LPSC_PULSAR_PBIST_0:out0"},"signal":"LPSC_PULSAR_PBIST_0_OUT0","name":"LPSC_PULSAR_PBIST_0_OUT0","targets":[{"instName":"LPSC_PULSAR_PBIST_0_target","pinName":"in0","tpinsearch":"LPSC_PULSAR_PBIST_0_target:in0"}]},{"source":{"instName":"LPSC_PULSAR_PBIST_0_source","pinName":"out0","spinsearch":"LPSC_PULSAR_PBIST_0_source:out0"},"signal":"LPSC_PULSAR_PBIST_0_SOURCE_OUT0","name":"LPSC_PULSAR_PBIST_0_SOURCE_OUT0","targets":[{"instName":"LPSC_PULSAR_PBIST_0","pinName":"in0","tpinsearch":"LPSC_PULSAR_PBIST_0:in0"}]},{"source":{"instName":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK","pinName":"out0","spinsearch":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK:out0"},"signal":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK_OUT0","name":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK_OUT0","targets":[{"instName":"PBIST2","pinName":"clk8_clk","tpinsearch":"PBIST2:clk8_clk"}]},{"source":{"instName":"LPSC_PULSAR_PBIST_1","pinName":"out0","spinsearch":"LPSC_PULSAR_PBIST_1:out0"},"signal":"LPSC_PULSAR_PBIST_1_OUT0","name":"LPSC_PULSAR_PBIST_1_OUT0","targets":[{"instName":"LPSC_PULSAR_PBIST_1_target","pinName":"in0","tpinsearch":"LPSC_PULSAR_PBIST_1_target:in0"}]},{"source":{"instName":"LPSC_PULSAR_PBIST_1_source","pinName":"out0","spinsearch":"LPSC_PULSAR_PBIST_1_source:out0"},"signal":"LPSC_PULSAR_PBIST_1_SOURCE_OUT0","name":"LPSC_PULSAR_PBIST_1_SOURCE_OUT0","targets":[{"instName":"LPSC_PULSAR_PBIST_1","pinName":"in0","tpinsearch":"LPSC_PULSAR_PBIST_1:in0"}]},{"source":{"instName":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK","pinName":"out0","spinsearch":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK:out0"},"signal":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK_OUT0","name":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK_OUT0","targets":[{"instName":"PBIST3","pinName":"clk8_clk","tpinsearch":"PBIST3:clk8_clk"}]},{"source":{"instName":"LPSC_SAUL","pinName":"out0","spinsearch":"LPSC_SAUL:out0"},"signal":"LPSC_SAUL_OUT0","name":"LPSC_SAUL_OUT0","targets":[{"instName":"LPSC_SAUL_target","pinName":"in0","tpinsearch":"LPSC_SAUL_target:in0"}]},{"source":{"instName":"LPSC_SAUL_source","pinName":"out0","spinsearch":"LPSC_SAUL_source:out0"},"signal":"LPSC_SAUL_SOURCE_OUT0","name":"LPSC_SAUL_SOURCE_OUT0","targets":[{"instName":"LPSC_SAUL","pinName":"in0","tpinsearch":"LPSC_SAUL:in0"}]},{"source":{"instName":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK","pinName":"out0","spinsearch":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK:out0"},"signal":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK_OUT0","name":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK_OUT0","targets":[{"instName":"SA2_UL0","pinName":"pka_in_clk","tpinsearch":"SA2_UL0:pka_in_clk"}]},{"source":{"instName":"LPSC_SAUL__SA2_UL0__X1_CLK","pinName":"out0","spinsearch":"LPSC_SAUL__SA2_UL0__X1_CLK:out0"},"signal":"LPSC_SAUL__SA2_UL0__X1_CLK_OUT0","name":"LPSC_SAUL__SA2_UL0__X1_CLK_OUT0","targets":[{"instName":"SA2_UL0","pinName":"x1_clk","tpinsearch":"SA2_UL0:x1_clk"}]},{"source":{"instName":"LPSC_SAUL__SA2_UL0__X2_CLK","pinName":"out0","spinsearch":"LPSC_SAUL__SA2_UL0__X2_CLK:out0"},"signal":"LPSC_SAUL__SA2_UL0__X2_CLK_OUT0","name":"LPSC_SAUL__SA2_UL0__X2_CLK_OUT0","targets":[{"instName":"SA2_UL0","pinName":"x2_clk","tpinsearch":"SA2_UL0:x2_clk"}]},{"source":{"instName":"LPSC_SERDES_0","pinName":"out0","spinsearch":"LPSC_SERDES_0:out0"},"signal":"LPSC_SERDES_0_OUT0","name":"LPSC_SERDES_0_OUT0","targets":[{"instName":"LPSC_SERDES_0_target","pinName":"in0","tpinsearch":"LPSC_SERDES_0_target:in0"}]},{"source":{"instName":"LPSC_SERDES_0_source","pinName":"out0","spinsearch":"LPSC_SERDES_0_source:out0"},"signal":"LPSC_SERDES_0_SOURCE_OUT0","name":"LPSC_SERDES_0_SOURCE_OUT0","targets":[{"instName":"LPSC_SERDES_0","pinName":"in0","tpinsearch":"LPSC_SERDES_0:in0"}]},{"source":{"instName":"LPSC_SERDES_0__SERDES_10G0__CLK","pinName":"out0","spinsearch":"LPSC_SERDES_0__SERDES_10G0__CLK:out0"},"signal":"LPSC_SERDES_0__SERDES_10G0__CLK_OUT0","name":"LPSC_SERDES_0__SERDES_10G0__CLK_OUT0","targets":[{"instName":"SERDES_10G0","pinName":"clk","tpinsearch":"SERDES_10G0:clk"}]},{"source":{"instName":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK","pinName":"out0","spinsearch":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK:out0"},"signal":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK_OUT0","name":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK_OUT0","targets":[{"instName":"SERDES_10G0","pinName":"core_ref_clk","tpinsearch":"SERDES_10G0:core_ref_clk"}]},{"source":{"instName":"MAIN_ADC_clk_sel","pinName":"out0","spinsearch":"MAIN_ADC_clk_sel:out0"},"signal":"MAIN_ADC_CLK_SEL_OUT0","name":"MAIN_ADC_CLK_SEL_OUT0","targets":[{"instName":"ADC0","pinName":"adc_clk","tpinsearch":"ADC0:adc_clk"}]},{"source":{"instName":"MAIN_CPTS_CLK_SEL","pinName":"out0","spinsearch":"MAIN_CPTS_CLK_SEL:out0"},"signal":"MAIN_CPTS_CLK_SEL_OUT0","name":"MAIN_CPTS_CLK_SEL_OUT0","targets":[{"instName":"CPTS0_in","pinName":"cpts_rft_clk","tpinsearch":"CPTS0_in:cpts_rft_clk"}]},{"source":{"instName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","pinName":"out0","spinsearch":"MAIN_CP_GEMAC_CPTS_CLK_SEL:out0"},"signal":"MAIN_CP_GEMAC_CPTS_CLK_SEL_OUT0","name":"MAIN_CP_GEMAC_CPTS_CLK_SEL_OUT0","targets":[{"instName":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK:in0"}]},{"source":{"instName":"MAIN_EFUSE_CLKSEL","pinName":"out0","spinsearch":"MAIN_EFUSE_CLKSEL:out0"},"signal":"MAIN_EFUSE_CLKSEL_OUT0","name":"MAIN_EFUSE_CLKSEL_OUT0","targets":[{"instName":"EFUSE0","pinName":"sys_clk_clk","tpinsearch":"EFUSE0:sys_clk_clk"}]},{"source":{"instName":"MAIN_EMMCSD0_REFCLK_SEL","pinName":"out0","spinsearch":"MAIN_EMMCSD0_REFCLK_SEL:out0"},"signal":"MAIN_EMMCSD0_REFCLK_SEL_OUT0","name":"MAIN_EMMCSD0_REFCLK_SEL_OUT0","targets":[{"instName":"LPSC_MMC8B_0__MMCSD0__FCLK","pinName":"in0","tpinsearch":"LPSC_MMC8B_0__MMCSD0__FCLK:in0"}]},{"source":{"instName":"MAIN_EMMCSD1_REFCLK_SEL","pinName":"out0","spinsearch":"MAIN_EMMCSD1_REFCLK_SEL:out0"},"signal":"MAIN_EMMCSD1_REFCLK_SEL_OUT0","name":"MAIN_EMMCSD1_REFCLK_SEL_OUT0","targets":[{"instName":"LPSC_MMC4B_0__MMCSD1__FCLK","pinName":"in0","tpinsearch":"LPSC_MMC4B_0__MMCSD1__FCLK:in0"}]},{"source":{"instName":"MAIN_GTCCLK_SEL","pinName":"out0","spinsearch":"MAIN_GTCCLK_SEL:out0"},"signal":"MAIN_GTCCLK_SEL_OUT0","name":"MAIN_GTCCLK_SEL_OUT0","targets":[{"instName":"GTC0","pinName":"fclk","tpinsearch":"GTC0:fclk"}]},{"source":{"instName":"MAIN_ICSSG0_IEPCLK_SEL","pinName":"out0","spinsearch":"MAIN_ICSSG0_IEPCLK_SEL:out0"},"signal":"MAIN_ICSSG0_IEPCLK_SEL_OUT0","name":"MAIN_ICSSG0_IEPCLK_SEL_OUT0","targets":[{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK:in0"}]},{"source":{"instName":"MAIN_ICSSG1_IEPCLK_SEL","pinName":"out1","spinsearch":"MAIN_ICSSG1_IEPCLK_SEL:out1"},"signal":"MAIN_ICSSG1_IEPCLK_SEL_OUT1","name":"MAIN_ICSSG1_IEPCLK_SEL_OUT1","targets":[{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK:in0"}]},{"source":{"instName":"MAIN_MCAN0_CLK_SEL","pinName":"out0","spinsearch":"MAIN_MCAN0_CLK_SEL:out0"},"signal":"MAIN_MCAN0_CLK_SEL_OUT0","name":"MAIN_MCAN0_CLK_SEL_OUT0","targets":[{"instName":"LPSC_MCAN_0__MCAN0__FCLK","pinName":"in0","tpinsearch":"LPSC_MCAN_0__MCAN0__FCLK:in0"}]},{"source":{"instName":"MAIN_MCAN1_CLK_SEL","pinName":"out1","spinsearch":"MAIN_MCAN1_CLK_SEL:out1"},"signal":"MAIN_MCAN1_CLK_SEL_OUT1","name":"MAIN_MCAN1_CLK_SEL_OUT1","targets":[{"instName":"LPSC_MCAN_1__MCAN1__FCLK","pinName":"in0","tpinsearch":"LPSC_MCAN_1__MCAN1__FCLK:in0"}]},{"source":{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"out0","spinsearch":"MAIN_OBSCLK0_MUX_SEL:out0"},"signal":"MAIN_OBSCLK0_MUX_SEL_OUT0","name":"MAIN_OBSCLK0_MUX_SEL_OUT0","targets":[{"instName":"osbclk0_div","pinName":"in0","tpinsearch":"osbclk0_div:in0"}]},{"source":{"instName":"MAIN_OSPI_REF_CLK_SEL","pinName":"out0","spinsearch":"MAIN_OSPI_REF_CLK_SEL:out0"},"signal":"MAIN_OSPI_REF_CLK_SEL_OUT0","name":"MAIN_OSPI_REF_CLK_SEL_OUT0","targets":[{"instName":"FSS0_OSPI_0","pinName":"rfclk","tpinsearch":"FSS0_OSPI_0:rfclk"}]},{"source":{"instName":"MAIN_PCIE0_CPTS_CLK_SEL","pinName":"out0","spinsearch":"MAIN_PCIE0_CPTS_CLK_SEL:out0"},"signal":"MAIN_PCIE0_CPTS_CLK_SEL_OUT0","name":"MAIN_PCIE0_CPTS_CLK_SEL_OUT0","targets":[{"instName":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK","pinName":"in0","tpinsearch":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK:in0"}]},{"source":{"instName":"hsdiv4_16fft0","pinName":"hsdiv_clkout0","spinsearch":"hsdiv4_16fft0:hsdiv_clkout0"},"signal":"MAIN_PLL0_HSDIV0_CLKOUT","name":"MAIN_PLL0_HSDIV0_CLKOUT","targets":[{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in0","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in0"},{"instName":"PLLCTRL0","pinName":"pll_clkout_clk","tpinsearch":"PLLCTRL0:pll_clkout_clk"}],"displayName":"PLL0_hsdiv0"},{"source":{"instName":"hsdiv4_16fft0","pinName":"hsdiv_clkout1","spinsearch":"hsdiv4_16fft0:hsdiv_clkout1"},"signal":"MAIN_PLL0_HSDIV1_CLKOUT","name":"MAIN_PLL0_HSDIV1_CLKOUT","targets":[{"instName":"DCC0","pinName":"dcc_clksrc0_clk","tpinsearch":"DCC0:dcc_clksrc0_clk"},{"instName":"MAIN_OSPI_REF_CLK_SEL","pinName":"in0","tpinsearch":"MAIN_OSPI_REF_CLK_SEL:in0"}],"displayName":"PLL0_hsdiv1"},{"source":{"instName":"hsdiv4_16fft0","pinName":"hsdiv_clkout2","spinsearch":"hsdiv4_16fft0:hsdiv_clkout2"},"signal":"MAIN_PLL0_HSDIV2_CLKOUT","name":"MAIN_PLL0_HSDIV2_CLKOUT","targets":[{"instName":"DCC0","pinName":"dcc_clksrc1_clk","tpinsearch":"DCC0:dcc_clksrc1_clk"},{"instName":"MAIN_MCAN0_CLK_SEL","pinName":"in0","tpinsearch":"MAIN_MCAN0_CLK_SEL:in0"},{"instName":"MAIN_MCAN1_CLK_SEL","pinName":"in0","tpinsearch":"MAIN_MCAN1_CLK_SEL:in0"}],"displayName":"PLL0_hsdiv2"},{"source":{"instName":"hsdiv4_16fft0","pinName":"hsdiv_clkout3","spinsearch":"hsdiv4_16fft0:hsdiv_clkout3"},"signal":"MAIN_PLL0_HSDIV3_CLKOUT","name":"MAIN_PLL0_HSDIV3_CLKOUT","targets":[{"instName":"DCC0","pinName":"dcc_clksrc2_clk","tpinsearch":"DCC0:dcc_clksrc2_clk"},{"instName":"MAIN_GPMC_FCLK_SEL","pinName":"in0","tpinsearch":"MAIN_GPMC_FCLK_SEL:in0"}],"displayName":"PLL0_hsdiv3"},{"source":{"instName":"hsdiv4_16fft0","pinName":"hsdiv_clkout4","spinsearch":"hsdiv4_16fft0:hsdiv_clkout4"},"signal":"MAIN_PLL0_HSDIV4_CLKOUT","name":"MAIN_PLL0_HSDIV4_CLKOUT","targets":[{"instName":"DCC0","pinName":"dcc_clksrc3_clk","tpinsearch":"DCC0:dcc_clksrc3_clk"},{"instName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK:in0"},{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK:in0"},{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK:in0"},{"instName":"divider_142_5","pinName":"in0","tpinsearch":"divider_142_5:in0"},{"instName":"divider_143_50","pinName":"in0","tpinsearch":"divider_143_50:in0"},{"instName":"divider_145_5","pinName":"in0","tpinsearch":"divider_145_5:in0"},{"instName":"divider_146_50","pinName":"in0","tpinsearch":"divider_146_50:in0"},{"instName":"divider_1_5","pinName":"in0","tpinsearch":"divider_1_5:in0"},{"instName":"divider_2_10","pinName":"in0","tpinsearch":"divider_2_10:in0"},{"instName":"divider_35_10","pinName":"in0","tpinsearch":"divider_35_10:in0"},{"instName":"divider_36_10","pinName":"in0","tpinsearch":"divider_36_10:in0"},{"instName":"divider_37_10","pinName":"in0","tpinsearch":"divider_37_10:in0"},{"instName":"divider_38_10","pinName":"in0","tpinsearch":"divider_38_10:in0"},{"instName":"divider_39_2","pinName":"in0","tpinsearch":"divider_39_2:in0"},{"instName":"divider_40_5","pinName":"in0","tpinsearch":"divider_40_5:in0"},{"instName":"divider_41_50","pinName":"in0","tpinsearch":"divider_41_50:in0"}],"displayName":"PLL0_hsdiv4"},{"source":{"instName":"postdiv4_16ff0","pinName":"hsdiv_clkout5","spinsearch":"postdiv4_16ff0:hsdiv_clkout5"},"signal":"MAIN_PLL0_HSDIV5_CLKOUT","name":"MAIN_PLL0_HSDIV5_CLKOUT","targets":[{"instName":"DCC1","pinName":"dcc_clksrc0_clk","tpinsearch":"DCC1:dcc_clksrc0_clk"},{"instName":"MAIN_EMMCSD0_REFCLK_SEL","pinName":"in0","tpinsearch":"MAIN_EMMCSD0_REFCLK_SEL:in0"},{"instName":"MAIN_EMMCSD1_REFCLK_SEL","pinName":"in0","tpinsearch":"MAIN_EMMCSD1_REFCLK_SEL:in0"}],"displayName":"PLL0_hsdiv5"},{"source":{"instName":"postdiv4_16ff0","pinName":"hsdiv_clkout6","spinsearch":"postdiv4_16ff0:hsdiv_clkout6"},"signal":"MAIN_PLL0_HSDIV6_CLKOUT","name":"MAIN_PLL0_HSDIV6_CLKOUT","targets":[{"instName":"DCC1","pinName":"dcc_clksrc1_clk","tpinsearch":"DCC1:dcc_clksrc1_clk"},{"instName":"MAIN_CPTS_CLK_SEL","pinName":"in1","tpinsearch":"MAIN_CPTS_CLK_SEL:in1"},{"instName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","pinName":"in1","tpinsearch":"MAIN_CP_GEMAC_CPTS_CLK_SEL:in1"},{"instName":"MAIN_GTCCLK_SEL","pinName":"in1","tpinsearch":"MAIN_GTCCLK_SEL:in1"},{"instName":"MAIN_ICSSG0_IEPCLK_SEL","pinName":"in1","tpinsearch":"MAIN_ICSSG0_IEPCLK_SEL:in1"},{"instName":"MAIN_ICSSG1_IEPCLK_SEL","pinName":"in1","tpinsearch":"MAIN_ICSSG1_IEPCLK_SEL:in1"},{"instName":"MAIN_PCIE0_CPTS_CLK_SEL","pinName":"in1","tpinsearch":"MAIN_PCIE0_CPTS_CLK_SEL:in1"}],"displayName":"PLL0_hsdiv6"},{"source":{"instName":"postdiv4_16ff0","pinName":"hsdiv_clkout7","spinsearch":"postdiv4_16ff0:hsdiv_clkout7"},"signal":"MAIN_PLL0_HSDIV7_CLKOUT","name":"MAIN_PLL0_HSDIV7_CLKOUT","targets":[{"instName":"DCC1","pinName":"dcc_clksrc2_clk","tpinsearch":"DCC1:dcc_clksrc2_clk"}],"displayName":"PLL0_hsdiv7"},{"source":{"instName":"postdiv4_16ff0","pinName":"hsdiv_clkout8","spinsearch":"postdiv4_16ff0:hsdiv_clkout8"},"signal":"MAIN_PLL0_HSDIV8_CLKOUT","name":"MAIN_PLL0_HSDIV8_CLKOUT","targets":[{"instName":"MAIN_SERDES0_CORE_REFCLK_SEL","pinName":"in2","tpinsearch":"MAIN_SERDES0_CORE_REFCLK_SEL:in2"}],"displayName":"PLL0_hsdiv8"},{"source":{"instName":"postdiv4_16ff0","pinName":"hsdiv_clkout9","spinsearch":"postdiv4_16ff0:hsdiv_clkout9"},"signal":"MAIN_PLL0_HSDIV9_CLKOUT","name":"MAIN_PLL0_HSDIV9_CLKOUT","targets":[{"instName":"DCC1","pinName":"dcc_clksrc4_clk","tpinsearch":"DCC1:dcc_clksrc4_clk"}],"displayName":"PLL0_hsdiv9"},{"source":{"instName":"hsdiv0_16fft12","pinName":"hsdiv_clkout0","spinsearch":"hsdiv0_16fft12:hsdiv_clkout0"},"signal":"MAIN_PLL12_HSDIV0_CLKOUT","name":"MAIN_PLL12_HSDIV0_CLKOUT","targets":[{"instName":"DCC3","pinName":"dcc_clksrc7_clk","tpinsearch":"DCC3:dcc_clksrc7_clk"},{"instName":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK","pinName":"in0","tpinsearch":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK:in0"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in4","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in4"}],"displayName":"PLL12_hsdiv0"},{"source":{"instName":"hsdiv4_16fft1","pinName":"hsdiv_clkout0","spinsearch":"hsdiv4_16fft1:hsdiv_clkout0"},"signal":"MAIN_PLL1_HSDIV0_CLKOUT","name":"MAIN_PLL1_HSDIV0_CLKOUT","targets":[{"instName":"DCC1","pinName":"dcc_clksrc5_clk","tpinsearch":"DCC1:dcc_clksrc5_clk"},{"instName":"DCC3","pinName":"dcc_clksrc0_clk","tpinsearch":"DCC3:dcc_clksrc0_clk"},{"instName":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK:in0"},{"instName":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK","pinName":"in0","tpinsearch":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK:in0"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in1","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in1"},{"instName":"USART_Programmable_Clock_Divider0","pinName":"in0","tpinsearch":"USART_Programmable_Clock_Divider0:in0"},{"instName":"USART_Programmable_Clock_Divider1","pinName":"in1","tpinsearch":"USART_Programmable_Clock_Divider1:in1"},{"instName":"USART_Programmable_Clock_Divider2","pinName":"in2","tpinsearch":"USART_Programmable_Clock_Divider2:in2"},{"instName":"USART_Programmable_Clock_Divider3","pinName":"in3","tpinsearch":"USART_Programmable_Clock_Divider3:in3"},{"instName":"USART_Programmable_Clock_Divider4","pinName":"in4","tpinsearch":"USART_Programmable_Clock_Divider4:in4"},{"instName":"USART_Programmable_Clock_Divider5","pinName":"in5","tpinsearch":"USART_Programmable_Clock_Divider5:in5"},{"instName":"USART_Programmable_Clock_Divider6","pinName":"in6","tpinsearch":"USART_Programmable_Clock_Divider6:in6"},{"instName":"divider_174_2","pinName":"in0","tpinsearch":"divider_174_2:in0"},{"instName":"divider_176_2","pinName":"in0","tpinsearch":"divider_176_2:in0"},{"instName":"divider_178_2","pinName":"in0","tpinsearch":"divider_178_2:in0"},{"instName":"divider_180_2","pinName":"in0","tpinsearch":"divider_180_2:in0"}],"displayName":"PLL1_hsdiv0"},{"source":{"instName":"hsdiv4_16fft1","pinName":"hsdiv_clkout1","spinsearch":"hsdiv4_16fft1:hsdiv_clkout1"},"signal":"MAIN_PLL1_HSDIV1_CLKOUT","name":"MAIN_PLL1_HSDIV1_CLKOUT","targets":[{"instName":"DCC1","pinName":"dcc_clksrc3_clk","tpinsearch":"DCC1:dcc_clksrc3_clk"},{"instName":"MAIN_usart0_fclk_sel","pinName":"in1","tpinsearch":"MAIN_usart0_fclk_sel:in1"},{"instName":"MAIN_usart1_fclk_sel","pinName":"in1","tpinsearch":"MAIN_usart1_fclk_sel:in1"},{"instName":"MAIN_usart2_fclk_sel","pinName":"in1","tpinsearch":"MAIN_usart2_fclk_sel:in1"},{"instName":"MAIN_usart3_fclk_sel","pinName":"in1","tpinsearch":"MAIN_usart3_fclk_sel:in1"},{"instName":"MAIN_usart4_fclk_sel","pinName":"in1","tpinsearch":"MAIN_usart4_fclk_sel:in1"},{"instName":"MAIN_usart5_fclk_sel","pinName":"in1","tpinsearch":"MAIN_usart5_fclk_sel:in1"},{"instName":"MAIN_usart6_fclk_sel","pinName":"in1","tpinsearch":"MAIN_usart6_fclk_sel:in1"}],"displayName":"PLL1_hsdiv1"},{"source":{"instName":"hsdiv4_16fft1","pinName":"hsdiv_clkout2","spinsearch":"hsdiv4_16fft1:hsdiv_clkout2"},"signal":"MAIN_PLL1_HSDIV2_CLKOUT","name":"MAIN_PLL1_HSDIV2_CLKOUT","targets":[{"instName":"DCC1","pinName":"dcc_clksrc7_clk","tpinsearch":"DCC1:dcc_clksrc7_clk"},{"instName":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK","pinName":"in0","tpinsearch":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK:in0"}],"displayName":"PLL1_hsdiv2"},{"source":{"instName":"hsdiv4_16fft1","pinName":"hsdiv_clkout3","spinsearch":"hsdiv4_16fft1:hsdiv_clkout3"},"signal":"MAIN_PLL1_HSDIV3_CLKOUT","name":"MAIN_PLL1_HSDIV3_CLKOUT","targets":[{"instName":"DCC2","pinName":"dcc_clksrc0_clk","tpinsearch":"DCC2:dcc_clksrc0_clk"}],"displayName":"PLL1_hsdiv3"},{"source":{"instName":"hsdiv4_16fft1","pinName":"hsdiv_clkout4","spinsearch":"hsdiv4_16fft1:hsdiv_clkout4"},"signal":"MAIN_PLL1_HSDIV4_CLKOUT","name":"MAIN_PLL1_HSDIV4_CLKOUT","targets":[{"instName":"USB0","pinName":"clk_lpm_clk","tpinsearch":"USB0:clk_lpm_clk"}],"displayName":"PLL1_hsdiv4"},{"source":{"instName":"postdiv1_16fft1","pinName":"hsdiv_clkout5","spinsearch":"postdiv1_16fft1:hsdiv_clkout5"},"signal":"MAIN_PLL1_HSDIV5_CLKOUT","name":"MAIN_PLL1_HSDIV5_CLKOUT","targets":[{"instName":"DCC2","pinName":"dcc_clksrc2_clk","tpinsearch":"DCC2:dcc_clksrc2_clk"},{"instName":"MAIN_OSPI_REF_CLK_SEL","pinName":"in1","tpinsearch":"MAIN_OSPI_REF_CLK_SEL:in1"}],"displayName":"PLL1_hsdiv5"},{"source":{"instName":"postdiv1_16fft1","pinName":"hsdiv_clkout6","spinsearch":"postdiv1_16fft1:hsdiv_clkout6"},"signal":"MAIN_PLL1_HSDIV6_CLKOUT","name":"MAIN_PLL1_HSDIV6_CLKOUT","targets":[{"instName":"DCC2","pinName":"dcc_clksrc3_clk","tpinsearch":"DCC2:dcc_clksrc3_clk"},{"instName":"MAIN_ADC_clk_sel","pinName":"in1","tpinsearch":"MAIN_ADC_clk_sel:in1"}],"displayName":"PLL1_hsdiv6"},{"source":{"instName":"hsdiv4_16fft2","pinName":"hsdiv_clkout0","spinsearch":"hsdiv4_16fft2:hsdiv_clkout0"},"signal":"MAIN_PLL2_HSDIV0_CLKOUT","name":"MAIN_PLL2_HSDIV0_CLKOUT","targets":[{"instName":"DCC2","pinName":"dcc_clksrc4_clk","tpinsearch":"DCC2:dcc_clksrc4_clk"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in2","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in2"}],"displayName":"PLL2_hsdiv0"},{"source":{"instName":"hsdiv4_16fft2","pinName":"hsdiv_clkout2","spinsearch":"hsdiv4_16fft2:hsdiv_clkout2"},"signal":"MAIN_PLL2_HSDIV2_CLKOUT","name":"MAIN_PLL2_HSDIV2_CLKOUT","targets":[{"instName":"DCC2","pinName":"dcc_clksrc6_clk","tpinsearch":"DCC2:dcc_clksrc6_clk"},{"instName":"MAIN_EMMCSD0_REFCLK_SEL","pinName":"in1","tpinsearch":"MAIN_EMMCSD0_REFCLK_SEL:in1"},{"instName":"MAIN_EMMCSD1_REFCLK_SEL","pinName":"in1","tpinsearch":"MAIN_EMMCSD1_REFCLK_SEL:in1"}],"displayName":"PLL2_hsdiv2"},{"source":{"instName":"hsdiv4_16fft2","pinName":"hsdiv_clkout4","spinsearch":"hsdiv4_16fft2:hsdiv_clkout4"},"signal":"MAIN_PLL2_HSDIV4_CLKOUT","name":"MAIN_PLL2_HSDIV4_CLKOUT","targets":[{"instName":"MAIN_SERDES0_CORE_REFCLK_SEL","pinName":"in3","tpinsearch":"MAIN_SERDES0_CORE_REFCLK_SEL:in3"},{"instName":"MAIN_USB0_REFCLK_SEL","pinName":"in1","tpinsearch":"MAIN_USB0_REFCLK_SEL:in1"}],"displayName":"PLL2_hsdiv4"},{"source":{"instName":"postdiv4_16ff2","pinName":"hsdiv_clkout5","spinsearch":"postdiv4_16ff2:hsdiv_clkout5"},"signal":"MAIN_PLL2_HSDIV5_CLKOUT","name":"MAIN_PLL2_HSDIV5_CLKOUT","targets":[{"instName":"DCC3","pinName":"dcc_clksrc1_clk","tpinsearch":"DCC3:dcc_clksrc1_clk"},{"instName":"MAIN_CPTS_CLK_SEL","pinName":"in0","tpinsearch":"MAIN_CPTS_CLK_SEL:in0"},{"instName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","pinName":"in0","tpinsearch":"MAIN_CP_GEMAC_CPTS_CLK_SEL:in0"},{"instName":"MAIN_GTCCLK_SEL","pinName":"in0","tpinsearch":"MAIN_GTCCLK_SEL:in0"},{"instName":"MAIN_ICSSG0_IEPCLK_SEL","pinName":"in0","tpinsearch":"MAIN_ICSSG0_IEPCLK_SEL:in0"},{"instName":"MAIN_ICSSG1_IEPCLK_SEL","pinName":"in0","tpinsearch":"MAIN_ICSSG1_IEPCLK_SEL:in0"},{"instName":"MAIN_PCIE0_CPTS_CLK_SEL","pinName":"in0","tpinsearch":"MAIN_PCIE0_CPTS_CLK_SEL:in0"}],"displayName":"PLL2_hsdiv5"},{"source":{"instName":"postdiv4_16ff2","pinName":"hsdiv_clkout6","spinsearch":"postdiv4_16ff2:hsdiv_clkout6"},"signal":"MAIN_PLL2_HSDIV6_CLKOUT","name":"MAIN_PLL2_HSDIV6_CLKOUT","targets":[{"instName":"DCC3","pinName":"dcc_clksrc4_clk","tpinsearch":"DCC3:dcc_clksrc4_clk"}],"displayName":"PLL2_hsdiv6"},{"source":{"instName":"postdiv4_16ff2","pinName":"hsdiv_clkout7","spinsearch":"postdiv4_16ff2:hsdiv_clkout7"},"signal":"MAIN_PLL2_HSDIV7_CLKOUT","name":"MAIN_PLL2_HSDIV7_CLKOUT","targets":[{"instName":"DCC3","pinName":"dcc_clksrc3_clk","tpinsearch":"DCC3:dcc_clksrc3_clk"},{"instName":"MAIN_GPMC_FCLK_SEL","pinName":"in1","tpinsearch":"MAIN_GPMC_FCLK_SEL:in1"}],"displayName":"PLL2_hsdiv7"},{"source":{"instName":"postdiv4_16ff2","pinName":"hsdiv_clkout8","spinsearch":"postdiv4_16ff2:hsdiv_clkout8"},"signal":"MAIN_PLL2_HSDIV8_CLKOUT","name":"MAIN_PLL2_HSDIV8_CLKOUT","targets":[{"instName":"DCC0","pinName":"dcc_clksrc7_clk","tpinsearch":"DCC0:dcc_clksrc7_clk"},{"instName":"MAIN_ADC_clk_sel","pinName":"in2","tpinsearch":"MAIN_ADC_clk_sel:in2"}],"displayName":"PLL2_hsdiv8"},{"source":{"instName":"postdiv4_16ff2","pinName":"hsdiv_clkout9","spinsearch":"postdiv4_16ff2:hsdiv_clkout9"},"signal":"MAIN_PLL2_HSDIV9_CLKOUT","name":"MAIN_PLL2_HSDIV9_CLKOUT","targets":[{"instName":"DCC3","pinName":"dcc_clksrc5_clk","tpinsearch":"DCC3:dcc_clksrc5_clk"}],"displayName":"PLL2_hsdiv9"},{"source":{"instName":"hsdiv0_16fft8","pinName":"hsdiv_clkout0","spinsearch":"hsdiv0_16fft8:hsdiv_clkout0"},"signal":"MAIN_PLL8_HSDIV0_CLKOUT","name":"MAIN_PLL8_HSDIV0_CLKOUT","targets":[{"instName":"LPSC_A53_0__A53SS0_CORE_0__CLK","pinName":"in0","tpinsearch":"LPSC_A53_0__A53SS0_CORE_0__CLK:in0"},{"instName":"LPSC_A53_1__A53SS0_CORE_1__CLK","pinName":"in0","tpinsearch":"LPSC_A53_1__A53SS0_CORE_1__CLK:in0"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in3","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in3"},{"instName":"divider_87_4","pinName":"in0","tpinsearch":"divider_87_4:in0"}],"displayName":"PLL8_hsdiv0"},{"source":{"instName":"hsdiv1_16fft14","pinName":"hsdivout0_clk","spinsearch":"hsdiv1_16fft14:hsdivout0_clk"},"signal":"MAIN_PULSAR0_CORECLK","name":"MAIN_PULSAR0_CORECLK","targets":[{"instName":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK:in0"},{"instName":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK:in0"},{"instName":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK:in0"},{"instName":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK:in0"},{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in15_0","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in15_0"},{"instName":"divider_82_2","pinName":"in0","tpinsearch":"divider_82_2:in0"}],"displayName":"PLL14_hsdiv0"},{"source":{"instName":"hsdiv1_16fft14","pinName":"hsdivout1_clk","spinsearch":"hsdiv1_16fft14:hsdivout1_clk"},"signal":"MAIN_PULSAR1_CORECLK","name":"MAIN_PULSAR1_CORECLK","targets":[{"instName":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK:in0"},{"instName":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK:in0"},{"instName":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK:in0"},{"instName":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK:in0"},{"instName":"divider_83_2","pinName":"in0","tpinsearch":"divider_83_2:in0"}],"displayName":"PLL14_hsdiv1"},{"source":{"instName":"MAIN_SERDES0_CORE_REFCLK_SEL","pinName":"out0","spinsearch":"MAIN_SERDES0_CORE_REFCLK_SEL:out0"},"signal":"MAIN_SERDES0_CORE_REFCLK_SEL_OUT0","name":"MAIN_SERDES0_CORE_REFCLK_SEL_OUT0","targets":[{"instName":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK","pinName":"in0","tpinsearch":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK:in0"}]},{"source":{"instName":"PLLCTRL0","pinName":"chip_div1_clk_clk","spinsearch":"PLLCTRL0:chip_div1_clk_clk"},"signal":"MAIN_SYSCLK0","name":"MAIN_SYSCLK0","targets":[{"instName":"DCC0","pinName":"dcc_clksrc6_clk","tpinsearch":"DCC0:dcc_clksrc6_clk"},{"instName":"DCC5","pinName":"dcc_input10_clk","tpinsearch":"DCC5:dcc_input10_clk"},{"instName":"DMASS0_BCDMA_0","pinName":"ficlk","tpinsearch":"DMASS0_BCDMA_0:ficlk"},{"instName":"DMASS0_CBASS_0","pinName":"ficlk","tpinsearch":"DMASS0_CBASS_0:ficlk"},{"instName":"DMASS0_ECC_AGGR_0","pinName":"ficlk","tpinsearch":"DMASS0_ECC_AGGR_0:ficlk"},{"instName":"DMASS0_INTAGGR_0","pinName":"ficlk","tpinsearch":"DMASS0_INTAGGR_0:ficlk"},{"instName":"DMASS0_IPCSS_0","pinName":"ficlk","tpinsearch":"DMASS0_IPCSS_0:ficlk"},{"instName":"DMASS0_PKTDMA_0","pinName":"ficlk","tpinsearch":"DMASS0_PKTDMA_0:ficlk"},{"instName":"DMASS0_PSILCFG_0","pinName":"ficlk","tpinsearch":"DMASS0_PSILCFG_0:ficlk"},{"instName":"DMASS0_PSILSS_0","pinName":"pdma_main0_clk","tpinsearch":"DMASS0_PSILSS_0:pdma_main0_clk"},{"instName":"DMASS0_PSILSS_0","pinName":"pdma_main1_clk","tpinsearch":"DMASS0_PSILSS_0:pdma_main1_clk"},{"instName":"DMASS0_PSILSS_0","pinName":"vd2clk","tpinsearch":"DMASS0_PSILSS_0:vd2clk"},{"instName":"DMASS0_RINGACC_0","pinName":"ficlk","tpinsearch":"DMASS0_RINGACC_0:ficlk"},{"instName":"FSITX0","pinName":"fsi_tx_pll_clk","tpinsearch":"FSITX0:fsi_tx_pll_clk"},{"instName":"FSITX1","pinName":"fsi_tx_pll_clk","tpinsearch":"FSITX1:fsi_tx_pll_clk"},{"instName":"FSS0_FSAS_0","pinName":"ficlk","tpinsearch":"FSS0_FSAS_0:ficlk"},{"instName":"FSS0_OSPI_0","pinName":"hclk","tpinsearch":"FSS0_OSPI_0:hclk"},{"instName":"FSS0_OSPI_0","pinName":"pclk","tpinsearch":"FSS0_OSPI_0:pclk"},{"instName":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK","pinName":"in0","tpinsearch":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK:in0"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_0","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_0:vclk_clk"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_1","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_1:vclk_clk"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_2","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_2:vclk_clk"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_3","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_3:vclk_clk"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_4","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_4:vclk_clk"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_5","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_5:vclk_clk"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_6","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_6:vclk_clk"},{"instName":"MAILBOX0_MAILBOX_CLUSTER_7","pinName":"vclk_clk","tpinsearch":"MAILBOX0_MAILBOX_CLUSTER_7:vclk_clk"},{"instName":"MAIN_CPTS_CLK_SEL","pinName":"in7","tpinsearch":"MAIN_CPTS_CLK_SEL:in7"},{"instName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","pinName":"in7","tpinsearch":"MAIN_CP_GEMAC_CPTS_CLK_SEL:in7"},{"instName":"MAIN_GTCCLK_SEL","pinName":"in7","tpinsearch":"MAIN_GTCCLK_SEL:in7"},{"instName":"MAIN_ICSSG0_IEPCLK_SEL","pinName":"in7","tpinsearch":"MAIN_ICSSG0_IEPCLK_SEL:in7"},{"instName":"MAIN_ICSSG1_IEPCLK_SEL","pinName":"in7","tpinsearch":"MAIN_ICSSG1_IEPCLK_SEL:in7"},{"instName":"divider_100_4","pinName":"in0","tpinsearch":"divider_100_4:in0"},{"instName":"divider_101_4","pinName":"in0","tpinsearch":"divider_101_4:in0"},{"instName":"divider_102_4","pinName":"in0","tpinsearch":"divider_102_4:in0"},{"instName":"divider_103_4","pinName":"in0","tpinsearch":"divider_103_4:in0"},{"instName":"divider_104_4","pinName":"in0","tpinsearch":"divider_104_4:in0"},{"instName":"divider_105_4","pinName":"in0","tpinsearch":"divider_105_4:in0"},{"instName":"divider_106_4","pinName":"in0","tpinsearch":"divider_106_4:in0"},{"instName":"divider_107_4","pinName":"in0","tpinsearch":"divider_107_4:in0"},{"instName":"divider_108_4","pinName":"in0","tpinsearch":"divider_108_4:in0"},{"instName":"divider_109_4","pinName":"in0","tpinsearch":"divider_109_4:in0"},{"instName":"divider_110_4","pinName":"in0","tpinsearch":"divider_110_4:in0"},{"instName":"divider_111_4","pinName":"in0","tpinsearch":"divider_111_4:in0"},{"instName":"divider_117_4","pinName":"in0","tpinsearch":"divider_117_4:in0"},{"instName":"divider_118_4","pinName":"in0","tpinsearch":"divider_118_4:in0"},{"instName":"divider_119_4","pinName":"in0","tpinsearch":"divider_119_4:in0"},{"instName":"divider_11_2","pinName":"in0","tpinsearch":"divider_11_2:in0"},{"instName":"divider_120_4","pinName":"in0","tpinsearch":"divider_120_4:in0"},{"instName":"divider_121_2","pinName":"in0","tpinsearch":"divider_121_2:in0"},{"instName":"divider_122_2","pinName":"in0","tpinsearch":"divider_122_2:in0"},{"instName":"divider_123_4","pinName":"in0","tpinsearch":"divider_123_4:in0"},{"instName":"divider_124_4","pinName":"in0","tpinsearch":"divider_124_4:in0"},{"instName":"divider_125_4","pinName":"in0","tpinsearch":"divider_125_4:in0"},{"instName":"divider_126_4","pinName":"in0","tpinsearch":"divider_126_4:in0"},{"instName":"divider_128_4","pinName":"in0","tpinsearch":"divider_128_4:in0"},{"instName":"divider_129_4","pinName":"in0","tpinsearch":"divider_129_4:in0"},{"instName":"divider_12_2","pinName":"in0","tpinsearch":"divider_12_2:in0"},{"instName":"divider_130_4","pinName":"in0","tpinsearch":"divider_130_4:in0"},{"instName":"divider_131_4","pinName":"in0","tpinsearch":"divider_131_4:in0"},{"instName":"divider_132_4","pinName":"in0","tpinsearch":"divider_132_4:in0"},{"instName":"divider_133_4","pinName":"in0","tpinsearch":"divider_133_4:in0"},{"instName":"divider_134_4","pinName":"in0","tpinsearch":"divider_134_4:in0"},{"instName":"divider_135_4","pinName":"in0","tpinsearch":"divider_135_4:in0"},{"instName":"divider_136_2","pinName":"in0","tpinsearch":"divider_136_2:in0"},{"instName":"divider_137_4","pinName":"in0","tpinsearch":"divider_137_4:in0"},{"instName":"divider_138_4","pinName":"in0","tpinsearch":"divider_138_4:in0"},{"instName":"divider_13_4","pinName":"in0","tpinsearch":"divider_13_4:in0"},{"instName":"divider_140_2","pinName":"in0","tpinsearch":"divider_140_2:in0"},{"instName":"divider_141_4","pinName":"in0","tpinsearch":"divider_141_4:in0"},{"instName":"divider_144_2","pinName":"in0","tpinsearch":"divider_144_2:in0"},{"instName":"divider_147_2","pinName":"in0","tpinsearch":"divider_147_2:in0"},{"instName":"divider_149_16","pinName":"in0","tpinsearch":"divider_149_16:in0"},{"instName":"divider_14_4","pinName":"in0","tpinsearch":"divider_14_4:in0"},{"instName":"divider_152_4","pinName":"in0","tpinsearch":"divider_152_4:in0"},{"instName":"divider_154_2","pinName":"in0","tpinsearch":"divider_154_2:in0"},{"instName":"divider_155_2","pinName":"in0","tpinsearch":"divider_155_2:in0"},{"instName":"divider_156_2","pinName":"in0","tpinsearch":"divider_156_2:in0"},{"instName":"divider_157_2","pinName":"in0","tpinsearch":"divider_157_2:in0"},{"instName":"divider_158_2","pinName":"in0","tpinsearch":"divider_158_2:in0"},{"instName":"divider_159_2","pinName":"in0","tpinsearch":"divider_159_2:in0"},{"instName":"divider_15_2","pinName":"in0","tpinsearch":"divider_15_2:in0"},{"instName":"divider_160_2","pinName":"in0","tpinsearch":"divider_160_2:in0"},{"instName":"divider_161_2","pinName":"in0","tpinsearch":"divider_161_2:in0"},{"instName":"divider_162_2","pinName":"in0","tpinsearch":"divider_162_2:in0"},{"instName":"divider_163_4","pinName":"in0","tpinsearch":"divider_163_4:in0"},{"instName":"divider_164_4","pinName":"in0","tpinsearch":"divider_164_4:in0"},{"instName":"divider_165_4","pinName":"in0","tpinsearch":"divider_165_4:in0"},{"instName":"divider_166_4","pinName":"in0","tpinsearch":"divider_166_4:in0"},{"instName":"divider_167_4","pinName":"in0","tpinsearch":"divider_167_4:in0"},{"instName":"divider_169_4","pinName":"in0","tpinsearch":"divider_169_4:in0"},{"instName":"divider_16_4","pinName":"in0","tpinsearch":"divider_16_4:in0"},{"instName":"divider_170_4","pinName":"in0","tpinsearch":"divider_170_4:in0"},{"instName":"divider_171_4","pinName":"in0","tpinsearch":"divider_171_4:in0"},{"instName":"divider_173_4","pinName":"in0","tpinsearch":"divider_173_4:in0"},{"instName":"divider_175_4","pinName":"in0","tpinsearch":"divider_175_4:in0"},{"instName":"divider_177_4","pinName":"in0","tpinsearch":"divider_177_4:in0"},{"instName":"divider_179_4","pinName":"in0","tpinsearch":"divider_179_4:in0"},{"instName":"divider_17_4","pinName":"in0","tpinsearch":"divider_17_4:in0"},{"instName":"divider_183_4","pinName":"in0","tpinsearch":"divider_183_4:in0"},{"instName":"divider_184_2","pinName":"in0","tpinsearch":"divider_184_2:in0"},{"instName":"divider_185_4","pinName":"in0","tpinsearch":"divider_185_4:in0"},{"instName":"divider_186_2","pinName":"in0","tpinsearch":"divider_186_2:in0"},{"instName":"divider_187_4","pinName":"in0","tpinsearch":"divider_187_4:in0"},{"instName":"divider_188_2","pinName":"in0","tpinsearch":"divider_188_2:in0"},{"instName":"divider_189_4","pinName":"in0","tpinsearch":"divider_189_4:in0"},{"instName":"divider_18_2","pinName":"in0","tpinsearch":"divider_18_2:in0"},{"instName":"divider_190_2","pinName":"in0","tpinsearch":"divider_190_2:in0"},{"instName":"divider_191_4","pinName":"in0","tpinsearch":"divider_191_4:in0"},{"instName":"divider_192_2","pinName":"in0","tpinsearch":"divider_192_2:in0"},{"instName":"divider_193_4","pinName":"in0","tpinsearch":"divider_193_4:in0"},{"instName":"divider_194_2","pinName":"in0","tpinsearch":"divider_194_2:in0"},{"instName":"divider_195_4","pinName":"in0","tpinsearch":"divider_195_4:in0"},{"instName":"divider_196_2","pinName":"in0","tpinsearch":"divider_196_2:in0"},{"instName":"divider_197_4","pinName":"in0","tpinsearch":"divider_197_4:in0"},{"instName":"divider_198_2","pinName":"in0","tpinsearch":"divider_198_2:in0"},{"instName":"divider_199_2","pinName":"in0","tpinsearch":"divider_199_2:in0"},{"instName":"divider_19_4","pinName":"in0","tpinsearch":"divider_19_4:in0"},{"instName":"divider_200_4","pinName":"in0","tpinsearch":"divider_200_4:in0"},{"instName":"divider_201_4","pinName":"in0","tpinsearch":"divider_201_4:in0"},{"instName":"divider_202_4","pinName":"in0","tpinsearch":"divider_202_4:in0"},{"instName":"divider_203_2","pinName":"in0","tpinsearch":"divider_203_2:in0"},{"instName":"divider_204_4","pinName":"in0","tpinsearch":"divider_204_4:in0"},{"instName":"divider_205_4","pinName":"in0","tpinsearch":"divider_205_4:in0"},{"instName":"divider_206_4","pinName":"in0","tpinsearch":"divider_206_4:in0"},{"instName":"divider_207_4","pinName":"in0","tpinsearch":"divider_207_4:in0"},{"instName":"divider_208_4","pinName":"in0","tpinsearch":"divider_208_4:in0"},{"instName":"divider_209_4","pinName":"in0","tpinsearch":"divider_209_4:in0"},{"instName":"divider_211_4","pinName":"in0","tpinsearch":"divider_211_4:in0"},{"instName":"divider_212_2","pinName":"in0","tpinsearch":"divider_212_2:in0"},{"instName":"divider_216_4","pinName":"in0","tpinsearch":"divider_216_4:in0"},{"instName":"divider_217_4","pinName":"in0","tpinsearch":"divider_217_4:in0"},{"instName":"divider_218_24","pinName":"in0","tpinsearch":"divider_218_24:in0"},{"instName":"divider_21_16","pinName":"in0","tpinsearch":"divider_21_16:in0"},{"instName":"divider_222_4","pinName":"in0","tpinsearch":"divider_222_4:in0"},{"instName":"divider_224_10","pinName":"in0","tpinsearch":"divider_224_10:in0"},{"instName":"divider_225_4","pinName":"in0","tpinsearch":"divider_225_4:in0"},{"instName":"divider_226_10","pinName":"in0","tpinsearch":"divider_226_10:in0"},{"instName":"divider_227_4","pinName":"in0","tpinsearch":"divider_227_4:in0"},{"instName":"divider_228_10","pinName":"in0","tpinsearch":"divider_228_10:in0"},{"instName":"divider_229_4","pinName":"in0","tpinsearch":"divider_229_4:in0"},{"instName":"divider_22_2","pinName":"in0","tpinsearch":"divider_22_2:in0"},{"instName":"divider_230_10","pinName":"in0","tpinsearch":"divider_230_10:in0"},{"instName":"divider_231_4","pinName":"in0","tpinsearch":"divider_231_4:in0"},{"instName":"divider_232_10","pinName":"in0","tpinsearch":"divider_232_10:in0"},{"instName":"divider_233_4","pinName":"in0","tpinsearch":"divider_233_4:in0"},{"instName":"divider_238_4","pinName":"in0","tpinsearch":"divider_238_4:in0"},{"instName":"divider_239_2","pinName":"in0","tpinsearch":"divider_239_2:in0"},{"instName":"divider_23_4","pinName":"in0","tpinsearch":"divider_23_4:in0"},{"instName":"divider_240_4","pinName":"in0","tpinsearch":"divider_240_4:in0"},{"instName":"divider_241_4","pinName":"in0","tpinsearch":"divider_241_4:in0"},{"instName":"divider_242_4","pinName":"in0","tpinsearch":"divider_242_4:in0"},{"instName":"divider_243_4","pinName":"in0","tpinsearch":"divider_243_4:in0"},{"instName":"divider_244_4","pinName":"in0","tpinsearch":"divider_244_4:in0"},{"instName":"divider_245_4","pinName":"in0","tpinsearch":"divider_245_4:in0"},{"instName":"divider_246_4","pinName":"in0","tpinsearch":"divider_246_4:in0"},{"instName":"divider_249_2","pinName":"in0","tpinsearch":"divider_249_2:in0"},{"instName":"divider_250_4","pinName":"in0","tpinsearch":"divider_250_4:in0"},{"instName":"divider_251_4","pinName":"in0","tpinsearch":"divider_251_4:in0"},{"instName":"divider_252_4","pinName":"in0","tpinsearch":"divider_252_4:in0"},{"instName":"divider_31_4","pinName":"in0","tpinsearch":"divider_31_4:in0"},{"instName":"divider_32_4","pinName":"in0","tpinsearch":"divider_32_4:in0"},{"instName":"divider_34_2","pinName":"in0","tpinsearch":"divider_34_2:in0"},{"instName":"divider_42_2","pinName":"in0","tpinsearch":"divider_42_2:in0"},{"instName":"divider_5_4","pinName":"in0","tpinsearch":"divider_5_4:in0"},{"instName":"divider_78_2","pinName":"in0","tpinsearch":"divider_78_2:in0"},{"instName":"divider_79_4","pinName":"in0","tpinsearch":"divider_79_4:in0"},{"instName":"divider_7_2","pinName":"in0","tpinsearch":"divider_7_2:in0"},{"instName":"divider_80_4","pinName":"in0","tpinsearch":"divider_80_4:in0"},{"instName":"divider_81_4","pinName":"in0","tpinsearch":"divider_81_4:in0"},{"instName":"divider_84_4","pinName":"in0","tpinsearch":"divider_84_4:in0"},{"instName":"divider_85_4","pinName":"in0","tpinsearch":"divider_85_4:in0"},{"instName":"divider_88_4","pinName":"in0","tpinsearch":"divider_88_4:in0"},{"instName":"divider_89_4","pinName":"in0","tpinsearch":"divider_89_4:in0"},{"instName":"divider_8_4","pinName":"in0","tpinsearch":"divider_8_4:in0"},{"instName":"divider_92_2","pinName":"in0","tpinsearch":"divider_92_2:in0"},{"instName":"divider_93_4","pinName":"in0","tpinsearch":"divider_93_4:in0"},{"instName":"divider_95_4","pinName":"in0","tpinsearch":"divider_95_4:in0"},{"instName":"divider_98_2","pinName":"in0","tpinsearch":"divider_98_2:in0"}]},{"source":{"instName":"MAIN_sysclkout_div","pinName":"out0","spinsearch":"MAIN_sysclkout_div:out0"},"signal":"MAIN_SYSCLKOUT_DIV_OUT0","name":"MAIN_SYSCLKOUT_DIV_OUT0","targets":[{"instName":"PINFUNCTION_SYSCLKOUT0out","pinName":"SYSCLKOUT0","tpinsearch":"PINFUNCTION_SYSCLKOUT0out:SYSCLKOUT0"}]},{"source":{"instName":"MAIN_usart0_fclk_sel","pinName":"out0","spinsearch":"MAIN_usart0_fclk_sel:out0"},"signal":"MAIN_USART0_FCLK_SEL_OUT0","name":"MAIN_USART0_FCLK_SEL_OUT0","targets":[{"instName":"UART0","pinName":"fclk","tpinsearch":"UART0:fclk"}]},{"source":{"instName":"MAIN_usart1_fclk_sel","pinName":"out0","spinsearch":"MAIN_usart1_fclk_sel:out0"},"signal":"MAIN_USART1_FCLK_SEL_OUT0","name":"MAIN_USART1_FCLK_SEL_OUT0","targets":[{"instName":"UART1","pinName":"fclk","tpinsearch":"UART1:fclk"}]},{"source":{"instName":"MAIN_usart2_fclk_sel","pinName":"out0","spinsearch":"MAIN_usart2_fclk_sel:out0"},"signal":"MAIN_USART2_FCLK_SEL_OUT0","name":"MAIN_USART2_FCLK_SEL_OUT0","targets":[{"instName":"UART2","pinName":"fclk","tpinsearch":"UART2:fclk"}]},{"source":{"instName":"MAIN_usart3_fclk_sel","pinName":"out0","spinsearch":"MAIN_usart3_fclk_sel:out0"},"signal":"MAIN_USART3_FCLK_SEL_OUT0","name":"MAIN_USART3_FCLK_SEL_OUT0","targets":[{"instName":"UART3","pinName":"fclk","tpinsearch":"UART3:fclk"}]},{"source":{"instName":"MAIN_usart4_fclk_sel","pinName":"out0","spinsearch":"MAIN_usart4_fclk_sel:out0"},"signal":"MAIN_USART4_FCLK_SEL_OUT0","name":"MAIN_USART4_FCLK_SEL_OUT0","targets":[{"instName":"UART4","pinName":"fclk","tpinsearch":"UART4:fclk"}]},{"source":{"instName":"MAIN_usart5_fclk_sel","pinName":"out0","spinsearch":"MAIN_usart5_fclk_sel:out0"},"signal":"MAIN_USART5_FCLK_SEL_OUT0","name":"MAIN_USART5_FCLK_SEL_OUT0","targets":[{"instName":"UART5","pinName":"fclk","tpinsearch":"UART5:fclk"}]},{"source":{"instName":"MAIN_usart6_fclk_sel","pinName":"out0","spinsearch":"MAIN_usart6_fclk_sel:out0"},"signal":"MAIN_USART6_FCLK_SEL_OUT0","name":"MAIN_USART6_FCLK_SEL_OUT0","targets":[{"instName":"UART6","pinName":"fclk","tpinsearch":"UART6:fclk"}]},{"source":{"instName":"MAIN_USB0_REFCLK_SEL","pinName":"out0","spinsearch":"MAIN_USB0_REFCLK_SEL:out0"},"signal":"MAIN_USB0_REFCLK_SEL_OUT0","name":"MAIN_USB0_REFCLK_SEL_OUT0","targets":[{"instName":"USB0","pinName":"usb2_refclock_clk","tpinsearch":"USB0:usb2_refclock_clk"}]},{"source":{"instName":"MAIN_WWDTCLK0_SEL","pinName":"out0","spinsearch":"MAIN_WWDTCLK0_SEL:out0"},"signal":"MAIN_WWDTCLK0_SEL_OUT0","name":"MAIN_WWDTCLK0_SEL_OUT0","targets":[{"instName":"LPSC_A53_0__RTI0__FCLK","pinName":"in0","tpinsearch":"LPSC_A53_0__RTI0__FCLK:in0"}]},{"source":{"instName":"MAIN_WWDTCLK1_SEL","pinName":"out1","spinsearch":"MAIN_WWDTCLK1_SEL:out1"},"signal":"MAIN_WWDTCLK1_SEL_OUT1","name":"MAIN_WWDTCLK1_SEL_OUT1","targets":[{"instName":"LPSC_A53_1__RTI1__FCLK","pinName":"in0","tpinsearch":"LPSC_A53_1__RTI1__FCLK:in0"}]},{"source":{"instName":"MAIN_WWDTCLK2_SEL","pinName":"out2","spinsearch":"MAIN_WWDTCLK2_SEL:out2"},"signal":"MAIN_WWDTCLK2_SEL_OUT2","name":"MAIN_WWDTCLK2_SEL_OUT2","targets":[{"instName":"LPSC_PULSAR_0_R5_0__RTI8__FCLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_0__RTI8__FCLK:in0"}]},{"source":{"instName":"MAIN_WWDTCLK3_SEL","pinName":"out3","spinsearch":"MAIN_WWDTCLK3_SEL:out3"},"signal":"MAIN_WWDTCLK3_SEL_OUT3","name":"MAIN_WWDTCLK3_SEL_OUT3","targets":[{"instName":"LPSC_PULSAR_0_R5_1__RTI9__FCLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_0_R5_1__RTI9__FCLK:in0"}]},{"source":{"instName":"MAIN_WWDTCLK4_SEL","pinName":"out4","spinsearch":"MAIN_WWDTCLK4_SEL:out4"},"signal":"MAIN_WWDTCLK4_SEL_OUT4","name":"MAIN_WWDTCLK4_SEL_OUT4","targets":[{"instName":"LPSC_PULSAR_1_R5_0__RTI10__FCLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_0__RTI10__FCLK:in0"}]},{"source":{"instName":"MAIN_WWDTCLK5_SEL","pinName":"out5","spinsearch":"MAIN_WWDTCLK5_SEL:out5"},"signal":"MAIN_WWDTCLK5_SEL_OUT5","name":"MAIN_WWDTCLK5_SEL_OUT5","targets":[{"instName":"LPSC_PULSAR_1_R5_1__RTI11__FCLK","pinName":"in0","tpinsearch":"LPSC_PULSAR_1_R5_1__RTI11__FCLK:in0"}]},{"source":{"instName":"PINFUNCTION_MCU_EXT_REFCLK0in","pinName":"MCU_EXT_REFCLK0","spinsearch":"PINFUNCTION_MCU_EXT_REFCLK0in:MCU_EXT_REFCLK0"},"signal":"MCU_EXT_REFCLK0","name":"MCU_EXT_REFCLK0","targets":[{"instName":"DCC4","pinName":"dcc_clksrc4_clk","tpinsearch":"DCC4:dcc_clksrc4_clk"},{"instName":"MAIN_CPTS_CLK_SEL","pinName":"in4","tpinsearch":"MAIN_CPTS_CLK_SEL:in4"},{"instName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","pinName":"in4","tpinsearch":"MAIN_CP_GEMAC_CPTS_CLK_SEL:in4"},{"instName":"MAIN_GTCCLK_SEL","pinName":"in4","tpinsearch":"MAIN_GTCCLK_SEL:in4"},{"instName":"MAIN_ICSSG0_IEPCLK_SEL","pinName":"in4","tpinsearch":"MAIN_ICSSG0_IEPCLK_SEL:in4"},{"instName":"MAIN_ICSSG1_IEPCLK_SEL","pinName":"in4","tpinsearch":"MAIN_ICSSG1_IEPCLK_SEL:in4"},{"instName":"MAIN_MCAN0_CLK_SEL","pinName":"in1","tpinsearch":"MAIN_MCAN0_CLK_SEL:in1"},{"instName":"MAIN_MCAN1_CLK_SEL","pinName":"in1","tpinsearch":"MAIN_MCAN1_CLK_SEL:in1"},{"instName":"MAIN_PCIE0_CPTS_CLK_SEL","pinName":"in4_0","tpinsearch":"MAIN_PCIE0_CPTS_CLK_SEL:in4_0"},{"instName":"MCU_DCC0","pinName":"dcc_clksrc7_clk","tpinsearch":"MCU_DCC0:dcc_clksrc7_clk"}]},{"source":{"instName":"MCU_hsdiv0_16fft32","pinName":"hsdiv_clkout0","spinsearch":"MCU_hsdiv0_16fft32:hsdiv_clkout0"},"signal":"MCU_HSDIV0_16FFT32_HSDIV_CLKOUT0","name":"MCU_HSDIV0_16FFT32_HSDIV_CLKOUT0","targets":[{"instName":"HFOSC0_32KHz_GEN_DIV8","pinName":"in0","tpinsearch":"HFOSC0_32KHz_GEN_DIV8:in0"}],"displayName":"MCU_PLL32_hsdiv0"},{"source":{"instName":"MCU_M4FSS_CLKSEL","pinName":"out0","spinsearch":"MCU_M4FSS_CLKSEL:out0"},"signal":"MCU_M4FSS_CLKSEL_OUT0","name":"MCU_M4FSS_CLKSEL_OUT0","targets":[{"instName":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK:in0"},{"instName":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK:in0"},{"instName":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK:in0"},{"instName":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK:in0"},{"instName":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK:in0"},{"instName":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK:in0"},{"instName":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK:in0"}]},{"source":{"instName":"mcu_obsclk_div","pinName":"out0","spinsearch":"mcu_obsclk_div:out0"},"signal":"MCU_OBSCLK_DIV_OUT0","name":"MCU_OBSCLK_DIV_OUT0","targets":[{"instName":"MCU_OBSCLK_OUTMUX_SEL","pinName":"in0","tpinsearch":"MCU_OBSCLK_OUTMUX_SEL:in0"}]},{"source":{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"out0","spinsearch":"MCU_OBSCLK_MUX_SEL:out0"},"signal":"MCU_OBSCLK_MUX_SEL_OUT0","name":"MCU_OBSCLK_MUX_SEL_OUT0","targets":[{"instName":"mcu_obsclk_div","pinName":"in0","tpinsearch":"mcu_obsclk_div:in0"}]},{"source":{"instName":"MCU_OBSCLK_OUTMUX_SEL","pinName":"out0","spinsearch":"MCU_OBSCLK_OUTMUX_SEL:out0"},"signal":"MCU_OBSCLK_OUTMUX_SEL_OUT0","name":"MCU_OBSCLK_OUTMUX_SEL_OUT0","targets":[{"instName":"PINFUNCTION_MCU_OBSCLK0out","pinName":"MCU_OBSCLK0","tpinsearch":"PINFUNCTION_MCU_OBSCLK0out:MCU_OBSCLK0"}]},{"source":{"instName":"MCU_hsdiv4_16fft0","pinName":"hsdiv_clkout0","spinsearch":"MCU_hsdiv4_16fft0:hsdiv_clkout0"},"signal":"MCU_PLL0_HSDIV0_CLKOUT","name":"MCU_PLL0_HSDIV0_CLKOUT","targets":[{"instName":"MCU_DCC0","pinName":"dcc_clksrc0_clk","tpinsearch":"MCU_DCC0:dcc_clksrc0_clk"},{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in2","tpinsearch":"MCU_OBSCLK_MUX_SEL:in2"},{"instName":"MCU_PLLCTRL0","pinName":"pll_clkout_clk","tpinsearch":"MCU_PLLCTRL0:pll_clkout_clk"}],"displayName":"MCU_PLL0_hsdiv0"},{"source":{"instName":"MCU_hsdiv4_16fft0","pinName":"hsdiv_clkout1","spinsearch":"MCU_hsdiv4_16fft0:hsdiv_clkout1"},"signal":"MCU_PLL0_HSDIV1_CLKOUT","name":"MCU_PLL0_HSDIV1_CLKOUT","targets":[{"instName":"MCU_DCC0","pinName":"dcc_clksrc1_clk","tpinsearch":"MCU_DCC0:dcc_clksrc1_clk"},{"instName":"MCU_I2C0","pinName":"fclk","tpinsearch":"MCU_I2C0:fclk"},{"instName":"MCU_I2C1","pinName":"fclk","tpinsearch":"MCU_I2C1:fclk"}],"displayName":"MCU_PLL0_hsdiv1"},{"source":{"instName":"MCU_hsdiv4_16fft0","pinName":"hsdiv_clkout2","spinsearch":"MCU_hsdiv4_16fft0:hsdiv_clkout2"},"signal":"MCU_PLL0_HSDIV2_CLKOUT","name":"MCU_PLL0_HSDIV2_CLKOUT","targets":[{"instName":"MCU_DCC0","pinName":"dcc_clksrc2_clk","tpinsearch":"MCU_DCC0:dcc_clksrc2_clk"},{"instName":"MCU_UART0","pinName":"fclk","tpinsearch":"MCU_UART0:fclk"},{"instName":"MCU_UART1","pinName":"fclk","tpinsearch":"MCU_UART1:fclk"}],"displayName":"MCU_PLL0_hsdiv2"},{"source":{"instName":"MCU_hsdiv4_16fft0","pinName":"hsdiv_clkout3","spinsearch":"MCU_hsdiv4_16fft0:hsdiv_clkout3"},"signal":"MCU_PLL0_HSDIV3_CLKOUT","name":"MCU_PLL0_HSDIV3_CLKOUT","targets":[{"instName":"MCU_DCC0","pinName":"dcc_clksrc3_clk","tpinsearch":"MCU_DCC0:dcc_clksrc3_clk"}],"displayName":"MCU_PLL0_hsdiv3"},{"source":{"instName":"MCU_hsdiv4_16fft0","pinName":"hsdiv_clkout4","spinsearch":"MCU_hsdiv4_16fft0:hsdiv_clkout4"},"signal":"MCU_PLL0_HSDIV4_CLKOUT","name":"MCU_PLL0_HSDIV4_CLKOUT","targets":[{"instName":"MCU_DCC0","pinName":"dcc_clksrc4_clk","tpinsearch":"MCU_DCC0:dcc_clksrc4_clk"},{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in3","tpinsearch":"MCU_OBSCLK_MUX_SEL:in3"}],"displayName":"MCU_PLL0_hsdiv4"},{"source":{"instName":"MCU_PLLCTRL0","pinName":"pll_ctrl_obsclk_clk","spinsearch":"MCU_PLLCTRL0:pll_ctrl_obsclk_clk"},"signal":"MCU_PLLCTRL0_PLL_CTRL_OBSCLK_CLK","name":"MCU_PLLCTRL0_PLL_CTRL_OBSCLK_CLK","targets":[{"instName":"MCU_OBSCLK_MUX_SEL","pinName":"in4","tpinsearch":"MCU_OBSCLK_MUX_SEL:in4"}]},{"source":{"instName":"MCU_PLLCTRL0","pinName":"sysclkout_clk","spinsearch":"MCU_PLLCTRL0:sysclkout_clk"},"signal":"MCU_PLLCTRL0_SYSCLKOUT_CLK","name":"MCU_PLLCTRL0_SYSCLKOUT_CLK","targets":[{"instName":"MCU_sysclkout_div","pinName":"in0","tpinsearch":"MCU_sysclkout_div:in0"}]},{"source":{"instName":"MCU_pllfracf_ssmod_16fft0","pinName":"foutvcop_clk","spinsearch":"MCU_pllfracf_ssmod_16fft0:foutvcop_clk"},"signal":"MCU_PLLFRACF_SSMOD_16FFT0_FOUTVCOP_CLK","name":"MCU_PLLFRACF_SSMOD_16FFT0_FOUTVCOP_CLK","targets":[{"instName":"MCU_hsdiv4_16fft0","pinName":"vco_clkin_clk","tpinsearch":"MCU_hsdiv4_16fft0:vco_clkin_clk"}]},{"source":{"instName":"MCU_PLLCTRL0","pinName":"chip_div1_clk_clk","spinsearch":"MCU_PLLCTRL0:chip_div1_clk_clk"},"signal":"MCU_SYSCLK0","name":"MCU_SYSCLK0","targets":[{"instName":"MCU_M4FSS_CLKSEL","pinName":"in0","tpinsearch":"MCU_M4FSS_CLKSEL:in0"},{"instName":"divider_10_4","pinName":"in0","tpinsearch":"divider_10_4:in0"},{"instName":"divider_112_4","pinName":"in0","tpinsearch":"divider_112_4:in0"},{"instName":"divider_113_4","pinName":"in0","tpinsearch":"divider_113_4:in0"},{"instName":"divider_114_4","pinName":"in0","tpinsearch":"divider_114_4:in0"},{"instName":"divider_115_4","pinName":"in0","tpinsearch":"divider_115_4:in0"},{"instName":"divider_127_4","pinName":"in0","tpinsearch":"divider_127_4:in0"},{"instName":"divider_139_4","pinName":"in0","tpinsearch":"divider_139_4:in0"},{"instName":"divider_168_4","pinName":"in0","tpinsearch":"divider_168_4:in0"},{"instName":"divider_172_4","pinName":"in0","tpinsearch":"divider_172_4:in0"},{"instName":"divider_181_4","pinName":"in0","tpinsearch":"divider_181_4:in0"},{"instName":"divider_182_4","pinName":"in0","tpinsearch":"divider_182_4:in0"},{"instName":"divider_210_4","pinName":"in0","tpinsearch":"divider_210_4:in0"},{"instName":"divider_219_2","pinName":"in0","tpinsearch":"divider_219_2:in0"},{"instName":"divider_220_4","pinName":"in0","tpinsearch":"divider_220_4:in0"},{"instName":"divider_221_24","pinName":"in0","tpinsearch":"divider_221_24:in0"},{"instName":"divider_223_4","pinName":"in0","tpinsearch":"divider_223_4:in0"},{"instName":"divider_234_8","pinName":"in0","tpinsearch":"divider_234_8:in0"},{"instName":"divider_235_4","pinName":"in0","tpinsearch":"divider_235_4:in0"},{"instName":"divider_236_8","pinName":"in0","tpinsearch":"divider_236_8:in0"},{"instName":"divider_237_4","pinName":"in0","tpinsearch":"divider_237_4:in0"},{"instName":"divider_247_4","pinName":"in0","tpinsearch":"divider_247_4:in0"},{"instName":"divider_248_4","pinName":"in0","tpinsearch":"divider_248_4:in0"},{"instName":"divider_26_2","pinName":"in0","tpinsearch":"divider_26_2:in0"},{"instName":"divider_27_4","pinName":"in0","tpinsearch":"divider_27_4:in0"},{"instName":"divider_28_4","pinName":"in0","tpinsearch":"divider_28_4:in0"},{"instName":"divider_33_4","pinName":"in0","tpinsearch":"divider_33_4:in0"},{"instName":"divider_6_2","pinName":"in0","tpinsearch":"divider_6_2:in0"},{"instName":"divider_96_2","pinName":"in0","tpinsearch":"divider_96_2:in0"},{"instName":"divider_97_4","pinName":"in0","tpinsearch":"divider_97_4:in0"}]},{"source":{"instName":"MCU_sysclkout_div","pinName":"out0","spinsearch":"MCU_sysclkout_div:out0"},"signal":"MCU_SYSCLKOUT_DIV_OUT0","name":"MCU_SYSCLKOUT_DIV_OUT0","targets":[{"instName":"PINFUNCTION_MCU_SYSCLKOUT0out","pinName":"MCU_SYSCLKOUT0","tpinsearch":"PINFUNCTION_MCU_SYSCLKOUT0out:MCU_SYSCLKOUT0"}]},{"source":{"instName":"MCU_WWDTCLK_SEL","pinName":"out0","spinsearch":"MCU_WWDTCLK_SEL:out0"},"signal":"MCU_WWDTCLK_SEL_OUT0","name":"MCU_WWDTCLK_SEL_OUT0","targets":[{"instName":"LPSC_M4F__MCU_RTI0__FCLK","pinName":"in0","tpinsearch":"LPSC_M4F__MCU_RTI0__FCLK:in0"}]},{"source":{"instName":"osbclk0_div","pinName":"out0","spinsearch":"osbclk0_div:out0"},"signal":"OSBCLK0_DIV_OUT0","name":"OSBCLK0_DIV_OUT0","targets":[{"instName":"PINFUNCTION_OBSCLK0out","pinName":"OBSCLK0","tpinsearch":"PINFUNCTION_OBSCLK0out:OBSCLK0"}]},{"source":{"instName":"PLLCTRL0","pinName":"pll_ctrl_obsclk_clk","spinsearch":"PLLCTRL0:pll_ctrl_obsclk_clk"},"signal":"PLLCTRL0_PLL_CTRL_OBSCLK_CLK","name":"PLLCTRL0_PLL_CTRL_OBSCLK_CLK","targets":[{"instName":"MAIN_OBSCLK0_MUX_SEL","pinName":"in7","tpinsearch":"MAIN_OBSCLK0_MUX_SEL:in7"}]},{"source":{"instName":"PLLCTRL0","pinName":"sysclkout_clk","spinsearch":"PLLCTRL0:sysclkout_clk"},"signal":"PLLCTRL0_SYSCLKOUT_CLK","name":"PLLCTRL0_SYSCLKOUT_CLK","targets":[{"instName":"MAIN_sysclkout_div","pinName":"in0","tpinsearch":"MAIN_sysclkout_div:in0"}]},{"source":{"instName":"pllfracf_ssmod_16fft0","pinName":"foutpostdiv_clk","spinsearch":"pllfracf_ssmod_16fft0:foutpostdiv_clk"},"signal":"PLLFRACF_SSMOD_16FFT0_FOUTPOSTDIV_CLK","name":"PLLFRACF_SSMOD_16FFT0_FOUTPOSTDIV_CLK","targets":[{"instName":"postdiv4_16ff0","pinName":"postdiv_clkin_clk","tpinsearch":"postdiv4_16ff0:postdiv_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft0","pinName":"foutvcop_clk","spinsearch":"pllfracf_ssmod_16fft0:foutvcop_clk"},"signal":"PLLFRACF_SSMOD_16FFT0_FOUTVCOP_CLK","name":"PLLFRACF_SSMOD_16FFT0_FOUTVCOP_CLK","targets":[{"instName":"hsdiv4_16fft0","pinName":"vco_clkin_clk","tpinsearch":"hsdiv4_16fft0:vco_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft12","pinName":"foutvcop_clk","spinsearch":"pllfracf_ssmod_16fft12:foutvcop_clk"},"signal":"PLLFRACF_SSMOD_16FFT12_FOUTVCOP_CLK","name":"PLLFRACF_SSMOD_16FFT12_FOUTVCOP_CLK","targets":[{"instName":"hsdiv0_16fft12","pinName":"vco_clkin_clk","tpinsearch":"hsdiv0_16fft12:vco_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft14","pinName":"foutvcop_clk","spinsearch":"pllfracf_ssmod_16fft14:foutvcop_clk"},"signal":"PLLFRACF_SSMOD_16FFT14_FOUTVCOP_CLK","name":"PLLFRACF_SSMOD_16FFT14_FOUTVCOP_CLK","targets":[{"instName":"hsdiv1_16fft14","pinName":"vco_clkin_clk","tpinsearch":"hsdiv1_16fft14:vco_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft1","pinName":"foutpostdiv_clk","spinsearch":"pllfracf_ssmod_16fft1:foutpostdiv_clk"},"signal":"PLLFRACF_SSMOD_16FFT1_FOUTPOSTDIV_CLK","name":"PLLFRACF_SSMOD_16FFT1_FOUTPOSTDIV_CLK","targets":[{"instName":"postdiv1_16fft1","pinName":"postdiv_clkin_clk","tpinsearch":"postdiv1_16fft1:postdiv_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft1","pinName":"foutvcop_clk","spinsearch":"pllfracf_ssmod_16fft1:foutvcop_clk"},"signal":"PLLFRACF_SSMOD_16FFT1_FOUTVCOP_CLK","name":"PLLFRACF_SSMOD_16FFT1_FOUTVCOP_CLK","targets":[{"instName":"hsdiv4_16fft1","pinName":"vco_clkin_clk","tpinsearch":"hsdiv4_16fft1:vco_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft2","pinName":"foutpostdiv_clk","spinsearch":"pllfracf_ssmod_16fft2:foutpostdiv_clk"},"signal":"PLLFRACF_SSMOD_16FFT2_FOUTPOSTDIV_CLK","name":"PLLFRACF_SSMOD_16FFT2_FOUTPOSTDIV_CLK","targets":[{"instName":"postdiv4_16ff2","pinName":"postdiv_clkin_clk","tpinsearch":"postdiv4_16ff2:postdiv_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft2","pinName":"foutvcop_clk","spinsearch":"pllfracf_ssmod_16fft2:foutvcop_clk"},"signal":"PLLFRACF_SSMOD_16FFT2_FOUTVCOP_CLK","name":"PLLFRACF_SSMOD_16FFT2_FOUTVCOP_CLK","targets":[{"instName":"hsdiv4_16fft2","pinName":"vco_clkin_clk","tpinsearch":"hsdiv4_16fft2:vco_clkin_clk"}]},{"source":{"instName":"pllfracf_ssmod_16fft8","pinName":"foutvcop_clk","spinsearch":"pllfracf_ssmod_16fft8:foutvcop_clk"},"signal":"PLLFRACF_SSMOD_16FFT8_FOUTVCOP_CLK","name":"PLLFRACF_SSMOD_16FFT8_FOUTVCOP_CLK","targets":[{"instName":"hsdiv0_16fft8","pinName":"vco_clkin_clk","tpinsearch":"hsdiv0_16fft8:vco_clkin_clk"}]},{"source":{"instName":"PINFUNCTION_RMII_REF_CLKin","pinName":"RMII_REF_CLK","spinsearch":"PINFUNCTION_RMII_REF_CLKin:RMII_REF_CLK"},"signal":"RMII_REF_CLK","name":"RMII_REF_CLK","targets":[{"instName":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK","pinName":"in0","tpinsearch":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK:in0"},{"instName":"divider_90_4","pinName":"in0","tpinsearch":"divider_90_4:in0"}]},{"source":{"instName":"USART_Programmable_Clock_Divider0","pinName":"out0","spinsearch":"USART_Programmable_Clock_Divider0:out0"},"signal":"USART_PROGRAMMABLE_CLOCK_DIVIDER0_OUT0","name":"USART_PROGRAMMABLE_CLOCK_DIVIDER0_OUT0","targets":[{"instName":"MAIN_usart0_fclk_sel","pinName":"in0","tpinsearch":"MAIN_usart0_fclk_sel:in0"}]},{"source":{"instName":"USART_Programmable_Clock_Divider1","pinName":"out1","spinsearch":"USART_Programmable_Clock_Divider1:out1"},"signal":"USART_PROGRAMMABLE_CLOCK_DIVIDER1_OUT1","name":"USART_PROGRAMMABLE_CLOCK_DIVIDER1_OUT1","targets":[{"instName":"MAIN_usart1_fclk_sel","pinName":"in0","tpinsearch":"MAIN_usart1_fclk_sel:in0"}]},{"source":{"instName":"USART_Programmable_Clock_Divider2","pinName":"out2","spinsearch":"USART_Programmable_Clock_Divider2:out2"},"signal":"USART_PROGRAMMABLE_CLOCK_DIVIDER2_OUT2","name":"USART_PROGRAMMABLE_CLOCK_DIVIDER2_OUT2","targets":[{"instName":"MAIN_usart2_fclk_sel","pinName":"in0","tpinsearch":"MAIN_usart2_fclk_sel:in0"}]},{"source":{"instName":"USART_Programmable_Clock_Divider3","pinName":"out3","spinsearch":"USART_Programmable_Clock_Divider3:out3"},"signal":"USART_PROGRAMMABLE_CLOCK_DIVIDER3_OUT3","name":"USART_PROGRAMMABLE_CLOCK_DIVIDER3_OUT3","targets":[{"instName":"MAIN_usart3_fclk_sel","pinName":"in0","tpinsearch":"MAIN_usart3_fclk_sel:in0"}]},{"source":{"instName":"USART_Programmable_Clock_Divider4","pinName":"out4","spinsearch":"USART_Programmable_Clock_Divider4:out4"},"signal":"USART_PROGRAMMABLE_CLOCK_DIVIDER4_OUT4","name":"USART_PROGRAMMABLE_CLOCK_DIVIDER4_OUT4","targets":[{"instName":"MAIN_usart4_fclk_sel","pinName":"in0","tpinsearch":"MAIN_usart4_fclk_sel:in0"}]},{"source":{"instName":"USART_Programmable_Clock_Divider5","pinName":"out5","spinsearch":"USART_Programmable_Clock_Divider5:out5"},"signal":"USART_PROGRAMMABLE_CLOCK_DIVIDER5_OUT5","name":"USART_PROGRAMMABLE_CLOCK_DIVIDER5_OUT5","targets":[{"instName":"MAIN_usart5_fclk_sel","pinName":"in0","tpinsearch":"MAIN_usart5_fclk_sel:in0"}]},{"source":{"instName":"USART_Programmable_Clock_Divider6","pinName":"out6","spinsearch":"USART_Programmable_Clock_Divider6:out6"},"signal":"USART_PROGRAMMABLE_CLOCK_DIVIDER6_OUT6","name":"USART_PROGRAMMABLE_CLOCK_DIVIDER6_OUT6","targets":[{"instName":"MAIN_usart6_fclk_sel","pinName":"in0","tpinsearch":"MAIN_usart6_fclk_sel:in0"}]}],"ipInstances":[{"name":"A53SS0_CORE_0","ip_name":"A53SS_CORE_0","displayName":"A53SS0_CORE_0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"A53SS0_CORE_1","ip_name":"A53SS_CORE_1","displayName":"A53SS0_CORE_1","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ADC0","ip_name":"ADC","displayName":"ADC0","domain":"MAIN","inPins":[{"name":"adc_clk","displayName":"adc_clk","div":1,"frequencyLimit":{"min":60,"max":60}},{"name":"vbus_clk","displayName":"vbus_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"CBASS0","ip_name":"CBASS","displayName":"CBASS0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk","div":2},{"name":"main_SYSCLK0_2_clk","displayName":"main_SYSCLK0_2_clk","div":2},{"name":"main_SYSCLK0_4_clk","displayName":"main_SYSCLK0_4_clk","div":4},{"name":"MCU_SYSCLK0_4_clk","displayName":"MCU_SYSCLK0_4_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"CBASS_DBG0","ip_name":"CBASS_DBG","displayName":"CBASS_DBG0","domain":"MAIN","inPins":[{"name":"main_SYSCLK0_2_clk","displayName":"main_SYSCLK0_2_clk","div":2},{"name":"main_SYSCLK0_4_clk","displayName":"main_SYSCLK0_4_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"CBASS_FW0","ip_name":"CBASS_FW","displayName":"CBASS_FW0","domain":"MAIN","inPins":[{"name":"main_SYSCLK0_2_clk","displayName":"main_SYSCLK0_2_clk","div":2},{"name":"main_SYSCLK0_4_clk","displayName":"main_SYSCLK0_4_clk","div":4},{"name":"MCU_SYSCLK0_4_clk","displayName":"MCU_SYSCLK0_4_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"CBASS_INFRA1","ip_name":"CBASS_INFRA","displayName":"CBASS_INFRA1","domain":"MAIN","inPins":[{"name":"main_SYSCLK0_2_clk","displayName":"main_SYSCLK0_2_clk","div":2},{"name":"main_SYSCLK0_4_clk","displayName":"main_SYSCLK0_4_clk","div":4},{"name":"main_SYSCLK0_16_clk","displayName":"main_SYSCLK0_16_clk","div":16}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"CLKOUT_CTRL","ip_name":"ClockMux","displayName":"CLKOUT_CTRL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":5},{"name":"in1","displayName":"","div":10}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"CLKOUT_CTRL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"CLKOUT_CTRL","offset":"0x8010","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"CLKOUT_CTRL_CLK_SEL","access_type":"R/W","ldesc":"Selects CLKOUT clock source","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["MAIN_PLL0_HSDIV4_CLKOUT/5","MAIN_PLL0_HSDIV4_CLKOUT/10"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nCLKOUT_CTRL Register Address: 0x43008010\nCLKOUT_CTRL Register Reset Value: 0x0\nBitfield Description: Selects CLKOUT clock source"}]}],"resetValue":"in0","shape":"Mux"},{"name":"CMP_EVENT_INTROUTER0","ip_name":"CMP_EVENT_INTROUTER","displayName":"CMP_EVENT_INTROUTER0","domain":"MAIN","inPins":[{"name":"intr_clk","displayName":"intr_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"CPSW0_in","ip_name":"CPSW","displayName":"CPSW0_IN","domain":"MAIN","inPins":[{"name":"cppi_clk_clk","displayName":"cppi_clk_clk","div":2},{"name":"cpts_rft_clk","displayName":"cpts_rft_clk","div":1},{"name":"gmii1_mr_clk","displayName":"gmii1_mr_clk","div":10},{"name":"gmii1_mt_clk","displayName":"gmii1_mt_clk","div":10},{"name":"gmii2_mr_clk","displayName":"gmii2_mr_clk","div":10},{"name":"gmii2_mt_clk","displayName":"gmii2_mt_clk","div":10},{"name":"gmii_rft_clk","displayName":"gmii_rft_clk","div":2},{"name":"rgmii_mhz_5_clk","displayName":"rgmii_mhz_5_clk","div":50},{"name":"rgmii_mhz_50_clk","displayName":"rgmii_mhz_50_clk","div":5},{"name":"rgmii_mhz_250_clk","displayName":"rgmii_mhz_250_clk","div":1},{"name":"rmii_mhz_50_clk","displayName":"rmii_mhz_50_clk","div":1}],"type":"cpsw","outPins":[],"shape":"LargeSquare"},{"name":"CPSW0_out","ip_name":"CPSW","displayName":"CPSW0_OUT","domain":"MAIN","outPins":[{"name":"cpts_genf0","displayName":"cpts_genf0"},{"name":"cpts_genf1","displayName":"cpts_genf1"}],"type":"cpsw","inPins":[],"shape":"LargeSquare"},{"name":"CPT2_AGGR0","ip_name":"CPT2_AGGR","displayName":"CPT2_AGGR0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"CPTS0_in","ip_name":"CPTS","displayName":"CPTS0_IN","domain":"MAIN","inPins":[{"name":"cpts_rft_clk","displayName":"cpts_rft_clk","div":1},{"name":"vbusp_clk","displayName":"vbusp_clk","div":4}],"type":"cpts","outPins":[],"shape":"LargeSquare"},{"name":"CPTS0_out","ip_name":"CPTS","displayName":"CPTS0_OUT","domain":"MAIN","outPins":[{"name":"cpts_genf1","displayName":"cpts_genf1"},{"name":"cpts_genf2","displayName":"cpts_genf2"},{"name":"cpts_genf3","displayName":"cpts_genf3"}],"type":"cpts","inPins":[],"shape":"LargeSquare"},{"name":"CTRL_MMR0","ip_name":"CTRL_MMR","displayName":"CTRL_MMR0","domain":"MAIN","inPins":[{"name":"vbusp_clk","displayName":"vbusp_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DCC0","ip_name":"DCC","displayName":"DCC0","domain":"MAIN","inPins":[{"name":"dcc_clksrc0_clk","displayName":"dcc_clksrc0_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc1_clk","displayName":"dcc_clksrc1_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc2_clk","displayName":"dcc_clksrc2_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc3_clk","displayName":"dcc_clksrc3_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc4_clk","displayName":"dcc_clksrc4_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc5_clk","displayName":"dcc_clksrc5_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc6_clk","displayName":"dcc_clksrc6_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc7_clk","displayName":"dcc_clksrc7_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_input00_clk","displayName":"dcc_input00_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input01_clk","displayName":"dcc_input01_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input02_clk","displayName":"dcc_input02_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input10_clk","displayName":"dcc_input10_clk","div":2,"description":"secondary oscillator clock"},{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DCC1","ip_name":"DCC","displayName":"DCC1","domain":"MAIN","inPins":[{"name":"dcc_clksrc0_clk","displayName":"dcc_clksrc0_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc1_clk","displayName":"dcc_clksrc1_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc2_clk","displayName":"dcc_clksrc2_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc3_clk","displayName":"dcc_clksrc3_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc4_clk","displayName":"dcc_clksrc4_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc5_clk","displayName":"dcc_clksrc5_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc6_clk","displayName":"dcc_clksrc6_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc7_clk","displayName":"dcc_clksrc7_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_input00_clk","displayName":"dcc_input00_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input01_clk","displayName":"dcc_input01_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input02_clk","displayName":"dcc_input02_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input10_clk","displayName":"dcc_input10_clk","div":4,"description":"secondary oscillator clock"},{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DCC2","ip_name":"DCC","displayName":"DCC2","domain":"MAIN","inPins":[{"name":"dcc_clksrc0_clk","displayName":"dcc_clksrc0_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc1_clk","displayName":"dcc_clksrc1_clk","div":2,"description":"counter1 clock source"},{"name":"dcc_clksrc2_clk","displayName":"dcc_clksrc2_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc3_clk","displayName":"dcc_clksrc3_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc4_clk","displayName":"dcc_clksrc4_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc5_clk","displayName":"dcc_clksrc5_clk","div":2,"description":"counter1 clock source"},{"name":"dcc_clksrc6_clk","displayName":"dcc_clksrc6_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_input00_clk","displayName":"dcc_input00_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input01_clk","displayName":"dcc_input01_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input02_clk","displayName":"dcc_input02_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input10_clk","displayName":"dcc_input10_clk","div":4,"description":"secondary oscillator clock"},{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DCC3","ip_name":"DCC","displayName":"DCC3","domain":"MAIN","inPins":[{"name":"dcc_clksrc0_clk","displayName":"dcc_clksrc0_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc1_clk","displayName":"dcc_clksrc1_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc3_clk","displayName":"dcc_clksrc3_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc4_clk","displayName":"dcc_clksrc4_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc5_clk","displayName":"dcc_clksrc5_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc6_clk","displayName":"dcc_clksrc6_clk","div":4,"description":"counter1 clock source"},{"name":"dcc_clksrc7_clk","displayName":"dcc_clksrc7_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_input00_clk","displayName":"dcc_input00_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input01_clk","displayName":"dcc_input01_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input02_clk","displayName":"dcc_input02_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input10_clk","displayName":"dcc_input10_clk","div":4,"description":"secondary oscillator clock"},{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DCC4","ip_name":"DCC","displayName":"DCC4","domain":"MAIN","inPins":[{"name":"dcc_clksrc0_clk","displayName":"dcc_clksrc0_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc2_clk","displayName":"dcc_clksrc2_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc3_clk","displayName":"dcc_clksrc3_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc4_clk","displayName":"dcc_clksrc4_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc5_clk","displayName":"dcc_clksrc5_clk","div":4,"description":"counter1 clock source"},{"name":"dcc_input00_clk","displayName":"dcc_input00_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input01_clk","displayName":"dcc_input01_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input02_clk","displayName":"dcc_input02_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input10_clk","displayName":"dcc_input10_clk","div":2,"description":"secondary oscillator clock"},{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DCC5","ip_name":"DCC","displayName":"DCC5","domain":"MAIN","inPins":[{"name":"dcc_input00_clk","displayName":"dcc_input00_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input01_clk","displayName":"dcc_input01_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input02_clk","displayName":"dcc_input02_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input10_clk","displayName":"dcc_input10_clk","div":1,"description":"secondary oscillator clock"},{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DDR16SS0","ip_name":"DDR16SS","displayName":"DDR16SS0","domain":"MAIN","inPins":[{"name":"ddrss_ddr_pll_clk","displayName":"ddrss_ddr_pll_clk","div":1},{"name":"pll_ctrl_clk","displayName":"pll_ctrl_clk","div":1}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DEBUGSS_WRAP0","ip_name":"DEBUGSS_WRAP","displayName":"DEBUGSS_WRAP0","domain":"MAIN","inPins":[{"name":"atb_clk","displayName":"atb_clk","div":2,"description":"atb clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_BCDMA_0","ip_name":"DMASS_BCDMA_0","displayName":"DMASS0_BCDMA_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_CBASS_0","ip_name":"DMASS_CBASS_0","displayName":"DMASS0_CBASS_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_ECC_AGGR_0","ip_name":"DMASS_ECC_AGGR_0","displayName":"DMASS0_ECC_AGGR_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_INTAGGR_0","ip_name":"DMASS_INTAGGR_0","displayName":"DMASS0_INTAGGR_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_IPCSS_0","ip_name":"DMASS_IPCSS_0","displayName":"DMASS0_IPCSS_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_PKTDMA_0","ip_name":"DMASS_PKTDMA_0","displayName":"DMASS0_PKTDMA_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_PSILCFG_0","ip_name":"DMASS_PSILCFG_0","displayName":"DMASS0_PSILCFG_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_PSILSS_0","ip_name":"DMASS_PSILSS_0","displayName":"DMASS0_PSILSS_0","domain":"MAIN","inPins":[{"name":"pdma_main0_clk","displayName":"pdma_main0_clk"},{"name":"pdma_main1_clk","displayName":"pdma_main1_clk"},{"name":"vd2clk","displayName":"vd2clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"DMASS0_RINGACC_0","ip_name":"DMASS_RINGACC_0","displayName":"DMASS0_RINGACC_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ECAP0","ip_name":"ECAP","displayName":"ECAP0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ECAP1","ip_name":"ECAP","displayName":"ECAP1","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ECAP2","ip_name":"ECAP","displayName":"ECAP2","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ECC_AGGR0","ip_name":"ECC_AGGR","displayName":"ECC_AGGR0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ECC_AGGR1","ip_name":"ECC_AGGR","displayName":"ECC_AGGR1","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EFUSE0","ip_name":"EFUSE","displayName":"EFUSE0","domain":"MAIN","inPins":[{"name":"sys_clk_clk","displayName":"sys_clk_clk","div":1},{"name":"vbusp_clk_clk","displayName":"vbusp_clk_clk","div":16}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ELM0","ip_name":"ELM","displayName":"ELM0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM0","ip_name":"EPWM","displayName":"EPWM0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM1","ip_name":"EPWM","displayName":"EPWM1","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM2","ip_name":"EPWM","displayName":"EPWM2","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM3","ip_name":"EPWM","displayName":"EPWM3","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM4","ip_name":"EPWM","displayName":"EPWM4","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM5","ip_name":"EPWM","displayName":"EPWM5","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM6","ip_name":"EPWM","displayName":"EPWM6","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM7","ip_name":"EPWM","displayName":"EPWM7","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EPWM8","ip_name":"EPWM","displayName":"EPWM8","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EQEP0","ip_name":"EQEP","displayName":"EQEP0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EQEP1","ip_name":"EQEP","displayName":"EQEP1","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"EQEP2","ip_name":"EQEP","displayName":"EQEP2","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"ESM0","ip_name":"ESM","displayName":"ESM0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSIRX0","ip_name":"FSIRX","displayName":"FSIRX0","domain":"MAIN","inPins":[{"name":"fsi_rx_lpbk_ck","displayName":"fsi_rx_lpbk_ck","div":1},{"name":"fsi_rx_vbus_clk","displayName":"fsi_rx_vbus_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSIRX1","ip_name":"FSIRX","displayName":"FSIRX1","domain":"MAIN","inPins":[{"name":"fsi_rx_lpbk_ck","displayName":"fsi_rx_lpbk_ck","div":1},{"name":"fsi_rx_vbus_clk","displayName":"fsi_rx_vbus_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSIRX2","ip_name":"FSIRX","displayName":"FSIRX2","domain":"MAIN","inPins":[{"name":"fsi_rx_lpbk_ck","displayName":"fsi_rx_lpbk_ck","div":1},{"name":"fsi_rx_vbus_clk","displayName":"fsi_rx_vbus_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSIRX3","ip_name":"FSIRX","displayName":"FSIRX3","domain":"MAIN","inPins":[{"name":"fsi_rx_lpbk_ck","displayName":"fsi_rx_lpbk_ck","div":1},{"name":"fsi_rx_vbus_clk","displayName":"fsi_rx_vbus_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSIRX4","ip_name":"FSIRX","displayName":"FSIRX4","domain":"MAIN","inPins":[{"name":"fsi_rx_lpbk_ck","displayName":"fsi_rx_lpbk_ck","div":1},{"name":"fsi_rx_vbus_clk","displayName":"fsi_rx_vbus_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSIRX5","ip_name":"FSIRX","displayName":"FSIRX5","domain":"MAIN","inPins":[{"name":"fsi_rx_lpbk_ck","displayName":"fsi_rx_lpbk_ck","div":1},{"name":"fsi_rx_vbus_clk","displayName":"fsi_rx_vbus_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSITX0","ip_name":"FSITX","displayName":"FSITX0","domain":"MAIN","inPins":[{"name":"fsi_tx_pll_clk","displayName":"fsi_tx_pll_clk","div":1},{"name":"fsi_tx_vbus_clk","displayName":"fsi_tx_vbus_clk","div":4}],"outPins":[{"name":"fsi_tx_ck","displayName":"fsi_tx_ck"}],"type":"fsitx","registers":[{"inst_name":"FSITX0","region_name":"CFG","base":"0x0000000023600000","register_name":"TX_CLK_CTRL","offset":"0x4","length":1,"size":16,"ldesc":"Transmit clock control register. Protected by LOCK field in TX_LOCK_CTRL register.","sdesc":"","reset_value":0,"bitfields":[{"name":"PRESCALE_VAL","access_type":"R/W","ldesc":"Clock Divider Prescale Value\n:The input clock is divided by this 8-bit value and fed into the transmitter core. This divided clock is the rate at which TXCLK will operate.\n:0h [R/W] = Reserved\n:1h [R/W] = Input clock /1\n:2h [R/W] = Input clock /2\n:3h [R/W] = Input clock /3\n:4h [R/W] = Input clock /4\n:...\n:FFh [R/W] = Input clock /255\n:TXCLKIN = Input clock / PRESCALE_VAL\n:In FSI mode: TXCLK = TXCLKIN / 2\n:In SPI mode: TXCLK = TXCLKIN","sdesc":"","reset_value":0,"offset":2,"size":8,"enumerations":[0,255],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTX_CLK_CTRL Register Address: 0x23600004\nTX_CLK_CTRL Register Reset Value: 0x0\nRegister Description: Transmit clock control register. Protected by LOCK field in TX_LOCK_CTRL register.\nBitfield Description: Clock Divider Prescale Value \n:The input clock is divided by this 8-bit value and fed into the transmitter core. This divided clock is the rate at which TXCLK will operate. \n:0h [R/W] = Reserved \n:1h [R/W] = Input clock /1\n:2h [R/W] = Input clock /2\n:3h [R/W] = Input clock /3\n:4h [R/W] = Input clock /4\n:... \n:FFh [R/W] = Input clock /255\n:TXCLKIN = Input clock / PRESCALE_VAL \n:In FSI mode - TXCLK = TXCLKIN / 2\n:In SPI mode - TXCLK = TXCLKIN","defaultValue":"0"}]}],"divideValues":[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255],"resetValue":0,"shape":"LargeSquare"},{"name":"FSITX1","ip_name":"FSITX","displayName":"FSITX1","domain":"MAIN","inPins":[{"name":"fsi_tx_pll_clk","displayName":"fsi_tx_pll_clk","div":1},{"name":"fsi_tx_vbus_clk","displayName":"fsi_tx_vbus_clk","div":4}],"outPins":[{"name":"fsi_tx_ck","displayName":"fsi_tx_ck"}],"type":"fsitx","registers":[{"inst_name":"FSITX1","region_name":"CFG","base":"0x0000000023610000","register_name":"TX_CLK_CTRL","offset":"0x4","length":1,"size":16,"ldesc":"Transmit clock control register. Protected by LOCK field in TX_LOCK_CTRL register.","sdesc":"","reset_value":0,"bitfields":[{"name":"PRESCALE_VAL","access_type":"R/W","ldesc":"Clock Divider Prescale Value\n:The input clock is divided by this 8-bit value and fed into the transmitter core. This divided clock is the rate at which TXCLK will operate.\n:0h [R/W] = Reserved\n:1h [R/W] = Input clock /1\n:2h [R/W] = Input clock /2\n:3h [R/W] = Input clock /3\n:4h [R/W] = Input clock /4\n:...\n:FFh [R/W] = Input clock /255\n:TXCLKIN = Input clock / PRESCALE_VAL\n:In FSI mode: TXCLK = TXCLKIN / 2\n:In SPI mode: TXCLK = TXCLKIN","sdesc":"","reset_value":0,"offset":2,"size":8,"enumerations":[0,255],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTX_CLK_CTRL Register Address: 0x23610004\nTX_CLK_CTRL Register Reset Value: 0x0\nRegister Description: Transmit clock control register. Protected by LOCK field in TX_LOCK_CTRL register.\nBitfield Description: Clock Divider Prescale Value \n:The input clock is divided by this 8-bit value and fed into the transmitter core. This divided clock is the rate at which TXCLK will operate. \n:0h [R/W] = Reserved \n:1h [R/W] = Input clock /1\n:2h [R/W] = Input clock /2\n:3h [R/W] = Input clock /3\n:4h [R/W] = Input clock /4\n:... \n:FFh [R/W] = Input clock /255\n:TXCLKIN = Input clock / PRESCALE_VAL \n:In FSI mode - TXCLK = TXCLKIN / 2\n:In SPI mode - TXCLK = TXCLKIN"}]}],"divideValues":[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255],"resetValue":0,"shape":"LargeSquare"},{"name":"FSS0_FSAS_0","ip_name":"FSS_FSAS_0","displayName":"FSS0_FSAS_0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"FSS0_OSPI_0","ip_name":"FSS_OSPI_0","displayName":"FSS0_OSPI_0","domain":"MAIN","inPins":[{"name":"hclk","displayName":"hclk","description":"data transfer clock"},{"name":"pclk","displayName":"pclk","description":"configuration clock"},{"name":"rfclk","displayName":"rfclk","description":"functional reference clock"}],"type":"ospi","registers":[{"inst_name":"FSS0_OSPI_0","region_name":"OSPI0_CTRL","base":"0x000000000FC40000","register_name":"CONFIG_REG","offset":"0x0","length":1,"size":32,"ldesc":"Octal-SPI Configuration Register","sdesc":"","reset_value":2155348097,"bitfields":[{"name":"ENB_DIR_ACC_CTLR_FLD","access_type":"R/W","ldesc":"Enable Direct Access Controller: 0 : disable the Direct Access Controller once current transfer of the data word [FF_W] is complete. 1 : enable the Direct Access Controller When the Direct Access Controller and Indirect Access Controller are both disabled, all AHB requested are completed with an error response. ","sdesc":"","reset_value":1,"offset":7,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 7\nCONFIG_REG Register Address: 0xfc40000\nCONFIG_REG Register Reset Value: 0x80780081\nRegister Description: Octal-SPI Configuration Register\nBitfield Description: Enable Direct Access Controller - 0 - disable the Direct Access Controller once current transfer of the data word [FF_W] is complete. 1 - enable the Direct Access Controller When the Direct Access Controller and Indirect Access Controller are both disabled, all AHB requested are completed with an error response. "},{"name":"ENB_SPI_FLD","access_type":"R/W","ldesc":"Octal-SPI Enable: 0 : disable the Octal-SPI, once current transfer of the data word [FF_W] is complete. 1 : enable the Octal-SPI, when spi_enable = 0, all output enables are inactive and all pins are set to input mode. ","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nCONFIG_REG Register Address: 0xfc40000\nCONFIG_REG Register Reset Value: 0x80780081\nRegister Description: Octal-SPI Configuration Register\nBitfield Description: Octal-SPI Enable - 0 - disable the Octal-SPI, once current transfer of the data word [FF_W] is complete. 1 - enable the Octal-SPI, when spi_enable = 0, all output enables are inactive and all pins are set to input mode. "},{"name":"MSTR_BAUD_DIV_FLD","access_type":"R/W","ldesc":"Master Mode Baud Rate Divisor: SPI baud rate = [master reference clock] baud_rate_divisor","sdesc":"","reset_value":15,"offset":19,"size":4,"enumerations":[0,15],"selectable":true,"description":"Bitfield Reset Value: 0xf\nBitfield Offset: 19\nCONFIG_REG Register Address: 0xfc40000\nCONFIG_REG Register Reset Value: 0x80780081\nRegister Description: Octal-SPI Configuration Register\nBitfield Description: Master Mode Baud Rate Divisor - SPI baud rate = [master reference clock] baud_rate_divisor"},{"name":"PERIPH_CS_LINES_FLD","access_type":"R/W","ldesc":"Peripheral Chip Select Lines: Peripheral chip select lines If pdec = 0, ss[3:0] are output thus: ss[3:0] n_ss_out[3:0] xxx0 1110 xx01 1101 x011 1011 0111 0111 1111 1111 [no peripheral selected] else ss[3:0] directly drives n_ss_out[3:0] ","sdesc":"","reset_value":0,"offset":10,"size":4,"enumerations":[0,15],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 10\nCONFIG_REG Register Address: 0xfc40000\nCONFIG_REG Register Reset Value: 0x80780081\nRegister Description: Octal-SPI Configuration Register\nBitfield Description: Peripheral Chip Select Lines - Peripheral chip select lines If pdec = 0, ss[3:0] are output thus - ss[3:0] n_ss_out[3:0] xxx0 1110 xx01 1101 x011 1011 0111 0111 1111 1111 [no peripheral selected] else ss[3:0] directly drives n_ss_out[3:0] "},{"name":"PHY_MODE_ENABLE_FLD","access_type":"R/W","ldesc":"PHY mode enable: When enabled, the controller is informed that PHY Module is to be used for handling SPI transfers. This bit is relevant only for configuration with PHY Module.","sdesc":"","reset_value":0,"offset":3,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 3\nCONFIG_REG Register Address: 0xfc40000\nCONFIG_REG Register Reset Value: 0x80780081\nRegister Description: Octal-SPI Configuration Register\nBitfield Description: PHY mode enable - When enabled, the controller is informed that PHY Module is to be used for handling SPI transfers. This bit is relevant only for configuration with PHY Module."}]}],"divideValues":[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],"resetValue":15,"outPins":[],"shape":"LargeSquare"},{"name":"GICSS0","ip_name":"GICSS","displayName":"GICSS0","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"GLUELOGIC_HFOSC0","ip_name":"GLUELOGIC_HFOSC0","displayName":"HFOSC0","domain":"MAIN","outPins":[{"name":"mcu_hfosc0","displayName":"","description":"external reference clock input to wkup/mcu"}],"validOscillatorFrequenciesMHz":[25],"type":"Oscillator","inPins":[],"shape":"Oscillator"},{"name":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION","ip_name":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION","displayName":"CLOCK LOSS MUX","domain":"MAIN","inPins":[{"name":"CLK_12M_RC","displayName":"","div":1},{"name":"HFOSC0_CLK","displayName":"","div":1}],"outPins":[{"name":"HFOSC0_CLKOUT","displayName":""}],"type":"Mux","resetValue":"HFOSC0_CLK","shape":"Mux"},{"name":"GLUELOGIC_MAIN_TIEOFF_LOW","ip_name":"GLUELOGIC_MAIN_TIEOFF LOW","displayName":"","domain":"MAIN","outPins":[{"name":"0","displayName":"0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"GLUELOGIC_RCOSC","ip_name":"GLUELOGIC_RCOSC","displayName":"RCOSC","domain":"MAIN","outPins":[{"name":"clk_12m_rc","displayName":"clk_12m_rc","frequencyLimit":{"min":12.5,"max":12.5},"description":"internal 12.5mhz rc oscillator (always on)"},{"name":"clk_32k_rc","displayName":"clk_32k_rc","description":"32khz rc oscillator (from wkup domain)"}],"validOscillatorFrequenciesMHz":[25],"type":"Oscillator","inPins":[],"shape":"Oscillator"},{"name":"GPIO0","ip_name":"GPIO","displayName":"GPIO0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"GPIO1","ip_name":"GPIO","displayName":"GPIO1","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"GPMC0","ip_name":"GPMC","displayName":"GPMC0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":1,"description":"functional and interface clock"},{"name":"iclk","displayName":"iclk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"GTC0","ip_name":"GTC","displayName":"GTC0","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1},{"name":"iclk","displayName":"iclk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"HFOSC0_32KHz_GEN_DIV8","ip_name":"ClockDivider","displayName":"HFOSC_32kHz_DIV","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0","div":1}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","fixed_divider":7}],"divideValues":[8],"resetValue":8,"shape":"Divider"},{"name":"I2C0","ip_name":"I2C","displayName":"I2C0","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":2,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"I2C1","ip_name":"I2C","displayName":"I2C1","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":2,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"I2C2","ip_name":"I2C","displayName":"I2C2","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":2,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"I2C3","ip_name":"I2C","displayName":"I2C3","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":2,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"LPSC_A53_0","ip_name":"Gate","displayName":"LPSC_A53_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_0","A53SS0"],"LPSCIndex":22,"shape":"Gate"},{"name":"LPSC_A53_0__A53SS0_CORE_0__CLK","ip_name":"Gate","displayName":"LPSC_A53_0__A53SS0_CORE_0__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_A53_0","moduleName":"A53SS0_CORE_0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_0","A53SS0"],"LPSCIndex":22,"shape":"Gate"},{"name":"LPSC_A53_0__RTI0__FCLK","ip_name":"Gate","displayName":"LPSC_A53_0__RTI0__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_A53_0","moduleName":"RTI0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_0","A53SS0"],"LPSCIndex":22,"shape":"Gate"},{"name":"LPSC_A53_0__RTI0__ICLK","ip_name":"Gate","displayName":"LPSC_A53_0__RTI0__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_A53_0","moduleName":"RTI0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_0","A53SS0"],"LPSCIndex":22,"shape":"Gate"},{"name":"LPSC_A53_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_A53_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_A53_1","ip_name":"Gate","displayName":"LPSC_A53_1","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_1","A53SS0"],"LPSCIndex":23,"shape":"Gate"},{"name":"LPSC_A53_1__A53SS0_CORE_1__CLK","ip_name":"Gate","displayName":"LPSC_A53_1__A53SS0_CORE_1__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_A53_1","moduleName":"A53SS0_CORE_1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_1","A53SS0"],"LPSCIndex":23,"shape":"Gate"},{"name":"LPSC_A53_1__RTI1__FCLK","ip_name":"Gate","displayName":"LPSC_A53_1__RTI1__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_A53_1","moduleName":"RTI1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_1","A53SS0"],"LPSCIndex":23,"shape":"Gate"},{"name":"LPSC_A53_1__RTI1__ICLK","ip_name":"Gate","displayName":"LPSC_A53_1__RTI1__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_A53_1","moduleName":"RTI1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":["A53SS0_CORE_1","A53SS0"],"LPSCIndex":23,"shape":"Gate"},{"name":"LPSC_A53_1_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_A53_1_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_A53_CLUSTER_0","ip_name":"Gate","displayName":"LPSC_A53_CLUSTER_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":20,"shape":"Gate"},{"name":"LPSC_A53_CLUSTER_0_PBIST","ip_name":"Gate","displayName":"LPSC_A53_CLUSTER_0_PBIST","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_A53_CLUSTER_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":21,"shape":"Gate"},{"name":"LPSC_A53_CLUSTER_0_PBIST_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_A53_CLUSTER_0_PBIST_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_A53_CLUSTER_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_A53_CLUSTER_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_CPSW3G","ip_name":"Gate","displayName":"LPSC_CPSW3G","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__CPPI_CLK_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__CPTS_RFT_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__GMII1_MR_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__GMII1_MT_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__GMII2_MR_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__GMII2_MT_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__GMII_RFT_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_250_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_50_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__RGMII_MHZ_5_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK","ip_name":"Gate","displayName":"LPSC_CPSW3G__CPSW0__RMII_MHZ_50_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_CPSW3G","moduleName":"CPSW0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":33,"shape":"Gate"},{"name":"LPSC_CPSW3G_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_CPSW3G_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_DEBUGSS","ip_name":"Gate","displayName":"LPSC_DEBUGSS","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":8,"shape":"Gate"},{"name":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK","ip_name":"Gate","displayName":"LPSC_DEBUGSS__DEBUGSS_WRAP0__ATB_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_debugss","moduleName":"DEBUGSS_WRAP0","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":8,"shape":"Gate"},{"name":"LPSC_DEBUGSS_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_DEBUGSS_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_EMIF_CFG_0","ip_name":"Gate","displayName":"LPSC_EMIF_CFG_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":10,"shape":"Gate"},{"name":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK","ip_name":"Gate","displayName":"LPSC_EMIF_CFG_0__DDR16SS0__DDRSS_DDR_PLL_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_EMIF_CFG_0","moduleName":"DDR16SS0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":10,"shape":"Gate"},{"name":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK","ip_name":"Gate","displayName":"LPSC_EMIF_CFG_0__DDR16SS0__PLL_CTRL_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_EMIF_CFG_0","moduleName":"DDR16SS0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":10,"shape":"Gate"},{"name":"LPSC_EMIF_CFG_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_EMIF_CFG_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_GPMC","ip_name":"Gate","displayName":"LPSC_GPMC","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":9,"shape":"Gate"},{"name":"LPSC_GPMC__ELM0__FICLK","ip_name":"Gate","displayName":"LPSC_GPMC__ELM0__FICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_GPMC","moduleName":"ELM0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":9,"shape":"Gate"},{"name":"LPSC_GPMC__GPMC0__FICLK","ip_name":"Gate","displayName":"LPSC_GPMC__GPMC0__FICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_GPMC","moduleName":"GPMC0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":9,"shape":"Gate"},{"name":"LPSC_GPMC__GPMC0__ICLK","ip_name":"Gate","displayName":"LPSC_GPMC__GPMC0__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_GPMC","moduleName":"GPMC0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":9,"shape":"Gate"},{"name":"LPSC_GPMC_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_GPMC_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_ICSSG_0","ip_name":"Gate","displayName":"LPSC_ICSSG_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":30,"shape":"Gate"},{"name":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_0__PRU_ICSSG0__IEP_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_0","moduleName":"PRU_ICSSG0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":30,"shape":"Gate"},{"name":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_250_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_0","moduleName":"PRU_ICSSG0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":30,"shape":"Gate"},{"name":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_50_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_0","moduleName":"PRU_ICSSG0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":30,"shape":"Gate"},{"name":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_0__PRU_ICSSG0__RGMII_MHZ_5_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_0","moduleName":"PRU_ICSSG0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":30,"shape":"Gate"},{"name":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_0__PRU_ICSSG0__UCLK_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_0","moduleName":"PRU_ICSSG0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":30,"shape":"Gate"},{"name":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_0__PRU_ICSSG0__VCLK_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_0","moduleName":"PRU_ICSSG0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":30,"shape":"Gate"},{"name":"LPSC_ICSSG_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_ICSSG_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_ICSSG_1","ip_name":"Gate","displayName":"LPSC_ICSSG_1","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__IEP_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_250_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_50_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__RGMII_MHZ_5_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_REFCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_RXFCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXFCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__SERDES0_TXMCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__UCLK_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK","ip_name":"Gate","displayName":"LPSC_ICSSG_1__PRU_ICSSG1__VCLK_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_ICSSG_1","moduleName":"PRU_ICSSG1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":31,"shape":"Gate"},{"name":"LPSC_ICSSG_1_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_ICSSG_1_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_M4F","ip_name":"Gate","displayName":"LPSC_M4F","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_M4FSS0_CBASS_0__FICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_M4FSS0_CBASS_0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_M4FSS0_CORE0__VBUS_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_M4FSS0_CORE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_M4FSS0_CORTEX_M4F_SS_0__VBUS_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_M4FSS0_CORTEX_M4F_SS_0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_M4FSS0_DRAM_0__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_M4FSS0_DRAM_0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_M4FSS0_ECC_AGGR_0__FICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_M4FSS0_ECC_AGGR_0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_M4FSS0_IRAM_0__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_M4FSS0_IRAM_0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_M4FSS0_RAT_0__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_M4FSS0_RAT_0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_RTI0__FCLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_RTI0__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_RTI0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F__MCU_RTI0__ICLK","ip_name":"Gate","displayName":"LPSC_M4F__MCU_RTI0__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_M4F","moduleName":"MCU_RTI0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"},{"dependency_type":"full","parent":"LPSC_MAIN2MCU"},{"dependency_type":"full","parent":"LPSC_MCU_ALWAYSON"}],"localReset":true,"localResetModules":[""],"LPSCIndex":7,"shape":"Gate"},{"name":"LPSC_M4F_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_M4F_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_MAIN_PBIST","ip_name":"Gate","displayName":"LPSC_MAIN_PBIST","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_MAIN_ALWAYSON"}],"localReset":true,"localResetModules":[],"LPSCIndex":2,"shape":"Gate"},{"name":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK","ip_name":"Gate","displayName":"LPSC_MAIN_PBIST__PBIST0__CLK8_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_main_pbist","moduleName":"PBIST0","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_MAIN_ALWAYSON"}],"localReset":true,"localResetModules":[],"LPSCIndex":2,"shape":"Gate"},{"name":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK","ip_name":"Gate","displayName":"LPSC_MAIN_PBIST__PBIST1__CLK8_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_main_pbist","moduleName":"PBIST1","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_MAIN_ALWAYSON"}],"localReset":true,"localResetModules":[],"LPSCIndex":2,"shape":"Gate"},{"name":"LPSC_MAIN_PBIST_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_MAIN_PBIST_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_MAIN_TEST","ip_name":"Gate","displayName":"LPSC_MAIN_TEST","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_MAIN_ALWAYSON"}],"localReset":true,"localResetModules":[],"LPSCIndex":1,"shape":"Gate"},{"name":"LPSC_MAIN_TEST_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_MAIN_TEST_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_MCAN_0","ip_name":"Gate","displayName":"LPSC_MCAN_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":12,"shape":"Gate"},{"name":"LPSC_MCAN_0__MCAN0__FCLK","ip_name":"Gate","displayName":"LPSC_MCAN_0__MCAN0__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_mcan_0","moduleName":"MCAN0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":12,"shape":"Gate"},{"name":"LPSC_MCAN_0__MCAN0__ICLK","ip_name":"Gate","displayName":"LPSC_MCAN_0__MCAN0__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_mcan_0","moduleName":"MCAN0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":12,"shape":"Gate"},{"name":"LPSC_MCAN_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_MCAN_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_MCAN_1","ip_name":"Gate","displayName":"LPSC_MCAN_1","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":13,"shape":"Gate"},{"name":"LPSC_MCAN_1__MCAN1__FCLK","ip_name":"Gate","displayName":"LPSC_MCAN_1__MCAN1__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_mcan_1","moduleName":"MCAN1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":13,"shape":"Gate"},{"name":"LPSC_MCAN_1__MCAN1__ICLK","ip_name":"Gate","displayName":"LPSC_MCAN_1__MCAN1__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_mcan_1","moduleName":"MCAN1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":13,"shape":"Gate"},{"name":"LPSC_MCAN_1_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_MCAN_1_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_MMC4B_0","ip_name":"Gate","displayName":"LPSC_MMC4B_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":4,"shape":"Gate"},{"name":"LPSC_MMC4B_0__MMCSD1__FCLK","ip_name":"Gate","displayName":"LPSC_MMC4B_0__MMCSD1__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_MMC4b_0","moduleName":"MMCSD1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":4,"shape":"Gate"},{"name":"LPSC_MMC4B_0__MMCSD1__ICLK","ip_name":"Gate","displayName":"LPSC_MMC4B_0__MMCSD1__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_MMC4b_0","moduleName":"MMCSD1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":4,"shape":"Gate"},{"name":"LPSC_MMC4B_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_MMC4B_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_MMC8B_0","ip_name":"Gate","displayName":"LPSC_MMC8B_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":5,"shape":"Gate"},{"name":"LPSC_MMC8B_0__MMCSD0__FCLK","ip_name":"Gate","displayName":"LPSC_MMC8B_0__MMCSD0__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_MMC8b_0","moduleName":"MMCSD0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":5,"shape":"Gate"},{"name":"LPSC_MMC8B_0__MMCSD0__ICLK","ip_name":"Gate","displayName":"LPSC_MMC8B_0__MMCSD0__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_MMC8b_0","moduleName":"MMCSD0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":5,"shape":"Gate"},{"name":"LPSC_MMC8B_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_MMC8B_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_PCIE_0","ip_name":"Gate","displayName":"LPSC_PCIE_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_SERDES_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":16,"shape":"Gate"},{"name":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK","ip_name":"Gate","displayName":"LPSC_PCIE_0__PCIE0__PCIE_CBA_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_PCIe_0","moduleName":"PCIE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_SERDES_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":16,"shape":"Gate"},{"name":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK","ip_name":"Gate","displayName":"LPSC_PCIE_0__PCIE0__PCIE_CPTS_RCLK_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_PCIe_0","moduleName":"PCIE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_SERDES_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":16,"shape":"Gate"},{"name":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK","ip_name":"Gate","displayName":"LPSC_PCIE_0__PCIE0__PCIE_PM_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_PCIe_0","moduleName":"PCIE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_SERDES_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":16,"shape":"Gate"},{"name":"LPSC_PCIE_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_PCIE_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_PULSAR_0_R5_0","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS0_CORE0"],"LPSCIndex":24,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_0","moduleName":"R5FSS0_CORE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS0_CORE0"],"LPSCIndex":24,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_0__R5FSS0_CORE0__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_0","moduleName":"R5FSS0_CORE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS0_CORE0"],"LPSCIndex":24,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_0__RTI8__FCLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_0__RTI8__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_0","moduleName":"RTI8","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS0_CORE0"],"LPSCIndex":24,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_0__RTI8__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_0__RTI8__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_0","moduleName":"RTI8","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS0_CORE0"],"LPSCIndex":24,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_PULSAR_0_R5_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_PULSAR_0_R5_1","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_1","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_0_R5_0"}],"localReset":true,"localResetModules":["R5FSS0_CORE1"],"LPSCIndex":25,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_1","moduleName":"R5FSS0_CORE1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_0_R5_0"}],"localReset":true,"localResetModules":["R5FSS0_CORE1"],"LPSCIndex":25,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_1__R5FSS0_CORE1__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_1","moduleName":"R5FSS0_CORE1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_0_R5_0"}],"localReset":true,"localResetModules":["R5FSS0_CORE1"],"LPSCIndex":25,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_1__RTI9__FCLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_1__RTI9__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_1","moduleName":"RTI9","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_0_R5_0"}],"localReset":true,"localResetModules":["R5FSS0_CORE1"],"LPSCIndex":25,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_1__RTI9__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_0_R5_1__RTI9__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_0_R5_1","moduleName":"RTI9","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_0_R5_0"}],"localReset":true,"localResetModules":["R5FSS0_CORE1"],"LPSCIndex":25,"shape":"Gate"},{"name":"LPSC_PULSAR_0_R5_1_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_PULSAR_0_R5_1_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_PULSAR_1_R5_0","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS1_CORE0"],"LPSCIndex":27,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_0","moduleName":"R5FSS1_CORE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS1_CORE0"],"LPSCIndex":27,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_0__R5FSS1_CORE0__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_0","moduleName":"R5FSS1_CORE0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS1_CORE0"],"LPSCIndex":27,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_0__RTI10__FCLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_0__RTI10__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_0","moduleName":"RTI10","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS1_CORE0"],"LPSCIndex":27,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_0__RTI10__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_0__RTI10__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_0","moduleName":"RTI10","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":["R5FSS1_CORE0"],"LPSCIndex":27,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_PULSAR_1_R5_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_PULSAR_1_R5_1","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_1","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_1_R5_0"}],"localReset":true,"localResetModules":["R5FSS1_CORE1"],"LPSCIndex":28,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_1","moduleName":"R5FSS1_CORE1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_1_R5_0"}],"localReset":true,"localResetModules":["R5FSS1_CORE1"],"LPSCIndex":28,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_1__R5FSS1_CORE1__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_1","moduleName":"R5FSS1_CORE1","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_1_R5_0"}],"localReset":true,"localResetModules":["R5FSS1_CORE1"],"LPSCIndex":28,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_1__RTI11__FCLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_1__RTI11__FCLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_1","moduleName":"RTI11","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_1_R5_0"}],"localReset":true,"localResetModules":["R5FSS1_CORE1"],"LPSCIndex":28,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_1__RTI11__ICLK","ip_name":"Gate","displayName":"LPSC_PULSAR_1_R5_1__RTI11__ICLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_1_R5_1","moduleName":"RTI11","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_1_R5_0"}],"localReset":true,"localResetModules":["R5FSS1_CORE1"],"LPSCIndex":28,"shape":"Gate"},{"name":"LPSC_PULSAR_1_R5_1_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_PULSAR_1_R5_1_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_PULSAR_PBIST_0","ip_name":"Gate","displayName":"LPSC_PULSAR_PBIST_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_0_R5_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":26,"shape":"Gate"},{"name":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK","ip_name":"Gate","displayName":"LPSC_PULSAR_PBIST_0__PBIST2__CLK8_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_PBIST_0","moduleName":"PBIST2","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_0_R5_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":26,"shape":"Gate"},{"name":"LPSC_PULSAR_PBIST_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_PULSAR_PBIST_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_PULSAR_PBIST_1","ip_name":"Gate","displayName":"LPSC_PULSAR_PBIST_1","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_1_R5_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":29,"shape":"Gate"},{"name":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK","ip_name":"Gate","displayName":"LPSC_PULSAR_PBIST_1__PBIST3__CLK8_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_Pulsar_PBIST_1","moduleName":"PBIST3","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_PULSAR_1_R5_0"}],"localReset":true,"localResetModules":[],"LPSCIndex":29,"shape":"Gate"},{"name":"LPSC_PULSAR_PBIST_1_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_PULSAR_PBIST_1_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_SAUL","ip_name":"Gate","displayName":"LPSC_SAUL","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":14,"shape":"Gate"},{"name":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK","ip_name":"Gate","displayName":"LPSC_SAUL__SA2_UL0__PKA_IN_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_SAUL","moduleName":"SA2_UL0","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":14,"shape":"Gate"},{"name":"LPSC_SAUL__SA2_UL0__X1_CLK","ip_name":"Gate","displayName":"LPSC_SAUL__SA2_UL0__X1_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_SAUL","moduleName":"SA2_UL0","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":14,"shape":"Gate"},{"name":"LPSC_SAUL__SA2_UL0__X2_CLK","ip_name":"Gate","displayName":"LPSC_SAUL__SA2_UL0__X2_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_SAUL","moduleName":"SA2_UL0","defaultOn":true,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":false,"localResetModules":[],"LPSCIndex":14,"shape":"Gate"},{"name":"LPSC_SAUL_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_SAUL_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"LPSC_SERDES_0","ip_name":"Gate","displayName":"LPSC_SERDES_0","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"self","moduleName":"","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":15,"shape":"Gate"},{"name":"LPSC_SERDES_0__SERDES_10G0__CLK","ip_name":"Gate","displayName":"LPSC_SERDES_0__SERDES_10G0__CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_SERDES_0","moduleName":"SERDES_10G0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":15,"shape":"Gate"},{"name":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK","ip_name":"Gate","displayName":"LPSC_SERDES_0__SERDES_10G0__CORE_REF_CLK","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"Gate","type":"Gate","LPSCName":"LPSC_SERDES_0","moduleName":"SERDES_10G0","defaultOn":false,"dependencies":[{"dependency_type":"full","parent":"LPSC_DMSC"}],"localReset":true,"localResetModules":[],"LPSCIndex":15,"shape":"Gate"},{"name":"LPSC_SERDES_0_source","ip_name":"GateSource","displayName":"","outPins":[{"name":"out0","displayName":"out0"}],"type":"unknown","shape":"SmallSquare","inPins":[]},{"name":"LPSC_SERDES_0_target","ip_name":"GateTarget","displayName":"","inPins":[{"name":"in0","displayName":"in0"}],"type":"unknown","shape":"SmallSquare","outPins":[]},{"name":"MAILBOX0_MAILBOX_CLUSTER_0","ip_name":"MAILBOX_MAILBOX_CLUSTER_0","displayName":"MAILBOX0_CLUSTER_0","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAILBOX0_MAILBOX_CLUSTER_1","ip_name":"MAILBOX_MAILBOX_CLUSTER_1","displayName":"MAILBOX0_CLUSTER_1","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAILBOX0_MAILBOX_CLUSTER_2","ip_name":"MAILBOX_MAILBOX_CLUSTER_2","displayName":"MAILBOX0_CLUSTER_2","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAILBOX0_MAILBOX_CLUSTER_3","ip_name":"MAILBOX_MAILBOX_CLUSTER_3","displayName":"MAILBOX0_CLUSTER_3","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAILBOX0_MAILBOX_CLUSTER_4","ip_name":"MAILBOX_MAILBOX_CLUSTER_4","displayName":"MAILBOX0_CLUSTER_4","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAILBOX0_MAILBOX_CLUSTER_5","ip_name":"MAILBOX_MAILBOX_CLUSTER_5","displayName":"MAILBOX0_CLUSTER_5","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAILBOX0_MAILBOX_CLUSTER_6","ip_name":"MAILBOX_MAILBOX_CLUSTER_6","displayName":"MAILBOX0_CLUSTER_6","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAILBOX0_MAILBOX_CLUSTER_7","ip_name":"MAILBOX_MAILBOX_CLUSTER_7","displayName":"MAILBOX0_CLUSTER_7","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MAIN_ADC_clk_sel","ip_name":"ClockMux","displayName":"MAIN_ADC_CLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"ADC0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"ADC0_CLKSEL","offset":"0x8510","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"ADC0_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the sampling clock source for ADC0","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","MAIN_PLL1_HSDIV6_CLKOUT","MAIN_PLL2_HSDIV8_CLKOUT","EXT_REFCLK1"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nADC0_CLKSEL Register Address: 0x43008510\nADC0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the sampling clock source for ADC0"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_CPTS_CLK_SEL","ip_name":"ClockMux","displayName":"MAIN_CPTS_CLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in4","displayName":"","div":1},{"name":"in5","displayName":"","div":1},{"name":"in7","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"CPTS_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"2:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0},{"clk_input":"in4","index":4,"mux_index":0},{"clk_input":"in5","index":5,"mux_index":0},{"clk_input":"in6","index":6,"mux_index":0},{"clk_input":"in7","index":7,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"CPTS_CLKSEL","offset":"0x8150","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"CPTS_CLKSEL_CPTS_CLKSEL","access_type":"R/W","ldesc":"Selects the clock source for the SoC Common Platform Time Stamp module","sdesc":"","reset_value":0,"offset":0,"size":3,"enumerations":["MAIN_PLL2_HSDIV5_CLKOUT","MAIN_PLL0_HSDIV6_CLKOUT","CP_GEMAC_CPTS_REF_CLK","MCU_EXT_REFCLK0","EXT_REFCLK1","MAIN_SYSCLK0"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nCPTS_CLKSEL Register Address: 0x43008150\nCPTS_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for the SoC Common Platform Time Stamp module"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_CP_GEMAC_CPTS_CLK_SEL","ip_name":"ClockMux","displayName":"MAIN_CP_GEMAC_CPTS_CLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in4","displayName":"","div":1},{"name":"in5","displayName":"","div":1},{"name":"in7","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"CPSW_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"3:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0},{"clk_input":"in4","index":4,"mux_index":0},{"clk_input":"in5","index":5,"mux_index":0},{"clk_input":"in6","index":6,"mux_index":0},{"clk_input":"in7","index":7,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"CPSW_CLKSEL","offset":"0x8140","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"CPSW_CLKSEL_CPTS_CLKSEL","access_type":"R/W","ldesc":"Selects the clock source for the CPSW Ethernet switch Common Platform Time Stamp module","sdesc":"","reset_value":0,"offset":0,"size":4,"enumerations":["MAIN_PLL2_HSDIV5_CLKOUT","MAIN_PLL0_HSDIV6_CLKOUT","CP_GEMAC_CPTS_REF_CLK","MCU_EXT_REFCLK0","EXT_REFCLK1","MAIN_SYSCLK0"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nCPSW_CLKSEL Register Address: 0x43008140\nCPSW_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for the CPSW Ethernet switch Common Platform Time Stamp module"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_EFUSE_CLKSEL","ip_name":"ClockMux","displayName":"MAIN_EFUSE_CLKSEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":4}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"EFUSE_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"EFUSE_CLKSEL","offset":"0x803c","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"EFUSE_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["HFOSC0_CLKOUT","MAIN_SYSCLK0/4"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nEFUSE_CLKSEL Register Address: 0x4300803c\nEFUSE_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_EMMCSD0_REFCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_EMMCSD0_REFCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"EMMC0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"EMMC0_CLKSEL","offset":"0x8160","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"EMMC0_CLKSEL_EMMCSD0_REFCLK_SEL","access_type":"R/W","ldesc":"eMMC XIN_CLK selection","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["MAIN_PLL0_HSDIV5_CLKOUT","MAIN_PLL2_HSDIV2_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nEMMC0_CLKSEL Register Address: 0x43008160\nEMMC0_CLKSEL Register Reset Value: 0x0\nBitfield Description: eMMC XIN_CLK selection"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_EMMCSD1_REFCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_EMMCSD1_REFCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"EMMC1_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"EMMC1_CLKSEL","offset":"0x8168","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":1,"bitfields":[{"name":"EMMC1_CLKSEL_EMMCSD1_REFCLK_SEL","access_type":"R/W","ldesc":"eMMC XIN_CLK selection","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":["MAIN_PLL0_HSDIV5_CLKOUT","MAIN_PLL2_HSDIV2_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nEMMC1_CLKSEL Register Address: 0x43008168\nEMMC1_CLKSEL Register Reset Value: 0x1\nBitfield Description: eMMC XIN_CLK selection"}]}],"resetValue":"in1","shape":"Mux"},{"name":"MAIN_GPMC_FCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_GPMC_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"GPMC_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"GPMC_CLKSEL","offset":"0x8180","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"GPMC_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the GPMC clock source","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["MAIN_PLL0_HSDIV3_CLKOUT","MAIN_PLL2_HSDIV7_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nGPMC_CLKSEL Register Address: 0x43008180\nGPMC_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the GPMC clock source"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_GTCCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_GTCCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in4","displayName":"","div":1},{"name":"in5","displayName":"","div":1},{"name":"in7","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"GTC_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"2:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0},{"clk_input":"in4","index":4,"mux_index":0},{"clk_input":"in5","index":5,"mux_index":0},{"clk_input":"in6","index":6,"mux_index":0},{"clk_input":"in7","index":7,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"GTC_CLKSEL","offset":"0x8030","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"GTC_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the GTC timebase clock source","sdesc":"","reset_value":0,"offset":0,"size":3,"enumerations":["MAIN_PLL2_HSDIV5_CLKOUT","MAIN_PLL0_HSDIV6_CLKOUT","CP_GEMAC_CPTS_REF_CLK","MCU_EXT_REFCLK0","EXT_REFCLK1","MAIN_SYSCLK0"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nGTC_CLKSEL Register Address: 0x43008030\nGTC_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the GTC timebase clock source"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_ICSSG0_IEPCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_ICSSG0_IEPCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in4","displayName":"","div":1},{"name":"in5","displayName":"","div":1},{"name":"in7","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"ICSSG0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"18:16"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0},{"clk_input":"in4","index":4,"mux_index":0},{"clk_input":"in5","index":5,"mux_index":0},{"clk_input":"in6","index":6,"mux_index":0},{"clk_input":"in7","index":7,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"ICSSG0_CLKSEL","offset":"0x8040","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"ICSSG0_CLKSEL_IEP_CLKSEL","access_type":"R/W","ldesc":"Selects the ICSSG0 IEP clock source","sdesc":"","reset_value":0,"offset":16,"size":3,"enumerations":["MAIN_PLL2_HSDIV5_CLKOUT","MAIN_PLL0_HSDIV6_CLKOUT","CP_GEMAC_CPTS_REF_CLK","MCU_EXT_REFCLK0","EXT_REFCLK1","MAIN_SYSCLK0"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 16\nICSSG0_CLKSEL Register Address: 0x43008040\nICSSG0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the ICSSG0 IEP clock source"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_ICSSG1_IEPCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_ICSSG1_IEPCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in4","displayName":"","div":1},{"name":"in5","displayName":"","div":1},{"name":"in7","displayName":"","div":1}],"outPins":[{"name":"out1","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"ICSSG1_CLKSEL","clk_output":"out1","index":1,"mux_index":0,"register_bit_range":"18:16"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0},{"clk_input":"in4","index":4,"mux_index":0},{"clk_input":"in5","index":5,"mux_index":0},{"clk_input":"in6","index":6,"mux_index":0},{"clk_input":"in7","index":7,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"ICSSG1_CLKSEL","offset":"0x8044","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"ICSSG1_CLKSEL_IEP_CLKSEL","access_type":"R/W","ldesc":"Selects the ICSSG1 IEP clock source","sdesc":"","reset_value":0,"offset":16,"size":3,"enumerations":["MAIN_PLL2_HSDIV5_CLKOUT","MAIN_PLL0_HSDIV6_CLKOUT","CP_GEMAC_CPTS_REF_CLK","MCU_EXT_REFCLK0","EXT_REFCLK1","MAIN_SYSCLK0"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 16\nICSSG1_CLKSEL Register Address: 0x43008044\nICSSG1_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the ICSSG1 IEP clock source"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_MCAN0_CLK_SEL","ip_name":"ClockMux","displayName":"MAIN_MCAN0_CLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"MCAN0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"MCAN0_CLKSEL","offset":"0x8480","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"MCAN0_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"MAIN MCAN_CLK selection","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["MAIN_PLL0_HSDIV2_CLKOUT","MCU_EXT_REFCLK0","EXT_REFCLK1","HFOSC0_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nMCAN0_CLKSEL Register Address: 0x43008480\nMCAN0_CLKSEL Register Reset Value: 0x0\nBitfield Description: MAIN MCAN_CLK selection"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_MCAN1_CLK_SEL","ip_name":"ClockMux","displayName":"MAIN_MCAN1_CLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out1","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"MCAN1_CLKSEL","clk_output":"out1","index":1,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"MCAN1_CLKSEL","offset":"0x8484","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"MCAN1_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"MAIN MCAN_CLK selection","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["MAIN_PLL0_HSDIV2_CLKOUT","MCU_EXT_REFCLK0","EXT_REFCLK1","HFOSC0_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nMCAN1_CLKSEL Register Address: 0x43008484\nMCAN1_CLKSEL Register Reset Value: 0x0\nBitfield Description: MAIN MCAN_CLK selection"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_OBSCLK0_MUX_SEL","ip_name":"ClockMux","displayName":"MAIN_OBSCLK0_MUX_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1},{"name":"in4","displayName":"","div":1},{"name":"in5","displayName":"","div":1},{"name":"in6","displayName":"","div":1},{"name":"in7","displayName":"","div":1},{"name":"in8","displayName":"","div":1},{"name":"in9","displayName":"","div":1},{"name":"in10","displayName":"","div":1},{"name":"in11","displayName":"","div":1},{"name":"in12","displayName":"","div":1},{"name":"in13","displayName":"","div":1},{"name":"in14","displayName":"","div":1},{"name":"in15_0","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"OBSCLK0_CTRL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"3:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in10","index":10,"mux_index":0},{"clk_input":"in11","index":11,"mux_index":0},{"clk_input":"in12","index":12,"mux_index":0},{"clk_input":"in13","index":13,"mux_index":0},{"clk_input":"in14","index":14,"mux_index":0},{"clk_index":0,"clk_input":"in15_0","index":15,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0},{"clk_input":"in4","index":4,"mux_index":0},{"clk_input":"in5","index":5,"mux_index":0},{"clk_input":"in6","index":6,"mux_index":0},{"clk_input":"in7","index":7,"mux_index":0},{"clk_input":"in8","index":8,"mux_index":0},{"clk_input":"in9","index":9,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"OBSCLK0_CTRL","offset":"0x8000","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":7,"bitfields":[{"name":"OBSCLK0_CTRL_CLK_SEL","access_type":"R/W","ldesc":"OBSCLK0 clock source selection.","sdesc":"","reset_value":7,"offset":0,"size":4,"enumerations":["MAIN_PLL0_HSDIV0_CLKOUT","MAIN_PLL1_HSDIV0_CLKOUT","MAIN_PLL2_HSDIV0_CLKOUT","MAIN_PLL8_HSDIV0_CLKOUT","MAIN_PLL12_HSDIV0_CLKOUT","CLK_12M_RC","HFOSC0_CLKOUT_32K","PLLCTRL0_PLL_CTRL_OBSCLK_CLK","HFOSC0_CLKOUT","CLK_32K","CPSW0_OUT_CPTS_GENF0","CPSW0_OUT_CPTS_GENF1","CPTS0_OUT_CPTS_GENF1","CPTS0_OUT_CPTS_GENF2","CPTS0_OUT_CPTS_GENF3","MAIN_PULSAR0_CORECLK"],"selectable":true,"description":"Bitfield Reset Value: 0x7\nBitfield Offset: 0\nOBSCLK0_CTRL Register Address: 0x43008000\nOBSCLK0_CTRL Register Reset Value: 0x7\nBitfield Description: OBSCLK0 clock source selection.","defaultValue":7}]}],"resetValue":"in7","shape":"Mux"},{"name":"MAIN_OSPI_REF_CLK_SEL","ip_name":"ClockMux","displayName":"MAIN_OSPI_REF_CLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"OSPI0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"OSPI0_CLKSEL","offset":"0x8500","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"OSPI0_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"OSPI0 reference clock selection","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["MAIN_PLL0_HSDIV1_CLKOUT","MAIN_PLL1_HSDIV5_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nOSPI0_CLKSEL Register Address: 0x43008500\nOSPI0_CLKSEL Register Reset Value: 0x0\nBitfield Description: OSPI0 reference clock selection"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_PCIE0_CPTS_CLK_SEL","ip_name":"ClockMux","displayName":"MAIN_PCIE0_CPTS_CLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2_0","displayName":"","div":1},{"name":"in4_0","displayName":"","div":1},{"name":"in5_0","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"PCIE0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"2:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_index":0,"clk_input":"in2_0","index":2,"mux_index":0},{"clk_index":0,"clk_input":"in3_0","index":3,"mux_index":0},{"clk_index":0,"clk_input":"in4_0","index":4,"mux_index":0},{"clk_index":0,"clk_input":"in5_0","index":5,"mux_index":0},{"clk_index":0,"clk_input":"in6_0","index":6,"mux_index":0},{"clk_index":0,"clk_input":"in7_0","index":7,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"PCIE0_CLKSEL","offset":"0x8120","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"PCIE0_CLKSEL_CPTS_CLKSEL","access_type":"R/W","ldesc":"Selects the clock source for the PCIE0 Common Platform Time Stamp module","sdesc":"","reset_value":0,"offset":0,"size":3,"enumerations":["MAIN_PLL2_HSDIV5_CLKOUT","MAIN_PLL0_HSDIV6_CLKOUT","CP_GEMAC_CPTS_REF_CLK","MCU_EXT_REFCLK0","EXT_REFCLK1"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPCIE0_CLKSEL Register Address: 0x43008120\nPCIE0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for the PCIE0 Common Platform Time Stamp module"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_SERDES0_CORE_REFCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_SERDES0_CORE_REFCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"SERDES0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"SERDES0_CLKSEL","offset":"0x8400","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"SERDES0_CLKSEL_CORE_REFCLK_SEL","access_type":"R/W","ldesc":"Selects the source for the core_refclk input","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT_SERDES","EXT_REFCLK1","MAIN_PLL0_HSDIV8_CLKOUT","MAIN_PLL2_HSDIV4_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nSERDES0_CLKSEL Register Address: 0x43008400\nSERDES0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the source for the core_refclk input"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_USB0_REFCLK_SEL","ip_name":"ClockMux","displayName":"MAIN_USB0_REFCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USB0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USB0_CLKSEL","offset":"0x8190","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USB0_CLKSEL_REFCLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for the USB0 ref_clk.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["HFOSC0_CLKOUT","MAIN_PLL2_HSDIV4_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSB0_CLKSEL Register Address: 0x43008190\nUSB0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for the USB0 ref_clk."}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_WWDTCLK0_SEL","ip_name":"ClockMux","displayName":"MAIN_WWDTCLK0_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"WWD0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"WWD0_CLKSEL","offset":"0x8380","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"WWD0_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Windowed watchdog timer functional clock input select mux control","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K","CLK_12M_RC","CLK_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nWWD0_CLKSEL Register Address: 0x43008380\nWWD0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Windowed watchdog timer functional clock input select mux control"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_WWDTCLK1_SEL","ip_name":"ClockMux","displayName":"MAIN_WWDTCLK1_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out1","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"WWD1_CLKSEL","clk_output":"out1","index":1,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"WWD1_CLKSEL","offset":"0x8384","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"WWD1_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Windowed watchdog timer functional clock input select mux control","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K","CLK_12M_RC","CLK_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nWWD1_CLKSEL Register Address: 0x43008384\nWWD1_CLKSEL Register Reset Value: 0x0\nBitfield Description: Windowed watchdog timer functional clock input select mux control"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_WWDTCLK2_SEL","ip_name":"ClockMux","displayName":"MAIN_WWDTCLK2_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out2","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"WWD8_CLKSEL","clk_output":"out2","index":2,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"WWD8_CLKSEL","offset":"0x83a0","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"WWD8_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Windowed watchdog timer functional clock input select mux control","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K","CLK_12M_RC","CLK_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nWWD8_CLKSEL Register Address: 0x430083a0\nWWD8_CLKSEL Register Reset Value: 0x0\nBitfield Description: Windowed watchdog timer functional clock input select mux control"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_WWDTCLK3_SEL","ip_name":"ClockMux","displayName":"MAIN_WWDTCLK3_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out3","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"WWD9_CLKSEL","clk_output":"out3","index":3,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"WWD9_CLKSEL","offset":"0x83a4","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"WWD9_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Windowed watchdog timer functional clock input select mux control","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K","CLK_12M_RC","CLK_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nWWD9_CLKSEL Register Address: 0x430083a4\nWWD9_CLKSEL Register Reset Value: 0x0\nBitfield Description: Windowed watchdog timer functional clock input select mux control"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_WWDTCLK4_SEL","ip_name":"ClockMux","displayName":"MAIN_WWDTCLK4_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out4","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"WWD10_CLKSEL","clk_output":"out4","index":4,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"WWD10_CLKSEL","offset":"0x83a8","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"WWD10_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Windowed watchdog timer functional clock input select mux control","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K","CLK_12M_RC","CLK_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nWWD10_CLKSEL Register Address: 0x430083a8\nWWD10_CLKSEL Register Reset Value: 0x0\nBitfield Description: Windowed watchdog timer functional clock input select mux control"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_WWDTCLK5_SEL","ip_name":"ClockMux","displayName":"MAIN_WWDTCLK5_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1}],"outPins":[{"name":"out5","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"WWD11_CLKSEL","clk_output":"out5","index":5,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"WWD11_CLKSEL","offset":"0x83ac","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"WWD11_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Windowed watchdog timer functional clock input select mux control","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K","CLK_12M_RC","CLK_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nWWD11_CLKSEL Register Address: 0x430083ac\nWWD11_CLKSEL Register Reset Value: 0x0\nBitfield Description: Windowed watchdog timer functional clock input select mux control"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_sysclkout_div","ip_name":"ClockDivider","displayName":"MAIN_SYSCLKOUT_DIV","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0","div":1}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","fixed_divider":3}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"MAIN_usart0_fclk_sel","ip_name":"ClockMux","displayName":"MAIN_UART0_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART0_CLKSEL","offset":"0x8280","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USART0_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for UART0:","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["USART_PROGRAMMABLE_CLOCK_DIVIDER0_OUT0","MAIN_PLL1_HSDIV1_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSART0_CLKSEL Register Address: 0x43008280\nUSART0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for UART0:"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_usart1_fclk_sel","ip_name":"ClockMux","displayName":"MAIN_UART1_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART1_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART1_CLKSEL","offset":"0x8284","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USART1_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for UART1:","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["USART_PROGRAMMABLE_CLOCK_DIVIDER1_OUT1","MAIN_PLL1_HSDIV1_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSART1_CLKSEL Register Address: 0x43008284\nUSART1_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for UART1:"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_usart2_fclk_sel","ip_name":"ClockMux","displayName":"MAIN_UART2_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART2_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART2_CLKSEL","offset":"0x8288","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USART2_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for UART2:","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["USART_PROGRAMMABLE_CLOCK_DIVIDER2_OUT2","MAIN_PLL1_HSDIV1_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSART2_CLKSEL Register Address: 0x43008288\nUSART2_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for UART2:"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_usart3_fclk_sel","ip_name":"ClockMux","displayName":"MAIN_UART3_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART3_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART3_CLKSEL","offset":"0x828c","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USART3_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for UART3:","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["USART_PROGRAMMABLE_CLOCK_DIVIDER3_OUT3","MAIN_PLL1_HSDIV1_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSART3_CLKSEL Register Address: 0x4300828c\nUSART3_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for UART3:"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_usart4_fclk_sel","ip_name":"ClockMux","displayName":"MAIN_UART4_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART4_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART4_CLKSEL","offset":"0x8290","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USART4_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for UART4:","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["USART_PROGRAMMABLE_CLOCK_DIVIDER4_OUT4","MAIN_PLL1_HSDIV1_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSART4_CLKSEL Register Address: 0x43008290\nUSART4_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for UART4:"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_usart5_fclk_sel","ip_name":"ClockMux","displayName":"MAIN_UART5_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART5_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART5_CLKSEL","offset":"0x8294","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USART5_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for UART5:","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["USART_PROGRAMMABLE_CLOCK_DIVIDER5_OUT5","MAIN_PLL1_HSDIV1_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSART5_CLKSEL Register Address: 0x43008294\nUSART5_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for UART5:"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MAIN_usart6_fclk_sel","ip_name":"ClockMux","displayName":"MAIN_UART6_FCLK_SEL","domain":"MAIN","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART6_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART6_CLKSEL","offset":"0x8298","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"USART6_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Selects the clock source for UART6:","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["USART_PROGRAMMABLE_CLOCK_DIVIDER6_OUT6","MAIN_PLL1_HSDIV1_CLKOUT"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nUSART6_CLKSEL Register Address: 0x43008298\nUSART6_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the clock source for UART6:"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MCAN0","ip_name":"MCAN","displayName":"MCAN0","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCAN1","ip_name":"MCAN","displayName":"MCAN1","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCSPI0","ip_name":"MCSPI","displayName":"MCSPI0","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":10,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCSPI1","ip_name":"MCSPI","displayName":"MCSPI1","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":10,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCSPI2","ip_name":"MCSPI","displayName":"MCSPI2","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":10,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCSPI3","ip_name":"MCSPI","displayName":"MCSPI3","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":10,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCSPI4","ip_name":"MCSPI","displayName":"MCSPI4","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":10,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_CBASS0","ip_name":"CBASS","displayName":"MCU_CBASS0","domain":"MCU","inPins":[{"name":"MCU_SYSCLK0_2_clk","displayName":"MCU_SYSCLK0_2_clk","div":2},{"name":"MCU_SYSCLK0_4_clk","displayName":"MCU_SYSCLK0_4_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_CTRL_MMR0","ip_name":"CTRL_MMR","displayName":"MCU_CTRL_MMR0","domain":"MCU","inPins":[{"name":"vbusp_clk","displayName":"vbusp_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_DCC0","ip_name":"DCC","displayName":"MCU_DCC0","domain":"MCU","inPins":[{"name":"dcc_clksrc0_clk","displayName":"dcc_clksrc0_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc1_clk","displayName":"dcc_clksrc1_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc2_clk","displayName":"dcc_clksrc2_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc3_clk","displayName":"dcc_clksrc3_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc4_clk","displayName":"dcc_clksrc4_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc5_clk","displayName":"dcc_clksrc5_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc6_clk","displayName":"dcc_clksrc6_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_clksrc7_clk","displayName":"dcc_clksrc7_clk","div":1,"description":"counter1 clock source"},{"name":"dcc_input00_clk","displayName":"dcc_input00_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input01_clk","displayName":"dcc_input01_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input02_clk","displayName":"dcc_input02_clk","div":1,"description":"primary oscillator clock"},{"name":"dcc_input10_clk","displayName":"dcc_input10_clk","div":2,"description":"secondary oscillator clock"},{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_ECC_AGGR0","ip_name":"ECC_AGGR","displayName":"MCU_ECC_AGGR0","domain":"MCU","inPins":[{"name":"clk","displayName":"clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_ESM0","ip_name":"ESM","displayName":"MCU_ESM0","domain":"MCU","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_GPIO0","ip_name":"GPIO","displayName":"MCU_GPIO0","domain":"MCU","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_I2C0","ip_name":"I2C","displayName":"MCU_I2C0","domain":"MCU","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_I2C1","ip_name":"I2C","displayName":"MCU_I2C1","domain":"MCU","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS0_CBASS_0","ip_name":"M4FSS_CBASS_0","displayName":"MCU_M4FSS0_CBASS_0","domain":"MCU","inPins":[{"name":"ficlk","displayName":"ficlk","description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS0_CORE0","ip_name":"M4FSS_CORE0","displayName":"MCU_M4FSS0_CORE0","domain":"MCU","inPins":[{"name":"vbus_clk","displayName":"vbus_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS0_CORTEX_M4F_SS_0","ip_name":"M4FSS_CORTEX_M4F_SS_0","displayName":"MCU_M4FSS0_CORTEX_M4F_SS_0","domain":"MCU","inPins":[{"name":"vbus_clk","displayName":"vbus_clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS0_DRAM_0","ip_name":"M4FSS_DRAM_0","displayName":"MCU_M4FSS0_DRAM_0","domain":"MCU","inPins":[{"name":"clk","displayName":"clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS0_ECC_AGGR_0","ip_name":"M4FSS_ECC_AGGR_0","displayName":"MCU_M4FSS0_ECC_AGGR_0","domain":"MCU","inPins":[{"name":"ficlk","displayName":"ficlk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS0_IRAM_0","ip_name":"M4FSS_IRAM_0","displayName":"MCU_M4FSS0_IRAM_0","domain":"MCU","inPins":[{"name":"clk","displayName":"clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS0_RAT_0","ip_name":"M4FSS_RAT_0","displayName":"MCU_M4FSS0_RAT_0","domain":"MCU","inPins":[{"name":"clk","displayName":"clk"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_M4FSS_CLKSEL","ip_name":"ClockMux","displayName":"MCU_M4FSS_CLKSEL","domain":"MCU","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":2}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_mcu_ctrl_mmr_mcu_0","MMR_region":"cfg0","MMR_register":"MCU_M4FSS_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"0:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"MCU_CTRL_MMR0","region_name":"CFG0","base":"0x0000000004500000","register_name":"MCU_M4FSS_CLKSEL","offset":"0x8040","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"MCU_M4FSS_CLKSEL_M4FSS_CLKSEL","access_type":"R/W","ldesc":"Selects the Clock Divider for M4FSS","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":["MCU_SYSCLK0","MCU_SYSCLK0/2"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nMCU_M4FSS_CLKSEL Register Address: 0x4508040\nMCU_M4FSS_CLKSEL Register Reset Value: 0x0\nBitfield Description: Selects the Clock Divider for M4FSS"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MCU_MCRC64_0","ip_name":"MCRC64","displayName":"MCU_MCRC64_0","domain":"MCU","inPins":[{"name":"ficlk","displayName":"ficlk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_MCSPI0","ip_name":"MCSPI","displayName":"MCU_MCSPI0","domain":"MCU","inPins":[{"name":"fclk","displayName":"fclk","div":8,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_MCSPI1","ip_name":"MCSPI","displayName":"MCU_MCSPI1","domain":"MCU","inPins":[{"name":"fclk","displayName":"fclk","div":8,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_OBSCLK_MUX_SEL","ip_name":"ClockMux","displayName":"MCU_OBSCLK_MUX_SEL","domain":"MCU","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2","displayName":"","div":1},{"name":"in3","displayName":"","div":1},{"name":"in4","displayName":"","div":1},{"name":"in5","displayName":"","div":1},{"name":"in6","displayName":"","div":1},{"name":"in7","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_mcu_ctrl_mmr_mcu_0","MMR_region":"cfg0","MMR_register":"MCU_OBSCLK_CTRL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"2:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_input":"in2","index":2,"mux_index":0},{"clk_input":"in3","index":3,"mux_index":0},{"clk_input":"in4","index":4,"mux_index":0},{"clk_input":"in5","index":5,"mux_index":0},{"clk_input":"in6","index":6,"mux_index":0},{"clk_input":"in7","index":7,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"MCU_CTRL_MMR0","region_name":"CFG0","base":"0x0000000004500000","register_name":"MCU_OBSCLK_CTRL","offset":"0x8000","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"MCU_OBSCLK_CTRL_CLK_SEL","access_type":"R/W","ldesc":"MCU_OBSCLK pin clock selection","sdesc":"","reset_value":0,"offset":0,"size":3,"enumerations":["CLK_12M_RC","GLUELOGIC_MAIN_TIEOFF_LOW_0","MCU_PLL0_HSDIV0_CLKOUT","MCU_PLL0_HSDIV4_CLKOUT","MCU_PLLCTRL0_PLL_CTRL_OBSCLK_CLK","CLK_32K","HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nMCU_OBSCLK_CTRL Register Address: 0x4508000\nMCU_OBSCLK_CTRL Register Reset Value: 0x0\nBitfield Description: MCU_OBSCLK pin clock selection"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MCU_OBSCLK_OUTMUX_SEL","ip_name":"ClockMux","displayName":"MCU_OBSCLK_OUTMUX_SEL","domain":"MCU","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_mcu_ctrl_mmr_mcu_0","MMR_region":"cfg0","MMR_register":"MCU_OBSCLK_CTRL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"24:24"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"MCU_CTRL_MMR0","region_name":"CFG0","base":"0x0000000004500000","register_name":"MCU_OBSCLK_CTRL","offset":"0x8000","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"MCU_OBSCLK_CTRL_OUT_MUX_SEL","access_type":"R/W","ldesc":"MCU_OBSCLK pin output mux selection.","sdesc":"","reset_value":0,"offset":24,"size":1,"enumerations":["MCU_OBSCLK_DIV_OUT0","HFOSC0_CLKOUT_SERDES"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 24\nMCU_OBSCLK_CTRL Register Address: 0x4508000\nMCU_OBSCLK_CTRL Register Reset Value: 0x0\nBitfield Description: MCU_OBSCLK pin output mux selection."}]}],"resetValue":"in0","shape":"Mux"},{"name":"MCU_PADCFG_CTRL0","ip_name":"PADCFG_CTRL","displayName":"MCU_PADCFG_CTRL0","domain":"MCU","inPins":[{"name":"vbusp_clk","displayName":"vbusp_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_PLLCTRL0","ip_name":"PLLCTRL","displayName":"MCU_PLLCTRL0","domain":"MCU","inPins":[{"name":"pll_clkout_clk","displayName":"pll_clkout_clk","div":1},{"name":"pll_refclk_clk","displayName":"pll_refclk_clk","div":1},{"name":"vbus_slv_refclk_clk","displayName":"vbus_slv_refclk_clk","div":4}],"outPins":[{"name":"chip_div1_clk_clk","displayName":"chip_div1_clk_clk"},{"name":"pll_ctrl_obsclk_clk","displayName":"pll_ctrl_obsclk_clk"},{"name":"sysclkout_clk","displayName":"sysclkout_clk"}],"type":"pllctrl","shape":"LargeSquare"},{"name":"MCU_PSC0","ip_name":"PSC","displayName":"MCU_PSC0","domain":"MCU","inPins":[{"name":"clk","displayName":"clk","div":4},{"name":"slow_clk","displayName":"slow_clk","div":24}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_RTI0","ip_name":"RTI","displayName":"MCU_RTI0","domain":"MCU","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_TIMEOUT0","ip_name":"TIMEOUT","displayName":"MCU_TIMEOUT0","domain":"MCU","inPins":[{"name":"clk","displayName":"clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_TIMER0","ip_name":"TIMER","displayName":"MCU_TIMER0","domain":"MCU","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"MCU_TIMER0","region_name":"CFG","base":"0x0000000004800000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x4800038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x4800038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x4800038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x4800038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"MCU_TIMER1","ip_name":"TIMER","displayName":"MCU_TIMER1","domain":"MCU","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"MCU_TIMER1","region_name":"CFG","base":"0x0000000004810000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x4810038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x4810038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x4810038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x4810038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"MCU_TIMER2","ip_name":"TIMER","displayName":"MCU_TIMER2","domain":"MCU","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"MCU_TIMER2","region_name":"CFG","base":"0x0000000004820000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x4820038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x4820038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x4820038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x4820038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"MCU_TIMER3","ip_name":"TIMER","displayName":"MCU_TIMER3","domain":"MCU","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"MCU_TIMER3","region_name":"CFG","base":"0x0000000004830000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x4830038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x4830038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x4830038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x4830038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"MCU_UART0","ip_name":"UART","displayName":"MCU_UART0","domain":"MCU","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_UART1","ip_name":"UART","displayName":"MCU_UART1","domain":"MCU","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MCU_WWDTCLK_SEL","ip_name":"ClockMux","displayName":"MCU_WWDTCLK_SEL","domain":"MCU","inPins":[{"name":"in0","displayName":"","div":1},{"name":"in1","displayName":"","div":1},{"name":"in2_0","displayName":"","div":1},{"name":"in3_0","displayName":"","div":1}],"outPins":[{"name":"out0","displayName":""}],"clock_mux_outputs":[{"MMR_inst":"am64_mcu_ctrl_mmr_mcu_0","MMR_region":"cfg0","MMR_register":"MCU_WWD0_CLKSEL","clk_output":"out0","index":0,"mux_index":0,"register_bit_range":"1:0"}],"clock_muxes":[{"clk_input":"in0","index":0,"mux_index":0},{"clk_input":"in1","index":1,"mux_index":0},{"clk_index":0,"clk_input":"in2_0","index":2,"mux_index":0},{"clk_index":0,"clk_input":"in3_0","index":3,"mux_index":0}],"_clockinfra_type":"ClockMux","type":"Mux","registers":[{"inst_name":"MCU_CTRL_MMR0","region_name":"CFG0","base":"0x0000000004500000","register_name":"MCU_WWD0_CLKSEL","offset":"0x80b0","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"MCU_WWD0_CLKSEL_CLK_SEL","access_type":"R/W","ldesc":"Windowed watchdog timer functional clock input select mux control","sdesc":"","reset_value":0,"offset":0,"size":2,"enumerations":["HFOSC0_CLKOUT","HFOSC0_CLKOUT_32K","CLK_12M_RC","CLK_32K"],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nMCU_WWD0_CLKSEL Register Address: 0x45080b0\nMCU_WWD0_CLKSEL Register Reset Value: 0x0\nBitfield Description: Windowed watchdog timer functional clock input select mux control"}]}],"resetValue":"in0","shape":"Mux"},{"name":"MCU_hsdiv0_16fft32","ip_name":"hsdiv0_16fft","displayName":"MCU_PLL32_HSDIV_A","domain":"MCU","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout0","displayName":"hsdiv_clkout0"}],"type":"hsdiv","pllNumber":"32","pllInstName":"GLUELOGIC_HFOSC0_CLOCKLOSS_DETECTION","registers":[{"inst_name":"MCU_CTRL_MMR0","region_name":"CFG0","base":"0x0000000004500000","register_name":"HFOSC0_CLKOUT_32K_CTRL","offset":"0x8030","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":32872,"bitfields":[{"name":"HFOSC0_CLKOUT_32K_CTRL_CLKOUT_EN","access_type":"R/W","ldesc":"HFOSC0_CLKOUT_32K active:","sdesc":"","reset_value":1,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 15\nHFOSC0_CLKOUT_32K_CTRL Register Address: 0x4508030\nHFOSC0_CLKOUT_32K_CTRL Register Reset Value: 0x8068\nBitfield Description: HFOSC0_CLKOUT_32K active:"},{"name":"HFOSC0_CLKOUT_32K_CTRL_HSDIV","access_type":"R/W","ldesc":"HFOSC0_CLKOUT_32K divider:","sdesc":"","reset_value":104,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x68\nBitfield Offset: 0\nHFOSC0_CLKOUT_32K_CTRL Register Address: 0x4508030\nHFOSC0_CLKOUT_32K_CTRL Register Reset Value: 0x8068\nBitfield Description: HFOSC0_CLKOUT_32K divider:"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":104,"shape":"LargeSquare"},{"name":"MCU_hsdiv4_16fft0","ip_name":"hsdiv4_16fft","displayName":"MCU_PLL0_HSDIV_A","domain":"MCU","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout0","displayName":"hsdiv_clkout0"},{"name":"hsdiv_clkout1","displayName":"hsdiv_clkout1"},{"name":"hsdiv_clkout2","displayName":"hsdiv_clkout2"},{"name":"hsdiv_clkout3","displayName":"hsdiv_clkout3"},{"name":"hsdiv_clkout4","displayName":"hsdiv_clkout4"}],"type":"hsdiv","pllNumber":"0","pllInstName":"MCU_pllfracf_ssmod_16fft0","registers":[{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_HSDIV_CTRL0","offset":"0x80","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL0 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL0 Register Address: 0x4040080\nPLL0_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL0 Register Address: 0x4040080\nPLL0_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"5"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_HSDIV_CTRL1","offset":"0x84","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL1 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL1 Register Address: 0x4040084\nPLL0_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL1 Register Address: 0x4040084\nPLL0_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"24"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_HSDIV_CTRL2","offset":"0x88","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL2 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL2 Register Address: 0x4040088\nPLL0_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL2 Register Address: 0x4040088\nPLL0_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"24"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_HSDIV_CTRL3","offset":"0x8c","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL3 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL3 Register Address: 0x404008c\nPLL0_HSDIV_CTRL3 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL3 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL3 Register Address: 0x404008c\nPLL0_HSDIV_CTRL3 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL3 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"11"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_HSDIV_CTRL4","offset":"0x90","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL4 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL4 Register Address: 0x4040090\nPLL0_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL4 Register Address: 0x4040090\nPLL0_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"11"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"MCU_pllfracf_ssmod_16fft0","ip_name":"pllfracf_ssmod_16fft","displayName":"MCU_PLL0","domain":"MCU","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1}],"outPins":[{"name":"foutvcop_clk","displayName":"foutvcop_clk"}],"_clockinfra_type":"pllfracf_ssmod_16fft","type":"PLL","registers":[{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_DIV_CTRL","offset":"0x38","length":1,"size":32,"ldesc":"","sdesc":"PLL0_DIV_CTRL - PLL0 Output Clock Divider Register","reset_value":16908289,"bitfields":[{"name":"POST_DIV1","access_type":"R/W","ldesc":"Primary post divider. To ensure correct operation, post_div1 must always be programmed to a\nvalue equal to or greater that post_div2. Supports values of 1-7i\n\n Field values (Others are reserved):\n 3'b000 - Reserved (do not use)\n 3'b001 - Divide by 1\n 3'b010 - Divide by 2\n 3'b011 - Divide by 3\n 3'b100 - Divide by 4\n 3'b101 - Divide by 5\n 3'b110 - Divide by 6\n 3'b111 - Divide by 7","sdesc":"","reset_value":2,"offset":16,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x2\nBitfield Offset: 16\nPLL0_DIV_CTRL Register Address: 0x4040038\nPLL0_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL0_DIV_CTRL - PLL0 Output Clock Divider Register\nBitfield Description: Primary post divider. To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i \n  Field values (Others are reserved):  3'b000 - Reserved (do not use)\n:  3'b001 - Divide by 1\n: 3'b010 - Divide by 2\n: 3'b011 - Divide by 3\n: 3'b100 - Divide by 4\n: 3'b101 - Divide by 5\n: 3'b110 - Divide by 6\n: 3'b111 - Divide by 7","defaultValue":"1"},{"name":"POST_DIV2","access_type":"R/W","ldesc":"Secondary post divider. Supports values of 1-7","sdesc":"","reset_value":1,"offset":24,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 24\nPLL0_DIV_CTRL Register Address: 0x4040038\nPLL0_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL0_DIV_CTRL - PLL0 Output Clock Divider Register\nBitfield Description: Secondary post divider. Supports values of 1-7","defaultValue":"1"},{"name":"REF_DIV","access_type":"R/W","ldesc":"Reference clock pre-divider. Supports values of 1-63\n 6'b000000 - Reserved /(do not use/)\n 6'b000001 - Divide by 1\n 6'b000010 - Divide by 2\n :\n 6'b111111 - Divide by 63","sdesc":"","reset_value":1,"offset":0,"size":6,"enumerations":[1,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL0_DIV_CTRL Register Address: 0x4040038\nPLL0_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL0_DIV_CTRL - PLL0 Output Clock Divider Register\nBitfield Description: Reference clock pre-divider. Supports values of 1-63\n: 6'b000000 - Reserved (do not use)\n:  6'b000001 - Divide by 1\n: 6'b000010 - Divide by 2\n:  6'b111111 - Divide by 63","defaultValue":"1"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_FREQ_CTRL0","offset":"0x30","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL0 - PLL0 Frequency Control 0 Register","reset_value":16,"bitfields":[{"name":"FB_DIV_INT","access_type":"R/W","ldesc":"PLL feedback divider (integer portion)\n In Integer mode values of 16 - 3200 (dec) are supported.\n In Fractional mode values of 20 to 320 are supported.\n 12'h010 - Divide by 16\n 12'h011 - Divide by 17\n :\n 12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n 12'hC81 - 12'hFFF - Not supported","sdesc":"","reset_value":16,"offset":0,"size":12,"enumerations":[16,3200],"selectable":true,"description":"Bitfield Reset Value: 0x10\nBitfield Offset: 0\nPLL0_FREQ_CTRL0 Register Address: 0x4040030\nPLL0_FREQ_CTRL0 Register Reset Value: 0x10\nRegister Description: PLL0_FREQ_CTRL0 - PLL0 Frequency Control 0 Register\nBitfield Description: PLL feedback divider (integer portion)  In Integer mode values of 16 - 3200 (dec) are supported.  In Fractional mode values of 20 to 320 are supported.\n:  12'h010 - Divide by 16\n: 12'h011 - Divide by 17\n:  12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n: 12'hC81 - 12'hFFF - Not supported","defaultValue":"96"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_FREQ_CTRL1","offset":"0x34","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL1 - PLL0 Frequency Control 1 Register","reset_value":0,"bitfields":[{"name":"FB_DIV_FRAC","access_type":"R/W","ldesc":"PLL feedback divider (fractional portion)\n Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n 24'h000000 - 0\n 24'h000001 - .000000059605 (1/(2^24))\n 24'h000002 - .000000119209 (2/(2^24)) :\n 24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","sdesc":"","reset_value":0,"offset":0,"size":24,"enumerations":[0,0.9999999403953552],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_FREQ_CTRL1 Register Address: 0x4040034\nPLL0_FREQ_CTRL1 Register Reset Value: 0x0\nRegister Description: PLL0_FREQ_CTRL1 - PLL0 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (fractional portion)  Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n:  24'h000000 - 0\n: 24'h000001 - .000000059605 (1/(2^24))\n:  24'h000002 - .000000119209 (2/(2^24)) \n:  24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","defaultValue":"0"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_SS_CTRL","offset":"0x40","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_CTRL register for pll0","reset_value":2147483648,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass the SS modulator.\n1'b0 - Spread spectrum modulation is enabled\n1'b1 - SSMOD is bypassed. No modulation of PLL frequency","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL0_SS_CTRL Register Address: 0x4040040\nPLL0_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll0\nBitfield Description: Bypass the SS modulator.\n:1'b0 - Spread spectrum modulation is enabled\n:1'b1 - SSMOD is bypassed. No modulation of PLL frequency","defaultValue":"1"},{"name":"DOWNSPREAD_EN","access_type":"R/W","ldesc":"Selects center spread or down spread clock variance\n1'b0 - Center spread\n1'b1 - Down spread","sdesc":"","reset_value":0,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 4\nPLL0_SS_CTRL Register Address: 0x4040040\nPLL0_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll0\nBitfield Description: Selects center spread or down spread clock variance\n:1'b0 - Center spread\n:1'b1 - Down spread","defaultValue":"0"},{"name":"WAVE_SEL","access_type":"R/W","ldesc":"Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):\n1'b0 - Use 128 point triangle wave table\n1'b1 - Use external wave table","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_SS_CTRL Register Address: 0x4040040\nPLL0_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll0\nBitfield Description: Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):1'b0 - Use 128 point triangle wave table\n:1'b1 - Use external wave table"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_SS_SPREAD","offset":"0x44","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_SPREAD register for pll0","reset_value":65537,"bitfields":[{"name":"SPREAD","access_type":"R/W","ldesc":"Sets the spread modulation depth. The depth is spread*0.1%\n5'b00000 - Reserved (don't use)\n5'b00001 - 0.1%\n5'b00010 - 0.2%\n:\n5'b10000 - 1.6%\n:\n5'b11111 - 3.1%","sdesc":"","reset_value":1,"offset":0,"size":5,"enumerations":[0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1,1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2,2.1,2.2,2.3,2.4,2.5,2.6,2.7,2.8,2.9,3,3.1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL0_SS_SPREAD Register Address: 0x4040044\nPLL0_SS_SPREAD Register Reset Value: 0x10001\nRegister Description: PLL_SS_SPREAD register for pll0\nBitfield Description: Sets the spread modulation depth. The depth is spread*0.1%\n:5'b00000 - Reserved (don't use)\n:5'b00001 - 0.1%\n:5'b00010 - 0.2% \n:5'b10000 - 1.6% \n:5'b11111 - 3.1%","defaultValue":"0x1"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_CTRL","offset":"0x20","length":1,"size":32,"ldesc":"","sdesc":"PLL0_CTRL - PLL0 Control","reset_value":2147549201,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n 1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL0_CTRL Register Address: 0x4040020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n:  1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n:  1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","defaultValue":"0"},{"name":"CLK_POSTDIV_EN","access_type":"R/W","ldesc":"Post divide CLK enable\n 1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and\nsynchronous divided clocks) are held low\n 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled.","sdesc":"","reset_value":1,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 4\nPLL0_CTRL Register Address: 0x4040020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Post divide CLK enable\n:  1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and synchronous divided clocks) are held low\n:  1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled."},{"name":"DAC_EN","access_type":"R/W","ldesc":"Enable fractional noise canceling DAC\nThis bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n 1'b0 - Fractional NC DAC is disabled (for Test modes only)\n 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL0_CTRL Register Address: 0x4040020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Enable fractional noise canceling DAC. This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n:  1'b0 - Fractional NC DAC is disabled (for Test modes only)\n:  1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","defaultValue":"1"},{"name":"DSM_EN","access_type":"R/W","ldesc":"Delta-Sigma modulator enable\n 1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL0_CTRL Register Address: 0x4040020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Delta-Sigma modulator enable\n:  1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n:  1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","defaultValue":"1"},{"name":"PLL_EN","access_type":"R/W","ldesc":"PLL enable\n 1'b0 - PLL is disabled\n 1'b1 - PLL is enabled ","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_CTRL Register Address: 0x4040020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: PLL enable\n:  1'b0 - PLL is disabled\n:  1'b1 - PLL is enabled ","defaultValue":"1"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_LOCKKEY0","offset":"0x10","length":1,"size":32,"ldesc":"","sdesc":"PLL0_LOCKKEY0 - PLL0 Lock Key 0 Register","reset_value":0,"bitfields":[{"name":"KEY","access_type":"R/W","ldesc":"Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected\nPartition0 registers","sdesc":"","reset_value":0,"offset":1,"size":31,"enumerations":[0,880253512],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL0_LOCKKEY0 Register Address: 0x4040010\nPLL0_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL0_LOCKKEY0 - PLL0 Lock Key 0 Register\nBitfield Description: Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected. Partition0 registers","defaultValue":"0x34779a48"},{"name":"UNLOCKED","access_type":"R","ldesc":"Unlock status.\n  When set, indicates that the proper unlock sequence has been performed and the partition is\nunlocked for writing.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_LOCKKEY0 Register Address: 0x4040010\nPLL0_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL0_LOCKKEY0 - PLL0 Lock Key 0 Register\nBitfield Description: Unlock status.  When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing.","defaultValue":"1"}]},{"inst_name":"MCU_PLL0","region_name":"CFG","base":"0x0000000004040000","register_name":"PLL0_LOCKKEY1","offset":"0x14","length":1,"size":32,"ldesc":"","sdesc":"PLL0_LOCKKEY1 - PLL0 Lock Key 1 RegisterAddr","reset_value":0,"bitfields":[{"name":"LOCKKEY1_VAL","access_type":"R/W","ldesc":"Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0\nregisters","sdesc":"","reset_value":0,"offset":0,"size":32,"enumerations":[0,3513957466],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_LOCKKEY1 Register Address: 0x4040014\nPLL0_LOCKKEY1 Register Reset Value: 0x0\nRegister Description: PLL0_LOCKKEY1 - PLL0 Lock Key 1 RegisterAddr\nBitfield Description: Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0\nregisters","defaultValue":"0xD172BC5A"}]}],"longDescription":"Output | Description | Frequency\n\n--- | --- | ---\n\nFOUTP | Positive phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTN | Negative phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTPOSTDIV | VCO-divided clock output | FOUTP / (POST_DIV1*POST_DIV2)\n\nCLKSSCG | Clock to SSMOD | (FREF / REF_DIV)","shape":"LargeSquare"},{"name":"MCU_sysclkout_div","ip_name":"ClockDivider","displayName":"MCU_SYSCLKOUT_DIV","domain":"MCU","inPins":[{"name":"in0","displayName":"in0","div":1}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","fixed_divider":3}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"MMCSD0","ip_name":"MMCSD","displayName":"MMCSD0","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":2,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MMCSD1","ip_name":"MMCSD","displayName":"MMCSD1","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":2,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K0","ip_name":"MSRAM_256K","displayName":"MSRAM_256K0","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K1","ip_name":"MSRAM_256K","displayName":"MSRAM_256K1","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K2","ip_name":"MSRAM_256K","displayName":"MSRAM_256K2","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K3","ip_name":"MSRAM_256K","displayName":"MSRAM_256K3","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K4","ip_name":"MSRAM_256K","displayName":"MSRAM_256K4","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K5","ip_name":"MSRAM_256K","displayName":"MSRAM_256K5","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K6","ip_name":"MSRAM_256K","displayName":"MSRAM_256K6","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"MSRAM_256K7","ip_name":"MSRAM_256K","displayName":"MSRAM_256K7","domain":"MAIN","inPins":[{"name":"cclk_clk","displayName":"cclk_clk","div":4},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PADCFG_CTRL0","ip_name":"PADCFG_CTRL","displayName":"PADCFG_CTRL0","domain":"MAIN","inPins":[{"name":"vbusp_clk","displayName":"vbusp_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PBIST0","ip_name":"PBIST","displayName":"PBIST0","domain":"MAIN","inPins":[{"name":"clk8_clk","displayName":"clk8_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PBIST1","ip_name":"PBIST","displayName":"PBIST1","domain":"MAIN","inPins":[{"name":"clk8_clk","displayName":"clk8_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PBIST2","ip_name":"PBIST","displayName":"PBIST2","domain":"MAIN","inPins":[{"name":"clk8_clk","displayName":"clk8_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PBIST3","ip_name":"PBIST","displayName":"PBIST3","domain":"MAIN","inPins":[{"name":"clk8_clk","displayName":"clk8_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PCIE0","ip_name":"PCIE","displayName":"PCIE0","domain":"MAIN","inPins":[{"name":"pcie_cba_clk","displayName":"pcie_cba_clk","div":2},{"name":"pcie_cpts_rclk_clk","displayName":"pcie_cpts_rclk_clk","div":1},{"name":"pcie_pm_clk","displayName":"pcie_pm_clk","div":1}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PDMA0","ip_name":"PDMA","displayName":"PDMA0","domain":"MAIN","inPins":[{"name":"vclk","displayName":"vclk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PDMA1","ip_name":"PDMA","displayName":"PDMA1","domain":"MAIN","inPins":[{"name":"vclk","displayName":"vclk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PINFUNCTION_CLKOUT0out","ip_name":"PinFunction","displayName":"CLKOUT0","domain":"MAIN","inPins":[{"name":"CLKOUT0","displayName":"","div":1,"description":"rmii clock output (50 mhz). this pin is used for clock source to the external rmii phy and must also be routed back to the respective rmii[x]_ref_clk pin for proper device operation."}],"_clockinfra_type":"PinFunction","type":"PinFunction","outPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_CP_GEMAC_CPTS0_RFT_CLKin","ip_name":"PinFunction","displayName":"CP_GEMAC_CPTS0_RFT_CLK","domain":"MAIN","outPins":[{"name":"CP_GEMAC_CPTS0_RFT_CLK","displayName":"","description":"cpts reference clock input"}],"_clockinfra_type":"PinFunction","type":"PinFunction","inPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_EXT_REFCLK1in","ip_name":"PinFunction","displayName":"EXT_REFCLK1","domain":"MAIN","outPins":[{"name":"EXT_REFCLK1","displayName":"","frequencyLimit":{"max":100},"description":"external clock input to main domain"}],"_clockinfra_type":"PinFunction","type":"PinFunction","inPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_MCU_EXT_REFCLK0in","ip_name":"PinFunction","displayName":"MCU_EXT_REFCLK0","domain":"MCU","outPins":[{"name":"MCU_EXT_REFCLK0","displayName":"","frequencyLimit":{"max":100},"description":"external input to mcu domain"}],"_clockinfra_type":"PinFunction","type":"PinFunction","inPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_MCU_OBSCLK0out","ip_name":"PinFunction","displayName":"MCU_OBSCLK0","domain":"MCU","inPins":[{"name":"MCU_OBSCLK0","displayName":"","div":1,"description":"mcu domain observation clock output for test and debug purposes only"}],"_clockinfra_type":"PinFunction","type":"PinFunction","outPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_MCU_SYSCLKOUT0out","ip_name":"PinFunction","displayName":"MCU_SYSCLKOUT0","domain":"MCU","inPins":[{"name":"MCU_SYSCLKOUT0","displayName":"","div":1,"description":"mcu domain system clock output (divided by 4) for test and debug purposes only"}],"_clockinfra_type":"PinFunction","type":"PinFunction","outPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_OBSCLK0out","ip_name":"PinFunction","displayName":"OBSCLK0","domain":"MAIN","inPins":[{"name":"OBSCLK0","displayName":"","div":1,"description":"main domain observation clock output for test and debug purposes only"}],"_clockinfra_type":"PinFunction","type":"PinFunction","outPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_RMII_REF_CLKin","ip_name":"PinFunction","displayName":"RMII_REF_CLK","domain":"MAIN","outPins":[{"name":"RMII_REF_CLK","displayName":""}],"_clockinfra_type":"PinFunction","type":"PinFunction","inPins":[],"shape":"PinFunction"},{"name":"PINFUNCTION_SYSCLKOUT0out","ip_name":"PinFunction","displayName":"SYSCLKOUT0","domain":"MAIN","inPins":[{"name":"SYSCLKOUT0","displayName":"","div":1,"description":"main domain system clock output (divided by 4) for test and debug purposes only"}],"_clockinfra_type":"PinFunction","type":"PinFunction","outPins":[],"shape":"PinFunction"},{"name":"PLLCTRL0","ip_name":"PLLCTRL","displayName":"PLLCTRL0","domain":"MAIN","inPins":[{"name":"pll_clkout_clk","displayName":"pll_clkout_clk","div":1},{"name":"pll_refclk_clk","displayName":"pll_refclk_clk","div":1},{"name":"vbus_slv_refclk_clk","displayName":"vbus_slv_refclk_clk","div":4}],"outPins":[{"name":"chip_div1_clk_clk","displayName":"chip_div1_clk_clk"},{"name":"pll_ctrl_obsclk_clk","displayName":"pll_ctrl_obsclk_clk"},{"name":"sysclkout_clk","displayName":"sysclkout_clk","frequencyLimit":{"rec":500}}],"type":"pllctrl","shape":"LargeSquare"},{"name":"PRU_ICSSG0","ip_name":"PRU_ICSSG","displayName":"PRU_ICSSG0","domain":"MAIN","inPins":[{"name":"iep_clk","displayName":"iep_clk","div":1},{"name":"rgmii_mhz_5_clk","displayName":"rgmii_mhz_5_clk","div":50},{"name":"rgmii_mhz_50_clk","displayName":"rgmii_mhz_50_clk","div":5},{"name":"rgmii_mhz_250_clk","displayName":"rgmii_mhz_250_clk","div":1},{"name":"uclk_clk","displayName":"uclk_clk","div":1},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PRU_ICSSG1","ip_name":"PRU_ICSSG","displayName":"PRU_ICSSG1","domain":"MAIN","inPins":[{"name":"iep_clk","displayName":"iep_clk","div":1},{"name":"rgmii_mhz_5_clk","displayName":"rgmii_mhz_5_clk","div":50},{"name":"rgmii_mhz_50_clk","displayName":"rgmii_mhz_50_clk","div":5},{"name":"rgmii_mhz_250_clk","displayName":"rgmii_mhz_250_clk","div":1},{"name":"serdes0_refclk","displayName":"serdes0_refclk","div":1},{"name":"serdes0_rxclk","displayName":"serdes0_rxclk","div":1},{"name":"serdes0_rxfclk","displayName":"serdes0_rxfclk","div":1},{"name":"serdes0_txfclk","displayName":"serdes0_txfclk","div":1},{"name":"serdes0_txmclk","displayName":"serdes0_txmclk","div":1},{"name":"uclk_clk","displayName":"uclk_clk","div":1},{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PSC0","ip_name":"PSC","displayName":"PSC0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk","div":4},{"name":"slow_clk","displayName":"slow_clk","div":24}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"PSRAMECC0","ip_name":"PSRAMECC","displayName":"PSRAMECC0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"R5FSS0_CORE0","ip_name":"R5FSS_CORE0","displayName":"R5FSS0_CORE0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk"},{"name":"iclk","displayName":"iclk","description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"R5FSS0_CORE1","ip_name":"R5FSS_CORE1","displayName":"R5FSS0_CORE1","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk"},{"name":"iclk","displayName":"iclk","description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"R5FSS1_CORE0","ip_name":"R5FSS_CORE0","displayName":"R5FSS1_CORE0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk"},{"name":"iclk","displayName":"iclk","description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"R5FSS1_CORE1","ip_name":"R5FSS_CORE1","displayName":"R5FSS1_CORE1","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk"},{"name":"iclk","displayName":"iclk","description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"RCOSC_32KHz_GEN_DIV3","ip_name":"ClockDivider","displayName":"RCOSC_32kHz_DIV","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0","div":1}],"outPins":[{"name":"out0","displayName":"out0","frequencyLimit":{"min":0.032,"max":0.033,"rec":0.03255}}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","fixed_divider":2}],"divideValues":[3],"resetValue":3,"shape":"Divider"},{"name":"ROM0","ip_name":"ROM","displayName":"ROM0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"RTI0","ip_name":"RTI","displayName":"RTI0","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"RTI1","ip_name":"RTI","displayName":"RTI1","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"RTI10","ip_name":"RTI","displayName":"RTI10","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"RTI11","ip_name":"RTI","displayName":"RTI11","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"RTI8","ip_name":"RTI","displayName":"RTI8","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"RTI9","ip_name":"RTI","displayName":"RTI9","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"SA2_UL0","ip_name":"SA2_UL","displayName":"SA2_UL0","domain":"MAIN","inPins":[{"name":"pka_in_clk","displayName":"pka_in_clk","div":1},{"name":"x1_clk","displayName":"x1_clk","div":4},{"name":"x2_clk","displayName":"x2_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"SERDES_10G0","ip_name":"SERDES_10G","displayName":"SERDES_10G0","domain":"MAIN","inPins":[{"name":"clk","displayName":"clk","div":4},{"name":"core_ref_clk","displayName":"core_ref_clk","div":1}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"SPINLOCK0","ip_name":"SPINLOCK","displayName":"SPINLOCK0","domain":"MAIN","inPins":[{"name":"ficlk","displayName":"ficlk","div":4,"description":"functional and interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"TIMER0","ip_name":"TIMER","displayName":"TIMER0","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER0","region_name":"CFG","base":"0x0000000002400000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2400038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2400038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2400038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2400038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER1","ip_name":"TIMER","displayName":"TIMER1","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER1","region_name":"CFG","base":"0x0000000002410000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2410038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2410038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2410038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2410038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER10","ip_name":"TIMER","displayName":"TIMER10","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER10","region_name":"CFG","base":"0x00000000024A0000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x24a0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x24a0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x24a0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x24a0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER11","ip_name":"TIMER","displayName":"TIMER11","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER11","region_name":"CFG","base":"0x00000000024B0000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x24b0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x24b0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x24b0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x24b0038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER2","ip_name":"TIMER","displayName":"TIMER2","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER2","region_name":"CFG","base":"0x0000000002420000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2420038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2420038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2420038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2420038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER3","ip_name":"TIMER","displayName":"TIMER3","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER3","region_name":"CFG","base":"0x0000000002430000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2430038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2430038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2430038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2430038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER4","ip_name":"TIMER","displayName":"TIMER4","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER4","region_name":"CFG","base":"0x0000000002440000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2440038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2440038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2440038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2440038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER5","ip_name":"TIMER","displayName":"TIMER5","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER5","region_name":"CFG","base":"0x0000000002450000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2450038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2450038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2450038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2450038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER6","ip_name":"TIMER","displayName":"TIMER6","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER6","region_name":"CFG","base":"0x0000000002460000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2460038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2460038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2460038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2460038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER7","ip_name":"TIMER","displayName":"TIMER7","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER7","region_name":"CFG","base":"0x0000000002470000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2470038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2470038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2470038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2470038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER8","ip_name":"TIMER","displayName":"TIMER8","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER8","region_name":"CFG","base":"0x0000000002480000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2480038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2480038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2480038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2480038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMER9","ip_name":"TIMER","displayName":"TIMER9","domain":"MAIN","inPins":[{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"timer","registers":[{"inst_name":"TIMER9","region_name":"CFG","base":"0x0000000002490000","register_name":"TCLR","offset":"0x38","length":1,"size":32,"ldesc":"This register controls optional features specific to the timer functionality","sdesc":"","reset_value":0,"bitfields":[{"name":"AR","access_type":"R/W","ldesc":"Auto-reload mode","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nTCLR Register Address: 0x2490038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Auto-reload mode"},{"name":"PRE","access_type":"R/W","ldesc":"Prescaler Enable","sdesc":"","reset_value":0,"offset":5,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 5\nTCLR Register Address: 0x2490038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Prescaler Enable"},{"name":"PTV","access_type":"R/W","ldesc":"Trigger Output Mode.\nThe timer counter is prescaled with the value: 2^PTV","sdesc":"","reset_value":0,"offset":2,"size":3,"enumerations":[0,7],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 2\nTCLR Register Address: 0x2490038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Trigger Output Mode. The timer counter is prescaled with the value - 2^PTV"},{"name":"ST","access_type":"R/W","ldesc":"Start/Stop timer control","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nTCLR Register Address: 0x2490038\nTCLR Register Reset Value: 0x0\nRegister Description: This register controls optional features specific to the timer functionality\nBitfield Description: Start/Stop timer control"}]}],"divideValues":[1,2,3,4,5,6,7,8],"resetValue":0,"outPins":[],"shape":"LargeSquare"},{"name":"TIMERMGR0","ip_name":"TIMERMGR","displayName":"TIMERMGR0","domain":"MAIN","inPins":[{"name":"vclk_clk","displayName":"vclk_clk","div":2}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"TIMESYNC_EVENT_INTROUTER0","ip_name":"TIMESYNC_EVENT_INTROUTER","displayName":"TIMESYNC_EVENT_INTROUTER0","domain":"MAIN","inPins":[{"name":"intr_clk","displayName":"intr_clk","div":4}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"UART0","ip_name":"UART","displayName":"UART0","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"UART1","ip_name":"UART","displayName":"UART1","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"UART2","ip_name":"UART","displayName":"UART2","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"UART3","ip_name":"UART","displayName":"UART3","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"UART4","ip_name":"UART","displayName":"UART4","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"UART5","ip_name":"UART","displayName":"UART5","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"UART6","ip_name":"UART","displayName":"UART6","domain":"MAIN","inPins":[{"name":"fclk","displayName":"fclk","div":1,"description":"functional clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"USART_Programmable_Clock_Divider0","ip_name":"ClockDivider","displayName":"UART0_CLK_CTRL","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0","div":1}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART0_CLK_CTRL","clk_input":"in0","clk_output":"out0","register_bit_range":"1:0","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART0_CLK_CTRL","offset":"0x8240","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":3,"bitfields":[{"name":"USART0_CLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.","sdesc":"","reset_value":3,"offset":0,"size":2,"enumerations":[1,4],"selectable":true,"description":"Bitfield Reset Value: 0x3\nBitfield Offset: 0\nUSART0_CLK_CTRL Register Address: 0x43008240\nUSART0_CLK_CTRL Register Reset Value: 0x3\nBitfield Description: Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1."}]}],"divideValues":[1,2,3,4],"resetValue":3,"shape":"Divider"},{"name":"USART_Programmable_Clock_Divider1","ip_name":"ClockDivider","displayName":"UART1_CLK_CTRL","domain":"MAIN","inPins":[{"name":"in1","displayName":"in1","div":1}],"outPins":[{"name":"out1","displayName":"out1"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART1_CLK_CTRL","clk_input":"in1","clk_output":"out1","register_bit_range":"1:0","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART1_CLK_CTRL","offset":"0x8244","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":3,"bitfields":[{"name":"USART1_CLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.","sdesc":"","reset_value":3,"offset":0,"size":2,"enumerations":[1,4],"selectable":true,"description":"Bitfield Reset Value: 0x3\nBitfield Offset: 0\nUSART1_CLK_CTRL Register Address: 0x43008244\nUSART1_CLK_CTRL Register Reset Value: 0x3\nBitfield Description: Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1."}]}],"divideValues":[1,2,3,4],"resetValue":3,"shape":"Divider"},{"name":"USART_Programmable_Clock_Divider2","ip_name":"ClockDivider","displayName":"UART2_CLK_CTRL","domain":"MAIN","inPins":[{"name":"in2","displayName":"in2","div":1}],"outPins":[{"name":"out2","displayName":"out2"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART2_CLK_CTRL","clk_input":"in2","clk_output":"out2","register_bit_range":"1:0","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART2_CLK_CTRL","offset":"0x8248","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":3,"bitfields":[{"name":"USART2_CLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.","sdesc":"","reset_value":3,"offset":0,"size":2,"enumerations":[1,4],"selectable":true,"description":"Bitfield Reset Value: 0x3\nBitfield Offset: 0\nUSART2_CLK_CTRL Register Address: 0x43008248\nUSART2_CLK_CTRL Register Reset Value: 0x3\nBitfield Description: Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1."}]}],"divideValues":[1,2,3,4],"resetValue":3,"shape":"Divider"},{"name":"USART_Programmable_Clock_Divider3","ip_name":"ClockDivider","displayName":"UART3_CLK_CTRL","domain":"MAIN","inPins":[{"name":"in3","displayName":"in3","div":1}],"outPins":[{"name":"out3","displayName":"out3"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART3_CLK_CTRL","clk_input":"in3","clk_output":"out3","register_bit_range":"1:0","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART3_CLK_CTRL","offset":"0x824c","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":3,"bitfields":[{"name":"USART3_CLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.","sdesc":"","reset_value":3,"offset":0,"size":2,"enumerations":[1,4],"selectable":true,"description":"Bitfield Reset Value: 0x3\nBitfield Offset: 0\nUSART3_CLK_CTRL Register Address: 0x4300824c\nUSART3_CLK_CTRL Register Reset Value: 0x3\nBitfield Description: Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1."}]}],"divideValues":[1,2,3,4],"resetValue":3,"shape":"Divider"},{"name":"USART_Programmable_Clock_Divider4","ip_name":"ClockDivider","displayName":"UART4_CLK_CTRL","domain":"MAIN","inPins":[{"name":"in4","displayName":"in4","div":1}],"outPins":[{"name":"out4","displayName":"out4"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART4_CLK_CTRL","clk_input":"in4","clk_output":"out4","register_bit_range":"1:0","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART4_CLK_CTRL","offset":"0x8250","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":3,"bitfields":[{"name":"USART4_CLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.","sdesc":"","reset_value":3,"offset":0,"size":2,"enumerations":[1,4],"selectable":true,"description":"Bitfield Reset Value: 0x3\nBitfield Offset: 0\nUSART4_CLK_CTRL Register Address: 0x43008250\nUSART4_CLK_CTRL Register Reset Value: 0x3\nBitfield Description: Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1."}]}],"divideValues":[1,2,3,4],"resetValue":3,"shape":"Divider"},{"name":"USART_Programmable_Clock_Divider5","ip_name":"ClockDivider","displayName":"UART5_CLK_CTRL","domain":"MAIN","inPins":[{"name":"in5","displayName":"in5","div":1}],"outPins":[{"name":"out5","displayName":"out5"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART5_CLK_CTRL","clk_input":"in5","clk_output":"out5","register_bit_range":"1:0","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART5_CLK_CTRL","offset":"0x8254","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":3,"bitfields":[{"name":"USART5_CLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.","sdesc":"","reset_value":3,"offset":0,"size":2,"enumerations":[1,4],"selectable":true,"description":"Bitfield Reset Value: 0x3\nBitfield Offset: 0\nUSART5_CLK_CTRL Register Address: 0x43008254\nUSART5_CLK_CTRL Register Reset Value: 0x3\nBitfield Description: Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1."}]}],"divideValues":[1,2,3,4],"resetValue":3,"shape":"Divider"},{"name":"USART_Programmable_Clock_Divider6","ip_name":"ClockDivider","displayName":"UART6_CLK_CTRL","domain":"MAIN","inPins":[{"name":"in6","displayName":"in6","div":1}],"outPins":[{"name":"out6","displayName":"out6"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"USART6_CLK_CTRL","clk_input":"in6","clk_output":"out6","register_bit_range":"1:0","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"USART6_CLK_CTRL","offset":"0x8258","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":3,"bitfields":[{"name":"USART6_CLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.","sdesc":"","reset_value":3,"offset":0,"size":2,"enumerations":[1,4],"selectable":true,"description":"Bitfield Reset Value: 0x3\nBitfield Offset: 0\nUSART6_CLK_CTRL Register Address: 0x43008258\nUSART6_CLK_CTRL Register Reset Value: 0x3\nBitfield Description: Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1."}]}],"divideValues":[1,2,3,4],"resetValue":3,"shape":"Divider"},{"name":"USB0","ip_name":"USB","displayName":"USB0","domain":"MAIN","inPins":[{"name":"aclk_clk","displayName":"aclk_clk","div":2},{"name":"clk_lpm_clk","displayName":"clk_lpm_clk","div":1},{"name":"pclk_clk","displayName":"pclk_clk","div":4},{"name":"usb2_apb_pclk_clk","displayName":"usb2_apb_pclk_clk","div":4},{"name":"usb2_refclock_clk","displayName":"usb2_refclock_clk","div":1}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"VTM0","ip_name":"VTM","displayName":"VTM0","domain":"MAIN","inPins":[{"name":"fix_ref2_clk","displayName":"fix_ref2_clk","div":1,"description":"reference clock"},{"name":"fix_ref_clk","displayName":"fix_ref_clk","div":1,"description":"reference clock"},{"name":"iclk","displayName":"iclk","div":4,"description":"interface clock"}],"type":"unknown","outPins":[],"shape":"LargeSquare"},{"name":"divider_100_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_101_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_102_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_103_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_104_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_105_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_106_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_107_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_108_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_109_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_10_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_110_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_111_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_112_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_113_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_114_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_115_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_117_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_118_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_119_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_11_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_120_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_121_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_122_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_123_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_124_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_125_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_126_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_127_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_128_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_129_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_12_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_130_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_131_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_132_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_133_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_134_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_135_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_136_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_137_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_138_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_139_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_13_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_140_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_141_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_142_5","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":5}],"divideValues":[5],"resetValue":5,"shape":"Divider"},{"name":"divider_143_50","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":50}],"divideValues":[50],"resetValue":50,"shape":"Divider"},{"name":"divider_144_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_145_5","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":5}],"divideValues":[5],"resetValue":5,"shape":"Divider"},{"name":"divider_146_50","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":50}],"divideValues":[50],"resetValue":50,"shape":"Divider"},{"name":"divider_147_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_149_16","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":16}],"divideValues":[16],"resetValue":16,"shape":"Divider"},{"name":"divider_14_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_152_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_154_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_155_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_156_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_157_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_158_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_159_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_15_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_160_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_161_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_162_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_163_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_164_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_165_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_166_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_167_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_168_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_169_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_16_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_170_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_171_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_172_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_173_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_174_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_175_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_176_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_177_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_178_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_179_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_17_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_180_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_181_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_182_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_183_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_184_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_185_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_186_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_187_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_188_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_189_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_18_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_190_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_191_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_192_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_193_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_194_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_195_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_196_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_197_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_198_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_199_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_19_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_1_5","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":5}],"divideValues":[5],"resetValue":5,"shape":"Divider"},{"name":"divider_200_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_201_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_202_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_203_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_204_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_205_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_206_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_207_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_208_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_209_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_210_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_211_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_212_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_216_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_217_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_218_24","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":24}],"divideValues":[24],"resetValue":24,"shape":"Divider"},{"name":"divider_219_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_21_16","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":16}],"divideValues":[16],"resetValue":16,"shape":"Divider"},{"name":"divider_220_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_221_24","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":24}],"divideValues":[24],"resetValue":24,"shape":"Divider"},{"name":"divider_222_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_223_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_224_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_225_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_226_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_227_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_228_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_229_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_22_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_230_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_231_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_232_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_233_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_234_8","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":8}],"divideValues":[8],"resetValue":8,"shape":"Divider"},{"name":"divider_235_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_236_8","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":8}],"divideValues":[8],"resetValue":8,"shape":"Divider"},{"name":"divider_237_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_238_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_239_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_23_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_240_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_241_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_242_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_243_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_244_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_245_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_246_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_247_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_248_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_249_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_250_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_251_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_252_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_26_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_27_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_28_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_2_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_31_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_32_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_33_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_34_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_35_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_36_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_37_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_38_10","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":10}],"divideValues":[10],"resetValue":10,"shape":"Divider"},{"name":"divider_39_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_40_5","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":5}],"divideValues":[5],"resetValue":5,"shape":"Divider"},{"name":"divider_41_50","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":50}],"divideValues":[50],"resetValue":50,"shape":"Divider"},{"name":"divider_42_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_5_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_6_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_78_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_79_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_7_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_80_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_81_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_82_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_83_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_84_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_85_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_87_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_88_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_89_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_8_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_90_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_92_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_93_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_95_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_96_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"divider_97_4","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":4}],"divideValues":[4],"resetValue":4,"shape":"Divider"},{"name":"divider_98_2","ip_name":"ClockDivider","displayName":"","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0"}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"clk_input":"in0","clk_output":"out0","created_divider":2}],"divideValues":[2],"resetValue":2,"shape":"Divider"},{"name":"hsdiv0_16fft12","ip_name":"hsdiv0_16fft","displayName":"PLL12_HSDIV_A","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout0","displayName":"hsdiv_clkout0"}],"type":"hsdiv","pllNumber":"12","pllInstName":"pllfracf_ssmod_16fft12","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_HSDIV_CTRL0","offset":"0xc080","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL0 register for pll12","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL12_HSDIV_CTRL0 Register Address: 0x68c080\nPLL12_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll12\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL12_HSDIV_CTRL0 Register Address: 0x68c080\nPLL12_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll12\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"3"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"hsdiv0_16fft8","ip_name":"hsdiv0_16fft","displayName":"PLL8_HSDIV_A","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout0","displayName":"hsdiv_clkout0"}],"type":"hsdiv","pllNumber":"8","pllInstName":"pllfracf_ssmod_16fft8","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_HSDIV_CTRL0","offset":"0x8080","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL0 register for pll8","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL8_HSDIV_CTRL0 Register Address: 0x688080\nPLL8_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll8\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL8_HSDIV_CTRL0 Register Address: 0x688080\nPLL8_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll8\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"1"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"hsdiv1_16fft14","ip_name":"hsdiv1_16fft","displayName":"PLL14_HSDIV_A","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdivout0_clk","displayName":"hsdivout0_clk"},{"name":"hsdivout1_clk","displayName":"hsdivout1_clk"}],"type":"hsdiv","pllNumber":"14","pllInstName":"pllfracf_ssmod_16fft14","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_HSDIV_CTRL0","offset":"0xe080","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL0 register for pll14","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL14_HSDIV_CTRL0 Register Address: 0x68e080\nPLL14_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll14\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL14_HSDIV_CTRL0 Register Address: 0x68e080\nPLL14_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll14\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"2"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_HSDIV_CTRL1","offset":"0xe084","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL1 register for pll14","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL14_HSDIV_CTRL1 Register Address: 0x68e084\nPLL14_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll14\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL14_HSDIV_CTRL1 Register Address: 0x68e084\nPLL14_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll14\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"2"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"hsdiv4_16fft0","ip_name":"hsdiv4_16fft","displayName":"PLL0_HSDIV_A","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout0","displayName":"hsdiv_clkout0","frequencyLimit":{"min":500,"max":500}},{"name":"hsdiv_clkout1","displayName":"hsdiv_clkout1","frequencyLimit":{"max":200}},{"name":"hsdiv_clkout2","displayName":"hsdiv_clkout2","frequencyLimit":{"max":80}},{"name":"hsdiv_clkout3","displayName":"hsdiv_clkout3","frequencyLimit":{"max":133.33}},{"name":"hsdiv_clkout4","displayName":"hsdiv_clkout4","frequencyLimit":{"min":250,"max":250}}],"type":"hsdiv","pllNumber":"0","pllInstName":"pllfracf_ssmod_16fft0","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL0","offset":"0x80","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL0 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL0 Register Address: 0x680080\nPLL0_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL0 Register Address: 0x680080\nPLL0_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"3"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL1","offset":"0x84","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL1 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL1 Register Address: 0x680084\nPLL0_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL1 Register Address: 0x680084\nPLL0_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"9"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL2","offset":"0x88","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL2 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL2 Register Address: 0x680088\nPLL0_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL2 Register Address: 0x680088\nPLL0_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"24"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL3","offset":"0x8c","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL3 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL3 Register Address: 0x68008c\nPLL0_HSDIV_CTRL3 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL3 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL3 Register Address: 0x68008c\nPLL0_HSDIV_CTRL3 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL3 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"14"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL4","offset":"0x90","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL4 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL4 Register Address: 0x680090\nPLL0_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL4 Register Address: 0x680090\nPLL0_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"7"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"hsdiv4_16fft1","ip_name":"hsdiv4_16fft","displayName":"PLL1_HSDIV_A","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout0","displayName":"hsdiv_clkout0"},{"name":"hsdiv_clkout1","displayName":"hsdiv_clkout1"},{"name":"hsdiv_clkout2","displayName":"hsdiv_clkout2"},{"name":"hsdiv_clkout3","displayName":"hsdiv_clkout3"},{"name":"hsdiv_clkout4","displayName":"hsdiv_clkout4"}],"type":"hsdiv","pllNumber":"1","pllInstName":"pllfracf_ssmod_16fft1","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_HSDIV_CTRL0","offset":"0x1080","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL0 register for pll1","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_HSDIV_CTRL0 Register Address: 0x681080\nPLL1_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll1\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_HSDIV_CTRL0 Register Address: 0x681080\nPLL1_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll1\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"9"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_HSDIV_CTRL1","offset":"0x1084","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL1 register for pll1","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_HSDIV_CTRL1 Register Address: 0x681084\nPLL1_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll1\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_HSDIV_CTRL1 Register Address: 0x681084\nPLL1_HSDIV_CTRL1 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL1 register for pll1\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"11"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_HSDIV_CTRL2","offset":"0x1088","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL2 register for pll1","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_HSDIV_CTRL2 Register Address: 0x681088\nPLL1_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll1\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_HSDIV_CTRL2 Register Address: 0x681088\nPLL1_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll1\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"4"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_HSDIV_CTRL3","offset":"0x108c","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL3 register for pll1","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_HSDIV_CTRL3 Register Address: 0x68108c\nPLL1_HSDIV_CTRL3 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL3 register for pll1\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_HSDIV_CTRL3 Register Address: 0x68108c\nPLL1_HSDIV_CTRL3 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL3 register for pll1\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"9"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_HSDIV_CTRL4","offset":"0x1090","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL4 register for pll1","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_HSDIV_CTRL4 Register Address: 0x681090\nPLL1_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll1\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_HSDIV_CTRL4 Register Address: 0x681090\nPLL1_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll1\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"79"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"hsdiv4_16fft2","ip_name":"hsdiv4_16fft","displayName":"PLL2_HSDIV_A","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"vco_clkin_clk","displayName":"vco_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout0","displayName":"hsdiv_clkout0"},{"name":"hsdiv_clkout2","displayName":"hsdiv_clkout2"},{"name":"hsdiv_clkout4","displayName":"hsdiv_clkout4"}],"type":"hsdiv","pllNumber":"2","pllInstName":"pllfracf_ssmod_16fft2","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL0","offset":"0x2080","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL0 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL0 Register Address: 0x682080\nPLL2_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL0 Register Address: 0x682080\nPLL2_HSDIV_CTRL0 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL0 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"5"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL2","offset":"0x2088","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL2 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL2 Register Address: 0x682088\nPLL2_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL2 Register Address: 0x682088\nPLL2_HSDIV_CTRL2 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL2 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"8"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL4","offset":"0x2090","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL4 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL4 Register Address: 0x682090\nPLL2_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL4 Register Address: 0x682090\nPLL2_HSDIV_CTRL4 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL4 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"17"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"mcu_obsclk_div","ip_name":"ClockDivider","displayName":"MCU_OBSCLK_DIV","domain":"MCU","inPins":[{"name":"in0","displayName":"in0","div":1}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_mcu_ctrl_mmr_mcu_0","MMR_region":"cfg0","MMR_register":"MCU_OBSCLK_CTRL","clk_input":"in0","clk_output":"out0","register_bit_range":"11:8","register_load_bit":"16"}],"registers":[{"inst_name":"MCU_CTRL_MMR0","region_name":"CFG0","base":"0x0000000004500000","register_name":"MCU_OBSCLK_CTRL","offset":"0x8000","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":0,"bitfields":[{"name":"MCU_OBSCLK_CTRL_CLK_DIV","access_type":"R/W","ldesc":"MCU_OBSCLK pin clock selection output divider","sdesc":"","reset_value":0,"offset":8,"size":4,"enumerations":[1,16],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 8\nMCU_OBSCLK_CTRL Register Address: 0x4508000\nMCU_OBSCLK_CTRL Register Reset Value: 0x0\nBitfield Description: MCU_OBSCLK pin clock selection output divider"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],"resetValue":1,"shape":"Divider"},{"name":"osbclk0_div","ip_name":"ClockDivider","displayName":"OSBCLK0_DIV","domain":"MAIN","inPins":[{"name":"in0","displayName":"in0","div":1}],"outPins":[{"name":"out0","displayName":"out0"}],"_clockinfra_type":"ClockDivider","type":"Divider","clock_dividers":[{"MMR_inst":"am64_main_ctrl_mmr_main_0","MMR_region":"cfg0","MMR_register":"OBSCLK0_CTRL","clk_input":"in0","clk_output":"out0","register_bit_range":"15:8","register_load_bit":"16"}],"registers":[{"inst_name":"CTRL_MMR0","region_name":"CFG0","base":"0x0000000043000000","register_name":"OBSCLK0_CTRL","offset":"0x8000","length":1,"size":32,"ldesc":"","sdesc":"","reset_value":7,"bitfields":[{"name":"OBSCLK0_CTRL_CLK_DIV","access_type":"R/W","ldesc":"OBSCLK0 output divider","sdesc":"","reset_value":0,"offset":8,"size":8,"enumerations":[1,256],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 8\nOBSCLK0_CTRL Register Address: 0x43008000\nOBSCLK0_CTRL Register Reset Value: 0x7\nBitfield Description: OBSCLK0 output divider"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256],"resetValue":1,"shape":"Divider"},{"name":"pllfracf_ssmod_16fft0","ip_name":"pllfracf_ssmod_16fft","displayName":"PLL0","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1}],"outPins":[{"name":"foutpostdiv_clk","displayName":"foutpostdiv_clk"},{"name":"foutvcop_clk","displayName":"foutvcop_clk"}],"_clockinfra_type":"pllfracf_ssmod_16fft","type":"PLL","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_DIV_CTRL","offset":"0x38","length":1,"size":32,"ldesc":"","sdesc":"PLL0_DIV_CTRL - PLL0 Output Clock Divider Register","reset_value":16908289,"bitfields":[{"name":"POST_DIV1","access_type":"R/W","ldesc":"Primary post divider. To ensure correct operation, post_div1 must always be programmed to a\nvalue equal to or greater that post_div2. Supports values of 1-7i\n\n Field values (Others are reserved):\n 3'b000 - Reserved (do not use)\n 3'b001 - Divide by 1\n 3'b010 - Divide by 2\n 3'b011 - Divide by 3\n 3'b100 - Divide by 4\n 3'b101 - Divide by 5\n 3'b110 - Divide by 6\n 3'b111 - Divide by 7","sdesc":"","reset_value":2,"offset":16,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x2\nBitfield Offset: 16\nPLL0_DIV_CTRL Register Address: 0x680038\nPLL0_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL0_DIV_CTRL - PLL0 Output Clock Divider Register\nBitfield Description: Primary post divider. To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i \n  Field values (Others are reserved):  3'b000 - Reserved (do not use)\n:  3'b001 - Divide by 1\n: 3'b010 - Divide by 2\n: 3'b011 - Divide by 3\n: 3'b100 - Divide by 4\n: 3'b101 - Divide by 5\n: 3'b110 - Divide by 6\n: 3'b111 - Divide by 7","defaultValue":"2"},{"name":"POST_DIV2","access_type":"R/W","ldesc":"Secondary post divider. Supports values of 1-7","sdesc":"","reset_value":1,"offset":24,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 24\nPLL0_DIV_CTRL Register Address: 0x680038\nPLL0_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL0_DIV_CTRL - PLL0 Output Clock Divider Register\nBitfield Description: Secondary post divider. Supports values of 1-7","defaultValue":"1"},{"name":"REF_DIV","access_type":"R/W","ldesc":"Reference clock pre-divider. Supports values of 1-63\n 6'b000000 - Reserved /(do not use/)\n 6'b000001 - Divide by 1\n 6'b000010 - Divide by 2\n :\n 6'b111111 - Divide by 63","sdesc":"","reset_value":1,"offset":0,"size":6,"enumerations":[1,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL0_DIV_CTRL Register Address: 0x680038\nPLL0_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL0_DIV_CTRL - PLL0 Output Clock Divider Register\nBitfield Description: Reference clock pre-divider. Supports values of 1-63\n: 6'b000000 - Reserved (do not use)\n:  6'b000001 - Divide by 1\n: 6'b000010 - Divide by 2\n:  6'b111111 - Divide by 63","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_FREQ_CTRL0","offset":"0x30","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL0 - PLL0 Frequency Control 0 Register","reset_value":16,"bitfields":[{"name":"FB_DIV_INT","access_type":"R/W","ldesc":"PLL feedback divider (integer portion)\n In Integer mode values of 16 - 3200 (dec) are supported.\n In Fractional mode values of 20 to 320 are supported.\n 12'h010 - Divide by 16\n 12'h011 - Divide by 17\n :\n 12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n 12'hC81 - 12'hFFF - Not supported","sdesc":"","reset_value":16,"offset":0,"size":12,"enumerations":[16,3200],"selectable":true,"description":"Bitfield Reset Value: 0x10\nBitfield Offset: 0\nPLL0_FREQ_CTRL0 Register Address: 0x680030\nPLL0_FREQ_CTRL0 Register Reset Value: 0x10\nRegister Description: PLL0_FREQ_CTRL0 - PLL0 Frequency Control 0 Register\nBitfield Description: PLL feedback divider (integer portion)  In Integer mode values of 16 - 3200 (dec) are supported.  In Fractional mode values of 20 to 320 are supported.\n:  12'h010 - Divide by 16\n: 12'h011 - Divide by 17\n:  12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n: 12'hC81 - 12'hFFF - Not supported","defaultValue":"80"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_FREQ_CTRL1","offset":"0x34","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL1 - PLL0 Frequency Control 1 Register","reset_value":0,"bitfields":[{"name":"FB_DIV_FRAC","access_type":"R/W","ldesc":"PLL feedback divider (fractional portion)\n Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n 24'h000000 - 0\n 24'h000001 - .000000059605 (1/(2^24))\n 24'h000002 - .000000119209 (2/(2^24)) :\n 24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","sdesc":"","reset_value":0,"offset":0,"size":24,"enumerations":[0,0.9999999403953552],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_FREQ_CTRL1 Register Address: 0x680034\nPLL0_FREQ_CTRL1 Register Reset Value: 0x0\nRegister Description: PLL0_FREQ_CTRL1 - PLL0 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (fractional portion)  Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n:  24'h000000 - 0\n: 24'h000001 - .000000059605 (1/(2^24))\n:  24'h000002 - .000000119209 (2/(2^24)) \n:  24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","defaultValue":"0"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_SS_CTRL","offset":"0x40","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_CTRL register for pll0","reset_value":2147483648,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass the SS modulator.\n1'b0 - Spread spectrum modulation is enabled\n1'b1 - SSMOD is bypassed. No modulation of PLL frequency","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL0_SS_CTRL Register Address: 0x680040\nPLL0_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll0\nBitfield Description: Bypass the SS modulator.\n:1'b0 - Spread spectrum modulation is enabled\n:1'b1 - SSMOD is bypassed. No modulation of PLL frequency","defaultValue":"1"},{"name":"DOWNSPREAD_EN","access_type":"R/W","ldesc":"Selects center spread or down spread clock variance\n1'b0 - Center spread\n1'b1 - Down spread","sdesc":"","reset_value":0,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 4\nPLL0_SS_CTRL Register Address: 0x680040\nPLL0_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll0\nBitfield Description: Selects center spread or down spread clock variance\n:1'b0 - Center spread\n:1'b1 - Down spread","defaultValue":"0"},{"name":"WAVE_SEL","access_type":"R/W","ldesc":"Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):\n1'b0 - Use 128 point triangle wave table\n1'b1 - Use external wave table","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_SS_CTRL Register Address: 0x680040\nPLL0_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll0\nBitfield Description: Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):1'b0 - Use 128 point triangle wave table\n:1'b1 - Use external wave table"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_SS_SPREAD","offset":"0x44","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_SPREAD register for pll0","reset_value":65537,"bitfields":[{"name":"SPREAD","access_type":"R/W","ldesc":"Sets the spread modulation depth. The depth is spread*0.1%\n5'b00000 - Reserved (don't use)\n5'b00001 - 0.1%\n5'b00010 - 0.2%\n:\n5'b10000 - 1.6%\n:\n5'b11111 - 3.1%","sdesc":"","reset_value":1,"offset":0,"size":5,"enumerations":[0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1,1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2,2.1,2.2,2.3,2.4,2.5,2.6,2.7,2.8,2.9,3,3.1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL0_SS_SPREAD Register Address: 0x680044\nPLL0_SS_SPREAD Register Reset Value: 0x10001\nRegister Description: PLL_SS_SPREAD register for pll0\nBitfield Description: Sets the spread modulation depth. The depth is spread*0.1%\n:5'b00000 - Reserved (don't use)\n:5'b00001 - 0.1%\n:5'b00010 - 0.2% \n:5'b10000 - 1.6% \n:5'b11111 - 3.1%","defaultValue":"0x1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_CTRL","offset":"0x20","length":1,"size":32,"ldesc":"","sdesc":"PLL0_CTRL - PLL0 Control","reset_value":2147549201,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n 1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL0_CTRL Register Address: 0x680020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n:  1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n:  1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","defaultValue":"0"},{"name":"CLK_POSTDIV_EN","access_type":"R/W","ldesc":"Post divide CLK enable\n 1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and\nsynchronous divided clocks) are held low\n 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled.","sdesc":"","reset_value":1,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 4\nPLL0_CTRL Register Address: 0x680020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Post divide CLK enable\n:  1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and synchronous divided clocks) are held low\n:  1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled."},{"name":"DAC_EN","access_type":"R/W","ldesc":"Enable fractional noise canceling DAC\nThis bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n 1'b0 - Fractional NC DAC is disabled (for Test modes only)\n 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL0_CTRL Register Address: 0x680020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Enable fractional noise canceling DAC. This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n:  1'b0 - Fractional NC DAC is disabled (for Test modes only)\n:  1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","defaultValue":"1"},{"name":"DSM_EN","access_type":"R/W","ldesc":"Delta-Sigma modulator enable\n 1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL0_CTRL Register Address: 0x680020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: Delta-Sigma modulator enable\n:  1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n:  1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","defaultValue":"1"},{"name":"PLL_EN","access_type":"R/W","ldesc":"PLL enable\n 1'b0 - PLL is disabled\n 1'b1 - PLL is enabled ","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_CTRL Register Address: 0x680020\nPLL0_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL0_CTRL - PLL0 Control\nBitfield Description: PLL enable\n:  1'b0 - PLL is disabled\n:  1'b1 - PLL is enabled ","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_LOCKKEY0","offset":"0x10","length":1,"size":32,"ldesc":"","sdesc":"PLL0_LOCKKEY0 - PLL0 Lock Key 0 Register","reset_value":0,"bitfields":[{"name":"KEY","access_type":"R/W","ldesc":"Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected\nPartition0 registers","sdesc":"","reset_value":0,"offset":1,"size":31,"enumerations":[0,880253512],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL0_LOCKKEY0 Register Address: 0x680010\nPLL0_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL0_LOCKKEY0 - PLL0 Lock Key 0 Register\nBitfield Description: Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected. Partition0 registers","defaultValue":"0x34779a48"},{"name":"UNLOCKED","access_type":"R","ldesc":"Unlock status.\n  When set, indicates that the proper unlock sequence has been performed and the partition is\nunlocked for writing.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_LOCKKEY0 Register Address: 0x680010\nPLL0_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL0_LOCKKEY0 - PLL0 Lock Key 0 Register\nBitfield Description: Unlock status.  When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing.","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_LOCKKEY1","offset":"0x14","length":1,"size":32,"ldesc":"","sdesc":"PLL0_LOCKKEY1 - PLL0 Lock Key 1 RegisterAddr","reset_value":0,"bitfields":[{"name":"LOCKKEY1_VAL","access_type":"R/W","ldesc":"Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0\nregisters","sdesc":"","reset_value":0,"offset":0,"size":32,"enumerations":[0,3513957466],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_LOCKKEY1 Register Address: 0x680014\nPLL0_LOCKKEY1 Register Reset Value: 0x0\nRegister Description: PLL0_LOCKKEY1 - PLL0 Lock Key 1 RegisterAddr\nBitfield Description: Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0\nregisters","defaultValue":"0xD172BC5A"}]}],"longDescription":"Output | Description | Frequency\n\n--- | --- | ---\n\nFOUTP | Positive phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTN | Negative phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTPOSTDIV | VCO-divided clock output | FOUTP / (POST_DIV1*POST_DIV2)\n\nCLKSSCG | Clock to SSMOD | (FREF / REF_DIV)","shape":"LargeSquare"},{"name":"pllfracf_ssmod_16fft1","ip_name":"pllfracf_ssmod_16fft","displayName":"PLL1","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1}],"outPins":[{"name":"foutpostdiv_clk","displayName":"foutpostdiv_clk"},{"name":"foutvcop_clk","displayName":"foutvcop_clk"}],"_clockinfra_type":"pllfracf_ssmod_16fft","type":"PLL","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_DIV_CTRL","offset":"0x1038","length":1,"size":32,"ldesc":"","sdesc":"PLL1_DIV_CTRL - PLL1 Output Clock Divider Register","reset_value":16908289,"bitfields":[{"name":"POST_DIV1","access_type":"R/W","ldesc":"Primary post divider. To ensure correct operation, post_div1 must always be programmed to a\nvalue equal to or greater that post_div2. Supports values of 1-7i\n\n Field values (Others are reserved):\n 3'b000 - Reserved (do not use)\n 3'b001 - Divide by 1\n 3'b010 - Divide by 2\n 3'b011 - Divide by 3\n 3'b100 - Divide by 4\n 3'b101 - Divide by 5\n 3'b110 - Divide by 6\n 3'b111 - Divide by 7","sdesc":"","reset_value":2,"offset":16,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x2\nBitfield Offset: 16\nPLL1_DIV_CTRL Register Address: 0x681038\nPLL1_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL1_DIV_CTRL - PLL1 Output Clock Divider Register\nBitfield Description: Primary post divider. To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i \n  Field values (Others are reserved):  3'b000 - Reserved (do not use)\n:  3'b001 - Divide by 1\n: 3'b010 - Divide by 2\n: 3'b011 - Divide by 3\n: 3'b100 - Divide by 4\n: 3'b101 - Divide by 5\n: 3'b110 - Divide by 6\n: 3'b111 - Divide by 7","defaultValue":"2"},{"name":"POST_DIV2","access_type":"R/W","ldesc":"Secondary post divider. Supports values of 1-7","sdesc":"","reset_value":1,"offset":24,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 24\nPLL1_DIV_CTRL Register Address: 0x681038\nPLL1_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL1_DIV_CTRL - PLL1 Output Clock Divider Register\nBitfield Description: Secondary post divider. Supports values of 1-7","defaultValue":"1"},{"name":"REF_DIV","access_type":"R/W","ldesc":"Reference clock pre-divider. Supports values of 1-63\n 6'b000000 - Reserved /(do not use/)\n 6'b000001 - Divide by 1\n 6'b000010 - Divide by 2\n :\n 6'b111111 - Divide by 63","sdesc":"","reset_value":1,"offset":0,"size":6,"enumerations":[1,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL1_DIV_CTRL Register Address: 0x681038\nPLL1_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL1_DIV_CTRL - PLL1 Output Clock Divider Register\nBitfield Description: Reference clock pre-divider. Supports values of 1-63\n: 6'b000000 - Reserved (do not use)\n:  6'b000001 - Divide by 1\n: 6'b000010 - Divide by 2\n:  6'b111111 - Divide by 63","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_FREQ_CTRL0","offset":"0x1030","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL0 - PLL1 Frequency Control 1 Register","reset_value":16,"bitfields":[{"name":"FB_DIV_INT","access_type":"R/W","ldesc":"PLL feedback divider (integer portion)\n In Integer mode values of 16 - 3200 (dec) are supported.\n In Fractional mode values of 20 to 320 are supported.\n 12'h010 - Divide by 16\n 12'h011 - Divide by 17\n :\n 12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n 12'hC81 - 12'hFFF - Not supported","sdesc":"","reset_value":16,"offset":0,"size":12,"enumerations":[16,3200],"selectable":true,"description":"Bitfield Reset Value: 0x10\nBitfield Offset: 0\nPLL1_FREQ_CTRL0 Register Address: 0x681030\nPLL1_FREQ_CTRL0 Register Reset Value: 0x10\nRegister Description: PLL0_FREQ_CTRL0 - PLL1 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (integer portion)  In Integer mode values of 16 - 3200 (dec) are supported.  In Fractional mode values of 20 to 320 are supported.\n:  12'h010 - Divide by 16\n: 12'h011 - Divide by 17\n:  12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n: 12'hC81 - 12'hFFF - Not supported","defaultValue":"77"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_FREQ_CTRL1","offset":"0x1034","length":1,"size":32,"ldesc":"","sdesc":"PLL1_FREQ_CTRL1 - PLL0 Frequency Control 1 Register","reset_value":0,"bitfields":[{"name":"FB_DIV_FRAC","access_type":"R/W","ldesc":"PLL feedback divider (fractional portion)\n Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n 24'h000000 - 0\n 24'h000001 - .000000059605 (1/(2^24))\n 24'h000002 - .000000119209 (2/(2^24)) :\n 24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","sdesc":"","reset_value":0,"offset":0,"size":24,"enumerations":[0,0.9999999403953552],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_FREQ_CTRL1 Register Address: 0x681034\nPLL1_FREQ_CTRL1 Register Reset Value: 0x0\nRegister Description: PLL1_FREQ_CTRL1 - PLL0 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (fractional portion)  Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n:  24'h000000 - 0\n: 24'h000001 - .000000059605 (1/(2^24))\n:  24'h000002 - .000000119209 (2/(2^24)) \n:  24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","defaultValue":"0xCCCCCC"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_SS_CTRL","offset":"0x1040","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_CTRL register for pll1","reset_value":2147483648,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass the SS modulator.\n1'b0 - Spread spectrum modulation is enabled\n1'b1 - SSMOD is bypassed. No modulation of PLL frequency","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL1_SS_CTRL Register Address: 0x681040\nPLL1_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll1\nBitfield Description: Bypass the SS modulator.\n:1'b0 - Spread spectrum modulation is enabled\n:1'b1 - SSMOD is bypassed. No modulation of PLL frequency","defaultValue":"1"},{"name":"DOWNSPREAD_EN","access_type":"R/W","ldesc":"Selects center spread or down spread clock variance\n1'b0 - Center spread\n1'b1 - Down spread","sdesc":"","reset_value":0,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 4\nPLL1_SS_CTRL Register Address: 0x681040\nPLL1_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll1\nBitfield Description: Selects center spread or down spread clock variance\n:1'b0 - Center spread\n:1'b1 - Down spread","defaultValue":"0"},{"name":"WAVE_SEL","access_type":"R/W","ldesc":"Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):\n1'b0 - Use 128 point triangle wave table\n1'b1 - Use external wave table","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_SS_CTRL Register Address: 0x681040\nPLL1_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll1\nBitfield Description: Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):1'b0 - Use 128 point triangle wave table\n:1'b1 - Use external wave table"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_SS_SPREAD","offset":"0x1044","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_SPREAD register for pll1","reset_value":65537,"bitfields":[{"name":"SPREAD","access_type":"R/W","ldesc":"Sets the spread modulation depth. The depth is spread*0.1%\n5'b00000 - Reserved (don't use)\n5'b00001 - 0.1%\n5'b00010 - 0.2%\n:\n5'b10000 - 1.6%\n:\n5'b11111 - 3.1%","sdesc":"","reset_value":1,"offset":0,"size":5,"enumerations":[0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1,1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2,2.1,2.2,2.3,2.4,2.5,2.6,2.7,2.8,2.9,3,3.1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL1_SS_SPREAD Register Address: 0x681044\nPLL1_SS_SPREAD Register Reset Value: 0x10001\nRegister Description: PLL_SS_SPREAD register for pll1\nBitfield Description: Sets the spread modulation depth. The depth is spread*0.1%\n:5'b00000 - Reserved (don't use)\n:5'b00001 - 0.1%\n:5'b00010 - 0.2% \n:5'b10000 - 1.6% \n:5'b11111 - 3.1%","defaultValue":"0x1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_CTRL","offset":"0x1020","length":1,"size":32,"ldesc":"","sdesc":"PLL1_CTRL - PLL1 Control","reset_value":2147549201,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n 1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL1_CTRL Register Address: 0x681020\nPLL1_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL1_CTRL - PLL1 Control\nBitfield Description: Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n:  1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n:  1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","defaultValue":"0"},{"name":"CLK_POSTDIV_EN","access_type":"R/W","ldesc":"Post divide CLK enable\n 1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and\nsynchronous divided clocks) are held low\n 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled.","sdesc":"","reset_value":1,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 4\nPLL1_CTRL Register Address: 0x681020\nPLL1_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL1_CTRL - PLL1 Control\nBitfield Description: Post divide CLK enable\n:  1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and synchronous divided clocks) are held low\n:  1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled."},{"name":"DAC_EN","access_type":"R/W","ldesc":"Enable fractional noise canceling DAC\nThis bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n 1'b0 - Fractional NC DAC is disabled (for Test modes only)\n 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL1_CTRL Register Address: 0x681020\nPLL1_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL1_CTRL - PLL1 Control\nBitfield Description: Enable fractional noise canceling DAC. This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n:  1'b0 - Fractional NC DAC is disabled (for Test modes only)\n:  1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","defaultValue":"1"},{"name":"DSM_EN","access_type":"R/W","ldesc":"Delta-Sigma modulator enable\n 1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL1_CTRL Register Address: 0x681020\nPLL1_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL1_CTRL - PLL1 Control\nBitfield Description: Delta-Sigma modulator enable\n:  1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n:  1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","defaultValue":"1"},{"name":"PLL_EN","access_type":"R/W","ldesc":"PLL enable\n 1'b0 - PLL is disabled\n 1'b1 - PLL is enabled ","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_CTRL Register Address: 0x681020\nPLL1_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL1_CTRL - PLL1 Control\nBitfield Description: PLL enable\n:  1'b0 - PLL is disabled\n:  1'b1 - PLL is enabled ","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_LOCKKEY0","offset":"0x1010","length":1,"size":32,"ldesc":"","sdesc":"PLL1_LOCKKEY0 - PLL1 Lock Key 0 Register","reset_value":0,"bitfields":[{"name":"KEY","access_type":"R/W","ldesc":"Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected\nPartition1 registers","sdesc":"","reset_value":0,"offset":1,"size":31,"enumerations":[0,880253512],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL1_LOCKKEY0 Register Address: 0x681010\nPLL1_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL1_LOCKKEY0 - PLL1 Lock Key 0 Register\nBitfield Description: Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected. Partition1 registers","defaultValue":"0x34779a48"},{"name":"UNLOCKED","access_type":"R","ldesc":"Unlock status.\n  When set, indicates that the proper unlock sequence has been performed and the partition is\nunlocked for writing.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_LOCKKEY0 Register Address: 0x681010\nPLL1_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL1_LOCKKEY0 - PLL1 Lock Key 0 Register\nBitfield Description: Unlock status.  When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing.","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_LOCKKEY1","offset":"0x1014","length":1,"size":32,"ldesc":"","sdesc":"PLL1_LOCKKEY1 - PLL1 Lock Key 1 RegisterAddr","reset_value":0,"bitfields":[{"name":"LOCKKEY1_VAL","access_type":"R/W","ldesc":"Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1\nregisters","sdesc":"","reset_value":0,"offset":0,"size":32,"enumerations":[0,3513957466],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_LOCKKEY1 Register Address: 0x681014\nPLL1_LOCKKEY1 Register Reset Value: 0x0\nRegister Description: PLL1_LOCKKEY1 - PLL1 Lock Key 1 RegisterAddr\nBitfield Description: Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1\nregisters","defaultValue":"0xD172BC5A"}]}],"longDescription":"Output | Description | Frequency\n\n--- | --- | ---\n\nFOUTP | Positive phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTN | Negative phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTPOSTDIV | VCO-divided clock output | FOUTP / (POST_DIV1*POST_DIV2)\n\nCLKSSCG | Clock to SSMOD | (FREF / REF_DIV)","shape":"LargeSquare"},{"name":"pllfracf_ssmod_16fft12","ip_name":"pllfracf_ssmod_16fft","displayName":"PLL12","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1}],"outPins":[{"name":"foutvcop_clk","displayName":"foutvcop_clk"}],"_clockinfra_type":"pllfracf_ssmod_16fft","type":"PLL","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_DIV_CTRL","offset":"0xc038","length":1,"size":32,"ldesc":"","sdesc":"PLL12_DIV_CTRL - PLL12 Output Clock Divider Register","reset_value":16908289,"bitfields":[{"name":"POST_DIV1","access_type":"R/W","ldesc":"Primary post divider. To ensure correct operation, post_div1 must always be programmed to a\nvalue equal to or greater that post_div2. Supports values of 1-7i\n\n Field values (Others are reserved):\n 3'b000 - Reserved (do not use)\n 3'b001 - Divide by 1\n 3'b010 - Divide by 2\n 3'b011 - Divide by 3\n 3'b100 - Divide by 4\n 3'b101 - Divide by 5\n 3'b110 - Divide by 6\n 3'b111 - Divide by 7","sdesc":"","reset_value":2,"offset":16,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x2\nBitfield Offset: 16\nPLL12_DIV_CTRL Register Address: 0x68c038\nPLL12_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL12_DIV_CTRL - PLL12 Output Clock Divider Register\nBitfield Description: Primary post divider. To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i \n  Field values (Others are reserved):  3'b000 - Reserved (do not use)\n:  3'b001 - Divide by 1\n: 3'b010 - Divide by 2\n: 3'b011 - Divide by 3\n: 3'b100 - Divide by 4\n: 3'b101 - Divide by 5\n: 3'b110 - Divide by 6\n: 3'b111 - Divide by 7","defaultValue":"1"},{"name":"POST_DIV2","access_type":"R/W","ldesc":"Secondary post divider. Supports values of 1-7","sdesc":"","reset_value":1,"offset":24,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 24\nPLL12_DIV_CTRL Register Address: 0x68c038\nPLL12_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL12_DIV_CTRL - PLL12 Output Clock Divider Register\nBitfield Description: Secondary post divider. Supports values of 1-7","defaultValue":"1"},{"name":"REF_DIV","access_type":"R/W","ldesc":"Reference clock pre-divider. Supports values of 1-63\n 6'b000000 - Reserved /(do not use/)\n 6'b000001 - Divide by 1\n 6'b000010 - Divide by 2\n :\n 6'b111111 - Divide by 63","sdesc":"","reset_value":1,"offset":0,"size":6,"enumerations":[1,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL12_DIV_CTRL Register Address: 0x68c038\nPLL12_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL12_DIV_CTRL - PLL12 Output Clock Divider Register\nBitfield Description: Reference clock pre-divider. Supports values of 1-63\n: 6'b000000 - Reserved (do not use)\n:  6'b000001 - Divide by 1\n: 6'b000010 - Divide by 2\n:  6'b111111 - Divide by 63","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_FREQ_CTRL0","offset":"0xc030","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL0 - PLL12 Frequency Control 12 Register","reset_value":16,"bitfields":[{"name":"FB_DIV_INT","access_type":"R/W","ldesc":"PLL feedback divider (integer portion)\n In Integer mode values of 16 - 3200 (dec) are supported.\n In Fractional mode values of 20 to 320 are supported.\n 12'h010 - Divide by 16\n 12'h011 - Divide by 17\n :\n 12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n 12'hC81 - 12'hFFF - Not supported","sdesc":"","reset_value":16,"offset":0,"size":12,"enumerations":[16,3200],"selectable":true,"description":"Bitfield Reset Value: 0x10\nBitfield Offset: 0\nPLL12_FREQ_CTRL0 Register Address: 0x68c030\nPLL12_FREQ_CTRL0 Register Reset Value: 0x10\nRegister Description: PLL0_FREQ_CTRL0 - PLL12 Frequency Control 12 Register\nBitfield Description: PLL feedback divider (integer portion)  In Integer mode values of 16 - 3200 (dec) are supported.  In Fractional mode values of 20 to 320 are supported.\n:  12'h010 - Divide by 16\n: 12'h011 - Divide by 17\n:  12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n: 12'hC81 - 12'hFFF - Not supported","defaultValue":"64"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_FREQ_CTRL1","offset":"0xc034","length":1,"size":32,"ldesc":"","sdesc":"PLL12_FREQ_CTRL1 - PLL0 Frequency Control 1 Register","reset_value":0,"bitfields":[{"name":"FB_DIV_FRAC","access_type":"R/W","ldesc":"PLL feedback divider (fractional portion)\n Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n 24'h000000 - 0\n 24'h000001 - .000000059605 (1/(2^24))\n 24'h000002 - .000000119209 (2/(2^24)) :\n 24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","sdesc":"","reset_value":0,"offset":0,"size":24,"enumerations":[0,0.9999999403953552],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL12_FREQ_CTRL1 Register Address: 0x68c034\nPLL12_FREQ_CTRL1 Register Reset Value: 0x0\nRegister Description: PLL12_FREQ_CTRL1 - PLL0 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (fractional portion)  Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n:  24'h000000 - 0\n: 24'h000001 - .000000059605 (1/(2^24))\n:  24'h000002 - .000000119209 (2/(2^24)) \n:  24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","defaultValue":"0"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_SS_CTRL","offset":"0xc040","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_CTRL register for pll12","reset_value":2147483648,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass the SS modulator.\n1'b0 - Spread spectrum modulation is enabled\n1'b1 - SSMOD is bypassed. No modulation of PLL frequency","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL12_SS_CTRL Register Address: 0x68c040\nPLL12_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll12\nBitfield Description: Bypass the SS modulator.\n:1'b0 - Spread spectrum modulation is enabled\n:1'b1 - SSMOD is bypassed. No modulation of PLL frequency","defaultValue":"1"},{"name":"DOWNSPREAD_EN","access_type":"R/W","ldesc":"Selects center spread or down spread clock variance\n1'b0 - Center spread\n1'b1 - Down spread","sdesc":"","reset_value":0,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 4\nPLL12_SS_CTRL Register Address: 0x68c040\nPLL12_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll12\nBitfield Description: Selects center spread or down spread clock variance\n:1'b0 - Center spread\n:1'b1 - Down spread","defaultValue":"0"},{"name":"WAVE_SEL","access_type":"R/W","ldesc":"Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):\n1'b0 - Use 128 point triangle wave table\n1'b1 - Use external wave table","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL12_SS_CTRL Register Address: 0x68c040\nPLL12_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll12\nBitfield Description: Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):1'b0 - Use 128 point triangle wave table\n:1'b1 - Use external wave table"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_SS_SPREAD","offset":"0xc044","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_SPREAD register for pll12","reset_value":65537,"bitfields":[{"name":"SPREAD","access_type":"R/W","ldesc":"Sets the spread modulation depth. The depth is spread*0.1%\n5'b00000 - Reserved (don't use)\n5'b00001 - 0.1%\n5'b00010 - 0.2%\n:\n5'b10000 - 1.6%\n:\n5'b11111 - 3.1%","sdesc":"","reset_value":1,"offset":0,"size":5,"enumerations":[0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1,1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2,2.1,2.2,2.3,2.4,2.5,2.6,2.7,2.8,2.9,3,3.1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL12_SS_SPREAD Register Address: 0x68c044\nPLL12_SS_SPREAD Register Reset Value: 0x10001\nRegister Description: PLL_SS_SPREAD register for pll12\nBitfield Description: Sets the spread modulation depth. The depth is spread*0.1%\n:5'b00000 - Reserved (don't use)\n:5'b00001 - 0.1%\n:5'b00010 - 0.2% \n:5'b10000 - 1.6% \n:5'b11111 - 3.1%","defaultValue":"0x1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_CTRL","offset":"0xc020","length":1,"size":32,"ldesc":"","sdesc":"PLL12_CTRL - PLL12 Control","reset_value":2147549201,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n 1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL12_CTRL Register Address: 0x68c020\nPLL12_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL12_CTRL - PLL12 Control\nBitfield Description: Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n:  1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n:  1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","defaultValue":"0"},{"name":"CLK_POSTDIV_EN","access_type":"R/W","ldesc":"Post divide CLK enable\n 1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and\nsynchronous divided clocks) are held low\n 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled.","sdesc":"","reset_value":1,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 4\nPLL12_CTRL Register Address: 0x68c020\nPLL12_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL12_CTRL - PLL12 Control\nBitfield Description: Post divide CLK enable\n:  1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and synchronous divided clocks) are held low\n:  1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled."},{"name":"DAC_EN","access_type":"R/W","ldesc":"Enable fractional noise canceling DAC\nThis bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n 1'b0 - Fractional NC DAC is disabled (for Test modes only)\n 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL12_CTRL Register Address: 0x68c020\nPLL12_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL12_CTRL - PLL12 Control\nBitfield Description: Enable fractional noise canceling DAC. This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n:  1'b0 - Fractional NC DAC is disabled (for Test modes only)\n:  1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","defaultValue":"1"},{"name":"DSM_EN","access_type":"R/W","ldesc":"Delta-Sigma modulator enable\n 1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL12_CTRL Register Address: 0x68c020\nPLL12_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL12_CTRL - PLL12 Control\nBitfield Description: Delta-Sigma modulator enable\n:  1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n:  1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","defaultValue":"1"},{"name":"PLL_EN","access_type":"R/W","ldesc":"PLL enable\n 1'b0 - PLL is disabled\n 1'b1 - PLL is enabled ","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL12_CTRL Register Address: 0x68c020\nPLL12_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL12_CTRL - PLL12 Control\nBitfield Description: PLL enable\n:  1'b0 - PLL is disabled\n:  1'b1 - PLL is enabled ","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_LOCKKEY0","offset":"0xc010","length":1,"size":32,"ldesc":"","sdesc":"PLL12_LOCKKEY0 - PLL12 Lock Key 0 Register","reset_value":0,"bitfields":[{"name":"KEY","access_type":"R/W","ldesc":"Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected\nPartition12 registers","sdesc":"","reset_value":0,"offset":1,"size":31,"enumerations":[0,880253512],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL12_LOCKKEY0 Register Address: 0x68c010\nPLL12_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL12_LOCKKEY0 - PLL12 Lock Key 0 Register\nBitfield Description: Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected. Partition12 registers","defaultValue":"0x34779a48"},{"name":"UNLOCKED","access_type":"R","ldesc":"Unlock status.\n  When set, indicates that the proper unlock sequence has been performed and the partition is\nunlocked for writing.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL12_LOCKKEY0 Register Address: 0x68c010\nPLL12_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL12_LOCKKEY0 - PLL12 Lock Key 0 Register\nBitfield Description: Unlock status.  When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing.","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL12_LOCKKEY1","offset":"0xc014","length":1,"size":32,"ldesc":"","sdesc":"PLL12_LOCKKEY1 - PLL12 Lock Key 1 RegisterAddr","reset_value":0,"bitfields":[{"name":"LOCKKEY1_VAL","access_type":"R/W","ldesc":"Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition12\nregisters","sdesc":"","reset_value":0,"offset":0,"size":32,"enumerations":[0,3513957466],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL12_LOCKKEY1 Register Address: 0x68c014\nPLL12_LOCKKEY1 Register Reset Value: 0x0\nRegister Description: PLL12_LOCKKEY1 - PLL12 Lock Key 1 RegisterAddr\nBitfield Description: Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition12\nregisters","defaultValue":"0xD172BC5A"}]}],"longDescription":"Output | Description | Frequency\n\n--- | --- | ---\n\nFOUTP | Positive phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTN | Negative phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTPOSTDIV | VCO-divided clock output | FOUTP / (POST_DIV1*POST_DIV2)\n\nCLKSSCG | Clock to SSMOD | (FREF / REF_DIV)","shape":"LargeSquare"},{"name":"pllfracf_ssmod_16fft14","ip_name":"pllfracf_ssmod_16fft","displayName":"PLL14","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1}],"outPins":[{"name":"foutvcop_clk","displayName":"foutvcop_clk"}],"_clockinfra_type":"pllfracf_ssmod_16fft","type":"PLL","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_DIV_CTRL","offset":"0xe038","length":1,"size":32,"ldesc":"","sdesc":"PLL14_DIV_CTRL - PLL14 Output Clock Divider Register","reset_value":16908289,"bitfields":[{"name":"POST_DIV1","access_type":"R/W","ldesc":"Primary post divider. To ensure correct operation, post_div1 must always be programmed to a\nvalue equal to or greater that post_div2. Supports values of 1-7i\n\n Field values (Others are reserved):\n 3'b000 - Reserved (do not use)\n 3'b001 - Divide by 1\n 3'b010 - Divide by 2\n 3'b011 - Divide by 3\n 3'b100 - Divide by 4\n 3'b101 - Divide by 5\n 3'b110 - Divide by 6\n 3'b111 - Divide by 7","sdesc":"","reset_value":2,"offset":16,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x2\nBitfield Offset: 16\nPLL14_DIV_CTRL Register Address: 0x68e038\nPLL14_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL14_DIV_CTRL - PLL14 Output Clock Divider Register\nBitfield Description: Primary post divider. To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i \n  Field values (Others are reserved):  3'b000 - Reserved (do not use)\n:  3'b001 - Divide by 1\n: 3'b010 - Divide by 2\n: 3'b011 - Divide by 3\n: 3'b100 - Divide by 4\n: 3'b101 - Divide by 5\n: 3'b110 - Divide by 6\n: 3'b111 - Divide by 7","defaultValue":"1"},{"name":"POST_DIV2","access_type":"R/W","ldesc":"Secondary post divider. Supports values of 1-7","sdesc":"","reset_value":1,"offset":24,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 24\nPLL14_DIV_CTRL Register Address: 0x68e038\nPLL14_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL14_DIV_CTRL - PLL14 Output Clock Divider Register\nBitfield Description: Secondary post divider. Supports values of 1-7","defaultValue":"1"},{"name":"REF_DIV","access_type":"R/W","ldesc":"Reference clock pre-divider. Supports values of 1-63\n 6'b000000 - Reserved /(do not use/)\n 6'b000001 - Divide by 1\n 6'b000010 - Divide by 2\n :\n 6'b111111 - Divide by 63","sdesc":"","reset_value":1,"offset":0,"size":6,"enumerations":[1,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL14_DIV_CTRL Register Address: 0x68e038\nPLL14_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL14_DIV_CTRL - PLL14 Output Clock Divider Register\nBitfield Description: Reference clock pre-divider. Supports values of 1-63\n: 6'b000000 - Reserved (do not use)\n:  6'b000001 - Divide by 1\n: 6'b000010 - Divide by 2\n:  6'b111111 - Divide by 63","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_FREQ_CTRL0","offset":"0xe030","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL0 - PLL14 Frequency Control 14 Register","reset_value":16,"bitfields":[{"name":"FB_DIV_INT","access_type":"R/W","ldesc":"PLL feedback divider (integer portion)\n In Integer mode values of 16 - 3200 (dec) are supported.\n In Fractional mode values of 20 to 320 are supported.\n 12'h010 - Divide by 16\n 12'h011 - Divide by 17\n :\n 12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n 12'hC81 - 12'hFFF - Not supported","sdesc":"","reset_value":16,"offset":0,"size":12,"enumerations":[16,3200],"selectable":true,"description":"Bitfield Reset Value: 0x10\nBitfield Offset: 0\nPLL14_FREQ_CTRL0 Register Address: 0x68e030\nPLL14_FREQ_CTRL0 Register Reset Value: 0x10\nRegister Description: PLL0_FREQ_CTRL0 - PLL14 Frequency Control 14 Register\nBitfield Description: PLL feedback divider (integer portion)  In Integer mode values of 16 - 3200 (dec) are supported.  In Fractional mode values of 20 to 320 are supported.\n:  12'h010 - Divide by 16\n: 12'h011 - Divide by 17\n:  12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n: 12'hC81 - 12'hFFF - Not supported","defaultValue":"96"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_FREQ_CTRL1","offset":"0xe034","length":1,"size":32,"ldesc":"","sdesc":"PLL14_FREQ_CTRL1 - PLL0 Frequency Control 1 Register","reset_value":0,"bitfields":[{"name":"FB_DIV_FRAC","access_type":"R/W","ldesc":"PLL feedback divider (fractional portion)\n Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n 24'h000000 - 0\n 24'h000001 - .000000059605 (1/(2^24))\n 24'h000002 - .000000119209 (2/(2^24)) :\n 24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","sdesc":"","reset_value":0,"offset":0,"size":24,"enumerations":[0,0.9999999403953552],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL14_FREQ_CTRL1 Register Address: 0x68e034\nPLL14_FREQ_CTRL1 Register Reset Value: 0x0\nRegister Description: PLL14_FREQ_CTRL1 - PLL0 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (fractional portion)  Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n:  24'h000000 - 0\n: 24'h000001 - .000000059605 (1/(2^24))\n:  24'h000002 - .000000119209 (2/(2^24)) \n:  24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","defaultValue":"0"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_SS_CTRL","offset":"0xe040","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_CTRL register for pll14","reset_value":2147483648,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass the SS modulator.\n1'b0 - Spread spectrum modulation is enabled\n1'b1 - SSMOD is bypassed. No modulation of PLL frequency","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL14_SS_CTRL Register Address: 0x68e040\nPLL14_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll14\nBitfield Description: Bypass the SS modulator.\n:1'b0 - Spread spectrum modulation is enabled\n:1'b1 - SSMOD is bypassed. No modulation of PLL frequency","defaultValue":"1"},{"name":"DOWNSPREAD_EN","access_type":"R/W","ldesc":"Selects center spread or down spread clock variance\n1'b0 - Center spread\n1'b1 - Down spread","sdesc":"","reset_value":0,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 4\nPLL14_SS_CTRL Register Address: 0x68e040\nPLL14_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll14\nBitfield Description: Selects center spread or down spread clock variance\n:1'b0 - Center spread\n:1'b1 - Down spread","defaultValue":"0"},{"name":"WAVE_SEL","access_type":"R/W","ldesc":"Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):\n1'b0 - Use 128 point triangle wave table\n1'b1 - Use external wave table","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL14_SS_CTRL Register Address: 0x68e040\nPLL14_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll14\nBitfield Description: Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):1'b0 - Use 128 point triangle wave table\n:1'b1 - Use external wave table"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_SS_SPREAD","offset":"0xe044","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_SPREAD register for pll14","reset_value":65537,"bitfields":[{"name":"SPREAD","access_type":"R/W","ldesc":"Sets the spread modulation depth. The depth is spread*0.1%\n5'b00000 - Reserved (don't use)\n5'b00001 - 0.1%\n5'b00010 - 0.2%\n:\n5'b10000 - 1.6%\n:\n5'b11111 - 3.1%","sdesc":"","reset_value":1,"offset":0,"size":5,"enumerations":[0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1,1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2,2.1,2.2,2.3,2.4,2.5,2.6,2.7,2.8,2.9,3,3.1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL14_SS_SPREAD Register Address: 0x68e044\nPLL14_SS_SPREAD Register Reset Value: 0x10001\nRegister Description: PLL_SS_SPREAD register for pll14\nBitfield Description: Sets the spread modulation depth. The depth is spread*0.1%\n:5'b00000 - Reserved (don't use)\n:5'b00001 - 0.1%\n:5'b00010 - 0.2% \n:5'b10000 - 1.6% \n:5'b11111 - 3.1%","defaultValue":"0x1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_CTRL","offset":"0xe020","length":1,"size":32,"ldesc":"","sdesc":"PLL14_CTRL - PLL14 Control","reset_value":2147549201,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n 1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL14_CTRL Register Address: 0x68e020\nPLL14_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL14_CTRL - PLL14 Control\nBitfield Description: Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n:  1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n:  1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","defaultValue":"0"},{"name":"CLK_POSTDIV_EN","access_type":"R/W","ldesc":"Post divide CLK enable\n 1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and\nsynchronous divided clocks) are held low\n 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled.","sdesc":"","reset_value":1,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 4\nPLL14_CTRL Register Address: 0x68e020\nPLL14_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL14_CTRL - PLL14 Control\nBitfield Description: Post divide CLK enable\n:  1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and synchronous divided clocks) are held low\n:  1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled."},{"name":"DAC_EN","access_type":"R/W","ldesc":"Enable fractional noise canceling DAC\nThis bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n 1'b0 - Fractional NC DAC is disabled (for Test modes only)\n 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL14_CTRL Register Address: 0x68e020\nPLL14_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL14_CTRL - PLL14 Control\nBitfield Description: Enable fractional noise canceling DAC. This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n:  1'b0 - Fractional NC DAC is disabled (for Test modes only)\n:  1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","defaultValue":"1"},{"name":"DSM_EN","access_type":"R/W","ldesc":"Delta-Sigma modulator enable\n 1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL14_CTRL Register Address: 0x68e020\nPLL14_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL14_CTRL - PLL14 Control\nBitfield Description: Delta-Sigma modulator enable\n:  1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n:  1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","defaultValue":"1"},{"name":"PLL_EN","access_type":"R/W","ldesc":"PLL enable\n 1'b0 - PLL is disabled\n 1'b1 - PLL is enabled ","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL14_CTRL Register Address: 0x68e020\nPLL14_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL14_CTRL - PLL14 Control\nBitfield Description: PLL enable\n:  1'b0 - PLL is disabled\n:  1'b1 - PLL is enabled ","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_LOCKKEY0","offset":"0xe010","length":1,"size":32,"ldesc":"","sdesc":"PLL14_LOCKKEY0 - PLL14 Lock Key 0 Register","reset_value":0,"bitfields":[{"name":"KEY","access_type":"R/W","ldesc":"Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected\nPartition14 registers","sdesc":"","reset_value":0,"offset":1,"size":31,"enumerations":[0,880253512],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL14_LOCKKEY0 Register Address: 0x68e010\nPLL14_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL14_LOCKKEY0 - PLL14 Lock Key 0 Register\nBitfield Description: Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected. Partition14 registers","defaultValue":"0x34779a48"},{"name":"UNLOCKED","access_type":"R","ldesc":"Unlock status.\n  When set, indicates that the proper unlock sequence has been performed and the partition is\nunlocked for writing.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL14_LOCKKEY0 Register Address: 0x68e010\nPLL14_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL14_LOCKKEY0 - PLL14 Lock Key 0 Register\nBitfield Description: Unlock status.  When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing.","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL14_LOCKKEY1","offset":"0xe014","length":1,"size":32,"ldesc":"","sdesc":"PLL14_LOCKKEY1 - PLL14 Lock Key 1 RegisterAddr","reset_value":0,"bitfields":[{"name":"LOCKKEY1_VAL","access_type":"R/W","ldesc":"Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition14\nregisters","sdesc":"","reset_value":0,"offset":0,"size":32,"enumerations":[0,3513957466],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL14_LOCKKEY1 Register Address: 0x68e014\nPLL14_LOCKKEY1 Register Reset Value: 0x0\nRegister Description: PLL14_LOCKKEY1 - PLL14 Lock Key 1 RegisterAddr\nBitfield Description: Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition14\nregisters","defaultValue":"0xD172BC5A"}]}],"longDescription":"Output | Description | Frequency\n\n--- | --- | ---\n\nFOUTP | Positive phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTN | Negative phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTPOSTDIV | VCO-divided clock output | FOUTP / (POST_DIV1*POST_DIV2)\n\nCLKSSCG | Clock to SSMOD | (FREF / REF_DIV)","shape":"LargeSquare"},{"name":"pllfracf_ssmod_16fft2","ip_name":"pllfracf_ssmod_16fft","displayName":"PLL2","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1}],"outPins":[{"name":"foutpostdiv_clk","displayName":"foutpostdiv_clk"},{"name":"foutvcop_clk","displayName":"foutvcop_clk"}],"_clockinfra_type":"pllfracf_ssmod_16fft","type":"PLL","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_DIV_CTRL","offset":"0x2038","length":1,"size":32,"ldesc":"","sdesc":"PLL2_DIV_CTRL - PLL2 Output Clock Divider Register","reset_value":16908289,"bitfields":[{"name":"POST_DIV1","access_type":"R/W","ldesc":"Primary post divider. To ensure correct operation, post_div1 must always be programmed to a\nvalue equal to or greater that post_div2. Supports values of 1-7i\n\n Field values (Others are reserved):\n 3'b000 - Reserved (do not use)\n 3'b001 - Divide by 1\n 3'b010 - Divide by 2\n 3'b011 - Divide by 3\n 3'b100 - Divide by 4\n 3'b101 - Divide by 5\n 3'b110 - Divide by 6\n 3'b111 - Divide by 7","sdesc":"","reset_value":2,"offset":16,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x2\nBitfield Offset: 16\nPLL2_DIV_CTRL Register Address: 0x682038\nPLL2_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL2_DIV_CTRL - PLL2 Output Clock Divider Register\nBitfield Description: Primary post divider. To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i \n  Field values (Others are reserved):  3'b000 - Reserved (do not use)\n:  3'b001 - Divide by 1\n: 3'b010 - Divide by 2\n: 3'b011 - Divide by 3\n: 3'b100 - Divide by 4\n: 3'b101 - Divide by 5\n: 3'b110 - Divide by 6\n: 3'b111 - Divide by 7","defaultValue":"1"},{"name":"POST_DIV2","access_type":"R/W","ldesc":"Secondary post divider. Supports values of 1-7","sdesc":"","reset_value":1,"offset":24,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 24\nPLL2_DIV_CTRL Register Address: 0x682038\nPLL2_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL2_DIV_CTRL - PLL2 Output Clock Divider Register\nBitfield Description: Secondary post divider. Supports values of 1-7","defaultValue":"1"},{"name":"REF_DIV","access_type":"R/W","ldesc":"Reference clock pre-divider. Supports values of 1-63\n 6'b000000 - Reserved /(do not use/)\n 6'b000001 - Divide by 1\n 6'b000010 - Divide by 2\n :\n 6'b111111 - Divide by 63","sdesc":"","reset_value":1,"offset":0,"size":6,"enumerations":[1,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL2_DIV_CTRL Register Address: 0x682038\nPLL2_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL2_DIV_CTRL - PLL2 Output Clock Divider Register\nBitfield Description: Reference clock pre-divider. Supports values of 1-63\n: 6'b000000 - Reserved (do not use)\n:  6'b000001 - Divide by 1\n: 6'b000010 - Divide by 2\n:  6'b111111 - Divide by 63","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_FREQ_CTRL0","offset":"0x2030","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL0 - PLL2 Frequency Control 2 Register","reset_value":16,"bitfields":[{"name":"FB_DIV_INT","access_type":"R/W","ldesc":"PLL feedback divider (integer portion)\n In Integer mode values of 16 - 3200 (dec) are supported.\n In Fractional mode values of 20 to 320 are supported.\n 12'h010 - Divide by 16\n 12'h011 - Divide by 17\n :\n 12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n 12'hC81 - 12'hFFF - Not supported","sdesc":"","reset_value":16,"offset":0,"size":12,"enumerations":[16,3200],"selectable":true,"description":"Bitfield Reset Value: 0x10\nBitfield Offset: 0\nPLL2_FREQ_CTRL0 Register Address: 0x682030\nPLL2_FREQ_CTRL0 Register Reset Value: 0x10\nRegister Description: PLL0_FREQ_CTRL0 - PLL2 Frequency Control 2 Register\nBitfield Description: PLL feedback divider (integer portion)  In Integer mode values of 16 - 3200 (dec) are supported.  In Fractional mode values of 20 to 320 are supported.\n:  12'h010 - Divide by 16\n: 12'h011 - Divide by 17\n:  12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n: 12'hC81 - 12'hFFF - Not supported","defaultValue":"72"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_FREQ_CTRL1","offset":"0x2034","length":1,"size":32,"ldesc":"","sdesc":"PLL2_FREQ_CTRL1 - PLL0 Frequency Control 1 Register","reset_value":0,"bitfields":[{"name":"FB_DIV_FRAC","access_type":"R/W","ldesc":"PLL feedback divider (fractional portion)\n Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n 24'h000000 - 0\n 24'h000001 - .000000059605 (1/(2^24))\n 24'h000002 - .000000119209 (2/(2^24)) :\n 24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","sdesc":"","reset_value":0,"offset":0,"size":24,"enumerations":[0,0.9999999403953552],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_FREQ_CTRL1 Register Address: 0x682034\nPLL2_FREQ_CTRL1 Register Reset Value: 0x0\nRegister Description: PLL2_FREQ_CTRL1 - PLL0 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (fractional portion)  Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n:  24'h000000 - 0\n: 24'h000001 - .000000059605 (1/(2^24))\n:  24'h000002 - .000000119209 (2/(2^24)) \n:  24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","defaultValue":"0"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_SS_CTRL","offset":"0x2040","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_CTRL register for pll2","reset_value":2147483648,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass the SS modulator.\n1'b0 - Spread spectrum modulation is enabled\n1'b1 - SSMOD is bypassed. No modulation of PLL frequency","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL2_SS_CTRL Register Address: 0x682040\nPLL2_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll2\nBitfield Description: Bypass the SS modulator.\n:1'b0 - Spread spectrum modulation is enabled\n:1'b1 - SSMOD is bypassed. No modulation of PLL frequency","defaultValue":"1"},{"name":"DOWNSPREAD_EN","access_type":"R/W","ldesc":"Selects center spread or down spread clock variance\n1'b0 - Center spread\n1'b1 - Down spread","sdesc":"","reset_value":0,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 4\nPLL2_SS_CTRL Register Address: 0x682040\nPLL2_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll2\nBitfield Description: Selects center spread or down spread clock variance\n:1'b0 - Center spread\n:1'b1 - Down spread","defaultValue":"0"},{"name":"WAVE_SEL","access_type":"R/W","ldesc":"Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):\n1'b0 - Use 128 point triangle wave table\n1'b1 - Use external wave table","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_SS_CTRL Register Address: 0x682040\nPLL2_SS_CTRL Register Reset Value: 0x80000000\nRegister Description: PLL_SS_CTRL register for pll2\nBitfield Description: Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):1'b0 - Use 128 point triangle wave table\n:1'b1 - Use external wave table"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_SS_SPREAD","offset":"0x2044","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_SPREAD register for pll2","reset_value":65537,"bitfields":[{"name":"SPREAD","access_type":"R/W","ldesc":"Sets the spread modulation depth. The depth is spread*0.1%\n5'b00000 - Reserved (don't use)\n5'b00001 - 0.1%\n5'b00010 - 0.2%\n:\n5'b10000 - 1.6%\n:\n5'b11111 - 3.1%","sdesc":"","reset_value":1,"offset":0,"size":5,"enumerations":[0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1,1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2,2.1,2.2,2.3,2.4,2.5,2.6,2.7,2.8,2.9,3,3.1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL2_SS_SPREAD Register Address: 0x682044\nPLL2_SS_SPREAD Register Reset Value: 0x10001\nRegister Description: PLL_SS_SPREAD register for pll2\nBitfield Description: Sets the spread modulation depth. The depth is spread*0.1%\n:5'b00000 - Reserved (don't use)\n:5'b00001 - 0.1%\n:5'b00010 - 0.2% \n:5'b10000 - 1.6% \n:5'b11111 - 3.1%","defaultValue":"0x1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_CTRL","offset":"0x2020","length":1,"size":32,"ldesc":"","sdesc":"PLL2_CTRL - PLL2 Control","reset_value":2147549201,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n 1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL2_CTRL Register Address: 0x682020\nPLL2_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL2_CTRL - PLL2 Control\nBitfield Description: Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n:  1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n:  1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","defaultValue":"0"},{"name":"CLK_POSTDIV_EN","access_type":"R/W","ldesc":"Post divide CLK enable\n 1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and\nsynchronous divided clocks) are held low\n 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled.","sdesc":"","reset_value":1,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 4\nPLL2_CTRL Register Address: 0x682020\nPLL2_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL2_CTRL - PLL2 Control\nBitfield Description: Post divide CLK enable\n:  1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and synchronous divided clocks) are held low\n:  1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled."},{"name":"DAC_EN","access_type":"R/W","ldesc":"Enable fractional noise canceling DAC\nThis bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n 1'b0 - Fractional NC DAC is disabled (for Test modes only)\n 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL2_CTRL Register Address: 0x682020\nPLL2_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL2_CTRL - PLL2 Control\nBitfield Description: Enable fractional noise canceling DAC. This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n:  1'b0 - Fractional NC DAC is disabled (for Test modes only)\n:  1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","defaultValue":"1"},{"name":"DSM_EN","access_type":"R/W","ldesc":"Delta-Sigma modulator enable\n 1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL2_CTRL Register Address: 0x682020\nPLL2_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL2_CTRL - PLL2 Control\nBitfield Description: Delta-Sigma modulator enable\n:  1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n:  1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","defaultValue":"1"},{"name":"PLL_EN","access_type":"R/W","ldesc":"PLL enable\n 1'b0 - PLL is disabled\n 1'b1 - PLL is enabled ","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_CTRL Register Address: 0x682020\nPLL2_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL2_CTRL - PLL2 Control\nBitfield Description: PLL enable\n:  1'b0 - PLL is disabled\n:  1'b1 - PLL is enabled ","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_LOCKKEY0","offset":"0x2010","length":1,"size":32,"ldesc":"","sdesc":"PLL2_LOCKKEY0 - PLL2 Lock Key 0 Register","reset_value":0,"bitfields":[{"name":"KEY","access_type":"R/W","ldesc":"Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected\nPartition2 registers","sdesc":"","reset_value":0,"offset":1,"size":31,"enumerations":[0,880253512],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL2_LOCKKEY0 Register Address: 0x682010\nPLL2_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL2_LOCKKEY0 - PLL2 Lock Key 0 Register\nBitfield Description: Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected. Partition2 registers","defaultValue":"0x34779a48"},{"name":"UNLOCKED","access_type":"R","ldesc":"Unlock status.\n  When set, indicates that the proper unlock sequence has been performed and the partition is\nunlocked for writing.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_LOCKKEY0 Register Address: 0x682010\nPLL2_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL2_LOCKKEY0 - PLL2 Lock Key 0 Register\nBitfield Description: Unlock status.  When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing.","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_LOCKKEY1","offset":"0x2014","length":1,"size":32,"ldesc":"","sdesc":"PLL2_LOCKKEY1 - PLL2 Lock Key 1 RegisterAddr","reset_value":0,"bitfields":[{"name":"LOCKKEY1_VAL","access_type":"R/W","ldesc":"Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2\nregisters","sdesc":"","reset_value":0,"offset":0,"size":32,"enumerations":[0,3513957466],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_LOCKKEY1 Register Address: 0x682014\nPLL2_LOCKKEY1 Register Reset Value: 0x0\nRegister Description: PLL2_LOCKKEY1 - PLL2 Lock Key 1 RegisterAddr\nBitfield Description: Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2\nregisters","defaultValue":"0xD172BC5A"}]}],"longDescription":"Output | Description | Frequency\n\n--- | --- | ---\n\nFOUTP | Positive phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTN | Negative phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTPOSTDIV | VCO-divided clock output | FOUTP / (POST_DIV1*POST_DIV2)\n\nCLKSSCG | Clock to SSMOD | (FREF / REF_DIV)","shape":"LargeSquare"},{"name":"pllfracf_ssmod_16fft8","ip_name":"pllfracf_ssmod_16fft","displayName":"PLL8","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1}],"outPins":[{"name":"foutvcop_clk","displayName":"foutvcop_clk"}],"_clockinfra_type":"pllfracf_ssmod_16fft","type":"PLL","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_DIV_CTRL","offset":"0x8038","length":1,"size":32,"ldesc":"","sdesc":"PLL8_DIV_CTRL - PLL8 Output Clock Divider Register","reset_value":16908289,"bitfields":[{"name":"POST_DIV1","access_type":"R/W","ldesc":"Primary post divider. To ensure correct operation, post_div1 must always be programmed to a\nvalue equal to or greater that post_div2. Supports values of 1-7i\n\n Field values (Others are reserved):\n 3'b000 - Reserved (do not use)\n 3'b001 - Divide by 1\n 3'b010 - Divide by 2\n 3'b011 - Divide by 3\n 3'b100 - Divide by 4\n 3'b101 - Divide by 5\n 3'b110 - Divide by 6\n 3'b111 - Divide by 7","sdesc":"","reset_value":2,"offset":16,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x2\nBitfield Offset: 16\nPLL8_DIV_CTRL Register Address: 0x688038\nPLL8_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL8_DIV_CTRL - PLL8 Output Clock Divider Register\nBitfield Description: Primary post divider. To ensure correct operation, post_div1 must always be programmed to a value equal to or greater that post_div2. Supports values of 1-7i \n  Field values (Others are reserved):  3'b000 - Reserved (do not use)\n:  3'b001 - Divide by 1\n: 3'b010 - Divide by 2\n: 3'b011 - Divide by 3\n: 3'b100 - Divide by 4\n: 3'b101 - Divide by 5\n: 3'b110 - Divide by 6\n: 3'b111 - Divide by 7","defaultValue":"1"},{"name":"POST_DIV2","access_type":"R/W","ldesc":"Secondary post divider. Supports values of 1-7","sdesc":"","reset_value":1,"offset":24,"size":3,"enumerations":[1,2,3,4,5,6,7],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 24\nPLL8_DIV_CTRL Register Address: 0x688038\nPLL8_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL8_DIV_CTRL - PLL8 Output Clock Divider Register\nBitfield Description: Secondary post divider. Supports values of 1-7","defaultValue":"1"},{"name":"REF_DIV","access_type":"R/W","ldesc":"Reference clock pre-divider. Supports values of 1-63\n 6'b000000 - Reserved /(do not use/)\n 6'b000001 - Divide by 1\n 6'b000010 - Divide by 2\n :\n 6'b111111 - Divide by 63","sdesc":"","reset_value":1,"offset":0,"size":6,"enumerations":[1,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL8_DIV_CTRL Register Address: 0x688038\nPLL8_DIV_CTRL Register Reset Value: 0x1020001\nRegister Description: PLL8_DIV_CTRL - PLL8 Output Clock Divider Register\nBitfield Description: Reference clock pre-divider. Supports values of 1-63\n: 6'b000000 - Reserved (do not use)\n:  6'b000001 - Divide by 1\n: 6'b000010 - Divide by 2\n:  6'b111111 - Divide by 63","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_FREQ_CTRL0","offset":"0x8030","length":1,"size":32,"ldesc":"","sdesc":"PLL0_FREQ_CTRL0 - PLL8 Frequency Control 8 Register","reset_value":16,"bitfields":[{"name":"FB_DIV_INT","access_type":"R/W","ldesc":"PLL feedback divider (integer portion)\n In Integer mode values of 16 - 3200 (dec) are supported.\n In Fractional mode values of 20 to 320 are supported.\n 12'h010 - Divide by 16\n 12'h011 - Divide by 17\n :\n 12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n 12'hC81 - 12'hFFF - Not supported","sdesc":"","reset_value":16,"offset":0,"size":12,"enumerations":[16,3200],"selectable":true,"description":"Bitfield Reset Value: 0x10\nBitfield Offset: 0\nPLL8_FREQ_CTRL0 Register Address: 0x688030\nPLL8_FREQ_CTRL0 Register Reset Value: 0x10\nRegister Description: PLL0_FREQ_CTRL0 - PLL8 Frequency Control 8 Register\nBitfield Description: PLL feedback divider (integer portion)  In Integer mode values of 16 - 3200 (dec) are supported.  In Fractional mode values of 20 to 320 are supported.\n:  12'h010 - Divide by 16\n: 12'h011 - Divide by 17\n:  12'h140 - Divide by 320\n : 12'hC80 - Divide by 3200\n: 12'hC81 - 12'hFFF - Not supported","defaultValue":"80"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_FREQ_CTRL1","offset":"0x8034","length":1,"size":32,"ldesc":"","sdesc":"PLL8_FREQ_CTRL1 - PLL0 Frequency Control 1 Register","reset_value":0,"bitfields":[{"name":"FB_DIV_FRAC","access_type":"R/W","ldesc":"PLL feedback divider (fractional portion)\n Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n 24'h000000 - 0\n 24'h000001 - .000000059605 (1/(2^24))\n 24'h000002 - .000000119209 (2/(2^24)) :\n 24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","sdesc":"","reset_value":0,"offset":0,"size":24,"enumerations":[0,0.9999999403953552],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL8_FREQ_CTRL1 Register Address: 0x688034\nPLL8_FREQ_CTRL1 Register Reset Value: 0x0\nRegister Description: PLL8_FREQ_CTRL1 - PLL0 Frequency Control 1 Register\nBitfield Description: PLL feedback divider (fractional portion)  Supports values of 0 to 0.999999940395. The total feedback divide value is (fb_div_int + fb_div_frac / (2^24))\n:  24'h000000 - 0\n: 24'h000001 - .000000059605 (1/(2^24))\n:  24'h000002 - .000000119209 (2/(2^24)) \n:  24'h800000 - .500000000000\n : 24'hFFFFFF - .999999940395 (1677215/(2^24))","defaultValue":"0"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_SS_CTRL","offset":"0x8040","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_CTRL register for pll8","reset_value":2147483649,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass the SS modulator.\n1'b0 - Spread spectrum modulation is enabled\n1'b1 - SSMOD is bypassed. No modulation of PLL frequency","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL8_SS_CTRL Register Address: 0x688040\nPLL8_SS_CTRL Register Reset Value: 0x80000001\nRegister Description: PLL_SS_CTRL register for pll8\nBitfield Description: Bypass the SS modulator.\n:1'b0 - Spread spectrum modulation is enabled\n:1'b1 - SSMOD is bypassed. No modulation of PLL frequency","defaultValue":"1"},{"name":"DOWNSPREAD_EN","access_type":"R/W","ldesc":"Selects center spread or down spread clock variance\n1'b0 - Center spread\n1'b1 - Down spread","sdesc":"","reset_value":0,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 4\nPLL8_SS_CTRL Register Address: 0x688040\nPLL8_SS_CTRL Register Reset Value: 0x80000001\nRegister Description: PLL_SS_CTRL register for pll8\nBitfield Description: Selects center spread or down spread clock variance\n:1'b0 - Center spread\n:1'b1 - Down spread","defaultValue":"0"},{"name":"WAVE_SEL","access_type":"R/W","ldesc":"Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):\n1'b0 - Use 128 point triangle wave table\n1'b1 - Use external wave table","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL8_SS_CTRL Register Address: 0x688040\nPLL8_SS_CTRL Register Reset Value: 0x80000001\nRegister Description: PLL_SS_CTRL register for pll8\nBitfield Description: Wave pattern select External wave table should only be selected if PLL_CFG_ssm_wvtbl = 1\nField values (Others are reserved):1'b0 - Use 128 point triangle wave table\n:1'b1 - Use external wave table","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_SS_SPREAD","offset":"0x8044","length":1,"size":32,"ldesc":"","sdesc":"PLL_SS_SPREAD register for pll8","reset_value":65537,"bitfields":[{"name":"SPREAD","access_type":"R/W","ldesc":"Sets the spread modulation depth. The depth is spread*0.1%\n5'b00000 - Reserved (don't use)\n5'b00001 - 0.1%\n5'b00010 - 0.2%\n:\n5'b10000 - 1.6%\n:\n5'b11111 - 3.1%","sdesc":"","reset_value":1,"offset":0,"size":5,"enumerations":[0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1,1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2,2.1,2.2,2.3,2.4,2.5,2.6,2.7,2.8,2.9,3,3.1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL8_SS_SPREAD Register Address: 0x688044\nPLL8_SS_SPREAD Register Reset Value: 0x10001\nRegister Description: PLL_SS_SPREAD register for pll8\nBitfield Description: Sets the spread modulation depth. The depth is spread*0.1%\n:5'b00000 - Reserved (don't use)\n:5'b00001 - 0.1%\n:5'b00010 - 0.2% \n:5'b10000 - 1.6% \n:5'b11111 - 3.1%","defaultValue":"0x1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_CTRL","offset":"0x8020","length":1,"size":32,"ldesc":"","sdesc":"PLL8_CTRL - PLL8 Control","reset_value":2147549201,"bitfields":[{"name":"BYPASS_EN","access_type":"R/W","ldesc":"Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n 1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n 1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","sdesc":"","reset_value":1,"offset":31,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 31\nPLL8_CTRL Register Address: 0x688020\nPLL8_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL8_CTRL - PLL8 Control\nBitfield Description: Bypass enable. This controls the glitch-free bypass mux. The bypass_en bit should be set prior tomaking any changes to the PLL settings.\n:  1'b0 - Synchronously select PLL and associated HSDIV clock outputs\n:  1'b1 - Synchronously select the reference clock for all PLL and HSDIV clock outputs","defaultValue":"0"},{"name":"CLK_POSTDIV_EN","access_type":"R/W","ldesc":"Post divide CLK enable\n 1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and\nsynchronous divided clocks) are held low\n 1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled.","sdesc":"","reset_value":1,"offset":4,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 4\nPLL8_CTRL Register Address: 0x688020\nPLL8_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL8_CTRL - PLL8 Control\nBitfield Description: Post divide CLK enable\n:  1'b0 - Post divide powered down. FOUTPOSTDIV and all auxiliary PLL clocks (4-ohase and synchronous divided clocks) are held low\n:  1'b1 - Post divide enabled. FOUTPOSTDIV, 4-phase and synchronous clocks are enabled."},{"name":"DAC_EN","access_type":"R/W","ldesc":"Enable fractional noise canceling DAC\nThis bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n 1'b0 - Fractional NC DAC is disabled (for Test modes only)\n 1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","sdesc":"","reset_value":1,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x1\nBitfield Offset: 0\nPLL8_CTRL Register Address: 0x688020\nPLL8_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL8_CTRL - PLL8 Control\nBitfield Description: Enable fractional noise canceling DAC. This bit has no function (DAC is always disabled) in integer divide mode (when dsm_en=0)\n:  1'b0 - Fractional NC DAC is disabled (for Test modes only)\n:  1'b1 - Fractional NC DAC is enabled (ignored in integer divide mode)","defaultValue":"1"},{"name":"DSM_EN","access_type":"R/W","ldesc":"Delta-Sigma modulator enable\n 1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n 1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","sdesc":"","reset_value":0,"offset":1,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL8_CTRL Register Address: 0x688020\nPLL8_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL8_CTRL - PLL8 Control\nBitfield Description: Delta-Sigma modulator enable\n:  1'b0 - Delta-Sigma modulator is disabled (use integer divide mode)\n:  1'b1 - Delta-Sigma modulator is enabled (use fractional divide mode)","defaultValue":"1"},{"name":"PLL_EN","access_type":"R/W","ldesc":"PLL enable\n 1'b0 - PLL is disabled\n 1'b1 - PLL is enabled ","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL8_CTRL Register Address: 0x688020\nPLL8_CTRL Register Reset Value: 0x80010011\nRegister Description: PLL8_CTRL - PLL8 Control\nBitfield Description: PLL enable\n:  1'b0 - PLL is disabled\n:  1'b1 - PLL is enabled ","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_LOCKKEY0","offset":"0x8010","length":1,"size":32,"ldesc":"","sdesc":"PLL8_LOCKKEY0 - PLL8 Lock Key 0 Register","reset_value":0,"bitfields":[{"name":"KEY","access_type":"R/W","ldesc":"Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected\nPartition8 registers","sdesc":"","reset_value":0,"offset":1,"size":31,"enumerations":[0,880253512],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 1\nPLL8_LOCKKEY0 Register Address: 0x688010\nPLL8_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL8_LOCKKEY0 - PLL8 Lock Key 0 Register\nBitfield Description: Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected. Partition8 registers","defaultValue":"0x34779a48"},{"name":"UNLOCKED","access_type":"R","ldesc":"Unlock status.\n  When set, indicates that the proper unlock sequence has been performed and the partition is\nunlocked for writing.","sdesc":"","reset_value":0,"offset":0,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL8_LOCKKEY0 Register Address: 0x688010\nPLL8_LOCKKEY0 Register Reset Value: 0x0\nRegister Description: PLL8_LOCKKEY0 - PLL8 Lock Key 0 Register\nBitfield Description: Unlock status.  When set, indicates that the proper unlock sequence has been performed and the partition is unlocked for writing.","defaultValue":"1"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL8_LOCKKEY1","offset":"0x8014","length":1,"size":32,"ldesc":"","sdesc":"PLL8_LOCKKEY1 - PLL8 Lock Key 1 RegisterAddr","reset_value":0,"bitfields":[{"name":"LOCKKEY1_VAL","access_type":"R/W","ldesc":"Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition8\nregisters","sdesc":"","reset_value":0,"offset":0,"size":32,"enumerations":[0,3513957466],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL8_LOCKKEY1 Register Address: 0x688014\nPLL8_LOCKKEY1 Register Reset Value: 0x0\nRegister Description: PLL8_LOCKKEY1 - PLL8 Lock Key 1 RegisterAddr\nBitfield Description: Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition8\nregisters","defaultValue":"0xD172BC5A"}]}],"longDescription":"Output | Description | Frequency\n\n--- | --- | ---\n\nFOUTP | Positive phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTN | Negative phase VCO output (no post divider) | (FREF / REF_DIV) * (FB_DIV + FB_DIV_FRAC)\n\nFOUTPOSTDIV | VCO-divided clock output | FOUTP / (POST_DIV1*POST_DIV2)\n\nCLKSSCG | Clock to SSMOD | (FREF / REF_DIV)","shape":"LargeSquare"},{"name":"postdiv1_16fft1","ip_name":"postdiv1_16fft","displayName":"PLL1_HSDIV_B","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"postdiv_clkin_clk","displayName":"postdiv_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout5","displayName":"hsdiv_clkout5"},{"name":"hsdiv_clkout6","displayName":"hsdiv_clkout6"}],"type":"hsdiv","pllNumber":"1","pllInstName":"pllfracf_ssmod_16fft1","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_HSDIV_CTRL5","offset":"0x1094","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL5 register for pll1","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_HSDIV_CTRL5 Register Address: 0x681094\nPLL1_HSDIV_CTRL5 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL5 register for pll1\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_HSDIV_CTRL5 Register Address: 0x681094\nPLL1_HSDIV_CTRL5 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL5 register for pll1\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"5"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL1_HSDIV_CTRL6","offset":"0x1098","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL6 register for pll1","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL1_HSDIV_CTRL6 Register Address: 0x681098\nPLL1_HSDIV_CTRL6 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL6 register for pll1\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL1_HSDIV_CTRL6 Register Address: 0x681098\nPLL1_HSDIV_CTRL6 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL6 register for pll1\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"15"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"postdiv4_16ff0","ip_name":"postdiv4_16ff","displayName":"PLL0_HSDIV_B","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"postdiv_clkin_clk","displayName":"postdiv_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout5","displayName":"hsdiv_clkout5","frequencyLimit":{"max":200}},{"name":"hsdiv_clkout6","displayName":"hsdiv_clkout6","frequencyLimit":{"max":250}},{"name":"hsdiv_clkout7","displayName":"hsdiv_clkout7","frequencyLimit":{"max":250}},{"name":"hsdiv_clkout8","displayName":"hsdiv_clkout8","frequencyLimit":{"min":125,"max":125}},{"name":"hsdiv_clkout9","displayName":"hsdiv_clkout9","frequencyLimit":{"min":333,"max":333}}],"type":"hsdiv","pllNumber":"0","pllInstName":"pllfracf_ssmod_16fft0","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL5","offset":"0x94","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL5 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL5 Register Address: 0x680094\nPLL0_HSDIV_CTRL5 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL5 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL5 Register Address: 0x680094\nPLL0_HSDIV_CTRL5 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL5 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"4"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL6","offset":"0x98","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL6 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL6 Register Address: 0x680098\nPLL0_HSDIV_CTRL6 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL6 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL6 Register Address: 0x680098\nPLL0_HSDIV_CTRL6 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL6 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"3"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL7","offset":"0x9c","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL7 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL7 Register Address: 0x68009c\nPLL0_HSDIV_CTRL7 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL7 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL7 Register Address: 0x68009c\nPLL0_HSDIV_CTRL7 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL7 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"3"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL8","offset":"0xa0","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL8 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL8 Register Address: 0x6800a0\nPLL0_HSDIV_CTRL8 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL8 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL8 Register Address: 0x6800a0\nPLL0_HSDIV_CTRL8 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL8 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"7"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL0_HSDIV_CTRL9","offset":"0xa4","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL9 register for pll0","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL0_HSDIV_CTRL9 Register Address: 0x6800a4\nPLL0_HSDIV_CTRL9 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL9 register for pll0\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL0_HSDIV_CTRL9 Register Address: 0x6800a4\nPLL0_HSDIV_CTRL9 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL9 register for pll0\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"2"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"},{"name":"postdiv4_16ff2","ip_name":"postdiv4_16ff","displayName":"PLL2_HSDIV_B","domain":"MAIN","inPins":[{"name":"fref_clk","displayName":"fref_clk","div":1},{"name":"postdiv_clkin_clk","displayName":"postdiv_clkin_clk","div":1}],"outPins":[{"name":"hsdiv_clkout5","displayName":"hsdiv_clkout5"},{"name":"hsdiv_clkout6","displayName":"hsdiv_clkout6"},{"name":"hsdiv_clkout7","displayName":"hsdiv_clkout7"},{"name":"hsdiv_clkout8","displayName":"hsdiv_clkout8"},{"name":"hsdiv_clkout9","displayName":"hsdiv_clkout9"}],"type":"hsdiv","pllNumber":"2","pllInstName":"pllfracf_ssmod_16fft2","registers":[{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL5","offset":"0x2094","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL5 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL5 Register Address: 0x682094\nPLL2_HSDIV_CTRL5 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL5 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL5 Register Address: 0x682094\nPLL2_HSDIV_CTRL5 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL5 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"7"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL6","offset":"0x2098","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL6 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL6 Register Address: 0x682098\nPLL2_HSDIV_CTRL6 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL6 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL6 Register Address: 0x682098\nPLL2_HSDIV_CTRL6 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL6 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"7"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL7","offset":"0x209c","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL7 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL7 Register Address: 0x68209c\nPLL2_HSDIV_CTRL7 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL7 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL7 Register Address: 0x68209c\nPLL2_HSDIV_CTRL7 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL7 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"17"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL8","offset":"0x20a0","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL8 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL8 Register Address: 0x6820a0\nPLL2_HSDIV_CTRL8 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL8 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1","defaultValue":"0"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL8 Register Address: 0x6820a0\nPLL2_HSDIV_CTRL8 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL8 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"0"}]},{"inst_name":"PLL0","region_name":"CFG","base":"0x0000000000680000","register_name":"PLL2_HSDIV_CTRL9","offset":"0x20a4","length":1,"size":32,"ldesc":"","sdesc":"HSDIV_CTRL9 register for pll2","reset_value":0,"bitfields":[{"name":"CLKOUT_EN","access_type":"R/W","ldesc":"CLKOUT1 enable\n1'b0 - Synchronously disable CLKOUT1\n1'b1 - Synchronously enable CLKOUT1","sdesc":"","reset_value":0,"offset":15,"size":1,"enumerations":[0,1],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 15\nPLL2_HSDIV_CTRL9 Register Address: 0x6820a4\nPLL2_HSDIV_CTRL9 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL9 register for pll2\nBitfield Description: CLKOUT1 enable\n:1'b0 - Synchronously disable CLKOUT1\n:1'b1 - Synchronously enable CLKOUT1"},{"name":"HSDIV","access_type":"R/W","ldesc":"CLKOUT0 divider value (HSDIV1+1)\nAllowed values are 0-127","sdesc":"","reset_value":0,"offset":0,"size":7,"enumerations":[0,127],"selectable":true,"description":"Bitfield Reset Value: 0x0\nBitfield Offset: 0\nPLL2_HSDIV_CTRL9 Register Address: 0x6820a4\nPLL2_HSDIV_CTRL9 Register Reset Value: 0x0\nRegister Description: HSDIV_CTRL9 register for pll2\nBitfield Description: CLKOUT0 divider value (HSDIV1+1). Allowed values are 0-127","defaultValue":"4"}]}],"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128],"resetValue":1,"shape":"LargeSquare"}],"groups":[{"displayName":"A53","name":"A53","ipInstances":["A53SS0_CORE_0","A53SS0_CORE_1","RTI0","RTI1"],"groups":[]}]}
