# //  ModelSim SE-64 2020.1 Jan 28 2020 Linux 4.18.0-513.18.1.el8_9.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fft_tb.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 2020.1 Lib Mapping Utility 2020.01 Jan 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:28:43 on Apr 02,2024
# vlog -reportprogress 300 -work work fft_tb.sv 
# -- Compiling module fft_tb
# 
# Top level modules:
# 	fft_tb
# End time: 16:28:43 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:28:43 on Apr 02,2024
# vlog -reportprogress 300 -work work fft.sv 
# -- Compiling module TwiddleMux
# -- Compiling module registerMux
# ** Warning: ** while parsing file included at fft.sv(2)
# ** at registerMux.sv(3): (vlog-13314) Defaulting port 'regs' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module FFT
# ** Warning: fft.sv(8): (vlog-13314) Defaulting port 'input_Re' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: fft.sv(9): (vlog-13314) Defaulting port 'input_Im' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module InputSignalRouter
# ** Warning: fft.sv(36): (vlog-13314) Defaulting port 'input_sig_Re' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: fft.sv(37): (vlog-13314) Defaulting port 'input_sig_Im' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module Butterfly
# -- Compiling module Apply_Twiddle
# -- Compiling module TwiddleFactorIndex
# -- Compiling module StageClock
# -- Compiling module CountTo64
# -- Compiling module DFF_Bit
# -- Compiling module DFF_6Bit
# 
# Top level modules:
# 	FFT
# End time: 16:28:43 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vsim -classdebug -voptargs="+acc" "+notimingchecks" -L work work.fft_tb -wlf fft_tb.wlf 
# Start time: 16:28:43 on Apr 02,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.fft_tb(fast)
# Loading work.FFT(fast)
# Loading work.InputSignalRouter(fast)
# Loading work.Butterfly(fast)
# Loading work.StageClock(fast)
# Loading work.DFF_Bit(fast)
# Loading work.CountTo64(fast)
# Loading work.TwiddleFactorIndex(fast)
# Loading work.DFF_6Bit(fast)
# Loading work.TwiddleMux(fast)
# Loading work.registerMux(fast)
# Loading work.Apply_Twiddle(fast)
# output_Re[0] = 1024
# output_Re[1] = 32
# output_Re[2] = 0
# output_Re[3] = 32
# output_Re[4] = 0
# output_Re[5] = 30
# output_Re[6] = 0
# output_Re[7] = 30
# output_Re[8] = 0
# output_Re[9] = 34
# output_Re[10] = 0
# output_Re[11] = 34
# output_Re[12] = 0
# output_Re[13] = 32
# output_Re[14] = 0
# output_Re[15] = 32
# output_Re[16] = 0
# output_Re[17] = 32
# output_Re[18] = 0
# output_Re[19] = 32
# output_Re[20] = 0
# output_Re[21] = 32
# output_Re[22] = 0
# output_Re[23] = 32
# output_Re[24] = 0
# output_Re[25] = 32
# output_Re[26] = 0
# output_Re[27] = 32
# output_Re[28] = 0
# output_Re[29] = 32
# output_Re[30] = 0
# output_Re[31] = 32
# output_Re[32] = 0
# output_Re[33] = 32
# output_Re[34] = 0
# output_Re[35] = 32
# output_Re[36] = 0
# output_Re[37] = 32
# output_Re[38] = 0
# output_Re[39] = 32
# output_Re[40] = 0
# output_Re[41] = 32
# output_Re[42] = 0
# output_Re[43] = 32
# output_Re[44] = 0
# output_Re[45] = 32
# output_Re[46] = 0
# output_Re[47] = 32
# output_Re[48] = 0
# output_Re[49] = 32
# output_Re[50] = 0
# output_Re[51] = 32
# output_Re[52] = 0
# output_Re[53] = 34
# output_Re[54] = 0
# output_Re[55] = 34
# output_Re[56] = 0
# output_Re[57] = 30
# output_Re[58] = 0
# output_Re[59] = 30
# output_Re[60] = 0
# output_Re[61] = 32
# output_Re[62] = 0
# output_Re[63] = 32
# ** Note: $finish    : fft_tb.sv(123)
#    Time: 2018 ns  Iteration: 0  Instance: /fft_tb
# 1
# Break in Module fft_tb at fft_tb.sv line 123
