// Seed: 3495098150
module module_0 (
    output tri   id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output uwire id_4,
    input  tri1  id_5,
    input  wor   id_6,
    input  tri   id_7,
    input  tri   id_8,
    input  tri1  id_9,
    output tri1  id_10,
    input  wire  id_11,
    output wor   id_12
);
  assign id_0 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  wire  id_3,
    output tri   id_4,
    output tri1  id_5,
    output tri   id_6
);
  wire id_8;
  module_0(
      id_2, id_0, id_3, id_0, id_6, id_1, id_1, id_3, id_3, id_3, id_4, id_0, id_5
  );
  always @(1 or posedge 1) begin
    $display(1);
  end
endmodule
