Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:\calculator_final --output-directory=D:\calculator_final\calculator_final --report-file=bsf:D:\calculator_final\calculator_final\calculator_final.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:\calculator_final\calculator_final.qsys --remove-qsys-generate-warning
Progress: Loading calculator_final/calculator_final.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding input_1 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_1
Progress: Adding input_2 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_2
Progress: Adding input_3 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_3
Progress: Adding input_4 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_4
Progress: Adding input_5 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_5
Progress: Adding input_6 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_6
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_all [altera_avalon_pio 14.1]
Progress: Parameterizing module output_all
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: calculator_final.input_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:\calculator_final --output-directory=D:\calculator_final\calculator_final\synthesis --file-set=QUARTUS_SYNTH --report-file=html:D:\calculator_final\calculator_final\calculator_final.html --report-file=sopcinfo:D:\calculator_final\calculator_final.sopcinfo --report-file=cmp:D:\calculator_final\calculator_final\calculator_final.cmp --report-file=qip:D:\calculator_final\calculator_final\synthesis\calculator_final.qip --report-file=svd:D:\calculator_final\calculator_final\synthesis\calculator_final.svd --report-file=regmap:D:\calculator_final\calculator_final\synthesis\calculator_final.regmap --report-file=xml:D:\calculator_final\calculator_final\calculator_final.xml --report-file=debuginfo:D:\calculator_final\calculator_final\synthesis\calculator_final.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:\calculator_final\calculator_final.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading calculator_final/calculator_final.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding input_1 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_1
Progress: Adding input_2 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_2
Progress: Adding input_3 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_3
Progress: Adding input_4 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_4
Progress: Adding input_5 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_5
Progress: Adding input_6 [altera_avalon_pio 14.1]
Progress: Parameterizing module input_6
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_all [altera_avalon_pio 14.1]
Progress: Parameterizing module output_all
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: calculator_final.input_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final.input_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: calculator_final: Generating calculator_final "calculator_final" for QUARTUS_SYNTH
Info: input_1: Starting RTL generation for module 'calculator_final_input_1'
Info: input_1:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=calculator_final_input_1 --dir=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0001_input_1_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0001_input_1_gen//calculator_final_input_1_component_configuration.pl  --do_build_sim=0  ]
Info: input_1: Done RTL generation for module 'calculator_final_input_1'
Info: input_1: "calculator_final" instantiated altera_avalon_pio "input_1"
Info: input_3: Starting RTL generation for module 'calculator_final_input_3'
Info: input_3:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=calculator_final_input_3 --dir=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0002_input_3_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0002_input_3_gen//calculator_final_input_3_component_configuration.pl  --do_build_sim=0  ]
Info: input_3: Done RTL generation for module 'calculator_final_input_3'
Info: input_3: "calculator_final" instantiated altera_avalon_pio "input_3"
Info: jtag_uart_0: Starting RTL generation for module 'calculator_final_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=calculator_final_jtag_uart_0 --dir=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0003_jtag_uart_0_gen//calculator_final_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'calculator_final_jtag_uart_0'
Info: jtag_uart_0: "calculator_final" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "calculator_final" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'calculator_final_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=calculator_final_onchip_memory2_0 --dir=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0004_onchip_memory2_0_gen//calculator_final_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'calculator_final_onchip_memory2_0'
Info: onchip_memory2_0: "calculator_final" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: output_all: Starting RTL generation for module 'calculator_final_output_all'
Info: output_all:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=calculator_final_output_all --dir=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0005_output_all_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0005_output_all_gen//calculator_final_output_all_component_configuration.pl  --do_build_sim=0  ]
Info: output_all: Done RTL generation for module 'calculator_final_output_all'
Info: output_all: "calculator_final" instantiated altera_avalon_pio "output_all"
Info: mm_interconnect_0: "calculator_final" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "calculator_final" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "calculator_final" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'calculator_final_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=calculator_final_nios2_gen2_0_cpu --dir=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/umer_/AppData/Local/Temp/alt8242_8854525353837497489.dir/0008_cpu_gen//calculator_final_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.12.12 11:49:15 (*) Starting Nios II generation
Info: cpu: # 2019.12.12 11:49:15 (*)   Checking for plaintext license.
Info: cpu: # 2019.12.12 11:49:16 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: cpu: # 2019.12.12 11:49:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.12.12 11:49:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.12.12 11:49:16 (*)   Plaintext license not found.
Info: cpu: # 2019.12.12 11:49:16 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.12.12 11:49:18 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: cpu: # 2019.12.12 11:49:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.12.12 11:49:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.12.12 11:49:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.12.12 11:49:18 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.12.12 11:49:18 (*)   Creating all objects for CPU
Info: cpu: # 2019.12.12 11:49:18 (*)     Testbench
Info: cpu: # 2019.12.12 11:49:18 (*)     Instruction decoding
Info: cpu: # 2019.12.12 11:49:18 (*)       Instruction fields
Info: cpu: # 2019.12.12 11:49:18 (*)       Instruction decodes
Info: cpu: # 2019.12.12 11:49:18 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.12.12 11:49:18 (*)       Instruction controls
Info: cpu: # 2019.12.12 11:49:18 (*)     Pipeline frontend
Info: cpu: # 2019.12.12 11:49:19 (*)     Pipeline backend
Info: cpu: # 2019.12.12 11:49:21 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.12.12 11:49:23 (*)   Creating encrypted RTL
Info: cpu: # 2019.12.12 11:49:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'calculator_final_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/calculator_final/calculator_final/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/calculator_final/calculator_final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/calculator_final/calculator_final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/calculator_final/calculator_final/synthesis/submodules/altera_merlin_arbitrator.sv
Info: calculator_final: Done "calculator_final" with 29 modules, 50 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
