Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 19:56:47 2022
| Host         : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   132 |
|    Minimum number of control sets                        |   132 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   132 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           71 |
| No           | No                    | Yes                    |              96 |           40 |
| No           | Yes                   | No                     |             111 |           58 |
| Yes          | No                    | No                     |             145 |           76 |
| Yes          | No                    | Yes                    |            1220 |          443 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                  Enable Signal                  |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  U8/inst/clkdiv_BUFG[9]             |                                                 |                                                   |                1 |              1 |         1.00 |
|  U8/inst/clkdiv_BUFG[9]             |                                                 | U9/inst/rst                                       |                1 |              1 |         1.00 |
|  U8/inst/clkdiv_BUFG[6]             |                                                 |                                                   |                1 |              1 |         1.00 |
|  U8/inst/clkdiv_BUFG[11]            |                                                 |                                                   |                1 |              1 |         1.00 |
|  U8/inst/clkdiv_BUFG[11]            |                                                 | U9/inst/rst                                       |                1 |              1 |         1.00 |
| ~clk_100mhz_IBUF_BUFG               |                                                 |                                                   |                2 |              2 |         1.00 |
|  U8/inst/clkdiv_BUFG[6]             |                                                 | U9/inst/rst                                       |                1 |              2 |         2.00 |
| ~U8/inst/Clk_CPU_BUFG               |                                                 |                                                   |                2 |              3 |         1.50 |
|  U1/ctrl/ALU_Control_reg[3]_i_2_n_2 |                                                 |                                                   |                2 |              4 |         2.00 |
| ~clk_100mhz_IBUF_BUFG               | U7/inst/LED_P2S/shift_count[3]_i_1_n_0          | U9/inst/rst                                       |                2 |              4 |         2.00 |
| ~clk_100mhz_IBUF_BUFG               |                                                 | U9/inst/rst                                       |                1 |              4 |         4.00 |
|  U1/datapath/Regs/bbstub_spo[12][0] |                                                 | U4/inst/data_ram_we                               |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG               | U6/inst/M2/shift_count[5]_i_1_n_0               | U9/inst/rst                                       |                2 |              6 |         3.00 |
| ~U8/inst/Clk_CPU_BUFG               | U10/inst/counter_Ctrl                           | U9/inst/rst                                       |                3 |              6 |         2.00 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[8]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[6]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[7]_4  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[6]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[6]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[6]_4  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[7]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[6]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[6]_5  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[7]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[7]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[7]_5  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_10 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_22 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_23 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_25 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_4  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_6  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_7  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_8  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_9  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_26 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_13 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_30 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_31 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_18 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[11]_2 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[11]_4 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[11]_6 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_12 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_17 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_19 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_15 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_24 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_28 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[10]_3 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[11]_8 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_16 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[11]_7 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_29 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[10]_1 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[10]_0 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_11 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[11]_3 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[11]_5 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_20 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_27 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_5  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_14 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_1  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[3]_21 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[10]_2 |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[9]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[9]_4  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[9]_1  |                                                   |                3 |             10 |         3.33 |
|  U8/inst/clkdiv_BUFG[1]             | U11/inst__0/vga_controller/v_count              | U9/inst/rst                                       |                4 |             10 |         2.50 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[9]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[9]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[8]_0  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[7]_3  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[8]_2  |                                                   |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG               | U11/inst__0/vga_debugger/display_addr_reg[8]_1  |                                                   |                3 |             10 |         3.33 |
|  U8/inst/clkdiv_BUFG[1]             |                                                 | U9/inst/rst                                       |                7 |             12 |         1.71 |
| ~clk_100mhz_IBUF_BUFG               | U7/inst/LED_P2S/buffer[0]_i_1_n_0               |                                                   |                3 |             16 |         5.33 |
|  clk_100mhz_IBUF_BUFG               | U9/inst/pulse_out[3]_i_2_n_0                    |                                                   |                5 |             17 |         3.40 |
|  clk_100mhz_IBUF_BUFG               | U4/inst/GPIOf0000000_we                         | U9/inst/rst                                       |                4 |             18 |         4.50 |
|  clk_100mhz_IBUF_BUFG               |                                                 | U11/inst__0/vga_debugger/display_addr[11]_i_1_n_0 |                8 |             25 |         3.12 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[16][31]_i_1_n_2       | U9/inst/rst                                       |               12 |             32 |         2.67 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[17][31]_i_1_n_2       | U9/inst/rst                                       |                8 |             32 |         4.00 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[18][31]_i_1_n_2       | U9/inst/rst                                       |               10 |             32 |         3.20 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[10][31]_i_1_n_2       | U9/inst/rst                                       |               14 |             32 |         2.29 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[19][31]_i_1_n_2       | U9/inst/rst                                       |               12 |             32 |         2.67 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[11][31]_i_1_n_2       | U9/inst/rst                                       |                9 |             32 |         3.56 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[12][31]_i_1_n_2       | U9/inst/rst                                       |               11 |             32 |         2.91 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[13][31]_i_1_n_2       | U9/inst/rst                                       |               11 |             32 |         2.91 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[14][31]_i_1_n_2       | U9/inst/rst                                       |               14 |             32 |         2.29 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[1][31]_i_1_n_2        | U9/inst/rst                                       |                8 |             32 |         4.00 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[9][31]_i_1_n_2        | U9/inst/rst                                       |               18 |             32 |         1.78 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[20][31]_i_1_n_2       | U9/inst/rst                                       |               10 |             32 |         3.20 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[2][31]_i_1_n_2        | U9/inst/rst                                       |               11 |             32 |         2.91 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[8][31]_i_1_n_2        | U9/inst/rst                                       |               12 |             32 |         2.67 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[31][31]_i_1_n_2       | U9/inst/rst                                       |               14 |             32 |         2.29 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[6][31]_i_1_n_2        | U9/inst/rst                                       |               10 |             32 |         3.20 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[29][31]_i_1_n_2       | U9/inst/rst                                       |               14 |             32 |         2.29 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[5][31]_i_1_n_2        | U9/inst/rst                                       |               11 |             32 |         2.91 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[21][31]_i_1_n_2       | U9/inst/rst                                       |               10 |             32 |         3.20 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[23][31]_i_1_n_2       | U9/inst/rst                                       |               11 |             32 |         2.91 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[22][31]_i_1_n_2       | U9/inst/rst                                       |               10 |             32 |         3.20 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[25][31]_i_1_n_2       | U9/inst/rst                                       |               15 |             32 |         2.13 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[28][31]_i_1_n_2       | U9/inst/rst                                       |               15 |             32 |         2.13 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[7][31]_i_1_n_2        | U9/inst/rst                                       |                9 |             32 |         3.56 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[24][31]_i_1_n_2       | U9/inst/rst                                       |               13 |             32 |         2.46 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[27][31]_i_1_n_2       | U9/inst/rst                                       |               13 |             32 |         2.46 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[26][31]_i_1_n_2       | U9/inst/rst                                       |               11 |             32 |         2.91 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[30][31]_i_1_n_2       | U9/inst/rst                                       |               17 |             32 |         1.88 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[4][31]_i_1_n_2        | U9/inst/rst                                       |               10 |             32 |         3.20 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[3][31]_i_1_n_2        | U9/inst/rst                                       |                9 |             32 |         3.56 |
|  clk_100mhz_IBUF_BUFG               | U9/inst/rst_counter[0]_i_1_n_0                  | U9/inst/counter[0]_i_1_n_0                        |                8 |             32 |         4.00 |
| ~U8/inst/Clk_CPU_BUFG               | U10/inst/counter2_Lock                          | U9/inst/rst                                       |               10 |             32 |         3.20 |
|  clk_100mhz_IBUF_BUFG               | U9/inst/sel                                     | U9/inst/counter[0]_i_1_n_0                        |                8 |             32 |         4.00 |
| ~U8/inst/Clk_CPU_BUFG               | U10/inst/counter0_Lock                          | U9/inst/rst                                       |               11 |             32 |         2.91 |
| ~U8/inst/Clk_CPU_BUFG               | U10/inst/counter1_Lock                          | U9/inst/rst                                       |               13 |             32 |         2.46 |
|  n_1_1715_BUFG                      |                                                 |                                                   |               23 |             32 |         1.39 |
|  n_0_1604_BUFG                      |                                                 |                                                   |               18 |             32 |         1.78 |
|  U8/inst/Clk_CPU_BUFG               |                                                 | U9/inst/rst                                       |               22 |             32 |         1.45 |
|  Uclk/inst/clkdiv_BUFG[17]          |                                                 |                                                   |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG               |                                                 |                                                   |               13 |             32 |         2.46 |
|  U8/inst/clkdiv_BUFG[6]             | U10/inst/counter0[31]                           | U9/inst/rst                                       |               11 |             32 |         2.91 |
|  U8/inst/Clk_CPU_BUFG               | U1/datapath/Regs/register[15][31]_i_1_n_2       | U9/inst/rst                                       |               13 |             32 |         2.46 |
|  U8/inst/clkdiv_BUFG[9]             | U10/inst/counter1[32]_i_1_n_0                   | U9/inst/rst                                       |               11 |             33 |         3.00 |
|  U8/inst/clkdiv_BUFG[11]            | U10/inst/counter2[32]_i_1_n_0                   | U9/inst/rst                                       |               11 |             33 |         3.00 |
| ~U8/inst/Clk_CPU_BUFG               | U4/inst/GPIOe0000000_we                         |                                                   |               36 |             48 |         1.33 |
|  clk_100mhz_IBUF_BUFG               |                                                 | U9/inst/rst                                       |               14 |             56 |         4.00 |
|  clk_100mhz_IBUF_BUFG               | U6/inst/M2/buffer[0]_i_1_n_0                    |                                                   |               32 |             64 |         2.00 |
|  datapath/u_int/mtvec               |                                                 | U9/inst/rst                                       |               42 |             70 |         1.67 |
+-------------------------------------+-------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


