{"vcs1":{"timestamp_begin":1684263782.673420186, "rt":1.30, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684263784.068342231, "rt":1.18, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684263785.318323354, "rt":0.46, "ut":0.23, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263782.019062677}
{"VCS_COMP_START_TIME": 1684263782.019062677}
{"VCS_COMP_END_TIME": 1684263787.326285549}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211888}}
