{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761334721958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761334721958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 15:38:41 2025 " "Processing started: Fri Oct 24 15:38:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761334721958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334721958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV321_RISC_V -c RV321_RISC_V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV321_RISC_V -c RV321_RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334721958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761334722097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761334722097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_write Reg_write topmodule.sv(21) " "Verilog HDL Declaration information at topmodule.sv(21): object \"reg_write\" differs only in case from object \"Reg_write\" in the same scope" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761334726362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761334726363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../rtl/data_mem.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761334726363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761334726363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../rtl/inst_mem.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/inst_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761334726364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761334726389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_control topmodule.sv(24) " "Verilog HDL or VHDL warning at topmodule.sv(24): object \"alu_control\" assigned a value but never read" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761334726389 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_address topmodule.sv(71) " "Verilog HDL Always Construct warning at topmodule.sv(71): inferring latch(es) for variable \"inst_address\", which holds its previous value in one or more paths through the always construct" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761334726390 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_address topmodule.sv(71) " "Verilog HDL Always Construct warning at topmodule.sv(71): inferring latch(es) for variable \"data_address\", which holds its previous value in one or more paths through the always construct" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761334726390 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write topmodule.sv(71) " "Verilog HDL Always Construct warning at topmodule.sv(71): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761334726390 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_write topmodule.sv(71) " "Verilog HDL Always Construct warning at topmodule.sv(71): inferring latch(es) for variable \"data_write\", which holds its previous value in one or more paths through the always construct" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761334726390 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[0\] topmodule.sv(71) " "Inferred latch for \"data_write\[0\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[1\] topmodule.sv(71) " "Inferred latch for \"data_write\[1\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[2\] topmodule.sv(71) " "Inferred latch for \"data_write\[2\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[3\] topmodule.sv(71) " "Inferred latch for \"data_write\[3\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[4\] topmodule.sv(71) " "Inferred latch for \"data_write\[4\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[5\] topmodule.sv(71) " "Inferred latch for \"data_write\[5\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[6\] topmodule.sv(71) " "Inferred latch for \"data_write\[6\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[7\] topmodule.sv(71) " "Inferred latch for \"data_write\[7\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[8\] topmodule.sv(71) " "Inferred latch for \"data_write\[8\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[9\] topmodule.sv(71) " "Inferred latch for \"data_write\[9\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[10\] topmodule.sv(71) " "Inferred latch for \"data_write\[10\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[11\] topmodule.sv(71) " "Inferred latch for \"data_write\[11\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[12\] topmodule.sv(71) " "Inferred latch for \"data_write\[12\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[13\] topmodule.sv(71) " "Inferred latch for \"data_write\[13\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[14\] topmodule.sv(71) " "Inferred latch for \"data_write\[14\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[15\] topmodule.sv(71) " "Inferred latch for \"data_write\[15\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[16\] topmodule.sv(71) " "Inferred latch for \"data_write\[16\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[17\] topmodule.sv(71) " "Inferred latch for \"data_write\[17\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[18\] topmodule.sv(71) " "Inferred latch for \"data_write\[18\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[19\] topmodule.sv(71) " "Inferred latch for \"data_write\[19\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[20\] topmodule.sv(71) " "Inferred latch for \"data_write\[20\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726391 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[21\] topmodule.sv(71) " "Inferred latch for \"data_write\[21\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[22\] topmodule.sv(71) " "Inferred latch for \"data_write\[22\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[23\] topmodule.sv(71) " "Inferred latch for \"data_write\[23\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[24\] topmodule.sv(71) " "Inferred latch for \"data_write\[24\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[25\] topmodule.sv(71) " "Inferred latch for \"data_write\[25\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[26\] topmodule.sv(71) " "Inferred latch for \"data_write\[26\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[27\] topmodule.sv(71) " "Inferred latch for \"data_write\[27\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[28\] topmodule.sv(71) " "Inferred latch for \"data_write\[28\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[29\] topmodule.sv(71) " "Inferred latch for \"data_write\[29\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[30\] topmodule.sv(71) " "Inferred latch for \"data_write\[30\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write\[31\] topmodule.sv(71) " "Inferred latch for \"data_write\[31\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[0\] topmodule.sv(71) " "Inferred latch for \"reg_write\[0\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[1\] topmodule.sv(71) " "Inferred latch for \"reg_write\[1\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[2\] topmodule.sv(71) " "Inferred latch for \"reg_write\[2\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[3\] topmodule.sv(71) " "Inferred latch for \"reg_write\[3\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[4\] topmodule.sv(71) " "Inferred latch for \"reg_write\[4\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[5\] topmodule.sv(71) " "Inferred latch for \"reg_write\[5\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[6\] topmodule.sv(71) " "Inferred latch for \"reg_write\[6\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[7\] topmodule.sv(71) " "Inferred latch for \"reg_write\[7\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[8\] topmodule.sv(71) " "Inferred latch for \"reg_write\[8\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[9\] topmodule.sv(71) " "Inferred latch for \"reg_write\[9\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[10\] topmodule.sv(71) " "Inferred latch for \"reg_write\[10\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[11\] topmodule.sv(71) " "Inferred latch for \"reg_write\[11\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[12\] topmodule.sv(71) " "Inferred latch for \"reg_write\[12\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[13\] topmodule.sv(71) " "Inferred latch for \"reg_write\[13\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[14\] topmodule.sv(71) " "Inferred latch for \"reg_write\[14\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[15\] topmodule.sv(71) " "Inferred latch for \"reg_write\[15\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[16\] topmodule.sv(71) " "Inferred latch for \"reg_write\[16\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[17\] topmodule.sv(71) " "Inferred latch for \"reg_write\[17\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[18\] topmodule.sv(71) " "Inferred latch for \"reg_write\[18\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[19\] topmodule.sv(71) " "Inferred latch for \"reg_write\[19\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[20\] topmodule.sv(71) " "Inferred latch for \"reg_write\[20\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[21\] topmodule.sv(71) " "Inferred latch for \"reg_write\[21\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[22\] topmodule.sv(71) " "Inferred latch for \"reg_write\[22\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[23\] topmodule.sv(71) " "Inferred latch for \"reg_write\[23\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[24\] topmodule.sv(71) " "Inferred latch for \"reg_write\[24\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[25\] topmodule.sv(71) " "Inferred latch for \"reg_write\[25\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[26\] topmodule.sv(71) " "Inferred latch for \"reg_write\[26\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[27\] topmodule.sv(71) " "Inferred latch for \"reg_write\[27\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[28\] topmodule.sv(71) " "Inferred latch for \"reg_write\[28\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[29\] topmodule.sv(71) " "Inferred latch for \"reg_write\[29\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[30\] topmodule.sv(71) " "Inferred latch for \"reg_write\[30\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write\[31\] topmodule.sv(71) " "Inferred latch for \"reg_write\[31\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726392 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[0\] topmodule.sv(71) " "Inferred latch for \"data_address\[0\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[1\] topmodule.sv(71) " "Inferred latch for \"data_address\[1\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[2\] topmodule.sv(71) " "Inferred latch for \"data_address\[2\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[3\] topmodule.sv(71) " "Inferred latch for \"data_address\[3\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[4\] topmodule.sv(71) " "Inferred latch for \"data_address\[4\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[5\] topmodule.sv(71) " "Inferred latch for \"data_address\[5\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[6\] topmodule.sv(71) " "Inferred latch for \"data_address\[6\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[7\] topmodule.sv(71) " "Inferred latch for \"data_address\[7\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[8\] topmodule.sv(71) " "Inferred latch for \"data_address\[8\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[9\] topmodule.sv(71) " "Inferred latch for \"data_address\[9\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[10\] topmodule.sv(71) " "Inferred latch for \"data_address\[10\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[11\] topmodule.sv(71) " "Inferred latch for \"data_address\[11\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[12\] topmodule.sv(71) " "Inferred latch for \"data_address\[12\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[13\] topmodule.sv(71) " "Inferred latch for \"data_address\[13\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[14\] topmodule.sv(71) " "Inferred latch for \"data_address\[14\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[15\] topmodule.sv(71) " "Inferred latch for \"data_address\[15\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[16\] topmodule.sv(71) " "Inferred latch for \"data_address\[16\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[17\] topmodule.sv(71) " "Inferred latch for \"data_address\[17\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[18\] topmodule.sv(71) " "Inferred latch for \"data_address\[18\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[19\] topmodule.sv(71) " "Inferred latch for \"data_address\[19\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[20\] topmodule.sv(71) " "Inferred latch for \"data_address\[20\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[21\] topmodule.sv(71) " "Inferred latch for \"data_address\[21\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[22\] topmodule.sv(71) " "Inferred latch for \"data_address\[22\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[23\] topmodule.sv(71) " "Inferred latch for \"data_address\[23\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[24\] topmodule.sv(71) " "Inferred latch for \"data_address\[24\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[25\] topmodule.sv(71) " "Inferred latch for \"data_address\[25\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[26\] topmodule.sv(71) " "Inferred latch for \"data_address\[26\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[27\] topmodule.sv(71) " "Inferred latch for \"data_address\[27\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[28\] topmodule.sv(71) " "Inferred latch for \"data_address\[28\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[29\] topmodule.sv(71) " "Inferred latch for \"data_address\[29\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[30\] topmodule.sv(71) " "Inferred latch for \"data_address\[30\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_address\[31\] topmodule.sv(71) " "Inferred latch for \"data_address\[31\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[0\] topmodule.sv(71) " "Inferred latch for \"inst_address\[0\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[1\] topmodule.sv(71) " "Inferred latch for \"inst_address\[1\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[2\] topmodule.sv(71) " "Inferred latch for \"inst_address\[2\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[3\] topmodule.sv(71) " "Inferred latch for \"inst_address\[3\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[4\] topmodule.sv(71) " "Inferred latch for \"inst_address\[4\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[5\] topmodule.sv(71) " "Inferred latch for \"inst_address\[5\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[6\] topmodule.sv(71) " "Inferred latch for \"inst_address\[6\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[7\] topmodule.sv(71) " "Inferred latch for \"inst_address\[7\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[8\] topmodule.sv(71) " "Inferred latch for \"inst_address\[8\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[9\] topmodule.sv(71) " "Inferred latch for \"inst_address\[9\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[10\] topmodule.sv(71) " "Inferred latch for \"inst_address\[10\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[11\] topmodule.sv(71) " "Inferred latch for \"inst_address\[11\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726393 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[12\] topmodule.sv(71) " "Inferred latch for \"inst_address\[12\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[13\] topmodule.sv(71) " "Inferred latch for \"inst_address\[13\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[14\] topmodule.sv(71) " "Inferred latch for \"inst_address\[14\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[15\] topmodule.sv(71) " "Inferred latch for \"inst_address\[15\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[16\] topmodule.sv(71) " "Inferred latch for \"inst_address\[16\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[17\] topmodule.sv(71) " "Inferred latch for \"inst_address\[17\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[18\] topmodule.sv(71) " "Inferred latch for \"inst_address\[18\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[19\] topmodule.sv(71) " "Inferred latch for \"inst_address\[19\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[20\] topmodule.sv(71) " "Inferred latch for \"inst_address\[20\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[21\] topmodule.sv(71) " "Inferred latch for \"inst_address\[21\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[22\] topmodule.sv(71) " "Inferred latch for \"inst_address\[22\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[23\] topmodule.sv(71) " "Inferred latch for \"inst_address\[23\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[24\] topmodule.sv(71) " "Inferred latch for \"inst_address\[24\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[25\] topmodule.sv(71) " "Inferred latch for \"inst_address\[25\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[26\] topmodule.sv(71) " "Inferred latch for \"inst_address\[26\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[27\] topmodule.sv(71) " "Inferred latch for \"inst_address\[27\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[28\] topmodule.sv(71) " "Inferred latch for \"inst_address\[28\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[29\] topmodule.sv(71) " "Inferred latch for \"inst_address\[29\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[30\] topmodule.sv(71) " "Inferred latch for \"inst_address\[30\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[31\] topmodule.sv(71) " "Inferred latch for \"inst_address\[31\]\" at topmodule.sv(71)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726394 "|topmodule"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/justinshin/RV321_RISC_V/rtl/immGen.sv 1 1 " "Using design file /home/justinshin/RV321_RISC_V/rtl/immGen.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/immGen.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761334726402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1761334726402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:immediate_unit " "Elaborating entity \"immGen\" for hierarchy \"immGen:immediate_unit\"" {  } { { "topmodule.sv" "immediate_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761334726402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:datamemory_unit " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:datamemory_unit\"" {  } { { "topmodule.sv" "datamemory_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761334726403 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data data_mem.sv(14) " "Output port \"read_data\" at data_mem.sv(14) has no driver" {  } { { "../rtl/data_mem.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/data_mem.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761334726403 "|topmodule|data_mem:datamemory_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:instruct_unit " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:instruct_unit\"" {  } { { "topmodule.sv" "instruct_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761334726403 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "inst_data inst_mem.sv(13) " "Output port \"inst_data\" at inst_mem.sv(13) has no driver" {  } { { "../rtl/inst_mem.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/inst_mem.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761334726403 "|topmodule|inst_mem:instruct_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:register_unit " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:register_unit\"" {  } { { "topmodule.sv" "register_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761334726404 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data1 reg_file.sv(17) " "Output port \"read_data1\" at reg_file.sv(17) has no driver" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761334726404 "|topmodule|reg_file:register_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data2 reg_file.sv(19) " "Output port \"read_data2\" at reg_file.sv(19) has no driver" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1761334726404 "|topmodule|reg_file:register_unit"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV321_RISC_V 24 " "Ignored 24 assignments for entity \"RV321_RISC_V\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity RV321_RISC_V -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761334726637 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1761334726637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/justinshin/RV321_RISC_V/syn/output_files/RV321_RISC_V.map.smsg " "Generated suppressed messages file /home/justinshin/RV321_RISC_V/syn/output_files/RV321_RISC_V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761334726684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761334726684 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761334726712 "|topmodule|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761334726712 "|topmodule|resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761334726712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761334726713 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761334726713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761334726713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "961 " "Peak virtual memory: 961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761334726717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 15:38:46 2025 " "Processing ended: Fri Oct 24 15:38:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761334726717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761334726717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761334726717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761334726717 ""}
