INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/grayCounter/grayCounter.srcs/sources_1/new/gcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcounter
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/carl/fpga/grayCounter/grayCounter.srcs/sources_1/new/gcounter.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/grayCounter/grayCounter.srcs/sim_1/new/gcounter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcounter_sim
