library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity de2-115-combinationalLogicDesign is port (
	SW : in std_logic_vector(17 downto 0);
	LEDG : out std_logic_vector(7 downto 0));
end de2-115-combinationalLogicDesign;

architecture topLevel of de2-115-combinationalLogicDesign is
begin
	LEDG(0) <= SW(2) XOR SW(1);

end topLevel;