

================================================================
== Vitis HLS Report for 'input_layer_Pipeline_WEIGHTS_LOOP_0'
================================================================
* Date:           Tue Nov 26 16:00:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65541|  20.000 ns|  0.655 ms|    2|  65541|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_0  |        0|    65539|         6|          1|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    320|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     165|     70|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     284|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    2|     449|    476|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+-----+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+-------------------+---------+----+-----+----+-----+
    |mul_32s_8s_40_2_1_U39  |mul_32s_8s_40_2_1  |        0|   2|  165|  50|    0|
    |mux_4_2_32_1_1_U40     |mux_4_2_32_1_1     |        0|   0|    0|  20|    0|
    +-----------------------+-------------------+---------+----+-----+----+-----+
    |Total                  |                   |        0|   2|  165|  70|    0|
    +-----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R  |        8|  0|   0|    0|  11312|    8|     1|        90496|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                                         |        8|  0|   0|    0|  11312|    8|     1|        90496|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_179_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln71_1_fu_235_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln71_fu_222_p2       |         +|   0|  0|  46|          39|          39|
    |and_ln71_1_fu_300_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln71_fu_276_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln69_fu_170_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln71_1_fu_288_p2    |      icmp|   0|  0|  30|          23|           2|
    |icmp_ln71_fu_258_p2      |      icmp|   0|  0|  30|          23|           1|
    |or_ln71_1_fu_294_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln71_2_fu_314_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln71_fu_264_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln71_1_fu_320_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln71_fu_306_p3    |    select|   0|  0|  17|           1|          15|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln71_1_fu_282_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln71_fu_270_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 320|         239|         165|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   16|         32|
    |empty_fu_74              |   9|          2|   16|         32|
    |weight_index_fu_78       |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   99|        198|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |WEIGHTS_load_reg_395              |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_fu_74                       |  16|   0|   16|          0|
    |icmp_ln69_reg_376                 |   1|   0|    1|          0|
    |select_ln71_1_reg_420             |  16|   0|   16|          0|
    |tmp_2_reg_390                     |  32|   0|   32|          0|
    |trunc_ln71_1_reg_410              |  39|   0|   39|          0|
    |trunc_ln71_2_reg_415              |  16|   0|   16|          0|
    |trunc_ln71_reg_380                |   2|   0|    2|          0|
    |weight_index_fu_78                |  64|   0|   64|          0|
    |zext_ln69_1_cast_reg_371          |  14|   0|   64|         50|
    |icmp_ln69_reg_376                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 284|  32|  271|         50|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|zext_ln69                |   in|   14|     ap_none|                            zext_ln69|        scalar|
|NEURONS_MEMBRANE_load_1  |   in|   16|     ap_none|              NEURONS_MEMBRANE_load_1|        scalar|
|zext_ln69_1              |   in|   14|     ap_none|                          zext_ln69_1|        scalar|
|p_read                   |   in|   32|     ap_none|                               p_read|        scalar|
|p_read1                  |   in|   32|     ap_none|                              p_read1|        scalar|
|p_read2                  |   in|   32|     ap_none|                              p_read2|        scalar|
|p_read3                  |   in|   32|     ap_none|                              p_read3|        scalar|
|p_out                    |  out|   16|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld             |  out|    1|      ap_vld|                                p_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

