{
  "sha": "8bbb3ad806d19ab3f85052220440af46fbd2b81f",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OGJiYjNhZDgwNmQxOWFiM2Y4NTA1MjIyMDQ0MGFmNDZmYmQyYjgxZg==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-06-25T07:29:29Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-06-25T07:29:29Z"
    },
    "message": "x86: operand sizing prefixes can disambiguate insns\n\nUse of an explicit data size or REX.W prefix is sufficient indication of\nthe intended operation when operand size can't be derived from suffix or\nregister operands. Avoid the ambiguity warning and make in particular\nimmediate handling (sizing) cope with explicitly specified prefixes.\n\nExtending/reusing the noreg16 test made me notice a few cases of\nunintentional 32-bit addressing, which gets corrected at the same time.",
    "tree": {
      "sha": "040003b72def422825a87bdb7c843c1795f90a34",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/040003b72def422825a87bdb7c843c1795f90a34"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/8bbb3ad806d19ab3f85052220440af46fbd2b81f",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8bbb3ad806d19ab3f85052220440af46fbd2b81f",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/8bbb3ad806d19ab3f85052220440af46fbd2b81f",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8bbb3ad806d19ab3f85052220440af46fbd2b81f/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "589958d6ff391321f081228368ec6096bfad0e09",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/589958d6ff391321f081228368ec6096bfad0e09",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/589958d6ff391321f081228368ec6096bfad0e09"
    }
  ],
  "stats": {
    "total": 1640,
    "additions": 1193,
    "deletions": 447
  },
  "files": [
    {
      "sha": "12a593bbb0198cd431e5e0bcc1959362127fb0bc",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -1,3 +1,23 @@\n+2020-06-25  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* config/tc-i386.c (process_suffix): Skip ambiguous operand size\n+\tdiagnostic when there is a sizing prefix.  Switch to word/dword/\n+\tqword encoding when there is a sizing prefix and no (explicit or\n+\tderived) suffix.\n+\t(update_imm): Handle presence of a sizing prefix.\n+\t* testsuite/gas/i386/noreg16-data32.d,\n+\ttestsuite/gas/i386/noreg32-data16.d,\n+\ttestsuite/gas/i386/noreg32-data16.e,\n+\ttestsuite/gas/i386/noreg64-data16.d,\n+\ttestsuite/gas/i386/noreg64-data16.e,\n+\ttestsuite/gas/i386/noreg64-rex64.d: New.\n+\t* testsuite/gas/i386/i386.exp: Run new tests.\n+\t* testsuite/gas/i386/noreg32.s, testsuite/gas/i386/noreg64.s:\n+\tIntroduce and use pfx* macros.\n+\t* testsuite/gas/i386/noreg16.s: Likewise. Replace 32-bit\n+\taddressing.\n+\t* testsuite/gas/i386/noreg16.d: Adjust expectations.\n+\n 2020-06-25  Jan Beulich  <jbeulich@suse.com>\n \n \t* testsuite/gas/i386/avx-16bit.d,"
    },
    {
      "sha": "66da7199c08422fc78410c1942a9aadb06e10491",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 24,
      "deletions": 0,
      "changes": 24,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -6873,6 +6873,8 @@ process_suffix (void)\n \t      && !i.tm.opcode_modifier.no_lsuf\n \t      && !i.tm.opcode_modifier.no_qsuf))\n       && i.tm.opcode_modifier.mnemonicsize != IGNORESIZE\n+      /* Explicit sizing prefixes are assumed to disambiguate insns.  */\n+      && !i.prefix[DATA_PREFIX] && !(i.prefix[REX_PREFIX] & REX_W)\n       /* Accept FLDENV et al without suffix.  */\n       && (i.tm.opcode_modifier.no_ssuf || i.tm.opcode_modifier.floatmf))\n     {\n@@ -7072,6 +7074,23 @@ process_suffix (void)\n \ti.rex |= REX_W;\n \n       break;\n+\n+    case 0:\n+      /* Select word/dword/qword operation with explict data sizing prefix\n+\t when there are no suitable register operands.  */\n+      if (i.tm.opcode_modifier.w\n+\t  && (i.prefix[DATA_PREFIX] || (i.prefix[REX_PREFIX] & REX_W))\n+\t  && (!i.reg_operands\n+\t      || (i.reg_operands == 1\n+\t\t      /* ShiftCount */\n+\t\t  && (i.tm.operand_types[0].bitfield.instance == RegC\n+\t\t      /* InOutPortReg */\n+\t\t      || i.tm.operand_types[0].bitfield.instance == RegD\n+\t\t      || i.tm.operand_types[1].bitfield.instance == RegD\n+\t\t      /* CRC32 */\n+\t\t      || i.tm.base_opcode == 0xf20f38f0))))\n+\ti.tm.base_opcode |= 1;\n+      break;\n     }\n \n   if (i.tm.opcode_modifier.addrprefixopreg)\n@@ -7373,6 +7392,11 @@ update_imm (unsigned int j)\n \t  else\n \t    overlap = imm32s;\n \t}\n+      else if (i.prefix[REX_PREFIX] & REX_W)\n+\toverlap = operand_type_and (overlap, imm32s);\n+      else if (i.prefix[DATA_PREFIX])\n+\toverlap = operand_type_and (overlap,\n+\t\t\t\t    flag_code != CODE_16BIT ? imm16 : imm32);\n       if (!operand_type_equal (&overlap, &imm8)\n \t  && !operand_type_equal (&overlap, &imm8s)\n \t  && !operand_type_equal (&overlap, &imm16)"
    },
    {
      "sha": "e567633f445aab10d64e6c528c37a8ab8d0b70cb",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -133,8 +133,10 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"nops-7\"\n     run_dump_test \"noreg16\"\n     run_list_test \"noreg16\"\n+    run_dump_test \"noreg16-data32\"\n     run_dump_test \"noreg32\"\n     run_list_test \"noreg32\"\n+    run_dump_test \"noreg32-data16\"\n     run_list_test \"movx16\" \"-I${srcdir}/$subdir -al\"\n     run_list_test \"movx32\" \"-al\"\n     run_dump_test \"addr16\"\n@@ -759,6 +761,8 @@ if [expr ([istarget \"i*86-*-*\"] || [istarget \"x86_64-*-*\"]) && [gas_64_check]] t\n     run_list_test \"x86-64-sysenter-amd\" \"-mamd64\"\n     run_dump_test \"noreg64\"\n     run_list_test \"noreg64\"\n+    run_dump_test \"noreg64-data16\"\n+    run_dump_test \"noreg64-rex64\"\n     run_dump_test \"noreg-intel64\"\n     run_list_test \"noreg-intel64\" \"-I${srcdir}/$subdir -mintel64\"\n     run_list_test \"movx64\" \"-al\""
    },
    {
      "sha": "ebb133bfedaf8736c1acb9cca57b685275fb9ccf",
      "filename": "gas/testsuite/gas/i386/noreg16-data32.d",
      "status": "added",
      "additions": 152,
      "deletions": 0,
      "changes": 152,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg16-data32.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg16-data32.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16-data32.d?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -0,0 +1,152 @@\n+#as: --defsym DATA32=1\n+#objdump: -dwMi8086\n+#name: 16-bit insns not sizeable through register operands w/ data32\n+#source: noreg16.s\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <noreg>:\n+ *[a-f0-9]+:\t66 83 17 01          \tadcl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 17 89 00 00 00 \tadcl   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 17 34 12 00 00 \tadcl   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 83 07 01          \taddl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 07 89 00 00 00 \taddl   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 07 34 12 00 00 \taddl   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 83 27 01          \tandl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 27 89 00 00 00 \tandl   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 27 34 12 00 00 \tandl   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 0f ba 27 01       \tbtl    \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 0f ba 3f 01       \tbtcl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 0f ba 37 01       \tbtrl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 0f ba 2f 01       \tbtsl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 ff 17             \tcalll  \\*\\(%bx\\)\n+ *[a-f0-9]+:\t66 83 3f 01          \tcmpl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 3f 89 00 00 00 \tcmpl   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 3f 34 12 00 00 \tcmpl   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 a7                \tcmpsl  %es:\\(%di\\),%ds:\\(%si\\)\n+ *[a-f0-9]+:\t66 a7                \tcmpsl  %es:\\(%di\\),%ds:\\(%si\\)\n+ *[a-f0-9]+:\t66 f2 0f 38 f1 07    \tcrc32l \\(%bx\\),%eax\n+ *[a-f0-9]+:\tf2 0f 2a 07          \tcvtsi2sd \\(%bx\\),%xmm0\n+ *[a-f0-9]+:\tf3 0f 2a 07          \tcvtsi2ss \\(%bx\\),%xmm0\n+ *[a-f0-9]+:\t66 ff 0f             \tdecl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 f7 37             \tdivl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 07             \tdata32 fadds \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 17             \tdata32 fcoms \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 1f             \tdata32 fcomps \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 37             \tdata32 fdivs \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 3f             \tdata32 fdivrs \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 07             \tdata32 fiadds \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 17             \tdata32 ficoms \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 1f             \tdata32 ficomps \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 37             \tdata32 fidivs \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 3f             \tdata32 fidivrs \\(%bx\\)\n+ *[a-f0-9]+:\t66 df 07             \tdata32 filds \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 0f             \tdata32 fimuls \\(%bx\\)\n+ *[a-f0-9]+:\t66 df 17             \tdata32 fists \\(%bx\\)\n+ *[a-f0-9]+:\t66 df 1f             \tdata32 fistps \\(%bx\\)\n+ *[a-f0-9]+:\t66 df 0f             \tdata32 fisttps \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 27             \tdata32 fisubs \\(%bx\\)\n+ *[a-f0-9]+:\t66 de 2f             \tdata32 fisubrs \\(%bx\\)\n+ *[a-f0-9]+:\t66 d9 07             \tdata32 flds \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 0f             \tdata32 fmuls \\(%bx\\)\n+ *[a-f0-9]+:\t66 d9 17             \tdata32 fsts \\(%bx\\)\n+ *[a-f0-9]+:\t66 d9 1f             \tdata32 fstps \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 27             \tdata32 fsubs \\(%bx\\)\n+ *[a-f0-9]+:\t66 d8 2f             \tdata32 fsubrs \\(%bx\\)\n+ *[a-f0-9]+:\t66 f7 3f             \tidivl  \\(%bx\\)\n+ *[a-f0-9]+:\t66 f7 2f             \timull  \\(%bx\\)\n+ *[a-f0-9]+:\t66 e5 00             \tin     \\$0x0,%eax\n+ *[a-f0-9]+:\t66 ed                \tin     \\(%dx\\),%eax\n+ *[a-f0-9]+:\t66 ff 07             \tincl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 6d                \tinsl   \\(%dx\\),%es:\\(%di\\)\n+ *[a-f0-9]+:\t66 6d                \tinsl   \\(%dx\\),%es:\\(%di\\)\n+ *[a-f0-9]+:\t66 ff 27             \tjmpl   \\*\\(%bx\\)\n+ *[a-f0-9]+:\t66 0f 01 17          \tlgdtl  \\(%bx\\)\n+ *[a-f0-9]+:\t66 0f 01 1f          \tlidtl  \\(%bx\\)\n+ *[a-f0-9]+:\t66 0f 00 17          \tdata32 lldt \\(%bx\\)\n+ *[a-f0-9]+:\t66 0f 01 37          \tdata32 lmsw \\(%bx\\)\n+ *[a-f0-9]+:\t66 ad                \tlods   %ds:\\(%si\\),%eax\n+ *[a-f0-9]+:\t66 ad                \tlods   %ds:\\(%si\\),%eax\n+ *[a-f0-9]+:\t66 0f 00 1f          \tdata32 ltr \\(%bx\\)\n+ *[a-f0-9]+:\t66 c7 07 12 00 00 00 \tmovl   \\$0x12,\\(%bx\\)\n+ *[a-f0-9]+:\t66 c7 07 34 12 00 00 \tmovl   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 8c 07             \tdata32 mov %es,\\(%bx\\)\n+ *[a-f0-9]+:\t66 8e 07             \tdata32 mov \\(%bx\\),%es\n+ *[a-f0-9]+:\t66 a5                \tmovsl  %ds:\\(%si\\),%es:\\(%di\\)\n+ *[a-f0-9]+:\t66 a5                \tmovsl  %ds:\\(%si\\),%es:\\(%di\\)\n+ *[a-f0-9]+:\t66 0f be 07          \tmovsbl \\(%bx\\),%eax\n+ *[a-f0-9]+:\t66 0f be 07          \tmovsbl \\(%bx\\),%eax\n+ *[a-f0-9]+:\t66 0f b6 07          \tmovzbl \\(%bx\\),%eax\n+ *[a-f0-9]+:\t66 0f b6 07          \tmovzbl \\(%bx\\),%eax\n+ *[a-f0-9]+:\t66 f7 27             \tmull   \\(%bx\\)\n+ *[a-f0-9]+:\t66 f7 1f             \tnegl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 0f 1f 07          \tnopl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 f7 17             \tnotl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 83 0f 01          \torl    \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 0f 89 00 00 00 \torl    \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 0f 34 12 00 00 \torl    \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 e7 00             \tout    %eax,\\$0x0\n+ *[a-f0-9]+:\t66 ef                \tout    %eax,\\(%dx\\)\n+ *[a-f0-9]+:\t66 6f                \toutsl  %ds:\\(%si\\),\\(%dx\\)\n+ *[a-f0-9]+:\t66 6f                \toutsl  %ds:\\(%si\\),\\(%dx\\)\n+ *[a-f0-9]+:\t66 8f 07             \tpopl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 07                \tpopl   %es\n+ *[a-f0-9]+:\tf3 0f ae 27          \tptwrite \\(%bx\\)\n+ *[a-f0-9]+:\t66 ff 37             \tpushl  \\(%bx\\)\n+ *[a-f0-9]+:\t66 06                \tpushl  %es\n+ *[a-f0-9]+:\t66 d1 17             \trcll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 17 02          \trcll   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 17             \trcll   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 17             \trcll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 1f             \trcrl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 1f 02          \trcrl   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 1f             \trcrl   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 1f             \trcrl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 07             \troll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 07 02          \troll   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 07             \troll   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 07             \troll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 0f             \trorl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 0f 02          \trorl   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 0f             \trorl   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 0f             \trorl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 83 1f 01          \tsbbl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 1f 89 00 00 00 \tsbbl   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 1f 34 12 00 00 \tsbbl   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 af                \tscas   %es:\\(%di\\),%eax\n+ *[a-f0-9]+:\t66 af                \tscas   %es:\\(%di\\),%eax\n+ *[a-f0-9]+:\t66 d1 27             \tshll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 27 02          \tshll   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 27             \tshll   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 27             \tshll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 3f             \tsarl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 3f 02          \tsarl   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 3f             \tsarl   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 3f             \tsarl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 27             \tshll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 27 02          \tshll   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 27             \tshll   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 27             \tshll   \\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 2f             \tshrl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 c1 2f 02          \tshrl   \\$0x2,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d3 2f             \tshrl   %cl,\\(%bx\\)\n+ *[a-f0-9]+:\t66 d1 2f             \tshrl   \\(%bx\\)\n+ *[a-f0-9]+:\t66 ab                \tstos   %eax,%es:\\(%di\\)\n+ *[a-f0-9]+:\t66 ab                \tstos   %eax,%es:\\(%di\\)\n+ *[a-f0-9]+:\t66 83 2f 01          \tsubl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 2f 89 00 00 00 \tsubl   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 2f 34 12 00 00 \tsubl   \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\t66 f7 07 89 00 00 00 \ttestl  \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 f7 07 34 12 00 00 \ttestl  \\$0x1234,\\(%bx\\)\n+ *[a-f0-9]+:\tc5 fb 2a 07          \tvcvtsi2sd \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 2a 07    \tvcvtsi2sd \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\tc5 fa 2a 07          \tvcvtsi2ss \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 2a 07    \tvcvtsi2ss \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 7b 07    \tvcvtusi2sd \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 7b 07    \tvcvtusi2ss \\(%bx\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t66 83 37 01          \txorl   \\$0x1,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 37 89 00 00 00 \txorl   \\$0x89,\\(%bx\\)\n+ *[a-f0-9]+:\t66 81 37 34 12 00 00 \txorl   \\$0x1234,\\(%bx\\)\n+#pass"
    },
    {
      "sha": "655b809dfd53f42d0db003deb4e894ee0e3f5cf5",
      "filename": "gas/testsuite/gas/i386/noreg16.d",
      "status": "modified",
      "additions": 7,
      "deletions": 7,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16.d?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -25,7 +25,7 @@ Disassembly of section .text:\n  *[a-f0-9]+:\t81 3f 89 00          \tcmpw   \\$0x89,\\(%bx\\)\n  *[a-f0-9]+:\t81 3f 34 12          \tcmpw   \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\ta7                   \tcmpsw  %es:\\(%di\\),%ds:\\(%si\\)\n- *[a-f0-9]+:\t67 a7                \tcmpsw  %es:\\(%edi\\),%ds:\\(%esi\\)\n+ *[a-f0-9]+:\ta7                   \tcmpsw  %es:\\(%di\\),%ds:\\(%si\\)\n  *[a-f0-9]+:\tf2 0f 38 f1 07       \tcrc32w \\(%bx\\),%eax\n  *[a-f0-9]+:\tf2 0f 2a 07          \tcvtsi2sd \\(%bx\\),%xmm0\n  *[a-f0-9]+:\tf3 0f 2a 07          \tcvtsi2ss \\(%bx\\),%xmm0\n@@ -60,21 +60,21 @@ Disassembly of section .text:\n  *[a-f0-9]+:\ted                   \tin     \\(%dx\\),%ax\n  *[a-f0-9]+:\tff 07                \tincw   \\(%bx\\)\n  *[a-f0-9]+:\t6d                   \tinsw   \\(%dx\\),%es:\\(%di\\)\n- *[a-f0-9]+:\t67 6d                \tinsw   \\(%dx\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\t6d                   \tinsw   \\(%dx\\),%es:\\(%di\\)\n  *[a-f0-9]+:\tff 27                \tjmp    \\*\\(%bx\\)\n  *[a-f0-9]+:\t0f 01 17             \tlgdtw  \\(%bx\\)\n  *[a-f0-9]+:\t0f 01 1f             \tlidtw  \\(%bx\\)\n  *[a-f0-9]+:\t0f 00 17             \tlldt   \\(%bx\\)\n  *[a-f0-9]+:\t0f 01 37             \tlmsw   \\(%bx\\)\n  *[a-f0-9]+:\tad                   \tlods   %ds:\\(%si\\),%ax\n- *[a-f0-9]+:\t67 ad                \tlods   %ds:\\(%esi\\),%ax\n+ *[a-f0-9]+:\tad                   \tlods   %ds:\\(%si\\),%ax\n  *[a-f0-9]+:\t0f 00 1f             \tltr    \\(%bx\\)\n  *[a-f0-9]+:\tc7 07 12 00          \tmovw   \\$0x12,\\(%bx\\)\n  *[a-f0-9]+:\tc7 07 34 12          \tmovw   \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\t8c 07                \tmov    %es,\\(%bx\\)\n  *[a-f0-9]+:\t8e 07                \tmov    \\(%bx\\),%es\n  *[a-f0-9]+:\ta5                   \tmovsw  %ds:\\(%si\\),%es:\\(%di\\)\n- *[a-f0-9]+:\t67 a5                \tmovsw  %ds:\\(%esi\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\ta5                   \tmovsw  %ds:\\(%si\\),%es:\\(%di\\)\n  *[a-f0-9]+:\t0f be 07             \tmovsbw \\(%bx\\),%ax\n  *[a-f0-9]+:\t66 0f be 07          \tmovsbl \\(%bx\\),%eax\n  *[a-f0-9]+:\t0f b6 07             \tmovzbw \\(%bx\\),%ax\n@@ -89,7 +89,7 @@ Disassembly of section .text:\n  *[a-f0-9]+:\te7 00                \tout    %ax,\\$0x0\n  *[a-f0-9]+:\tef                   \tout    %ax,\\(%dx\\)\n  *[a-f0-9]+:\t6f                   \toutsw  %ds:\\(%si\\),\\(%dx\\)\n- *[a-f0-9]+:\t67 6f                \toutsw  %ds:\\(%esi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t6f                   \toutsw  %ds:\\(%si\\),\\(%dx\\)\n  *[a-f0-9]+:\t8f 07                \tpopw   \\(%bx\\)\n  *[a-f0-9]+:\t07                   \tpop    %es\n  *[a-f0-9]+:\tf3 0f ae 27          \tptwrite \\(%bx\\)\n@@ -115,7 +115,7 @@ Disassembly of section .text:\n  *[a-f0-9]+:\t81 1f 89 00          \tsbbw   \\$0x89,\\(%bx\\)\n  *[a-f0-9]+:\t81 1f 34 12          \tsbbw   \\$0x1234,\\(%bx\\)\n  *[a-f0-9]+:\taf                   \tscas   %es:\\(%di\\),%ax\n- *[a-f0-9]+:\t67 af                \tscas   %es:\\(%edi\\),%ax\n+ *[a-f0-9]+:\taf                   \tscas   %es:\\(%di\\),%ax\n  *[a-f0-9]+:\td1 27                \tshlw   \\(%bx\\)\n  *[a-f0-9]+:\tc1 27 02             \tshlw   \\$0x2,\\(%bx\\)\n  *[a-f0-9]+:\td3 27                \tshlw   %cl,\\(%bx\\)\n@@ -133,7 +133,7 @@ Disassembly of section .text:\n  *[a-f0-9]+:\td3 2f                \tshrw   %cl,\\(%bx\\)\n  *[a-f0-9]+:\td1 2f                \tshrw   \\(%bx\\)\n  *[a-f0-9]+:\tab                   \tstos   %ax,%es:\\(%di\\)\n- *[a-f0-9]+:\t67 ab                \tstos   %ax,%es:\\(%edi\\)\n+ *[a-f0-9]+:\tab                   \tstos   %ax,%es:\\(%di\\)\n  *[a-f0-9]+:\t83 2f 01             \tsubw   \\$0x1,\\(%bx\\)\n  *[a-f0-9]+:\t81 2f 89 00          \tsubw   \\$0x89,\\(%bx\\)\n  *[a-f0-9]+:\t81 2f 34 12          \tsubw   \\$0x1234,\\(%bx\\)"
    },
    {
      "sha": "ed4aeb8255d70f8640a357d485a718bdb8ef7df4",
      "filename": "gas/testsuite/gas/i386/noreg16.s",
      "status": "modified",
      "additions": 147,
      "deletions": 139,
      "changes": 286,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg16.s?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -1,144 +1,152 @@\n+\t.macro pfx insn:vararg\n+\t.ifdef DATA32\n+\tdata32 \\insn\n+\t.else\n+\t\\insn\n+\t.endif\n+\t.endm\n+\n \t.text\n \t.code16\n noreg:\n-\tadc\t$1, (%bx)\n-\tadc\t$0x89, (%bx)\n-\tadc\t$0x1234, (%bx)\n-\tadd\t$1, (%bx)\n-\tadd\t$0x89, (%bx)\n-\tadd\t$0x1234, (%bx)\n-\tand\t$1, (%bx)\n-\tand\t$0x89, (%bx)\n-\tand\t$0x1234, (%bx)\n-\tbt\t$1, (%bx)\n-\tbtc\t$1, (%bx)\n-\tbtr\t$1, (%bx)\n-\tbts\t$1, (%bx)\n-\tcall\t*(%bx)\n-\tcmp\t$1, (%bx)\n-\tcmp\t$0x89, (%bx)\n-\tcmp\t$0x1234, (%bx)\n-\tcmps\n-\tcmps\t%es:(%edi), (%esi)\n-\tcrc32\t(%bx), %eax\n-\tcvtsi2sd (%bx), %xmm0\n-\tcvtsi2ss (%bx), %xmm0\n-\tdec\t(%bx)\n-\tdiv\t(%bx)\n-\tfadd\t(%bx)\n-\tfcom\t(%bx)\n-\tfcomp\t(%bx)\n-\tfdiv\t(%bx)\n-\tfdivr\t(%bx)\n-\tfiadd\t(%bx)\n-\tficom\t(%bx)\n-\tficomp\t(%bx)\n-\tfidiv\t(%bx)\n-\tfidivr\t(%bx)\n-\tfild\t(%bx)\n-\tfimul\t(%bx)\n-\tfist\t(%bx)\n-\tfistp\t(%bx)\n-\tfisttp\t(%bx)\n-\tfisub\t(%bx)\n-\tfisubr\t(%bx)\n-\tfld\t(%bx)\n-\tfmul\t(%bx)\n-\tfst\t(%bx)\n-\tfstp\t(%bx)\n-\tfsub\t(%bx)\n-\tfsubr\t(%bx)\n-\tidiv\t(%bx)\n-\timul\t(%bx)\n-\tin\t$0\n-\tin\t%dx\n-\tinc\t(%bx)\n-\tins\n-\tins\t%dx, %es:(%edi)\n-\tjmp\t*(%bx)\n-\tlgdt\t(%bx)\n-\tlidt\t(%bx)\n-\tlldt\t(%bx)\n-\tlmsw\t(%bx)\n-\tlods\n-\tlods\t(%esi)\n-\tltr\t(%bx)\n-\tmov\t$0x12, (%bx)\n-\tmov\t$0x1234, (%bx)\n-\tmov\t%es, (%bx)\n-\tmov\t(%bx), %es\n-\tmovs\n-\tmovs\t(%esi), %es:(%edi)\n-\tmovsx\t(%bx), %ax\n-\tmovsx\t(%bx), %eax\n-\tmovzx\t(%bx), %ax\n-\tmovzx\t(%bx), %eax\n-\tmul\t(%bx)\n-\tneg\t(%bx)\n-\tnop\t(%bx)\n-\tnot\t(%bx)\n-\tor\t$1, (%bx)\n-\tor\t$0x89, (%bx)\n-\tor\t$0x1234, (%bx)\n-\tout\t$0\n-\tout\t%dx\n-\touts\n-\touts\t(%esi), %dx\n-\tpop\t(%bx)\n-\tpop\t%es\n-\tptwrite\t(%bx)\n-\tpush\t(%bx)\n-\tpush\t%es\n-\trcl\t$1, (%bx)\n-\trcl\t$2, (%bx)\n-\trcl\t%cl, (%bx)\n-\trcl\t(%bx)\n-\trcr\t$1, (%bx)\n-\trcr\t$2, (%bx)\n-\trcr\t%cl, (%bx)\n-\trcr\t(%bx)\n-\trol\t$1, (%bx)\n-\trol\t$2, (%bx)\n-\trol\t%cl, (%bx)\n-\trol\t(%bx)\n-\tror\t$1, (%bx)\n-\tror\t$2, (%bx)\n-\tror\t%cl, (%bx)\n-\tror\t(%bx)\n-\tsbb\t$1, (%bx)\n-\tsbb\t$0x89, (%bx)\n-\tsbb\t$0x1234, (%bx)\n-\tscas\n-\tscas\t%es:(%edi)\n-\tsal\t$1, (%bx)\n-\tsal\t$2, (%bx)\n-\tsal\t%cl, (%bx)\n-\tsal\t(%bx)\n-\tsar\t$1, (%bx)\n-\tsar\t$2, (%bx)\n-\tsar\t%cl, (%bx)\n-\tsar\t(%bx)\n-\tshl\t$1, (%bx)\n-\tshl\t$2, (%bx)\n-\tshl\t%cl, (%bx)\n-\tshl\t(%bx)\n-\tshr\t$1, (%bx)\n-\tshr\t$2, (%bx)\n-\tshr\t%cl, (%bx)\n-\tshr\t(%bx)\n-\tstos\n-\tstos\t%es:(%edi)\n-\tsub\t$1, (%bx)\n-\tsub\t$0x89, (%bx)\n-\tsub\t$0x1234, (%bx)\n-\ttest\t$0x89, (%bx)\n-\ttest\t$0x1234, (%bx)\n-\tvcvtsi2sd (%bx), %xmm0, %xmm0\n+\tpfx adc\t\t$1, (%bx)\n+\tpfx adc\t\t$0x89, (%bx)\n+\tpfx adc\t\t$0x1234, (%bx)\n+\tpfx add\t\t$1, (%bx)\n+\tpfx add\t\t$0x89, (%bx)\n+\tpfx add\t\t$0x1234, (%bx)\n+\tpfx and\t\t$1, (%bx)\n+\tpfx and\t\t$0x89, (%bx)\n+\tpfx and\t\t$0x1234, (%bx)\n+\tpfx bt\t\t$1, (%bx)\n+\tpfx btc\t\t$1, (%bx)\n+\tpfx btr\t\t$1, (%bx)\n+\tpfx bts\t\t$1, (%bx)\n+\tpfx call\t*(%bx)\n+\tpfx cmp\t\t$1, (%bx)\n+\tpfx cmp\t\t$0x89, (%bx)\n+\tpfx cmp\t\t$0x1234, (%bx)\n+\tpfx cmps\n+\tpfx cmps\t%es:(%di), (%si)\n+\tpfx crc32\t(%bx), %eax\n+\tcvtsi2sd\t(%bx), %xmm0\n+\tcvtsi2ss\t(%bx), %xmm0\n+\tpfx dec\t\t(%bx)\n+\tpfx div\t\t(%bx)\n+\tpfx fadd\t(%bx)\n+\tpfx fcom\t(%bx)\n+\tpfx fcomp\t(%bx)\n+\tpfx fdiv\t(%bx)\n+\tpfx fdivr\t(%bx)\n+\tpfx fiadd\t(%bx)\n+\tpfx ficom\t(%bx)\n+\tpfx ficomp\t(%bx)\n+\tpfx fidiv\t(%bx)\n+\tpfx fidivr\t(%bx)\n+\tpfx fild\t(%bx)\n+\tpfx fimul\t(%bx)\n+\tpfx fist\t(%bx)\n+\tpfx fistp\t(%bx)\n+\tpfx fisttp\t(%bx)\n+\tpfx fisub\t(%bx)\n+\tpfx fisubr\t(%bx)\n+\tpfx fld\t\t(%bx)\n+\tpfx fmul\t(%bx)\n+\tpfx fst\t\t(%bx)\n+\tpfx fstp\t(%bx)\n+\tpfx fsub\t(%bx)\n+\tpfx fsubr\t(%bx)\n+\tpfx idiv\t(%bx)\n+\tpfx imul\t(%bx)\n+\tpfx in\t\t$0\n+\tpfx in\t\t%dx\n+\tpfx inc\t\t(%bx)\n+\tpfx ins\n+\tpfx ins\t\t%dx, %es:(%di)\n+\tpfx jmp\t\t*(%bx)\n+\tpfx lgdt\t(%bx)\n+\tpfx lidt\t(%bx)\n+\tpfx lldt\t(%bx)\n+\tpfx lmsw\t(%bx)\n+\tpfx lods\n+\tpfx lods\t(%si)\n+\tpfx ltr\t\t(%bx)\n+\tpfx mov\t\t$0x12, (%bx)\n+\tpfx mov\t\t$0x1234, (%bx)\n+\tpfx mov\t\t%es, (%bx)\n+\tpfx mov\t\t(%bx), %es\n+\tpfx movs\n+\tpfx movs\t(%si), %es:(%di)\n+\tpfx movsx\t(%bx), %ax\n+\tmovsx\t\t(%bx), %eax\n+\tpfx movzx\t(%bx), %ax\n+\tmovzx\t\t(%bx), %eax\n+\tpfx mul\t\t(%bx)\n+\tpfx neg\t\t(%bx)\n+\tpfx nop\t\t(%bx)\n+\tpfx not\t\t(%bx)\n+\tpfx or\t\t$1, (%bx)\n+\tpfx or\t\t$0x89, (%bx)\n+\tpfx or\t\t$0x1234, (%bx)\n+\tpfx out\t\t$0\n+\tpfx out\t\t%dx\n+\tpfx outs\n+\tpfx outs\t(%si), %dx\n+\tpfx pop\t\t(%bx)\n+\tpfx pop\t\t%es\n+\tptwrite\t\t(%bx)\n+\tpfx push\t(%bx)\n+\tpfx push\t%es\n+\tpfx rcl\t\t$1, (%bx)\n+\tpfx rcl\t\t$2, (%bx)\n+\tpfx rcl\t\t%cl, (%bx)\n+\tpfx rcl\t\t(%bx)\n+\tpfx rcr\t\t$1, (%bx)\n+\tpfx rcr\t\t$2, (%bx)\n+\tpfx rcr\t\t%cl, (%bx)\n+\tpfx rcr\t\t(%bx)\n+\tpfx rol\t\t$1, (%bx)\n+\tpfx rol\t\t$2, (%bx)\n+\tpfx rol\t\t%cl, (%bx)\n+\tpfx rol\t\t(%bx)\n+\tpfx ror\t\t$1, (%bx)\n+\tpfx ror\t\t$2, (%bx)\n+\tpfx ror\t\t%cl, (%bx)\n+\tpfx ror\t\t(%bx)\n+\tpfx sbb\t\t$1, (%bx)\n+\tpfx sbb\t\t$0x89, (%bx)\n+\tpfx sbb\t\t$0x1234, (%bx)\n+\tpfx scas\n+\tpfx scas\t%es:(%di)\n+\tpfx sal\t\t$1, (%bx)\n+\tpfx sal\t\t$2, (%bx)\n+\tpfx sal\t\t%cl, (%bx)\n+\tpfx sal\t\t(%bx)\n+\tpfx sar\t\t$1, (%bx)\n+\tpfx sar\t\t$2, (%bx)\n+\tpfx sar\t\t%cl, (%bx)\n+\tpfx sar\t\t(%bx)\n+\tpfx shl\t\t$1, (%bx)\n+\tpfx shl\t\t$2, (%bx)\n+\tpfx shl\t\t%cl, (%bx)\n+\tpfx shl\t\t(%bx)\n+\tpfx shr\t\t$1, (%bx)\n+\tpfx shr\t\t$2, (%bx)\n+\tpfx shr\t\t%cl, (%bx)\n+\tpfx shr\t\t(%bx)\n+\tpfx stos\n+\tpfx stos\t%es:(%di)\n+\tpfx sub\t\t$1, (%bx)\n+\tpfx sub\t\t$0x89, (%bx)\n+\tpfx sub\t\t$0x1234, (%bx)\n+\tpfx test\t$0x89, (%bx)\n+\tpfx test\t$0x1234, (%bx)\n+\tvcvtsi2sd\t(%bx), %xmm0, %xmm0\n \t{evex} vcvtsi2sd (%bx), %xmm0, %xmm0\n-\tvcvtsi2ss (%bx), %xmm0, %xmm0\n+\tvcvtsi2ss\t(%bx), %xmm0, %xmm0\n \t{evex} vcvtsi2ss (%bx), %xmm0, %xmm0\n-\tvcvtusi2sd (%bx), %xmm0, %xmm0\n-\tvcvtusi2ss (%bx), %xmm0, %xmm0\n-\txor\t$1, (%bx)\n-\txor\t$0x89, (%bx)\n-\txor\t$0x1234, (%bx)\n+\tvcvtusi2sd\t(%bx), %xmm0, %xmm0\n+\tvcvtusi2ss\t(%bx), %xmm0, %xmm0\n+\tpfx xor\t\t$1, (%bx)\n+\tpfx xor\t\t$0x89, (%bx)\n+\tpfx xor\t\t$0x1234, (%bx)"
    },
    {
      "sha": "32d5b0102b6d1e56362755a33c221abd526c33d4",
      "filename": "gas/testsuite/gas/i386/noreg32-data16.d",
      "status": "added",
      "additions": 163,
      "deletions": 0,
      "changes": 163,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg32-data16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg32-data16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32-data16.d?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -0,0 +1,163 @@\n+#as: --defsym DATA16=1\n+#objdump: -dw\n+#name: 32-bit insns not sizeable through register operands w/ data16\n+#source: noreg32.s\n+#warning_output: noreg32-data16.e\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <noreg>:\n+ *[a-f0-9]+:\t66 83 10 01          \tadcw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 10 89 00       \tadcw   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 10 34 12       \tadcw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 10 78 56       \tadcw   \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 83 00 01          \taddw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 00 89 00       \taddw   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 00 34 12       \taddw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 00 78 56       \taddw   \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 83 20 01          \tandw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 20 89 00       \tandw   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 20 34 12       \tandw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 20 78 56       \tandw   \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 0f ba 20 01       \tbtw    \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 0f ba 38 01       \tbtcw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 0f ba 30 01       \tbtrw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 0f ba 28 01       \tbtsw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 ff 10             \tcallw  \\*\\(%eax\\)\n+ *[a-f0-9]+:\t66 83 38 01          \tcmpw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 38 89 00       \tcmpw   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 38 34 12       \tcmpw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 38 78 56       \tcmpw   \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 a7                \tcmpsw  %es:\\(%edi\\),%ds:\\(%esi\\)\n+ *[a-f0-9]+:\t66 a7                \tcmpsw  %es:\\(%edi\\),%ds:\\(%esi\\)\n+ *[a-f0-9]+:\t66 f2 0f 38 f1 00    \tcrc32w \\(%eax\\),%eax\n+ *[a-f0-9]+:\tf2 0f 2a 00          \tcvtsi2sd \\(%eax\\),%xmm0\n+ *[a-f0-9]+:\tf3 0f 2a 00          \tcvtsi2ss \\(%eax\\),%xmm0\n+ *[a-f0-9]+:\t66 ff 08             \tdecw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 30             \tdivw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 00             \tdata16 fadds \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 10             \tdata16 fcoms \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 18             \tdata16 fcomps \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 30             \tdata16 fdivs \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 38             \tdata16 fdivrs \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 00             \tdata16 fiadds \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 10             \tdata16 ficoms \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 18             \tdata16 ficomps \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 30             \tdata16 fidivs \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 38             \tdata16 fidivrs \\(%eax\\)\n+ *[a-f0-9]+:\t66 df 00             \tdata16 filds \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 08             \tdata16 fimuls \\(%eax\\)\n+ *[a-f0-9]+:\t66 df 10             \tdata16 fists \\(%eax\\)\n+ *[a-f0-9]+:\t66 df 18             \tdata16 fistps \\(%eax\\)\n+ *[a-f0-9]+:\t66 df 08             \tdata16 fisttps \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 20             \tdata16 fisubs \\(%eax\\)\n+ *[a-f0-9]+:\t66 de 28             \tdata16 fisubrs \\(%eax\\)\n+ *[a-f0-9]+:\t66 d9 00             \tdata16 flds \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 08             \tdata16 fmuls \\(%eax\\)\n+ *[a-f0-9]+:\t66 d9 10             \tdata16 fsts \\(%eax\\)\n+ *[a-f0-9]+:\t66 d9 18             \tdata16 fstps \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 20             \tdata16 fsubs \\(%eax\\)\n+ *[a-f0-9]+:\t66 d8 28             \tdata16 fsubrs \\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 38             \tidivw  \\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 28             \timulw  \\(%eax\\)\n+ *[a-f0-9]+:\t66 e5 00             \tin     \\$0x0,%ax\n+ *[a-f0-9]+:\t66 ed                \tin     \\(%dx\\),%ax\n+ *[a-f0-9]+:\t66 ff 00             \tincw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 6d                \tinsw   \\(%dx\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\t66 6d                \tinsw   \\(%dx\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\t66 ff 20             \tjmpw   \\*\\(%eax\\)\n+ *[a-f0-9]+:\t66 0f 01 10          \tlgdtw  \\(%eax\\)\n+ *[a-f0-9]+:\t66 0f 01 18          \tlidtw  \\(%eax\\)\n+ *[a-f0-9]+:\t66 0f 00 10          \tdata16 lldt \\(%eax\\)\n+ *[a-f0-9]+:\t66 0f 01 30          \tdata16 lmsw \\(%eax\\)\n+ *[a-f0-9]+:\t66 ad                \tlods   %ds:\\(%esi\\),%ax\n+ *[a-f0-9]+:\t66 ad                \tlods   %ds:\\(%esi\\),%ax\n+ *[a-f0-9]+:\t66 0f 00 18          \tdata16 ltr \\(%eax\\)\n+ *[a-f0-9]+:\t66 c7 00 12 00       \tmovw   \\$0x12,\\(%eax\\)\n+ *[a-f0-9]+:\t66 c7 00 34 12       \tmovw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 c7 00 78 56       \tmovw   \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 8c 00             \tdata16 mov %es,\\(%eax\\)\n+ *[a-f0-9]+:\t66 8e 00             \tdata16 mov \\(%eax\\),%es\n+ *[a-f0-9]+:\t66 a5                \tmovsw  %ds:\\(%esi\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\t66 a5                \tmovsw  %ds:\\(%esi\\),%es:\\(%edi\\)\n+ *[a-f0-9]+:\t66 0f be 00          \tmovsbw \\(%eax\\),%ax\n+ *[a-f0-9]+:\t66 0f be 00          \tmovsbw \\(%eax\\),%ax\n+ *[a-f0-9]+:\t66 0f b6 00          \tmovzbw \\(%eax\\),%ax\n+ *[a-f0-9]+:\t66 0f b6 00          \tmovzbw \\(%eax\\),%ax\n+ *[a-f0-9]+:\t66 f7 20             \tmulw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 18             \tnegw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 0f 1f 00          \tnopw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 10             \tnotw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 83 08 01          \torw    \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 08 89 00       \torw    \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 08 34 12       \torw    \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 08 78 56       \torw    \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 e7 00             \tout    %ax,\\$0x0\n+ *[a-f0-9]+:\t66 ef                \tout    %ax,\\(%dx\\)\n+ *[a-f0-9]+:\t66 6f                \toutsw  %ds:\\(%esi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t66 6f                \toutsw  %ds:\\(%esi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t66 8f 00             \tpopw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 07                \tpopw   %es\n+ *[a-f0-9]+:\tf3 0f ae 20          \tptwrite \\(%eax\\)\n+ *[a-f0-9]+:\t66 ff 30             \tpushw  \\(%eax\\)\n+ *[a-f0-9]+:\t66 06                \tpushw  %es\n+ *[a-f0-9]+:\t66 d1 10             \trclw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 10 02          \trclw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 10             \trclw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 10             \trclw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 18             \trcrw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 18 02          \trcrw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 18             \trcrw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 18             \trcrw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 00             \trolw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 00 02          \trolw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 00             \trolw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 00             \trolw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 08             \trorw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 08 02          \trorw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 08             \trorw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 08             \trorw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 83 18 01          \tsbbw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 18 89 00       \tsbbw   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 18 34 12       \tsbbw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 18 78 56       \tsbbw   \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 af                \tscas   %es:\\(%edi\\),%ax\n+ *[a-f0-9]+:\t66 af                \tscas   %es:\\(%edi\\),%ax\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 20 02          \tshlw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 20             \tshlw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 38             \tsarw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 38 02          \tsarw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 38             \tsarw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 38             \tsarw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 20 02          \tshlw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 20             \tshlw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 28             \tshrw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 c1 28 02          \tshrw   \\$0x2,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d3 28             \tshrw   %cl,\\(%eax\\)\n+ *[a-f0-9]+:\t66 d1 28             \tshrw   \\(%eax\\)\n+ *[a-f0-9]+:\t66 ab                \tstos   %ax,%es:\\(%edi\\)\n+ *[a-f0-9]+:\t66 ab                \tstos   %ax,%es:\\(%edi\\)\n+ *[a-f0-9]+:\t66 83 28 01          \tsubw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 28 89 00       \tsubw   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 28 34 12       \tsubw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 28 78 56       \tsubw   \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 00 89 00       \ttestw  \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 00 34 12       \ttestw  \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 f7 00 78 56       \ttestw  \\$0x5678,\\(%eax\\)\n+ *[a-f0-9]+:\tc5 fb 2a 00          \tvcvtsi2sd \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 2a 00    \tvcvtsi2sd \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\tc5 fa 2a 00          \tvcvtsi2ss \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 2a 00    \tvcvtsi2ss \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7f 08 7b 00    \tvcvtusi2sd \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t62 f1 7e 08 7b 00    \tvcvtusi2ss \\(%eax\\),%xmm0,%xmm0\n+ *[a-f0-9]+:\t66 83 30 01          \txorw   \\$0x1,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 30 89 00       \txorw   \\$0x89,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 30 34 12       \txorw   \\$0x1234,\\(%eax\\)\n+ *[a-f0-9]+:\t66 81 30 78 56       \txorw   \\$0x5678,\\(%eax\\)\n+#pass"
    },
    {
      "sha": "ce7239fdd216ada637912d850f375f3f21a7ef6e",
      "filename": "gas/testsuite/gas/i386/noreg32-data16.e",
      "status": "added",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg32-data16.e",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg32-data16.e",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32-data16.e?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -0,0 +1,11 @@\n+.*: Assembler messages:\n+.*:14: Warning: .*shortened.*\n+.*:18: Warning: .*shortened.*\n+.*:22: Warning: .*shortened.*\n+.*:31: Warning: .*shortened.*\n+.*:79: Warning: .*shortened.*\n+.*:95: Warning: .*shortened.*\n+.*:124: Warning: .*shortened.*\n+.*:148: Warning: .*shortened.*\n+.*:151: Warning: .*shortened.*\n+.*:161: Warning: .*shortened.*"
    },
    {
      "sha": "e7a720cc70f5893e26f7ad49a5bc44a9e5ab4b7d",
      "filename": "gas/testsuite/gas/i386/noreg32.s",
      "status": "modified",
      "additions": 157,
      "deletions": 149,
      "changes": 306,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg32.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg32.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg32.s?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -1,153 +1,161 @@\n+\t.macro pfx insn:vararg\n+\t.ifdef DATA16\n+\tdata16 \\insn\n+\t.else\n+\t\\insn\n+\t.endif\n+\t.endm\n+\n \t.text\n noreg:\n-\tadc\t$1, (%eax)\n-\tadc\t$0x89, (%eax)\n-\tadc\t$0x1234, (%eax)\n-\tadc\t$0x12345678, (%eax)\n-\tadd\t$1, (%eax)\n-\tadd\t$0x89, (%eax)\n-\tadd\t$0x1234, (%eax)\n-\tadd\t$0x12345678, (%eax)\n-\tand\t$1, (%eax)\n-\tand\t$0x89, (%eax)\n-\tand\t$0x1234, (%eax)\n-\tand\t$0x12345678, (%eax)\n-\tbt\t$1, (%eax)\n-\tbtc\t$1, (%eax)\n-\tbtr\t$1, (%eax)\n-\tbts\t$1, (%eax)\n-\tcall\t*(%eax)\n-\tcmp\t$1, (%eax)\n-\tcmp\t$0x89, (%eax)\n-\tcmp\t$0x1234, (%eax)\n-\tcmp\t$0x12345678, (%eax)\n-\tcmps\n-\tcmps\t%es:(%edi), (%esi)\n-\tcrc32\t(%eax), %eax\n-\tcvtsi2sd (%eax), %xmm0\n-\tcvtsi2ss (%eax), %xmm0\n-\tdec\t(%eax)\n-\tdiv\t(%eax)\n-\tfadd\t(%eax)\n-\tfcom\t(%eax)\n-\tfcomp\t(%eax)\n-\tfdiv\t(%eax)\n-\tfdivr\t(%eax)\n-\tfiadd\t(%eax)\n-\tficom\t(%eax)\n-\tficomp\t(%eax)\n-\tfidiv\t(%eax)\n-\tfidivr\t(%eax)\n-\tfild\t(%eax)\n-\tfimul\t(%eax)\n-\tfist\t(%eax)\n-\tfistp\t(%eax)\n-\tfisttp\t(%eax)\n-\tfisub\t(%eax)\n-\tfisubr\t(%eax)\n-\tfld\t(%eax)\n-\tfmul\t(%eax)\n-\tfst\t(%eax)\n-\tfstp\t(%eax)\n-\tfsub\t(%eax)\n-\tfsubr\t(%eax)\n-\tidiv\t(%eax)\n-\timul\t(%eax)\n-\tin\t$0\n-\tin\t%dx\n-\tinc\t(%eax)\n-\tins\n-\tins\t%dx, %es:(%edi)\n-\tjmp\t*(%eax)\n-\tlgdt\t(%eax)\n-\tlidt\t(%eax)\n-\tlldt\t(%eax)\n-\tlmsw\t(%eax)\n-\tlods\n-\tlods\t(%esi)\n-\tltr\t(%eax)\n-\tmov\t$0x12, (%eax)\n-\tmov\t$0x1234, (%eax)\n-\tmov\t$0x12345678, (%eax)\n-\tmov\t%es, (%eax)\n-\tmov\t(%eax), %es\n-\tmovs\n-\tmovs\t(%esi), %es:(%edi)\n-\tmovsx\t(%eax), %ax\n-\tmovsx\t(%eax), %eax\n-\tmovzx\t(%eax), %ax\n-\tmovzx\t(%eax), %eax\n-\tmul\t(%eax)\n-\tneg\t(%eax)\n-\tnop\t(%eax)\n-\tnot\t(%eax)\n-\tor\t$1, (%eax)\n-\tor\t$0x89, (%eax)\n-\tor\t$0x1234, (%eax)\n-\tor\t$0x12345678, (%eax)\n-\tout\t$0\n-\tout\t%dx\n-\touts\n-\touts\t(%esi), %dx\n-\tpop\t(%eax)\n-\tpop\t%es\n-\tptwrite\t(%eax)\n-\tpush\t(%eax)\n-\tpush\t%es\n-\trcl\t$1, (%eax)\n-\trcl\t$2, (%eax)\n-\trcl\t%cl, (%eax)\n-\trcl\t(%eax)\n-\trcr\t$1, (%eax)\n-\trcr\t$2, (%eax)\n-\trcr\t%cl, (%eax)\n-\trcr\t(%eax)\n-\trol\t$1, (%eax)\n-\trol\t$2, (%eax)\n-\trol\t%cl, (%eax)\n-\trol\t(%eax)\n-\tror\t$1, (%eax)\n-\tror\t$2, (%eax)\n-\tror\t%cl, (%eax)\n-\tror\t(%eax)\n-\tsbb\t$1, (%eax)\n-\tsbb\t$0x89, (%eax)\n-\tsbb\t$0x1234, (%eax)\n-\tsbb\t$0x12345678, (%eax)\n-\tscas\n-\tscas\t%es:(%edi)\n-\tsal\t$1, (%eax)\n-\tsal\t$2, (%eax)\n-\tsal\t%cl, (%eax)\n-\tsal\t(%eax)\n-\tsar\t$1, (%eax)\n-\tsar\t$2, (%eax)\n-\tsar\t%cl, (%eax)\n-\tsar\t(%eax)\n-\tshl\t$1, (%eax)\n-\tshl\t$2, (%eax)\n-\tshl\t%cl, (%eax)\n-\tshl\t(%eax)\n-\tshr\t$1, (%eax)\n-\tshr\t$2, (%eax)\n-\tshr\t%cl, (%eax)\n-\tshr\t(%eax)\n-\tstos\n-\tstos\t%es:(%edi)\n-\tsub\t$1, (%eax)\n-\tsub\t$0x89, (%eax)\n-\tsub\t$0x1234, (%eax)\n-\tsub\t$0x12345678, (%eax)\n-\ttest\t$0x89, (%eax)\n-\ttest\t$0x1234, (%eax)\n-\ttest\t$0x12345678, (%eax)\n-\tvcvtsi2sd (%eax), %xmm0, %xmm0\n+\tpfx adc\t\t$1, (%eax)\n+\tpfx adc\t\t$0x89, (%eax)\n+\tpfx adc\t\t$0x1234, (%eax)\n+\tpfx adc\t\t$0x12345678, (%eax)\n+\tpfx add\t\t$1, (%eax)\n+\tpfx add\t\t$0x89, (%eax)\n+\tpfx add\t\t$0x1234, (%eax)\n+\tpfx add\t\t$0x12345678, (%eax)\n+\tpfx and\t\t$1, (%eax)\n+\tpfx and\t\t$0x89, (%eax)\n+\tpfx and\t\t$0x1234, (%eax)\n+\tpfx and\t\t$0x12345678, (%eax)\n+\tpfx bt\t\t$1, (%eax)\n+\tpfx btc\t\t$1, (%eax)\n+\tpfx btr\t\t$1, (%eax)\n+\tpfx bts\t\t$1, (%eax)\n+\tpfx call\t*(%eax)\n+\tpfx cmp\t\t$1, (%eax)\n+\tpfx cmp\t\t$0x89, (%eax)\n+\tpfx cmp\t\t$0x1234, (%eax)\n+\tpfx cmp\t\t$0x12345678, (%eax)\n+\tpfx cmps\n+\tpfx cmps\t%es:(%edi), (%esi)\n+\tpfx crc32\t(%eax), %eax\n+\tcvtsi2sd\t(%eax), %xmm0\n+\tcvtsi2ss\t(%eax), %xmm0\n+\tpfx dec\t\t(%eax)\n+\tpfx div\t\t(%eax)\n+\tpfx fadd\t(%eax)\n+\tpfx fcom\t(%eax)\n+\tpfx fcomp\t(%eax)\n+\tpfx fdiv\t(%eax)\n+\tpfx fdivr\t(%eax)\n+\tpfx fiadd\t(%eax)\n+\tpfx ficom\t(%eax)\n+\tpfx ficomp\t(%eax)\n+\tpfx fidiv\t(%eax)\n+\tpfx fidivr\t(%eax)\n+\tpfx fild\t(%eax)\n+\tpfx fimul\t(%eax)\n+\tpfx fist\t(%eax)\n+\tpfx fistp\t(%eax)\n+\tpfx fisttp\t(%eax)\n+\tpfx fisub\t(%eax)\n+\tpfx fisubr\t(%eax)\n+\tpfx fld\t\t(%eax)\n+\tpfx fmul\t(%eax)\n+\tpfx fst\t\t(%eax)\n+\tpfx fstp\t(%eax)\n+\tpfx fsub\t(%eax)\n+\tpfx fsubr\t(%eax)\n+\tpfx idiv\t(%eax)\n+\tpfx imul\t(%eax)\n+\tpfx in\t\t$0\n+\tpfx in\t\t%dx\n+\tpfx inc\t\t(%eax)\n+\tpfx ins\n+\tpfx ins\t\t%dx, %es:(%edi)\n+\tpfx jmp\t\t*(%eax)\n+\tpfx lgdt\t(%eax)\n+\tpfx lidt\t(%eax)\n+\tpfx lldt\t(%eax)\n+\tpfx lmsw\t(%eax)\n+\tpfx lods\n+\tpfx lods\t(%esi)\n+\tpfx ltr\t\t(%eax)\n+\tpfx mov\t\t$0x12, (%eax)\n+\tpfx mov\t\t$0x1234, (%eax)\n+\tpfx mov\t\t$0x12345678, (%eax)\n+\tpfx mov\t\t%es, (%eax)\n+\tpfx mov\t\t(%eax), %es\n+\tpfx movs\n+\tpfx movs\t(%esi), %es:(%edi)\n+\tmovsx\t\t(%eax), %ax\n+\tpfx movsx\t(%eax), %eax\n+\tmovzx\t\t(%eax), %ax\n+\tpfx movzx\t(%eax), %eax\n+\tpfx mul\t\t(%eax)\n+\tpfx neg\t\t(%eax)\n+\tpfx nop\t\t(%eax)\n+\tpfx not\t\t(%eax)\n+\tpfx or\t\t$1, (%eax)\n+\tpfx or\t\t$0x89, (%eax)\n+\tpfx or\t\t$0x1234, (%eax)\n+\tpfx or\t\t$0x12345678, (%eax)\n+\tpfx out\t\t$0\n+\tpfx out\t\t%dx\n+\tpfx outs\n+\tpfx outs\t(%esi), %dx\n+\tpfx pop\t\t(%eax)\n+\tpfx pop\t\t%es\n+\tptwrite\t\t(%eax)\n+\tpfx push\t(%eax)\n+\tpfx push\t%es\n+\tpfx rcl\t\t$1, (%eax)\n+\tpfx rcl\t\t$2, (%eax)\n+\tpfx rcl\t\t%cl, (%eax)\n+\tpfx rcl\t\t(%eax)\n+\tpfx rcr\t\t$1, (%eax)\n+\tpfx rcr\t\t$2, (%eax)\n+\tpfx rcr\t\t%cl, (%eax)\n+\tpfx rcr\t\t(%eax)\n+\tpfx rol\t\t$1, (%eax)\n+\tpfx rol\t\t$2, (%eax)\n+\tpfx rol\t\t%cl, (%eax)\n+\tpfx rol\t\t(%eax)\n+\tpfx ror\t\t$1, (%eax)\n+\tpfx ror\t\t$2, (%eax)\n+\tpfx ror\t\t%cl, (%eax)\n+\tpfx ror\t\t(%eax)\n+\tpfx sbb\t\t$1, (%eax)\n+\tpfx sbb\t\t$0x89, (%eax)\n+\tpfx sbb\t\t$0x1234, (%eax)\n+\tpfx sbb\t\t$0x12345678, (%eax)\n+\tpfx scas\n+\tpfx scas\t%es:(%edi)\n+\tpfx sal\t\t$1, (%eax)\n+\tpfx sal\t\t$2, (%eax)\n+\tpfx sal\t\t%cl, (%eax)\n+\tpfx sal\t\t(%eax)\n+\tpfx sar\t\t$1, (%eax)\n+\tpfx sar\t\t$2, (%eax)\n+\tpfx sar\t\t%cl, (%eax)\n+\tpfx sar\t\t(%eax)\n+\tpfx shl\t\t$1, (%eax)\n+\tpfx shl\t\t$2, (%eax)\n+\tpfx shl\t\t%cl, (%eax)\n+\tpfx shl\t\t(%eax)\n+\tpfx shr\t\t$1, (%eax)\n+\tpfx shr\t\t$2, (%eax)\n+\tpfx shr\t\t%cl, (%eax)\n+\tpfx shr\t\t(%eax)\n+\tpfx stos\n+\tpfx stos\t%es:(%edi)\n+\tpfx sub\t\t$1, (%eax)\n+\tpfx sub\t\t$0x89, (%eax)\n+\tpfx sub\t\t$0x1234, (%eax)\n+\tpfx sub\t\t$0x12345678, (%eax)\n+\tpfx test\t$0x89, (%eax)\n+\tpfx test\t$0x1234, (%eax)\n+\tpfx test\t$0x12345678, (%eax)\n+\tvcvtsi2sd\t(%eax), %xmm0, %xmm0\n \t{evex} vcvtsi2sd (%eax), %xmm0, %xmm0\n-\tvcvtsi2ss (%eax), %xmm0, %xmm0\n+\tvcvtsi2ss\t(%eax), %xmm0, %xmm0\n \t{evex} vcvtsi2ss (%eax), %xmm0, %xmm0\n-\tvcvtusi2sd (%eax), %xmm0, %xmm0\n-\tvcvtusi2ss (%eax), %xmm0, %xmm0\n-\txor\t$1, (%eax)\n-\txor\t$0x89, (%eax)\n-\txor\t$0x1234, (%eax)\n-\txor\t$0x12345678, (%eax)\n+\tvcvtusi2sd\t(%eax), %xmm0, %xmm0\n+\tvcvtusi2ss\t(%eax), %xmm0, %xmm0\n+\tpfx xor\t\t$1, (%eax)\n+\tpfx xor\t\t$0x89, (%eax)\n+\tpfx xor\t\t$0x1234, (%eax)\n+\tpfx xor\t\t$0x12345678, (%eax)"
    },
    {
      "sha": "81afa9f1439cee45393900337da95e87ba15089f",
      "filename": "gas/testsuite/gas/i386/noreg64-data16.d",
      "status": "added",
      "additions": 161,
      "deletions": 0,
      "changes": 161,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64-data16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64-data16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64-data16.d?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -0,0 +1,161 @@\n+#as: --defsym DATA16=1\n+#objdump: -dw\n+#name: 64-bit insns not sizeable through register operands w/ data16\n+#source: noreg64.s\n+#warning_output: noreg64-data16.e\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <noreg>:\n+ *[a-f0-9]+:\t66 83 10 01          \tadcw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 10 89 00       \tadcw   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 10 34 12       \tadcw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 10 78 56       \tadcw   \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 83 00 01          \taddw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 00 89 00       \taddw   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 00 34 12       \taddw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 00 78 56       \taddw   \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 83 20 01          \tandw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 20 89 00       \tandw   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 20 34 12       \tandw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 20 78 56       \tandw   \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 0f ba 20 01       \tbtw    \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 0f ba 38 01       \tbtcw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 0f ba 30 01       \tbtrw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 0f ba 28 01       \tbtsw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 ff 10             \tcallw  \\*\\(%rax\\)\n+ *[a-f0-9]+:\t66 83 38 01          \tcmpw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 38 89 00       \tcmpw   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 38 34 12       \tcmpw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 38 78 56       \tcmpw   \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 a7                \tcmpsw  %es:\\(%rdi\\),%ds:\\(%rsi\\)\n+ *[a-f0-9]+:\t66 a7                \tcmpsw  %es:\\(%rdi\\),%ds:\\(%rsi\\)\n+ *[a-f0-9]+:\t66 f2 0f 38 f1 00    \tcrc32w \\(%rax\\),%eax\n+ *[a-f0-9]+:\t66 f2 48 0f 38 f1 00 \tdata16 crc32q \\(%rax\\),%rax\n+ *[a-f0-9]+:\t66 ff 08             \tdecw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 f7 30             \tdivw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 00             \tdata16 fadds \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 10             \tdata16 fcoms \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 18             \tdata16 fcomps \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 30             \tdata16 fdivs \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 38             \tdata16 fdivrs \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 00             \tdata16 fiadds \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 10             \tdata16 ficoms \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 18             \tdata16 ficomps \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 30             \tdata16 fidivs \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 38             \tdata16 fidivrs \\(%rax\\)\n+ *[a-f0-9]+:\t66 df 00             \tdata16 filds \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 08             \tdata16 fimuls \\(%rax\\)\n+ *[a-f0-9]+:\t66 df 10             \tdata16 fists \\(%rax\\)\n+ *[a-f0-9]+:\t66 df 18             \tdata16 fistps \\(%rax\\)\n+ *[a-f0-9]+:\t66 df 08             \tdata16 fisttps \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 20             \tdata16 fisubs \\(%rax\\)\n+ *[a-f0-9]+:\t66 de 28             \tdata16 fisubrs \\(%rax\\)\n+ *[a-f0-9]+:\t66 d9 00             \tdata16 flds \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 08             \tdata16 fmuls \\(%rax\\)\n+ *[a-f0-9]+:\t66 d9 10             \tdata16 fsts \\(%rax\\)\n+ *[a-f0-9]+:\t66 d9 18             \tdata16 fstps \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 20             \tdata16 fsubs \\(%rax\\)\n+ *[a-f0-9]+:\t66 d8 28             \tdata16 fsubrs \\(%rax\\)\n+ *[a-f0-9]+:\t66 f7 38             \tidivw  \\(%rax\\)\n+ *[a-f0-9]+:\t66 f7 28             \timulw  \\(%rax\\)\n+ *[a-f0-9]+:\t66 e5 00             \tin     \\$0x0,%ax\n+ *[a-f0-9]+:\t66 ed                \tin     \\(%dx\\),%ax\n+ *[a-f0-9]+:\t66 ff 00             \tincw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 6d                \tinsw   \\(%dx\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t66 6d                \tinsw   \\(%dx\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t66 cf                \tiretw *\n+ *[a-f0-9]+:\t66 ff 20             \tjmpw   \\*\\(%rax\\)\n+ *[a-f0-9]+:\t66 ff 18             \tlcallw \\*\\(%rax\\)\n+ *[a-f0-9]+:\t66 0f 01 10          \tdata16 lgdt \\(%rax\\)\n+ *[a-f0-9]+:\t66 0f 01 18          \tdata16 lidt \\(%rax\\)\n+ *[a-f0-9]+:\t66 ff 28             \tljmpw  \\*\\(%rax\\)\n+ *[a-f0-9]+:\t66 0f 00 10          \tdata16 lldt \\(%rax\\)\n+ *[a-f0-9]+:\t66 0f 01 30          \tdata16 lmsw \\(%rax\\)\n+ *[a-f0-9]+:\t66 ad                \tlods   %ds:\\(%rsi\\),%ax\n+ *[a-f0-9]+:\t66 ad                \tlods   %ds:\\(%rsi\\),%ax\n+ *[a-f0-9]+:\t66 cb                \tlretw *\n+ *[a-f0-9]+:\t66 ca 04 00          \tlretw  \\$0x4\n+ *[a-f0-9]+:\t66 0f 00 18          \tdata16 ltr \\(%rax\\)\n+ *[a-f0-9]+:\t66 c7 00 12 00       \tmovw   \\$0x12,\\(%rax\\)\n+ *[a-f0-9]+:\t66 c7 00 34 12       \tmovw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 c7 00 78 56       \tmovw   \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 8c 00             \tdata16 mov %es,\\(%rax\\)\n+ *[a-f0-9]+:\t66 8e 00             \tdata16 mov \\(%rax\\),%es\n+ *[a-f0-9]+:\t66 a5                \tmovsw  %ds:\\(%rsi\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t66 a5                \tmovsw  %ds:\\(%rsi\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t66 0f be 00          \tmovsbw \\(%rax\\),%ax\n+ *[a-f0-9]+:\t66 48 0f be 00       \tdata16 movsbq \\(%rax\\),%rax\n+ *[a-f0-9]+:\t66 0f b6 00          \tmovzbw \\(%rax\\),%ax\n+ *[a-f0-9]+:\t66 48 0f b6 00       \tdata16 movzbq \\(%rax\\),%rax\n+ *[a-f0-9]+:\t66 f7 20             \tmulw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 f7 18             \tnegw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 0f 1f 00          \tnopw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 f7 10             \tnotw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 83 08 01          \torw    \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 08 89 00       \torw    \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 08 34 12       \torw    \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 08 78 56       \torw    \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 e7 00             \tout    %ax,\\$0x0\n+ *[a-f0-9]+:\t66 ef                \tout    %ax,\\(%dx\\)\n+ *[a-f0-9]+:\t66 6f                \toutsw  %ds:\\(%rsi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t66 6f                \toutsw  %ds:\\(%rsi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t66 8f 00             \tpopw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 0f a1             \tpopw   %fs\n+ *[a-f0-9]+:\t66 ff 30             \tpushw  \\(%rax\\)\n+ *[a-f0-9]+:\t66 0f a0             \tpushw  %fs\n+ *[a-f0-9]+:\t66 d1 10             \trclw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 10 02          \trclw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 10             \trclw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 10             \trclw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 18             \trcrw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 18 02          \trcrw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 18             \trcrw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 18             \trcrw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 00             \trolw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 00 02          \trolw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 00             \trolw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 00             \trolw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 08             \trorw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 08 02          \trorw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 08             \trorw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 08             \trorw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 83 18 01          \tsbbw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 18 89 00       \tsbbw   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 18 34 12       \tsbbw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 18 78 56       \tsbbw   \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 af                \tscas   %es:\\(%rdi\\),%ax\n+ *[a-f0-9]+:\t66 af                \tscas   %es:\\(%rdi\\),%ax\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 20 02          \tshlw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 20             \tshlw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 38             \tsarw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 38 02          \tsarw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 38             \tsarw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 38             \tsarw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 20 02          \tshlw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 20             \tshlw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 20             \tshlw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 28             \tshrw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 c1 28 02          \tshrw   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d3 28             \tshrw   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t66 d1 28             \tshrw   \\(%rax\\)\n+ *[a-f0-9]+:\t66 ab                \tstos   %ax,%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t66 ab                \tstos   %ax,%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t66 83 28 01          \tsubw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 28 89 00       \tsubw   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 28 34 12       \tsubw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 28 78 56       \tsubw   \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 0f 07             \tdata16 sysret *\n+ *[a-f0-9]+:\t66 f7 00 89 00       \ttestw  \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 f7 00 34 12       \ttestw  \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 f7 00 78 56       \ttestw  \\$0x5678,\\(%rax\\)\n+ *[a-f0-9]+:\t66 83 30 01          \txorw   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 30 89 00       \txorw   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 30 34 12       \txorw   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t66 81 30 78 56       \txorw   \\$0x5678,\\(%rax\\)\n+#pass"
    },
    {
      "sha": "24c595a7b2be9c7b044b80c14c7ddef90550878f",
      "filename": "gas/testsuite/gas/i386/noreg64-data16.e",
      "status": "added",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64-data16.e",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64-data16.e",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64-data16.e?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -0,0 +1,11 @@\n+.*: Assembler messages:\n+.*:30: Warning: .*shortened.*\n+.*:34: Warning: .*shortened.*\n+.*:38: Warning: .*shortened.*\n+.*:47: Warning: .*shortened.*\n+.*:99: Warning: .*shortened.*\n+.*:117: Warning: .*shortened.*\n+.*:146: Warning: .*shortened.*\n+.*:170: Warning: .*shortened.*\n+.*:174: Warning: .*shortened.*\n+.*:178: Warning: .*shortened.*"
    },
    {
      "sha": "080f0904ba56a7b06a3fa417f4a202c37a081f88",
      "filename": "gas/testsuite/gas/i386/noreg64-rex64.d",
      "status": "added",
      "additions": 160,
      "deletions": 0,
      "changes": 160,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64-rex64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64-rex64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64-rex64.d?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -0,0 +1,160 @@\n+#as: --defsym REX64=1\n+#objdump: -dw\n+#name: 64-bit insns not sizeable through register operands w/ rex64\n+#source: noreg64.s\n+\n+.*: +file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <noreg>:\n+ *[a-f0-9]+:\t48 83 10 01          \tadcq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 10 89 00 00 00 \tadcq   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 10 34 12 00 00 \tadcq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 10 78 56 34 12 \tadcq   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 83 00 01          \taddq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 00 89 00 00 00 \taddq   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 00 34 12 00 00 \taddq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 00 78 56 34 12 \taddq   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 83 20 01          \tandq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 20 89 00 00 00 \tandq   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 20 34 12 00 00 \tandq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 20 78 56 34 12 \tandq   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 0f ba 20 01       \tbtq    \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 0f ba 38 01       \tbtcq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 0f ba 30 01       \tbtrq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 0f ba 28 01       \tbtsq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 ff 10             \trex\\.W callq \\*\\(%rax\\)\n+ *[a-f0-9]+:\t48 83 38 01          \tcmpq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 38 89 00 00 00 \tcmpq   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 38 34 12 00 00 \tcmpq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 38 78 56 34 12 \tcmpq   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 a7                \tcmpsq  %es:\\(%rdi\\),%ds:\\(%rsi\\)\n+ *[a-f0-9]+:\t48 a7                \tcmpsq  %es:\\(%rdi\\),%ds:\\(%rsi\\)\n+ *[a-f0-9]+:\tf2 48 0f 38 f1 00    \tcrc32q \\(%rax\\),%rax\n+ *[a-f0-9]+:\t48 ff 08             \tdecq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 f7 30             \tdivq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 00             \trex\\.W fadds \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 10             \trex\\.W fcoms \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 18             \trex\\.W fcomps \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 30             \trex\\.W fdivs \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 38             \trex\\.W fdivrs \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 00             \trex\\.W fiadds \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 10             \trex\\.W ficoms \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 18             \trex\\.W ficomps \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 30             \trex\\.W fidivs \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 38             \trex\\.W fidivrs \\(%rax\\)\n+ *[a-f0-9]+:\t48 df 00             \trex\\.W filds \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 08             \trex\\.W fimuls \\(%rax\\)\n+ *[a-f0-9]+:\t48 df 10             \trex\\.W fists \\(%rax\\)\n+ *[a-f0-9]+:\t48 df 18             \trex\\.W fistps \\(%rax\\)\n+ *[a-f0-9]+:\t48 df 08             \trex\\.W fisttps \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 20             \trex\\.W fisubs \\(%rax\\)\n+ *[a-f0-9]+:\t48 de 28             \trex\\.W fisubrs \\(%rax\\)\n+ *[a-f0-9]+:\t48 d9 00             \trex\\.W flds \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 08             \trex\\.W fmuls \\(%rax\\)\n+ *[a-f0-9]+:\t48 d9 10             \trex\\.W fsts \\(%rax\\)\n+ *[a-f0-9]+:\t48 d9 18             \trex\\.W fstps \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 20             \trex\\.W fsubs \\(%rax\\)\n+ *[a-f0-9]+:\t48 d8 28             \trex\\.W fsubrs \\(%rax\\)\n+ *[a-f0-9]+:\t48 f7 38             \tidivq  \\(%rax\\)\n+ *[a-f0-9]+:\t48 f7 28             \timulq  \\(%rax\\)\n+ *[a-f0-9]+:\t48 e5 00             \trex\\.W in \\$0x0,%eax\n+ *[a-f0-9]+:\t48 ed                \trex\\.W in \\(%dx\\),%eax\n+ *[a-f0-9]+:\t48 ff 00             \tincq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 6d                \trex\\.W insl \\(%dx\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t48 6d                \trex\\.W insl \\(%dx\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t48 cf                \tiretq *\n+ *[a-f0-9]+:\t48 ff 20             \trex\\.W jmpq \\*\\(%rax\\)\n+ *[a-f0-9]+:\t48 ff 18             \trex\\.W lcall \\*\\(%rax\\)\n+ *[a-f0-9]+:\t48 0f 01 10          \trex\\.W lgdt \\(%rax\\)\n+ *[a-f0-9]+:\t48 0f 01 18          \trex\\.W lidt \\(%rax\\)\n+ *[a-f0-9]+:\t48 ff 28             \trex\\.W ljmp \\*\\(%rax\\)\n+ *[a-f0-9]+:\t48 0f 00 10          \trex\\.W lldt \\(%rax\\)\n+ *[a-f0-9]+:\t48 0f 01 30          \trex\\.W lmsw \\(%rax\\)\n+ *[a-f0-9]+:\t48 ad                \tlods   %ds:\\(%rsi\\),%rax\n+ *[a-f0-9]+:\t48 ad                \tlods   %ds:\\(%rsi\\),%rax\n+ *[a-f0-9]+:\t48 cb                \tlretq *\n+ *[a-f0-9]+:\t48 ca 04 00          \tlretq  \\$0x4\n+ *[a-f0-9]+:\t48 0f 00 18          \trex\\.W ltr \\(%rax\\)\n+ *[a-f0-9]+:\t48 c7 00 12 00 00 00 \tmovq   \\$0x12,\\(%rax\\)\n+ *[a-f0-9]+:\t48 c7 00 34 12 00 00 \tmovq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 c7 00 78 56 34 12 \tmovq   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 8c 00             \trex\\.W mov %es,\\(%rax\\)\n+ *[a-f0-9]+:\t48 8e 00             \trex\\.W mov \\(%rax\\),%es\n+ *[a-f0-9]+:\t48 a5                \tmovsq  %ds:\\(%rsi\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t48 a5                \tmovsq  %ds:\\(%rsi\\),%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t66 48 0f be 00       \tdata16 movsbq \\(%rax\\),%rax\n+ *[a-f0-9]+:\t48 0f be 00          \tmovsbq \\(%rax\\),%rax\n+ *[a-f0-9]+:\t66 48 0f b6 00       \tdata16 movzbq \\(%rax\\),%rax\n+ *[a-f0-9]+:\t48 0f b6 00          \tmovzbq \\(%rax\\),%rax\n+ *[a-f0-9]+:\t48 f7 20             \tmulq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 f7 18             \tnegq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 0f 1f 00          \tnopq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 f7 10             \tnotq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 83 08 01          \torq    \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 08 89 00 00 00 \torq    \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 08 34 12 00 00 \torq    \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 08 78 56 34 12 \torq    \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 e7 00             \trex\\.W out %eax,\\$0x0\n+ *[a-f0-9]+:\t48 ef                \trex\\.W out %eax,\\(%dx\\)\n+ *[a-f0-9]+:\t48 6f                \trex\\.W outsl %ds:\\(%rsi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t48 6f                \trex\\.W outsl %ds:\\(%rsi\\),\\(%dx\\)\n+ *[a-f0-9]+:\t48 8f 00             \trex\\.W popq \\(%rax\\)\n+ *[a-f0-9]+:\t48 0f a1             \trex\\.W popq %fs\n+ *[a-f0-9]+:\tf3 48 0f ae 20       \tptwriteq \\(%rax\\)\n+ *[a-f0-9]+:\t48 ff 30             \trex\\.W pushq \\(%rax\\)\n+ *[a-f0-9]+:\t48 0f a0             \trex\\.W pushq %fs\n+ *[a-f0-9]+:\t48 d1 10             \trclq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 10 02          \trclq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 10             \trclq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 10             \trclq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 18             \trcrq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 18 02          \trcrq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 18             \trcrq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 18             \trcrq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 00             \trolq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 00 02          \trolq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 00             \trolq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 00             \trolq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 08             \trorq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 08 02          \trorq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 08             \trorq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 08             \trorq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 83 18 01          \tsbbq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 18 89 00 00 00 \tsbbq   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 18 34 12 00 00 \tsbbq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 18 78 56 34 12 \tsbbq   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 af                \tscas   %es:\\(%rdi\\),%rax\n+ *[a-f0-9]+:\t48 af                \tscas   %es:\\(%rdi\\),%rax\n+ *[a-f0-9]+:\t48 d1 20             \tshlq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 20 02          \tshlq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 20             \tshlq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 20             \tshlq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 38             \tsarq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 38 02          \tsarq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 38             \tsarq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 38             \tsarq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 20             \tshlq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 20 02          \tshlq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 20             \tshlq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 20             \tshlq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 28             \tshrq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 c1 28 02          \tshrq   \\$0x2,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d3 28             \tshrq   %cl,\\(%rax\\)\n+ *[a-f0-9]+:\t48 d1 28             \tshrq   \\(%rax\\)\n+ *[a-f0-9]+:\t48 ab                \tstos   %rax,%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t48 ab                \tstos   %rax,%es:\\(%rdi\\)\n+ *[a-f0-9]+:\t48 83 28 01          \tsubq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 28 89 00 00 00 \tsubq   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 28 34 12 00 00 \tsubq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 28 78 56 34 12 \tsubq   \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 0f 07             \tsysretq *\n+ *[a-f0-9]+:\t48 f7 00 89 00 00 00 \ttestq  \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 f7 00 34 12 00 00 \ttestq  \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 f7 00 78 56 34 12 \ttestq  \\$0x12345678,\\(%rax\\)\n+ *[a-f0-9]+:\t48 83 30 01          \txorq   \\$0x1,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 30 89 00 00 00 \txorq   \\$0x89,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 30 34 12 00 00 \txorq   \\$0x1234,\\(%rax\\)\n+ *[a-f0-9]+:\t48 81 30 78 56 34 12 \txorq   \\$0x12345678,\\(%rax\\)\n+#pass"
    },
    {
      "sha": "6845bb7348769ecf8d55f4a0d0305549aca5ddb9",
      "filename": "gas/testsuite/gas/i386/noreg64.s",
      "status": "modified",
      "additions": 176,
      "deletions": 152,
      "changes": 328,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8bbb3ad806d19ab3f85052220440af46fbd2b81f/gas/testsuite/gas/i386/noreg64.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/noreg64.s?ref=8bbb3ad806d19ab3f85052220440af46fbd2b81f",
      "patch": "@@ -1,154 +1,178 @@\n+\t.macro pfx insn:vararg\n+\t.ifdef DATA16\n+\tdata16 \\insn\n+\t.else\n+\t.ifdef REX64\n+\trex64 \\insn\n+\t.else\n+\t\\insn\n+\t.endif\n+\t.endif\n+\t.endm\n+\n+\t.macro pfx16 insn:vararg\n+\t.ifndef REX64\n+\tpfx \\insn\n+\t.endif\n+\t.endm\n+\n+\t.macro pfx64 insn:vararg\n+\t.ifndef DATA16\n+\tpfx \\insn\n+\t.endif\n+\t.endm\n+\n \t.text\n noreg:\n-\tadc\t$1, (%rax)\n-\tadc\t$0x89, (%rax)\n-\tadc\t$0x1234, (%rax)\n-\tadc\t$0x12345678, (%rax)\n-\tadd\t$1, (%rax)\n-\tadd\t$0x89, (%rax)\n-\tadd\t$0x1234, (%rax)\n-\tadd\t$0x12345678, (%rax)\n-\tand\t$1, (%rax)\n-\tand\t$0x89, (%rax)\n-\tand\t$0x1234, (%rax)\n-\tand\t$0x12345678, (%rax)\n-\tbt\t$1, (%rax)\n-\tbtc\t$1, (%rax)\n-\tbtr\t$1, (%rax)\n-\tbts\t$1, (%rax)\n-\tcall\t*(%rax)\n-\tcmp\t$1, (%rax)\n-\tcmp\t$0x89, (%rax)\n-\tcmp\t$0x1234, (%rax)\n-\tcmp\t$0x12345678, (%rax)\n-\tcmps\n-\tcmps\t%es:(%rdi), (%rsi)\n-\tcrc32\t(%rax), %eax\n-\tcrc32\t(%rax), %rax\n-\tdec\t(%rax)\n-\tdiv\t(%rax)\n-\tfadd\t(%rax)\n-\tfcom\t(%rax)\n-\tfcomp\t(%rax)\n-\tfdiv\t(%rax)\n-\tfdivr\t(%rax)\n-\tfiadd\t(%rax)\n-\tficom\t(%rax)\n-\tficomp\t(%rax)\n-\tfidiv\t(%rax)\n-\tfidivr\t(%rax)\n-\tfild\t(%rax)\n-\tfimul\t(%rax)\n-\tfist\t(%rax)\n-\tfistp\t(%rax)\n-\tfisttp\t(%rax)\n-\tfisub\t(%rax)\n-\tfisubr\t(%rax)\n-\tfld\t(%rax)\n-\tfmul\t(%rax)\n-\tfst\t(%rax)\n-\tfstp\t(%rax)\n-\tfsub\t(%rax)\n-\tfsubr\t(%rax)\n-\tidiv\t(%rax)\n-\timul\t(%rax)\n-\tin\t$0\n-\tin\t%dx\n-\tinc\t(%rax)\n-\tins\n-\tins\t%dx, %es:(%rdi)\n-\tiret\n-\tjmp\t*(%rax)\n-\tlcall\t*(%rax)\n-\tlgdt\t(%rax)\n-\tlidt\t(%rax)\n-\tljmp\t*(%rax)\n-\tlldt\t(%rax)\n-\tlmsw\t(%rax)\n-\tlods\n-\tlods\t(%rsi)\n-\tlret\n-\tlret\t$4\n-\tltr\t(%rax)\n-\tmov\t$0x12, (%rax)\n-\tmov\t$0x1234, (%rax)\n-\tmov\t$0x12345678, (%rax)\n-\tmov\t%es, (%rax)\n-\tmov\t(%rax), %es\n-\tmovs\n-\tmovs\t(%rsi), %es:(%rdi)\n-\tmovsx\t(%rax), %ax\n-\tmovsx\t(%rax), %eax\n-\tmovsx\t(%rax), %rax\n-\tmovzx\t(%rax), %ax\n-\tmovzx\t(%rax), %eax\n-\tmovzx\t(%rax), %rax\n-\tmul\t(%rax)\n-\tneg\t(%rax)\n-\tnop\t(%rax)\n-\tnot\t(%rax)\n-\tor\t$1, (%rax)\n-\tor\t$0x89, (%rax)\n-\tor\t$0x1234, (%rax)\n-\tor\t$0x12345678, (%rax)\n-\tout\t$0\n-\tout\t%dx\n-\touts\n-\touts\t(%rsi), %dx\n-\tpop\t(%rax)\n-\tpop\t%fs\n-\tptwrite\t(%rax)\n-\tpush\t(%rax)\n-\tpush\t%fs\n-\trcl\t$1, (%rax)\n-\trcl\t$2, (%rax)\n-\trcl\t%cl, (%rax)\n-\trcl\t(%rax)\n-\trcr\t$1, (%rax)\n-\trcr\t$2, (%rax)\n-\trcr\t%cl, (%rax)\n-\trcr\t(%rax)\n-\trol\t$1, (%rax)\n-\trol\t$2, (%rax)\n-\trol\t%cl, (%rax)\n-\trol\t(%rax)\n-\tror\t$1, (%rax)\n-\tror\t$2, (%rax)\n-\tror\t%cl, (%rax)\n-\tror\t(%rax)\n-\tsbb\t$1, (%rax)\n-\tsbb\t$0x89, (%rax)\n-\tsbb\t$0x1234, (%rax)\n-\tsbb\t$0x12345678, (%rax)\n-\tscas\n-\tscas\t%es:(%rdi)\n-\tsal\t$1, (%rax)\n-\tsal\t$2, (%rax)\n-\tsal\t%cl, (%rax)\n-\tsal\t(%rax)\n-\tsar\t$1, (%rax)\n-\tsar\t$2, (%rax)\n-\tsar\t%cl, (%rax)\n-\tsar\t(%rax)\n-\tshl\t$1, (%rax)\n-\tshl\t$2, (%rax)\n-\tshl\t%cl, (%rax)\n-\tshl\t(%rax)\n-\tshr\t$1, (%rax)\n-\tshr\t$2, (%rax)\n-\tshr\t%cl, (%rax)\n-\tshr\t(%rax)\n-\tstos\n-\tstos\t%es:(%rdi)\n-\tsub\t$1, (%rax)\n-\tsub\t$0x89, (%rax)\n-\tsub\t$0x1234, (%rax)\n-\tsub\t$0x12345678, (%rax)\n-\tsysret\n-\ttest\t$0x89, (%rax)\n-\ttest\t$0x1234, (%rax)\n-\ttest\t$0x12345678, (%rax)\n-\txor\t$1, (%rax)\n-\txor\t$0x89, (%rax)\n-\txor\t$0x1234, (%rax)\n-\txor\t$0x12345678, (%rax)\n+\tpfx adc\t\t$1, (%rax)\n+\tpfx adc\t\t$0x89, (%rax)\n+\tpfx adc\t\t$0x1234, (%rax)\n+\tpfx adc\t\t$0x12345678, (%rax)\n+\tpfx add\t\t$1, (%rax)\n+\tpfx add\t\t$0x89, (%rax)\n+\tpfx add\t\t$0x1234, (%rax)\n+\tpfx add\t\t$0x12345678, (%rax)\n+\tpfx and\t\t$1, (%rax)\n+\tpfx and\t\t$0x89, (%rax)\n+\tpfx and\t\t$0x1234, (%rax)\n+\tpfx and\t\t$0x12345678, (%rax)\n+\tpfx bt\t\t$1, (%rax)\n+\tpfx btc\t\t$1, (%rax)\n+\tpfx btr\t\t$1, (%rax)\n+\tpfx bts\t\t$1, (%rax)\n+\tpfx call\t*(%rax)\n+\tpfx cmp\t\t$1, (%rax)\n+\tpfx cmp\t\t$0x89, (%rax)\n+\tpfx cmp\t\t$0x1234, (%rax)\n+\tpfx cmp\t\t$0x12345678, (%rax)\n+\tpfx cmps\n+\tpfx cmps\t%es:(%rdi), (%rsi)\n+\tpfx crc32\t(%rax), %eax\n+\tpfx16 crc32\t(%rax), %rax\n+\tpfx dec\t\t(%rax)\n+\tpfx div\t\t(%rax)\n+\tpfx fadd\t(%rax)\n+\tpfx fcom\t(%rax)\n+\tpfx fcomp\t(%rax)\n+\tpfx fdiv\t(%rax)\n+\tpfx fdivr\t(%rax)\n+\tpfx fiadd\t(%rax)\n+\tpfx ficom\t(%rax)\n+\tpfx ficomp\t(%rax)\n+\tpfx fidiv\t(%rax)\n+\tpfx fidivr\t(%rax)\n+\tpfx fild\t(%rax)\n+\tpfx fimul\t(%rax)\n+\tpfx fist\t(%rax)\n+\tpfx fistp\t(%rax)\n+\tpfx fisttp\t(%rax)\n+\tpfx fisub\t(%rax)\n+\tpfx fisubr\t(%rax)\n+\tpfx fld\t\t(%rax)\n+\tpfx fmul\t(%rax)\n+\tpfx fst\t\t(%rax)\n+\tpfx fstp\t(%rax)\n+\tpfx fsub\t(%rax)\n+\tpfx fsubr\t(%rax)\n+\tpfx idiv\t(%rax)\n+\tpfx imul\t(%rax)\n+\tpfx in\t\t$0\n+\tpfx in\t\t%dx\n+\tpfx inc\t\t(%rax)\n+\tpfx ins\n+\tpfx ins\t\t%dx, %es:(%rdi)\n+\tpfx iret\n+\tpfx jmp\t\t*(%rax)\n+\tpfx lcall\t*(%rax)\n+\tpfx lgdt\t(%rax)\n+\tpfx lidt\t(%rax)\n+\tpfx ljmp\t*(%rax)\n+\tpfx lldt\t(%rax)\n+\tpfx lmsw\t(%rax)\n+\tpfx lods\n+\tpfx lods\t(%rsi)\n+\tpfx lret\n+\tpfx lret\t$4\n+\tpfx ltr\t\t(%rax)\n+\tpfx mov\t\t$0x12, (%rax)\n+\tpfx mov\t\t$0x1234, (%rax)\n+\tpfx mov\t\t$0x12345678, (%rax)\n+\tpfx mov\t\t%es, (%rax)\n+\tpfx mov\t\t(%rax), %es\n+\tpfx movs\n+\tpfx movs\t(%rsi), %es:(%rdi)\n+\tpfx64 movsx\t(%rax), %ax\n+\tpfx movsx\t(%rax), %eax\n+\tpfx16 movsx\t(%rax), %rax\n+\tpfx64 movzx\t(%rax), %ax\n+\tpfx movzx\t(%rax), %eax\n+\tpfx16 movzx\t(%rax), %rax\n+\tpfx mul\t\t(%rax)\n+\tpfx neg\t\t(%rax)\n+\tpfx nop\t\t(%rax)\n+\tpfx not\t\t(%rax)\n+\tpfx or\t\t$1, (%rax)\n+\tpfx or\t\t$0x89, (%rax)\n+\tpfx or\t\t$0x1234, (%rax)\n+\tpfx or\t\t$0x12345678, (%rax)\n+\tpfx out\t\t$0\n+\tpfx out\t\t%dx\n+\tpfx outs\n+\tpfx outs\t(%rsi), %dx\n+\tpfx pop\t\t(%rax)\n+\tpfx pop\t\t%fs\n+\tpfx64 ptwrite\t(%rax)\n+\tpfx push\t(%rax)\n+\tpfx push\t%fs\n+\tpfx rcl\t\t$1, (%rax)\n+\tpfx rcl\t\t$2, (%rax)\n+\tpfx rcl\t\t%cl, (%rax)\n+\tpfx rcl\t\t(%rax)\n+\tpfx rcr\t\t$1, (%rax)\n+\tpfx rcr\t\t$2, (%rax)\n+\tpfx rcr\t\t%cl, (%rax)\n+\tpfx rcr\t\t(%rax)\n+\tpfx rol\t\t$1, (%rax)\n+\tpfx rol\t\t$2, (%rax)\n+\tpfx rol\t\t%cl, (%rax)\n+\tpfx rol\t\t(%rax)\n+\tpfx ror\t\t$1, (%rax)\n+\tpfx ror\t\t$2, (%rax)\n+\tpfx ror\t\t%cl, (%rax)\n+\tpfx ror\t\t(%rax)\n+\tpfx sbb\t\t$1, (%rax)\n+\tpfx sbb\t\t$0x89, (%rax)\n+\tpfx sbb\t\t$0x1234, (%rax)\n+\tpfx sbb\t\t$0x12345678, (%rax)\n+\tpfx scas\n+\tpfx scas\t%es:(%rdi)\n+\tpfx sal\t\t$1, (%rax)\n+\tpfx sal\t\t$2, (%rax)\n+\tpfx sal\t\t%cl, (%rax)\n+\tpfx sal\t\t(%rax)\n+\tpfx sar\t\t$1, (%rax)\n+\tpfx sar\t\t$2, (%rax)\n+\tpfx sar\t\t%cl, (%rax)\n+\tpfx sar\t\t(%rax)\n+\tpfx shl\t$1, (%rax)\n+\tpfx shl\t$2, (%rax)\n+\tpfx shl\t%cl, (%rax)\n+\tpfx shl\t(%rax)\n+\tpfx shr\t$1, (%rax)\n+\tpfx shr\t$2, (%rax)\n+\tpfx shr\t%cl, (%rax)\n+\tpfx shr\t(%rax)\n+\tpfx stos\n+\tpfx stos\t%es:(%rdi)\n+\tpfx sub\t$1, (%rax)\n+\tpfx sub\t$0x89, (%rax)\n+\tpfx sub\t$0x1234, (%rax)\n+\tpfx sub\t$0x12345678, (%rax)\n+\tpfx sysret\n+\tpfx test\t$0x89, (%rax)\n+\tpfx test\t$0x1234, (%rax)\n+\tpfx test\t$0x12345678, (%rax)\n+\tpfx xor\t$1, (%rax)\n+\tpfx xor\t$0x89, (%rax)\n+\tpfx xor\t$0x1234, (%rax)\n+\tpfx xor\t$0x12345678, (%rax)"
    }
  ]
}