<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:18.138+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dense_1_Pipeline_VITIS_LOOP_120_3' (loop 'VITIS_LOOP_120_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('softmax_sum_write_ln120', vitis_test/nnet/core.cpp:120) of variable 'softmax_sum', vitis_test/nnet/core.cpp:122 on local variable 'softmax_sum' and 'load' operation ('softmax_sum_load', vitis_test/nnet/core.cpp:122) on local variable 'softmax_sum'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:14.947+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dense_1_Pipeline_VITIS_LOOP_120_3' (loop 'VITIS_LOOP_120_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('softmax_sum_write_ln120', vitis_test/nnet/core.cpp:120) of variable 'softmax_sum', vitis_test/nnet/core.cpp:122 on local variable 'softmax_sum' and 'load' operation ('softmax_sum_load', vitis_test/nnet/core.cpp:122) on local variable 'softmax_sum'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:14.941+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dense_0' (loop 'VITIS_LOOP_88_1_VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', vitis_test/nnet/core.cpp:93) and 'select' operation ('select_ln88_1', vitis_test/nnet/core.cpp:88).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:13.831+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dense_0' (loop 'VITIS_LOOP_88_1_VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', vitis_test/nnet/core.cpp:93) and 'select' operation ('select_ln88_1', vitis_test/nnet/core.cpp:88).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:13.820+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'dense_0' (loop 'VITIS_LOOP_88_1_VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', vitis_test/nnet/core.cpp:93) and 'select' operation ('select_ln88_1', vitis_test/nnet/core.cpp:88).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:13.814+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'max_pooling1d_0' (loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2'): Unable to schedule 'load' operation ('input_load', vitis_test/nnet/core.cpp:65) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:13.575+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv1d_0' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_27_2'): Unable to schedule 'load' operation ('input_0_load_1', vitis_test/nnet/core.cpp:25) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:13.068+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-273] In function 'flatten_0(float (*) [16], float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (vitis_test/nnet/core.cpp:74:0)" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:12.468+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file vitis_test/nnet/core.cpp&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:09.588+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (vitis_test/nnet/core.cpp:135:9)&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:09.030+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (vitis_test/nnet/core.cpp:169:16)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:09.027+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (vitis_test/nnet/core.cpp:168:16)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:51:09.022+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 4131.848 ; gain = 1669.457 ; free physical = 657 ; free virtual = 7771" projectName="vitis_test" solutionName="solution1" date="2024-09-02T19:04:43.075+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2526.449 ; gain = 392.453 ; free physical = 505 ; free virtual = 8004&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.301; parent = 2494.438; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.512 ; gain = 842.516 ; free physical = 365 ; free virtual = 7466&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.253; parent = 2120.382; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.379; parent = 2976.516; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.512 ; gain = 842.516 ; free physical = 355 ; free virtual = 7467&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.394; parent = 2120.522; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.379; parent = 2976.516; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2995.543 ; gain = 861.547 ; free physical = 323 ; free virtual = 7446&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.983; parent = 2121.112; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3973.410; parent = 2995.547; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 291 ; free virtual = 7451&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.140; parent = 2121.269; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 291 ; free virtual = 7453&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.140; parent = 2121.269; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 271 ; free virtual = 7451&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.155; parent = 2121.284; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 271 ; free virtual = 7452&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.249; parent = 2121.378; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 259 ; free virtual = 7450&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.249; parent = 2121.378; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 250 ; free virtual = 7452&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.249; parent = 2121.378; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 250 ; free virtual = 7454&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.280; parent = 2121.409; children = 203.907&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3001.480 ; gain = 787.609 ; free physical = 283 ; free virtual = 7507&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.488 ; gain = 867.484 ; free physical = 284 ; free virtual = 7510" projectName="vitis_test" solutionName="solution1" date="2024-09-02T19:03:48.315+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Mon Sep  2 19:00:03 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Mon Sep  2 19:00:03 2024] Launched synth_1...&#xA;Run output will be captured here: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Mon Sep  2 19:00:03 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="vitis_test" solutionName="solution1" date="2024-09-02T19:03:13.301+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-09-02 19:00:03 +08&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="vitis_test" solutionName="solution1" date="2024-09-02T19:00:03.204+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:36.457+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:35.968+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:35.572+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:35.041+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:34.602+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:34.291+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:33.977+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:33.650+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:59:33.302+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4134.137 ; gain = 1671.934 ; free physical = 2305 ; free virtual = 8796" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:58:12.955+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2525.566 ; gain = 391.453 ; free physical = 2797 ; free virtual = 9229&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.429; parent = 1573.517; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3469.586; parent = 2493.555; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.598 ; gain = 842.484 ; free physical = 2366 ; free virtual = 8723&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.527; parent = 2120.646; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3952.633; parent = 2976.602; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.598 ; gain = 842.484 ; free physical = 2366 ; free virtual = 8723&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.668; parent = 2120.787; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3952.633; parent = 2976.602; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2995.629 ; gain = 861.516 ; free physical = 2330 ; free virtual = 8703&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.242; parent = 2121.361; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3971.664; parent = 2995.633; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.566 ; gain = 867.453 ; free physical = 2316 ; free virtual = 8701&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.438; parent = 2121.557; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.602; parent = 3001.570; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.566 ; gain = 867.453 ; free physical = 2316 ; free virtual = 8701&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.438; parent = 2121.557; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.602; parent = 3001.570; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.566 ; gain = 867.453 ; free physical = 2316 ; free virtual = 8701&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.453; parent = 2121.572; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.602; parent = 3001.570; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.566 ; gain = 867.453 ; free physical = 2301 ; free virtual = 8702&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.547; parent = 2121.666; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.602; parent = 3001.570; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.566 ; gain = 867.453 ; free physical = 2301 ; free virtual = 8702&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.547; parent = 2121.666; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.602; parent = 3001.570; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.566 ; gain = 867.453 ; free physical = 2301 ; free virtual = 8702&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.547; parent = 2121.666; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.602; parent = 3001.570; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.566 ; gain = 867.453 ; free physical = 2301 ; free virtual = 8702&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.578; parent = 2121.697; children = 203.912&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3977.602; parent = 3001.570; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.566 ; gain = 788.578 ; free physical = 2285 ; free virtual = 8701&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.574 ; gain = 867.453 ; free physical = 2285 ; free virtual = 8701" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:57:30.229+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Mon Sep  2 18:54:15 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Mon Sep  2 18:54:15 2024] Launched synth_1...&#xA;Run output will be captured here: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Mon Sep  2 18:54:15 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:57:00.221+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-09-02 18:54:15 +08&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:54:15.149+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fsub_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:52.769+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:52.507+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:52.230+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:51.943+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:51.663+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:51.358+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:51.080+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:50.787+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vitis_test" solutionName="solution1" date="2024-09-02T18:53:50.463+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
