read -sv run_verilog_mid/adder_32b_11_81_f30295a15f9e72aba70aabd8c8db9eb4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_81_f30295a15f9e72aba70aabd8c8db9eb4_yosys.v
