{"vcs1":{"timestamp_begin":1737889953.930625021, "rt":0.22, "ut":0.11, "st":0.07}}
{"vcselab":{"timestamp_begin":1737889954.215064826, "rt":0.24, "ut":0.16, "st":0.06}}
{"link":{"timestamp_begin":1737889954.502712711, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737889953.707620182}
{"VCS_COMP_START_TIME": 1737889953.707620182}
{"VCS_COMP_END_TIME": 1737889954.705773584}
{"VCS_USER_OPTIONS": "-sverilog mem.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150352}}
