----------------
; Command Info ;
----------------
Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 0.167 

Tcl Command:
    report_timing -setup -file timing_impl.log -npaths 20 -detail full_path

Options:
    -setup 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 

Delay Model:
    Slow 900mV 100C Model

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                ; Launch Clock                           ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.167 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.040     ; 3.472      ;
; 0.167 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.040     ; 3.472      ;
; 0.167 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.040     ; 3.472      ;
; 0.167 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.040     ; 3.472      ;
; 0.167 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.040     ; 3.472      ;
; 0.167 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.040     ; 3.472      ;
; 0.167 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.040     ; 3.472      ;
; 0.179 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.037     ; 3.463      ;
; 0.179 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.037     ; 3.463      ;
; 0.179 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.037     ; 3.463      ;
; 0.179 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.037     ; 3.463      ;
; 0.179 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.037     ; 3.463      ;
; 0.179 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.037     ; 3.463      ;
; 0.179 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.037     ; 3.463      ;
; 0.200 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.070     ; 3.411      ;
; 0.200 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.070     ; 3.411      ;
; 0.212 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.067     ; 3.402      ;
; 0.212 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554] ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.067     ; 3.402      ;
; 0.230 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[574] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.070     ; 3.377      ;
; 0.230 ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[575] ; i_system_bd|sys_ddr3_cntrl_phy_clk_0   ; i_system_bd|sys_ddr3_cntrl_core_usr_clk ; 3.752        ; -0.070     ; 3.377      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------+--------------+------------+------------+

Path #1: Setup slack is 0.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.695                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.862                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.167                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.040 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.472  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.695   ; 3.472    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.695 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N23        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[199]|ena                                                                                                                                                                                                                                                                                   ;
;   5.695 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N23        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N23        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[199]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N23        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N23        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Setup slack is 0.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.695                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.862                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.167                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.040 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.472  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.695   ; 3.472    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.695 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N4         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[262]|ena                                                                                                                                                                                                                                                                                   ;
;   5.695 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N4         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N4         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[262]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N4         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N4         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Setup slack is 0.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.695                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.862                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.167                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.040 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.472  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.695   ; 3.472    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.695 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N32        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[198]|ena                                                                                                                                                                                                                                                                                   ;
;   5.695 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N32        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N32        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[198]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N32        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N32        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Setup slack is 0.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.695                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.862                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.167                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.040 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.472  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.695   ; 3.472    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.695 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N43        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[134]|ena                                                                                                                                                                                                                                                                                   ;
;   5.695 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N43        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N43        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[134]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N43        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N43        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Setup slack is 0.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.695                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.862                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.167                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.040 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.472  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.695   ; 3.472    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.695 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N50        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[195]|ena                                                                                                                                                                                                                                                                                   ;
;   5.695 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N50        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N50        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[195]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N50        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N50        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Setup slack is 0.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.695                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.862                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.167                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.040 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.472  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.695   ; 3.472    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.695 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N16        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[194]|ena                                                                                                                                                                                                                                                                                   ;
;   5.695 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N16        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N16        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[194]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N16        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N16        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Setup slack is 0.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.695                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.862                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.167                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.040 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.472  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.695   ; 3.472    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.695 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N26        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[463]|ena                                                                                                                                                                                                                                                                                   ;
;   5.695 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N26        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N26        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[463]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N26        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N26        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Setup slack is 0.179 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.683                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.862                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.179                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.463  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 18         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.683   ; 3.463    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.683 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N23        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[199]|ena                                                                                                                                                                                                                                                                                   ;
;   5.683 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N23        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N23        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[199]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N23        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N23        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[199]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Setup slack is 0.179 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.683                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.862                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.179                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.463  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 18         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.683   ; 3.463    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.683 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N4         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[262]|ena                                                                                                                                                                                                                                                                                   ;
;   5.683 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N4         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N4         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[262]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N4         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N4         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[262]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Setup slack is 0.179 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.683                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.862                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.179                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.463  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 18         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.683   ; 3.463    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.683 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N32        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[198]|ena                                                                                                                                                                                                                                                                                   ;
;   5.683 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N32        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N32        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[198]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N32        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N32        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[198]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Setup slack is 0.179 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.683                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.862                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.179                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.463  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 18         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.683   ; 3.463    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.683 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N43        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[134]|ena                                                                                                                                                                                                                                                                                   ;
;   5.683 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N43        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N43        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[134]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N43        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N43        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[134]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Setup slack is 0.179 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.683                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.862                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.179                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.463  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 18         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.683   ; 3.463    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.683 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N50        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[195]|ena                                                                                                                                                                                                                                                                                   ;
;   5.683 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N50        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N50        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[195]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N50        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N50        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[195]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Setup slack is 0.179 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.683                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.862                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.179                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.463  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 18         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.683   ; 3.463    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.683 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N16        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[194]|ena                                                                                                                                                                                                                                                                                   ;
;   5.683 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N16        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N16        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[194]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N16        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N16        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[194]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Setup slack is 0.179 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.683                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.862                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.179                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.463  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.779       ; 80         ; 1.212  ; 1.567  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 18         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.851       ; 57         ; 0.000  ; 2.851  ;
;    Cell                ;        ; 10    ; 2.179       ; 43         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.683   ; 3.463    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.683 ;   1.567  ; FF ; IC   ; 1      ; FF_X102_Y192_N26        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[463]|ena                                                                                                                                                                                                                                                                                   ;
;   5.683 ;   0.000  ; FF ; CELL ; 1      ; FF_X102_Y192_N26        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.935   ; 2.066    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.559 ;   2.851  ; RR ; IC   ; 1      ; FF_X102_Y192_N26        ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[463]|clk                                                                                                                                                               ;
;   5.559 ;   0.000  ; RR ; CELL ; 1      ; FF_X102_Y192_N26        ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                             ;
;   5.935 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.815   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.862   ; 0.047    ;    ; uTsu ; 1      ; FF_X102_Y192_N26        ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[463]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Setup slack is 0.200 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.634                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.834                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.200                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.070 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.411  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.718       ; 80         ; 1.212  ; 1.506  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.821       ; 56         ; 0.000  ; 2.821  ;
;    Cell                ;        ; 10    ; 2.179       ; 44         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.634   ; 3.411    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.634 ;   1.506  ; FF ; IC   ; 1      ; FF_X95_Y156_N22         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|ena                                                                                                                                                                                                                                                                                   ;
;   5.634 ;   0.000  ; FF ; CELL ; 1      ; FF_X95_Y156_N22         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.905   ; 2.036    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.529 ;   2.821  ; RR ; IC   ; 1      ; FF_X95_Y156_N22         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|clk                                                                                                                                                               ;
;   5.529 ;   0.000  ; RR ; CELL ; 1      ; FF_X95_Y156_N22         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                             ;
;   5.905 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.785   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.834   ; 0.049    ;    ; uTsu ; 1      ; FF_X95_Y156_N22         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Setup slack is 0.200 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.634                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.834                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.200                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.070 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.411  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.718       ; 80         ; 1.212  ; 1.506  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.821       ; 56         ; 0.000  ; 2.821  ;
;    Cell                ;        ; 10    ; 2.179       ; 44         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.634   ; 3.411    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.634 ;   1.506  ; FF ; IC   ; 1      ; FF_X95_Y156_N32         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[554]|ena                                                                                                                                                                                                                                                                                   ;
;   5.634 ;   0.000  ; FF ; CELL ; 1      ; FF_X95_Y156_N32         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.905   ; 2.036    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.529 ;   2.821  ; RR ; IC   ; 1      ; FF_X95_Y156_N32         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[554]|clk                                                                                                                                                               ;
;   5.529 ;   0.000  ; RR ; CELL ; 1      ; FF_X95_Y156_N32         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                             ;
;   5.905 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.785   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.834   ; 0.049    ;    ; uTsu ; 1      ; FF_X95_Y156_N32         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Setup slack is 0.212 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.622                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.834                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.212                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.402  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.718       ; 80         ; 1.212  ; 1.506  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 19         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.821       ; 56         ; 0.000  ; 2.821  ;
;    Cell                ;        ; 10    ; 2.179       ; 44         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.622   ; 3.402    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.622 ;   1.506  ; FF ; IC   ; 1      ; FF_X95_Y156_N22         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|ena                                                                                                                                                                                                                                                                                   ;
;   5.622 ;   0.000  ; FF ; CELL ; 1      ; FF_X95_Y156_N22         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.905   ; 2.036    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.529 ;   2.821  ; RR ; IC   ; 1      ; FF_X95_Y156_N22         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[623]|clk                                                                                                                                                               ;
;   5.529 ;   0.000  ; RR ; CELL ; 1      ; FF_X95_Y156_N22         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                             ;
;   5.905 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.785   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.834   ; 0.049    ;    ; uTsu ; 1      ; FF_X95_Y156_N22         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[623]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Setup slack is 0.212 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                                                                                                            ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_phy_clk_l_0                                                                                                                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 5.622                                                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 5.834                                                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.212                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.402  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.028       ; 100        ; 0.000  ; 0.883  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.718       ; 80         ; 1.212  ; 1.506  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.640       ; 19         ; 0.640  ; 0.640  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.821       ; 56         ; 0.000  ; 2.821  ;
;    Cell                ;        ; 10    ; 2.179       ; 44         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.220   ; 2.103    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.098 ;   0.883  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                                                                                                                                                                                                                                                ;
;   2.220 ;   0.122  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[1] ;
;   2.220 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1                                      ;
; 5.622   ; 3.402    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.860 ;   0.640  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.072 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.112 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.116 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.622 ;   1.506  ; FF ; IC   ; 1      ; FF_X95_Y156_N32         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[554]|ena                                                                                                                                                                                                                                                                                   ;
;   5.622 ;   0.000  ; FF ; CELL ; 1      ; FF_X95_Y156_N32         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.905   ; 2.036    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.529 ;   2.821  ; RR ; IC   ; 1      ; FF_X95_Y156_N32         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[554]|clk                                                                                                                                                               ;
;   5.529 ;   0.000  ; RR ; CELL ; 1      ; FF_X95_Y156_N32         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                             ;
;   5.905 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.785   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.834   ; 0.049    ;    ; uTsu ; 1      ; FF_X95_Y156_N32         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[554]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Setup slack is 0.230 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[574]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.600                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.830                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.230                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.070 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.377  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.684       ; 79         ; 1.212  ; 1.472  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.821       ; 56         ; 0.000  ; 2.821  ;
;    Cell                ;        ; 10    ; 2.179       ; 44         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.600   ; 3.377    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.600 ;   1.472  ; FF ; IC   ; 1      ; FF_X92_Y149_N32         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[574]|ena                                                                                                                                                                                                                                                                                   ;
;   5.600 ;   0.000  ; FF ; CELL ; 1      ; FF_X92_Y149_N32         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[574]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.905   ; 2.036    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.529 ;   2.821  ; RR ; IC   ; 1      ; FF_X92_Y149_N32         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[574]|clk                                                                                                                                                               ;
;   5.529 ;   0.000  ; RR ; CELL ; 1      ; FF_X92_Y149_N32         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[574]                                             ;
;   5.905 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.785   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.830   ; 0.045    ;    ; uTsu ; 1      ; FF_X92_Y149_N32         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[574]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Setup slack is 0.230 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                 ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                        ;
; To Node                  ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[575]                                                                                                                                                                                   ;
; Launch Clock             ; i_system_bd|sys_ddr3_cntrl_phy_clk_0                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock              ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                                                                  ;
; Exception                ; system_bd_altera_emif_arch_nf_181_trc56rq.sdc:662: set_multicycle_path -setup -from [get_keepers {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2 ;
; Multicycle - Setup Start ; 2                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time        ; 5.600                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time       ; 5.830                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                    ; 0.230                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.070 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.377  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 10    ; 3.031       ; 100        ; 0.000  ; 0.884  ;
;    PLL Compensation    ;        ; 1     ; -0.925      ; 0          ; -0.925 ; -0.925 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 2.684       ; 79         ; 1.212  ; 1.472  ;
;    Cell                ;        ; 3     ; 0.044       ; 1          ; 0.000  ; 0.040  ;
;    uTco                ;        ; 1     ; 0.649       ; 19         ; 0.649  ; 0.649  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.821       ; 56         ; 0.000  ; 2.821  ;
;    Cell                ;        ; 10    ; 2.179       ; 44         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;        ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                       ;
; 2.223   ; 2.106    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                                                             ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                                                         ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                   ;
;   0.757 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                   ;
;   0.831 ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                                                ;
;   1.461 ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                                                   ;
;   1.461 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                                                             ;
;   2.139 ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                                                     ;
;   2.140 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                                                          ;
;   1.215 ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                                                       ;
;   1.215 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                                                   ;
;   2.099 ;   0.884  ; RR ; CELL ; 4      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                                                                                                                                                                                  ;
;   2.223 ;   0.124  ; RR ; CELL ; 1      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~io_48_lvds_tile/xio_center/xio_hmc/phy_clk[0] ;
;   2.223 ;   0.000  ; RR ; CELL ; 2      ; TILECTRL_X78_Y168_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                      ;
; 5.600   ; 3.377    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                                              ;
;   2.872 ;   0.649  ; FF ; uTco ; 3      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|ctl2core_avl_cmd_ready                                                                                                                                                                                                                           ;
;   4.084 ;   1.212  ; FF ; IC   ; 1      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|dataf                                                                                                                                                                                                                                                                                  ;
;   4.124 ;   0.040  ; FF ; CELL ; 2      ; LABCELL_X79_Y179_N18    ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|always0~0|combout                                                                                                                                                                                                                                                                                ;
;   4.128 ;   0.004  ; FF ; CELL ; 622    ; LABCELL_X79_Y179_N18    ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|always0~0~la_lab/laboutt[12]                                                                                                                                               ;
;   5.600 ;   1.472  ; FF ; IC   ; 1      ; FF_X92_Y149_N13         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[575]|ena                                                                                                                                                                                                                                                                                   ;
;   5.600 ;   0.000  ; FF ; CELL ; 1      ; FF_X92_Y149_N13         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[575]                                                                                                                                                                 ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 5.905   ; 2.036    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   4.509 ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   4.573 ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   5.133 ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   5.133 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   5.701 ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   5.702 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   4.591 ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   4.591 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   4.591 ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   2.362 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   2.362 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   2.708 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   5.529 ;   2.821  ; RR ; IC   ; 1      ; FF_X92_Y149_N13         ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_042|core|data1[575]|clk                                                                                                                                                               ;
;   5.529 ;   0.000  ; RR ; CELL ; 1      ; FF_X92_Y149_N13         ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[575]                                             ;
;   5.905 ;   0.376  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 5.785   ; -0.120   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 5.830   ; 0.045    ;    ; uTsu ; 1      ; FF_X92_Y149_N13         ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[575]                                             ;
+---------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.032 

Tcl Command:
    report_timing -append -hold -file timing_impl.log -npaths 20 -detail full_path

Options:
    -hold 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.032 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                                                          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                      ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.001      ; 0.464      ;
; 0.036 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[10]                                                                                                                                                                                 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11]                                                                                                             ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.474      ;
; 0.036 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|wr_b_rptr[1]                                                                       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.454      ;
; 0.036 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[1]                                                                                                                                                                          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[2]                                                                                                      ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.454      ;
; 0.038 ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1]                                                                                                                                                                                                                                                    ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1]                                                                                                                                                                                ; sys_clk_100mhz                                             ; sys_clk_100mhz                                             ; 0.000        ; 0.001      ; 0.455      ;
; 0.038 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2]                                                                                                                     ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2]                                                 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.448      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int                                                                                                                                                                                                          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int                                                                                                                                      ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.001      ; 0.453      ;
; 0.039 ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2]                                                                                                                                                                                                                                                                                                                              ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2]                                                                                                                                                                                                                                                          ; i_system_bd|ad9144_jesd204|link_pll|outclk0                ; i_system_bd|ad9144_jesd204|link_pll|outclk0                ; 0.000        ; 0.000      ; 0.448      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st                                                                                                                                                                                                                                                                                                ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st                                                                                                                                                                                                                            ; sys_clk_100mhz                                             ; sys_clk_100mhz                                             ; 0.000        ; 0.000      ; 0.455      ;
; 0.039 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset                                                                                                                                                                                                                                                                                                 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset                                                                                                                                                                                                                             ; i_system_bd|ad9144_jesd204|link_pll|outclk0                ; i_system_bd|ad9144_jesd204|link_pll|outclk0                ; 0.000        ; 0.000      ; 0.454      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                               ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                           ; sys_clk_100mhz                                             ; sys_clk_100mhz                                             ; 0.000        ; 0.001      ; 0.447      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; sys_clk_100mhz                                             ; sys_clk_100mhz                                             ; 0.000        ; 0.000      ; 0.455      ;
; 0.039 ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]                                                                                                                                                                                                                                                                                                                              ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]                                                                                                                                                                                                                                                          ; i_system_bd|ad9144_jesd204|link_pll|outclk0                ; i_system_bd|ad9144_jesd204|link_pll|outclk0                ; 0.000        ; 0.000      ; 0.447      ;
; 0.039 ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]                                                                                                                                                                                                                                                             ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]                                                                                                                                                                                         ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                    ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                    ; 0.000        ; 0.000      ; 0.453      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[12]                                                                                                                                                                         ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[13]                                                                                                     ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.453      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                                                                                                                                                  ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                                                                              ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; -0.001     ; 0.448      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                                                                                                                                             ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                                                                         ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.454      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                                                                                                                                                  ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                                                                              ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.451      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[3]                                                                                                                                                                                  ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4]                                                                                                              ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.454      ;
; 0.039 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                      ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 ; 0.000        ; 0.000      ; 0.452      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is 0.032 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0] ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                  ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                  ;
; Data Arrival Time  ; 7.197                                                                                                                                                                                                                  ;
; Data Required Time ; 7.165                                                                                                                                                                                                                  ;
; Slack              ; 0.032                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.464 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.184       ; 53         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.276       ; 59         ; 0.000  ; 0.276  ;
;    uTco                ;       ; 1     ; 0.188       ; 41         ; 0.188  ; 0.188  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.665       ; 52         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.733   ; 6.733    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.733 ;   0.956  ; FF ; IC   ; 1      ; FF_X133_Y21_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty[0]|clk                                                                                                                                                                                                                              ;
;   6.733 ;   0.000  ; FR ; CELL ; 1      ; FF_X133_Y21_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                   ;
; 7.197   ; 0.464    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.921 ;   0.188  ; FF ; uTco ; 2      ; FF_X133_Y21_N37        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty[0]|q                                                                                                                                                                                                                                ;
;   6.921 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X133_Y21_N36  ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty~2|datad                                                                                                                                                                                                                             ;
;   7.197 ;   0.276  ; FR ; CELL ; 1      ; MLABCELL_X133_Y21_N36  ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty~2|combout                                                                                                                                                                                                                           ;
;   7.197 ;   0.000  ; RR ; CELL ; 1      ; FF_X133_Y21_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty[0]|d                                                                                                                                                                                                                                ;
;   7.197 ;   0.000  ; RR ; CELL ; 1      ; FF_X133_Y21_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                   ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.734   ; 6.734    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   7.984 ;   1.032  ; FF ; IC   ; 1      ; FF_X133_Y21_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|byte_empty[0]|clk                                                                                                                                                                                                                              ;
;   7.984 ;   0.000  ; FR ; CELL ; 1      ; FF_X133_Y21_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                   ;
;   6.734 ;   -1.250 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.734   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.165   ; 0.431    ;    ; uTh  ; 1      ; FF_X133_Y21_N37        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                   ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.036 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[10] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11] ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                           ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                           ;
; Data Arrival Time  ; 7.205                                                                                                                                                                                                                                           ;
; Data Required Time ; 7.169                                                                                                                                                                                                                                           ;
; Slack              ; 0.036                                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.474 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.182       ; 53         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.280       ; 59         ; 0.000  ; 0.280  ;
;    uTco                ;       ; 1     ; 0.194       ; 41         ; 0.194  ; 0.194  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.662       ; 52         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.731   ; 6.731    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.731 ;   0.954  ; FF ; IC   ; 1      ; FF_X135_Y26_N8         ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[10]|clk                                                                                                                                                                                                                       ;
;   6.731 ;   0.000  ; FR ; CELL ; 1      ; FF_X135_Y26_N8         ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[10]                                                          ;
; 7.205   ; 0.474    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.925 ;   0.194  ; FF ; uTco ; 2      ; FF_X135_Y26_N8         ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[10]|q                                                                                                                                                                                                                         ;
;   7.205 ;   0.280  ; FF ; CELL ; 1      ; FF_X135_Y26_N7         ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[11]|d                                                                                                                                                                                                                         ;
;   7.205 ;   0.000  ; FF ; CELL ; 1      ; FF_X135_Y26_N7         ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11]                                                          ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.731   ; 6.731    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   7.981 ;   1.029  ; FF ; IC   ; 1      ; FF_X135_Y26_N7         ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[11]|clk                                                                                                                                                                                                                       ;
;   7.981 ;   0.000  ; FR ; CELL ; 1      ; FF_X135_Y26_N7         ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11]                                                          ;
;   6.731 ;   -1.250 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.731   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.169   ; 0.438    ;    ; uTh  ; 1      ; FF_X135_Y26_N7         ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11]                                                          ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.036 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|wr_b_rptr[1]                                                                                                                                           ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 7.236                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 7.200                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.036                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.454 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.233       ; 54         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.281       ; 62         ; 0.000  ; 0.281  ;
;    uTco                ;       ; 1     ; 0.173       ; 38         ; 0.173  ; 0.173  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.717       ; 53         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 8          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 6.782   ; 6.782    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                                                                                                                                                  ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                                                                                                                                             ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                                                                                                                                                  ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                                                                                                                                               ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                                                                                                                                                   ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk                                                                                                                        ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                                                                                                                                                 ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                                                                                                                                                 ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                                                                                                                                                 ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                              ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                             ;
;   6.782 ;   1.005  ; FF ; IC   ; 1      ; FF_X148_Y27_N56        ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_SYNC_WR_G_PTR|sync[1].u|std_sync_no_cut|dreg[0]|clk                                                                                                                                                                                                                                                                                 ;
;   6.782 ;   0.000  ; FR ; CELL ; 1      ; FF_X148_Y27_N56        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
; 7.236   ; 0.454    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   6.955 ;   0.173  ; FF ; uTco ; 2      ; FF_X148_Y27_N56        ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_SYNC_WR_G_PTR|sync[1].u|std_sync_no_cut|dreg[0]|q                                                                                                                                                                                                                                                                                   ;
;   6.955 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X148_Y27_N54  ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|ff_wr_binval[0]~2|datad                                                                                                                                                                                                                                                                                                               ;
;   7.236 ;   0.281  ; FF ; CELL ; 1      ; MLABCELL_X148_Y27_N54  ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|ff_wr_binval[0]~2|combout                                                                                                                                                                                                                                                                                                             ;
;   7.236 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y27_N55        ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|wr_b_rptr[1]|d                                                                                                                                                                                                                                                                                                                        ;
;   7.236 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y27_N55        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|wr_b_rptr[1]                                                                                                                                           ;
+---------+----------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.782   ; 6.782    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   8.036 ;   1.084  ; FF ; IC   ; 1      ; FF_X148_Y27_N55        ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|wr_b_rptr[1]|clk                                                                                                                                                                                               ;
;   8.036 ;   0.000  ; FR ; CELL ; 1      ; FF_X148_Y27_N55        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|wr_b_rptr[1]                    ;
;   6.782 ;   -1.254 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.782   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.200   ; 0.418    ;    ; uTh  ; 1      ; FF_X148_Y27_N55        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|wr_b_rptr[1]                    ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.036 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[2] ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                  ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                  ;
; Data Arrival Time  ; 7.180                                                                                                                                                                                                                                                  ;
; Data Required Time ; 7.144                                                                                                                                                                                                                                                  ;
; Slack              ; 0.036                                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.454 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.177       ; 53         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.281       ; 62         ; 0.000  ; 0.281  ;
;    uTco                ;       ; 1     ; 0.173       ; 38         ; 0.173  ; 0.173  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.657       ; 52         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.726   ; 6.726    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.726 ;   0.949  ; FF ; IC   ; 1      ; FF_X141_Y26_N56        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[1]|clk                                                                                                                                                                                                                ;
;   6.726 ;   0.000  ; FR ; CELL ; 1      ; FF_X141_Y26_N56        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[1]                                                   ;
; 7.180   ; 0.454    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.899 ;   0.173  ; FF ; uTco ; 1      ; FF_X141_Y26_N56        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[1]|q                                                                                                                                                                                                                  ;
;   7.180 ;   0.281  ; FF ; CELL ; 1      ; FF_X141_Y26_N55        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[2]|d                                                                                                                                                                                                                  ;
;   7.180 ;   0.000  ; FF ; CELL ; 1      ; FF_X141_Y26_N55        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[2]                                                   ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.726   ; 6.726    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   7.976 ;   1.024  ; FF ; IC   ; 1      ; FF_X141_Y26_N55        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[2]|clk                                                                                                                                                                                                                ;
;   7.976 ;   0.000  ; FR ; CELL ; 1      ; FF_X141_Y26_N55        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[2]                                                   ;
;   6.726 ;   -1.250 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.726   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.144   ; 0.418    ;    ; uTh  ; 1      ; FF_X141_Y26_N55        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[2]                                                   ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.038 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                               ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                               ;
; Data Arrival Time  ; 4.094                                                                                                                                                                        ;
; Data Required Time ; 4.056                                                                                                                                                                        ;
; Slack              ; 0.038                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.455 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.453       ; 67         ; 0.000 ; 2.453 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.273       ; 60         ; 0.000 ; 0.273 ;
;    uTco                ;       ; 1     ; 0.182       ; 40         ; 0.182 ; 0.182 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.635       ; 67         ; 0.000 ; 2.635 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                             ;
; 3.639   ; 3.639   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                              ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                              ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                     ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                   ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                  ;
;   3.639 ;   2.453 ; RR ; IC   ; 1      ; FF_X65_Y84_N1       ; High Speed ; i_system_bd|avalon_st_adapter_002|data_format_adapter_0|state_register[1]|clk                                                                                                ;
;   3.639 ;   0.000 ; RR ; CELL ; 1      ; FF_X65_Y84_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1] ;
; 4.094   ; 0.455   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                    ;
;   3.821 ;   0.182 ; FF ; uTco ; 2      ; FF_X65_Y84_N1       ;            ; i_system_bd|avalon_st_adapter_002|data_format_adapter_0|state_register[1]|q                                                                                                  ;
;   3.821 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X65_Y84_N0 ; High Speed ; i_system_bd|avalon_st_adapter_002|data_format_adapter_0|Mux2~0|datad                                                                                                         ;
;   4.094 ;   0.273 ; FF ; CELL ; 1      ; MLABCELL_X65_Y84_N0 ; High Speed ; i_system_bd|avalon_st_adapter_002|data_format_adapter_0|Mux2~0|combout                                                                                                       ;
;   4.094 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y84_N1       ; High Speed ; i_system_bd|avalon_st_adapter_002|data_format_adapter_0|state_register[1]|d                                                                                                  ;
;   4.094 ;   0.000 ; FF ; CELL ; 1      ; FF_X65_Y84_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1] ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                              ;
; 3.640   ; 3.640    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                              ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                              ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                     ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                   ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                  ;
;   3.911 ;   2.635  ; RR ; IC   ; 1      ; FF_X65_Y84_N1       ; High Speed ; i_system_bd|avalon_st_adapter_002|data_format_adapter_0|state_register[1]|clk                                                                                                ;
;   3.911 ;   0.000  ; RR ; CELL ; 1      ; FF_X65_Y84_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1] ;
;   3.640 ;   -0.271 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                      ;
; 3.640   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                            ;
; 4.056   ; 0.416    ;    ; uTh  ; 1      ; FF_X65_Y84_N1       ;            ; system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_s7eof2a:avalon_st_adapter_002|system_bd_data_format_adapter_181_w5aogcy:data_format_adapter_0|state_register[1] ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Hold slack is 0.038 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2] ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                                                                       ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 7.231                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 7.193                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.038                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.448 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.234       ; 54         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.273       ; 61         ; 0.000  ; 0.273  ;
;    uTco                ;       ; 1     ; 0.175       ; 39         ; 0.175  ; 0.175  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.718       ; 53         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 8          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                            ;
; 6.783   ; 6.783    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                              ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                         ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                              ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                           ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                               ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk    ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                             ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                             ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                             ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                          ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                         ;
;   6.783 ;   1.006  ; FF ; IC   ; 1      ; FF_X149_Y27_N43        ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_WRT|b_int[2]|clk                                                                                                                                                                                                ;
;   6.783 ;   0.000  ; FR ; CELL ; 1      ; FF_X149_Y27_N43        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2] ;
; 7.231   ; 0.448    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                   ;
;   6.958 ;   0.175  ; FF ; uTco ; 2      ; FF_X149_Y27_N43        ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_WRT|b_int[2]|q                                                                                                                                                                                                  ;
;   6.958 ;   0.000  ; FF ; CELL ; 1      ; LABCELL_X149_Y27_N42   ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_WRT|b_int[2]~0|datad                                                                                                                                                                                            ;
;   7.231 ;   0.273  ; FF ; CELL ; 1      ; LABCELL_X149_Y27_N42   ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_WRT|b_int[2]~0|combout                                                                                                                                                                                          ;
;   7.231 ;   0.000  ; FF ; CELL ; 1      ; FF_X149_Y27_N43        ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_WRT|b_int[2]|d                                                                                                                                                                                                  ;
;   7.231 ;   0.000  ; FF ; CELL ; 1      ; FF_X149_Y27_N43        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2] ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 6.783   ; 6.783    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                              ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                         ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                              ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                           ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                               ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk    ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                             ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                             ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                             ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                          ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                         ;
;   8.037 ;   1.085  ; FF ; IC   ; 1      ; FF_X149_Y27_N43        ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_RXCV|U_DSW|U_WRT|b_int[2]|clk                                                                                                                                                                                                ;
;   8.037 ;   0.000  ; FR ; CELL ; 1      ; FF_X149_Y27_N43        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2] ;
;   6.783 ;   -1.254 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 6.783   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                           ;
; 7.193   ; 0.410    ;    ; uTh  ; 1      ; FF_X149_Y27_N43        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_int[2] ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Hold slack is 0.039 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                  ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                  ;
; Data Arrival Time  ; 7.201                                                                                                                                                                                                                  ;
; Data Required Time ; 7.162                                                                                                                                                                                                                  ;
; Slack              ; 0.039                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.453 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.199       ; 53         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.278       ; 61         ; 0.000  ; 0.278  ;
;    uTco                ;       ; 1     ; 0.175       ; 39         ; 0.175  ; 0.175  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.681       ; 52         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.748   ; 6.748    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.748 ;   0.971  ; FF ; IC   ; 1      ; FF_X131_Y25_N50        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|discard_int|clk                                                                                                                                                                                                                           ;
;   6.748 ;   0.000  ; FR ; CELL ; 1      ; FF_X131_Y25_N50        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int                                                                                   ;
; 7.201   ; 0.453    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.923 ;   0.175  ; FF ; uTco ; 2      ; FF_X131_Y25_N50        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|discard_int|q                                                                                                                                                                                                                             ;
;   6.923 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X131_Y25_N48  ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|discard_int~0|datad                                                                                                                                                                                                                       ;
;   7.201 ;   0.278  ; FF ; CELL ; 1      ; MLABCELL_X131_Y25_N48  ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|discard_int~0|combout                                                                                                                                                                                                                     ;
;   7.201 ;   0.000  ; FF ; CELL ; 1      ; FF_X131_Y25_N50        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|discard_int|d                                                                                                                                                                                                                             ;
;   7.201 ;   0.000  ; FF ; CELL ; 1      ; FF_X131_Y25_N50        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int                                                                                   ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.749   ; 6.749    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   8.000 ;   1.048  ; FF ; IC   ; 1      ; FF_X131_Y25_N50        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|discard_int|clk                                                                                                                                                                                                                           ;
;   8.000 ;   0.000  ; FR ; CELL ; 1      ; FF_X131_Y25_N50        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int                                                                                   ;
;   6.749 ;   -1.251 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.749   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.162   ; 0.413    ;    ; uTh  ; 1      ; FF_X131_Y25_N50        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|discard_int                                                                                   ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Hold slack is 0.039 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2] ;
; To Node            ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                        ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                        ;
; Data Arrival Time  ; 5.255                                                                                              ;
; Data Required Time ; 5.216                                                                                              ;
; Slack              ; 0.039                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.448 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.369       ; 60         ; 0.000  ; 3.209  ;
;    Cell                ;       ; 13    ; 2.204       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;       ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.272       ; 61         ; 0.000  ; 0.272  ;
;    uTco                ;       ; 1     ; 0.176       ; 39         ; 0.176  ; 0.176  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.643       ; 57         ; 0.000  ; 3.465  ;
;    Cell                ;       ; 13    ; 2.708       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;       ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                    ;
; 4.807   ; 4.807    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AL8                ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y13_N108   ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.070 ;   0.070  ; FF ; CELL ; 1      ; IOIBUF_X224_Y13_N108   ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.070 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4CT  ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.070 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4CT  ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.627 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT   ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.732 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT   ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.732 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4CT               ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.068 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.165 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.165 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.165 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.399 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   0.698 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   0.986 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0] ;
;   1.146 ;   0.160  ; RR ; IC   ; 2      ; CLKCTRL_4C_G_I22       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   1.598 ;   0.452  ; RR ; CELL ; 20482  ; CLKCTRL_4C_G_I22       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   4.807 ;   3.209  ; RR ; IC   ; 1      ; FF_X165_Y116_N43       ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[2]|clk                                                                                  ;
;   4.807 ;   0.000  ; RR ; CELL ; 1      ; FF_X165_Y116_N43       ; High Speed ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2]                                                  ;
; 5.255   ; 0.448    ;    ;      ;        ;                        ;            ; data path                                                                                                                                           ;
;   4.983 ;   0.176  ; FF ; uTco ; 2      ; FF_X165_Y116_N43       ;            ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[2]|q                                                                                    ;
;   4.983 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X165_Y116_N42 ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[2]~0|datad                                                                             ;
;   5.255 ;   0.272  ; FF ; CELL ; 2      ; MLABCELL_X165_Y116_N42 ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[2]~0|combout                                                                           ;
;   5.255 ;   0.000  ; FF ; CELL ; 1      ; FF_X165_Y116_N43       ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[2]|d                                                                                    ;
;   5.255 ;   0.000  ; FF ; CELL ; 1      ; FF_X165_Y116_N43       ; High Speed ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2]                                                  ;
+---------+----------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                     ;
; 4.807   ; 4.807    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AL8               ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.070 ;   0.070  ; FF ; CELL ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.070 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.070 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.705 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.840 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.840 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.252 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.373 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.373 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.373 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.822 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   1.251 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   1.657 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0] ;
;   1.835 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   2.335 ;   0.500  ; RR ; CELL ; 20482  ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   5.800 ;   3.465  ; RR ; IC   ; 1      ; FF_X165_Y116_N43      ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[2]|clk                                                                                  ;
;   5.800 ;   0.000  ; RR ; CELL ; 1      ; FF_X165_Y116_N43      ; High Speed ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2]                                                  ;
;   4.807 ;   -0.993 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                             ;
; 4.807   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                   ;
; 5.216   ; 0.409    ;    ; uTh  ; 1      ; FF_X165_Y116_N43      ;            ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[2]                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Hold slack is 0.039 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                   ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                   ;
; Data Arrival Time  ; 4.080                                                                                                                            ;
; Data Required Time ; 4.041                                                                                                                            ;
; Slack              ; 0.039                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.455 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.439       ; 67         ; 0.000 ; 2.439 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.273       ; 60         ; 0.000 ; 0.273 ;
;    uTco                ;       ; 1     ; 0.182       ; 40         ; 0.182 ; 0.182 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.619       ; 67         ; 0.000 ; 2.619 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                 ;
; 3.625   ; 3.625   ;    ;      ;        ;                      ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36             ;            ; sys_clk                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47  ;            ; sys_clk~input|i                                                                                                                  ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47  ;            ; sys_clk~input|o                                                                                                                  ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47  ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                         ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                       ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                      ;
;   3.625 ;   2.439 ; RR ; IC   ; 1      ; FF_X183_Y59_N1       ; High Speed ; i_system_bd|sys_cpu|cpu|A_ctrl_st|clk                                                                                            ;
;   3.625 ;   0.000 ; RR ; CELL ; 1      ; FF_X183_Y59_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st ;
; 4.080   ; 0.455   ;    ;      ;        ;                      ;            ; data path                                                                                                                        ;
;   3.807 ;   0.182 ; FF ; uTco ; 2      ; FF_X183_Y59_N1       ;            ; i_system_bd|sys_cpu|cpu|A_ctrl_st|q                                                                                              ;
;   3.807 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X183_Y59_N0 ; High Speed ; i_system_bd|sys_cpu|cpu|A_ctrl_st~RTMUX|datad                                                                                    ;
;   4.080 ;   0.273 ; FF ; CELL ; 2      ; MLABCELL_X183_Y59_N0 ; High Speed ; i_system_bd|sys_cpu|cpu|A_ctrl_st~RTMUX|combout                                                                                  ;
;   4.080 ;   0.000 ; FF ; CELL ; 1      ; FF_X183_Y59_N1       ; High Speed ; i_system_bd|sys_cpu|cpu|A_ctrl_st|d                                                                                              ;
;   4.080 ;   0.000 ; FF ; CELL ; 1      ; FF_X183_Y59_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                  ;
; 3.625   ; 3.625    ;    ;      ;        ;                     ;            ; clock path                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                  ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                  ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                         ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                       ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                      ;
;   3.895 ;   2.619  ; RR ; IC   ; 1      ; FF_X183_Y59_N1      ; High Speed ; i_system_bd|sys_cpu|cpu|A_ctrl_st|clk                                                                                            ;
;   3.895 ;   0.000  ; RR ; CELL ; 1      ; FF_X183_Y59_N1      ; High Speed ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st ;
;   3.625 ;   -0.270 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                          ;
; 3.625   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                ;
; 4.041   ; 0.416    ;    ; uTh  ; 1      ; FF_X183_Y59_N1      ;            ; system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|A_ctrl_st ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Hold slack is 0.039 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                     ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                     ;
; Data Arrival Time  ; 5.289                                                                                                                           ;
; Data Required Time ; 5.250                                                                                                                           ;
; Slack              ; 0.039                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.454 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.397       ; 61         ; 0.000  ; 3.237  ;
;    Cell                ;       ; 13    ; 2.204       ; 39         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;       ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.273       ; 60         ; 0.000  ; 0.273  ;
;    uTco                ;       ; 1     ; 0.181       ; 40         ; 0.181  ; 0.181  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.671       ; 58         ; 0.000  ; 3.493  ;
;    Cell                ;       ; 13    ; 2.708       ; 42         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;       ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                    ;
; 4.835   ; 4.835    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AL8               ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.070 ;   0.070  ; FF ; CELL ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.070 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.070 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.627 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.732 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.732 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.068 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.165 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.165 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.165 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.399 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   0.698 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   0.986 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0] ;
;   1.146 ;   0.160  ; RR ; IC   ; 2      ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   1.598 ;   0.452  ; RR ; CELL ; 20482  ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   4.835 ;   3.237  ; RR ; IC   ; 1      ; FF_X190_Y56_N13       ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset|clk                                                                                       ;
;   4.835 ;   0.000  ; RR ; CELL ; 1      ; FF_X190_Y56_N13       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset                     ;
; 5.289   ; 0.454    ;    ;      ;        ;                       ;            ; data path                                                                                                                                           ;
;   5.016 ;   0.181  ; FF ; uTco ; 2      ; FF_X190_Y56_N13       ;            ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset|q                                                                                         ;
;   5.016 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X190_Y56_N12 ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset~1|datad                                                                                   ;
;   5.289 ;   0.273  ; FF ; CELL ; 1      ; MLABCELL_X190_Y56_N12 ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset~1|combout                                                                                 ;
;   5.289 ;   0.000  ; FF ; CELL ; 1      ; FF_X190_Y56_N13       ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset|d                                                                                         ;
;   5.289 ;   0.000  ; FF ; CELL ; 1      ; FF_X190_Y56_N13       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset                     ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                     ;
; 4.835   ; 4.835    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AL8               ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.070 ;   0.070  ; FF ; CELL ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.070 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.070 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.705 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.840 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.840 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.252 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.373 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.373 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.373 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.822 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   1.251 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   1.657 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0] ;
;   1.835 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   2.335 ;   0.500  ; RR ; CELL ; 20482  ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   5.828 ;   3.493  ; RR ; IC   ; 1      ; FF_X190_Y56_N13       ; High Speed ; i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|eof_reset|clk                                                                                       ;
;   5.828 ;   0.000  ; RR ; CELL ; 1      ; FF_X190_Y56_N13       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset                     ;
;   4.835 ;   -0.993 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                             ;
; 4.835   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                   ;
; 5.250   ; 0.415    ;    ; uTh  ; 1      ; FF_X190_Y56_N13       ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|eof_reset                     ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Hold slack is 0.039 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1 ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                    ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                    ;
; Data Arrival Time  ; 4.048                                                                                                                                                                             ;
; Data Required Time ; 4.009                                                                                                                                                                             ;
; Slack              ; 0.039                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.447 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.415       ; 67         ; 0.000 ; 2.415 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.273       ; 61         ; 0.000 ; 0.273 ;
;    uTco                ;       ; 1     ; 0.174       ; 39         ; 0.174 ; 0.174 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.594       ; 67         ; 0.000 ; 2.594 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                  ;
; 3.601   ; 3.601   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36              ;            ; sys_clk                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47   ;            ; sys_clk~input|i                                                                                                                                                                   ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47   ;            ; sys_clk~input|o                                                                                                                                                                   ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47   ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                          ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6       ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                        ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6       ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                       ;
;   3.601 ;   2.415 ; RR ; IC   ; 1      ; FF_X137_Y61_N49       ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_028|core|full1|clk                                                                                                                   ;
;   3.601 ;   0.000 ; RR ; CELL ; 1      ; FF_X137_Y61_N49       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1 ;
; 4.048   ; 0.447   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                         ;
;   3.775 ;   0.174 ; FF ; uTco ; 2      ; FF_X137_Y61_N49       ;            ; i_system_bd|mm_interconnect_0|agent_pipeline_028|core|full1|q                                                                                                                     ;
;   3.775 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X137_Y61_N48 ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_028|core|full1~0|datad                                                                                                               ;
;   4.048 ;   0.273 ; FF ; CELL ; 1      ; MLABCELL_X137_Y61_N48 ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_028|core|full1~0|combout                                                                                                             ;
;   4.048 ;   0.000 ; FF ; CELL ; 1      ; FF_X137_Y61_N49       ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_028|core|full1|d                                                                                                                     ;
;   4.048 ;   0.000 ; FF ; CELL ; 1      ; FF_X137_Y61_N49       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1 ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                   ;
; 3.602   ; 3.602    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                   ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                   ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                          ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                        ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                       ;
;   3.870 ;   2.594  ; RR ; IC   ; 1      ; FF_X137_Y61_N49     ; High Speed ; i_system_bd|mm_interconnect_0|agent_pipeline_028|core|full1|clk                                                                                                                   ;
;   3.870 ;   0.000  ; RR ; CELL ; 1      ; FF_X137_Y61_N49     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1 ;
;   3.602 ;   -0.268 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                           ;
; 3.602   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                 ;
; 4.009   ; 0.407    ;    ; uTh  ; 1      ; FF_X137_Y61_N49     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1 ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Hold slack is 0.039 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                  ;
; Data Arrival Time  ; 4.008                                                                                                                                                           ;
; Data Required Time ; 3.969                                                                                                                                                           ;
; Slack              ; 0.039                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.455 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.367       ; 67         ; 0.000 ; 2.367 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.273       ; 60         ; 0.000 ; 0.273 ;
;    uTco                ;       ; 1     ; 0.182       ; 40         ; 0.182 ; 0.182 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.542       ; 67         ; 0.000 ; 2.542 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                         ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                ;
; 3.553   ; 3.553   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36             ;            ; sys_clk                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47  ;            ; sys_clk~input|i                                                                                                                                                 ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47  ;            ; sys_clk~input|o                                                                                                                                                 ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47  ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                        ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                      ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                     ;
;   3.553 ;   2.367 ; RR ; IC   ; 1      ; FF_X137_Y42_N1       ; High Speed ; i_system_bd|mm_interconnect_0|sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]|clk                                                                          ;
;   3.553 ;   0.000 ; RR ; CELL ; 1      ; FF_X137_Y42_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0] ;
; 4.008   ; 0.455   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                       ;
;   3.735 ;   0.182 ; FF ; uTco ; 2      ; FF_X137_Y42_N1       ;            ; i_system_bd|mm_interconnect_0|sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]|q                                                                            ;
;   3.735 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X137_Y42_N0 ; High Speed ; i_system_bd|mm_interconnect_0|sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]~1|datad                                                                      ;
;   4.008 ;   0.273 ; FF ; CELL ; 1      ; MLABCELL_X137_Y42_N0 ; High Speed ; i_system_bd|mm_interconnect_0|sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]~1|combout                                                                    ;
;   4.008 ;   0.000 ; FF ; CELL ; 1      ; FF_X137_Y42_N1       ; High Speed ; i_system_bd|mm_interconnect_0|sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]|d                                                                            ;
;   4.008 ;   0.000 ; FF ; CELL ; 1      ; FF_X137_Y42_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0] ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                 ;
; 3.553   ; 3.553    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                 ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                 ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                        ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                      ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                     ;
;   3.818 ;   2.542  ; RR ; IC   ; 1      ; FF_X137_Y42_N1      ; High Speed ; i_system_bd|mm_interconnect_0|sys_ethernet_control_port_agent_rsp_fifo|mem_used[0]|clk                                                                          ;
;   3.818 ;   0.000  ; RR ; CELL ; 1      ; FF_X137_Y42_N1      ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0] ;
;   3.553 ;   -0.265 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                         ;
; 3.553   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                               ;
; 3.969   ; 0.416    ;    ; uTh  ; 1      ; FF_X137_Y42_N1      ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_o6tjsqa:mm_interconnect_0|altera_avalon_sc_fifo:sys_ethernet_control_port_agent_rsp_fifo|mem_used[0] ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Hold slack is 0.039 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1] ;
; To Node            ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                        ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                        ;
; Data Arrival Time  ; 5.254                                                                                              ;
; Data Required Time ; 5.215                                                                                              ;
; Slack              ; 0.039                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.447 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.369       ; 60         ; 0.000  ; 3.209  ;
;    Cell                ;       ; 13    ; 2.204       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;       ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.272       ; 61         ; 0.000  ; 0.272  ;
;    uTco                ;       ; 1     ; 0.175       ; 39         ; 0.175  ; 0.175  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.643       ; 57         ; 0.000  ; 3.465  ;
;    Cell                ;       ; 13    ; 2.708       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;       ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                    ;
; 4.807   ; 4.807    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AL8                ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y13_N108   ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.070 ;   0.070  ; FF ; CELL ; 1      ; IOIBUF_X224_Y13_N108   ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.070 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4CT  ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.070 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4CT  ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.627 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT   ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.732 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT   ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.732 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4CT               ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.068 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.165 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.165 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.165 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.399 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   0.698 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   0.986 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4CT               ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0] ;
;   1.146 ;   0.160  ; RR ; IC   ; 2      ; CLKCTRL_4C_G_I22       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   1.598 ;   0.452  ; RR ; CELL ; 20482  ; CLKCTRL_4C_G_I22       ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   4.807 ;   3.209  ; RR ; IC   ; 1      ; FF_X165_Y116_N49       ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|clk                                                                                  ;
;   4.807 ;   0.000  ; RR ; CELL ; 1      ; FF_X165_Y116_N49       ; High Speed ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]                                                  ;
; 5.254   ; 0.447    ;    ;      ;        ;                        ;            ; data path                                                                                                                                           ;
;   4.982 ;   0.175  ; FF ; uTco ; 2      ; FF_X165_Y116_N49       ;            ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|q                                                                                    ;
;   4.982 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X165_Y116_N48 ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[1]~2|datad                                                                             ;
;   5.254 ;   0.272  ; FF ; CELL ; 2      ; MLABCELL_X165_Y116_N48 ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_i_s[1]~2|combout                                                                           ;
;   5.254 ;   0.000  ; FF ; CELL ; 1      ; FF_X165_Y116_N49       ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|d                                                                                    ;
;   5.254 ;   0.000  ; FF ; CELL ; 1      ; FF_X165_Y116_N49       ; High Speed ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]                                                  ;
+---------+----------+----+------+--------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                     ;
; 4.807   ; 4.807    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AL8               ;            ; tx_ref_clk                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|i                                                                                                                                  ;
;   0.070 ;   0.070  ; FF ; CELL ; 1      ; IOIBUF_X224_Y13_N108  ;            ; tx_ref_clk~input|o                                                                                                                                  ;
;   0.070 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                          ;
;   0.070 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4CT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                            ;
;   0.705 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                  ;
;   0.840 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4CT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                  ;
;   0.840 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                ;
;   1.252 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                       ;
;   1.373 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                           ;
;   1.373 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                        ;
;   1.373 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                       ;
;   0.822 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                           ;
;   1.251 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                             ;
;   1.657 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4CT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0] ;
;   1.835 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                           ;
;   2.335 ;   0.500  ; RR ; CELL ; 20482  ; CLKCTRL_4C_G_I22      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                          ;
;   5.800 ;   3.465  ; RR ; IC   ; 1      ; FF_X165_Y116_N49      ; High Speed ; i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_samples_d1[1]|clk                                                                                  ;
;   5.800 ;   0.000  ; RR ; CELL ; 1      ; FF_X165_Y116_N49      ; High Speed ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]                                                  ;
;   4.807 ;   -0.993 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                             ;
; 4.807   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                   ;
; 5.215   ; 0.408    ;    ; uTh  ; 1      ; FF_X165_Y116_N49      ;            ; system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_samples_d1[1]                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Hold slack is 0.039 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4] ;
; To Node            ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4] ;
; Launch Clock       ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                             ;
; Latch Clock        ; i_system_bd|sys_ddr3_cntrl_core_usr_clk                                                                                                                             ;
; Data Arrival Time  ; 2.179                                                                                                                                                               ;
; Data Required Time ; 2.140                                                                                                                                                               ;
; Slack              ; 0.039                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.453 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.770       ; 56         ; 0.000  ; 2.770  ;
;    Cell                ;       ; 10    ; 2.179       ; 44         ; 0.000  ; 0.640  ;
;    PLL Compensation    ;       ; 2     ; -3.340      ; 0          ; -2.229 ; -1.111 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.273       ; 60         ; 0.000  ; 0.273  ;
;    uTco                ;       ; 1     ; 0.180       ; 40         ; 0.180  ; 0.180  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 2.991       ; 55         ; 0.000  ; 2.991  ;
;    Cell                ;       ; 10    ; 2.436       ; 45         ; 0.000  ; 0.678  ;
;    PLL Compensation    ;       ; 2     ; -3.260      ; 0          ; -2.335 ; -0.925 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                    ;
+----------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117    ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                   ;
; 1.726    ; 1.609    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   0.117  ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   0.117  ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   0.117  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   0.757  ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   0.821  ;   0.064  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   1.381  ;   0.560  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   1.381  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   1.949  ;   0.568  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   1.950  ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   0.839  ;   -1.111 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   0.839  ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   0.839  ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   -1.390 ;   -2.229 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   -1.390 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   -1.044 ;   0.346  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   1.726  ;   2.770  ; RR ; IC   ; 1      ; FF_X139_Y135_N19        ; High Speed ; i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|clk                                                                                                                                        ;
;   1.726  ;   0.000  ; RR ; CELL ; 1      ; FF_X139_Y135_N19        ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]                                                                ;
; 2.179    ; 0.453    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                          ;
;   1.906  ;   0.180  ; FF ; uTco ; 2      ; FF_X139_Y135_N19        ;            ; i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|q                                                                                                                                          ;
;   1.906  ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X139_Y135_N18  ; High Speed ; i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|datad                                                                                                                                    ;
;   2.179  ;   0.273  ; FF ; CELL ; 1      ; MLABCELL_X139_Y135_N18  ; High Speed ; i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]~1|combout                                                                                                                                  ;
;   2.179  ;   0.000  ; FF ; CELL ; 1      ; FF_X139_Y135_N19        ; High Speed ; i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|d                                                                                                                                          ;
;   2.179  ;   0.000  ; FF ; CELL ; 1      ; FF_X139_Y135_N19        ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]                                                                ;
+----------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117    ; 0.117    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                    ;
; 1.726    ; 1.609    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                         ;
;   0.117  ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                     ;
;   0.117  ;   0.000  ;    ;      ; 1      ; PIN_F34                 ;            ; ddr3_ref_clk                                                                                                                                                                                                                       ;
;   0.117  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|i                                                                                                                                                                                                               ;
;   0.757  ;   0.640  ; RR ; CELL ; 3      ; IOIBUF_X78_Y169_N47     ;            ; ddr3_ref_clk~input|o                                                                                                                                                                                                               ;
;   0.831  ;   0.074  ; RR ; CELL ; 3      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                            ;
;   1.461  ;   0.630  ; RR ; CELL ; 1      ; REFCLKINPUT_X78_Y168_N3 ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                               ;
;   1.461  ;   0.000  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                         ;
;   2.139  ;   0.678  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk ;
;   2.140  ;   0.001  ; RR ; CELL ; 1      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl      ;
;   1.215  ;   -0.925 ; RR ; COMP ; 2      ; IOPLL_2K                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_arch_nf_181_trc56rq:arch|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]   ;
;   1.215  ;   0.000  ; RR ; CELL ; 6      ; IOPLL_2K                ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                               ;
;   1.215  ;   0.000  ; RR ; CELL ; 4      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                ;
;   -1.120 ;   -2.335 ; RR ; COMP ; 1      ; TILECTRL_X78_Y168_N2    ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                           ;
;   -1.120 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                      ;
;   -0.707 ;   0.413  ; RR ; CELL ; 31039  ; CLKCTRL_2K_G_I4         ;            ; i_system_bd|sys_ddr3_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                     ;
;   2.284  ;   2.991  ; RR ; IC   ; 1      ; FF_X139_Y135_N19        ; High Speed ; i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_id_next[4]|clk                                                                                                                                        ;
;   2.284  ;   0.000  ; RR ; CELL ; 1      ; FF_X139_Y135_N19        ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]                                                                ;
;   1.726  ;   -0.558 ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.726    ; 0.000    ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 2.140    ; 0.414    ;    ; uTh  ; 1      ; FF_X139_Y135_N19        ;            ; system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[4]                                                                ;
+----------+----------+----+------+--------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Hold slack is 0.039 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[12] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[13] ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                   ;
; Data Arrival Time  ; 7.179                                                                                                                                                                                                                                                   ;
; Data Required Time ; 7.140                                                                                                                                                                                                                                                   ;
; Slack              ; 0.039                                                                                                                                                                                                                                                   ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.453 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.177       ; 53         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.279       ; 62         ; 0.000  ; 0.279  ;
;    uTco                ;       ; 1     ; 0.174       ; 38         ; 0.174  ; 0.174  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.657       ; 52         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.726   ; 6.726    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.726 ;   0.949  ; FF ; IC   ; 1      ; FF_X141_Y26_N38        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[12]|clk                                                                                                                                                                                                               ;
;   6.726 ;   0.000  ; FR ; CELL ; 1      ; FF_X141_Y26_N38        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[12]                                                  ;
; 7.179   ; 0.453    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.900 ;   0.174  ; FF ; uTco ; 1      ; FF_X141_Y26_N38        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[12]|q                                                                                                                                                                                                                 ;
;   7.179 ;   0.279  ; FF ; CELL ; 1      ; FF_X141_Y26_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[13]|d                                                                                                                                                                                                                 ;
;   7.179 ;   0.000  ; FF ; CELL ; 1      ; FF_X141_Y26_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[13]                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.726   ; 6.726    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   7.976 ;   1.024  ; FF ; IC   ; 1      ; FF_X141_Y26_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|cnt_end_64_user_reg[13]|clk                                                                                                                                                                                                               ;
;   7.976 ;   0.000  ; FR ; CELL ; 1      ; FF_X141_Y26_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[13]                                                  ;
;   6.726 ;   -1.250 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.726   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.140   ; 0.414    ;    ; uTh  ; 1      ; FF_X141_Y26_N37        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_user_reg[13]                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Hold slack is 0.039 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                          ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                          ;
; Data Arrival Time  ; 7.224                                                                                                                                                                                          ;
; Data Required Time ; 7.185                                                                                                                                                                                          ;
; Slack              ; 0.039                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.448  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 5     ; 4.227       ; 54         ; 0.000  ; 3.023  ;
;    Cell                ;        ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;        ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;        ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 4     ; 0.273       ; 61         ; 0.000  ; 0.273  ;
;    uTco                ;        ; 1     ; 0.175       ; 39         ; 0.175  ; 0.175  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 5     ; 4.710       ; 53         ; 0.000  ; 3.358  ;
;    Cell                ;        ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;        ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;        ; 1     ; 0.761       ; 8          ; 0.761  ; 0.761  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.776   ; 6.776    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.776 ;   0.999  ; FF ; IC   ; 1      ; FF_X145_Y29_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|packet_in_progress|clk                                                                                                                                                                                                                                ;
;   6.776 ;   0.000  ; FR ; CELL ; 1      ; FF_X145_Y29_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                           ;
; 7.224   ; 0.448    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.951 ;   0.175  ; FF ; uTco ; 2      ; FF_X145_Y29_N37        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|packet_in_progress|q                                                                                                                                                                                                                                  ;
;   6.951 ;   0.000  ; FF ; CELL ; 1      ; LABCELL_X145_Y29_N36   ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxdv_o~1|datad                                                                                                                                                                                                                                    ;
;   7.224 ;   0.273  ; FF ; CELL ; 1      ; LABCELL_X145_Y29_N36   ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|mii_rxdv_o~1|combout                                                                                                                                                                                                                                  ;
;   7.224 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y29_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|packet_in_progress|d                                                                                                                                                                                                                                  ;
;   7.224 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y29_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                           ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.775   ; 6.775    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   8.029 ;   1.077  ; FF ; IC   ; 1      ; FF_X145_Y29_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MRX|packet_in_progress|clk                                                                                                                                                                                                                                ;
;   8.029 ;   0.000  ; FR ; CELL ; 1      ; FF_X145_Y29_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                           ;
;   6.775 ;   -1.254 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.775   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.185   ; 0.410    ;    ; uTh  ; 1      ; FF_X145_Y29_N37        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                           ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Hold slack is 0.039 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                               ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                               ;
; Data Arrival Time  ; 7.182                                                                                                                                                                                                                                               ;
; Data Required Time ; 7.143                                                                                                                                                                                                                                               ;
; Slack              ; 0.039                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.454 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.179       ; 53         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.275       ; 61         ; 0.000  ; 0.275  ;
;    uTco                ;       ; 1     ; 0.179       ; 39         ; 0.179  ; 0.179  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.659       ; 52         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.728   ; 6.728    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.728 ;   0.951  ; FF ; IC   ; 1      ; FF_X135_Y25_N25        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|rx_frm_stat_ena_int|clk                                                                                                                                                                                                                   ;
;   6.728 ;   0.000  ; FR ; CELL ; 1      ; FF_X135_Y25_N25        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                      ;
; 7.182   ; 0.454    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.907 ;   0.179  ; FF ; uTco ; 2      ; FF_X135_Y25_N25        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|rx_frm_stat_ena_int|q                                                                                                                                                                                                                     ;
;   6.907 ;   0.000  ; FF ; CELL ; 1      ; MLABCELL_X135_Y25_N24  ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|rx_frm_stat_ena_int~0|datad                                                                                                                                                                                                               ;
;   7.182 ;   0.275  ; FF ; CELL ; 1      ; MLABCELL_X135_Y25_N24  ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|rx_frm_stat_ena_int~0|combout                                                                                                                                                                                                             ;
;   7.182 ;   0.000  ; FF ; CELL ; 1      ; FF_X135_Y25_N25        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|rx_frm_stat_ena_int|d                                                                                                                                                                                                                     ;
;   7.182 ;   0.000  ; FF ; CELL ; 1      ; FF_X135_Y25_N25        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                      ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.728   ; 6.728    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   7.978 ;   1.026  ; FF ; IC   ; 1      ; FF_X135_Y25_N25        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|rx_frm_stat_ena_int|clk                                                                                                                                                                                                                   ;
;   7.978 ;   0.000  ; FR ; CELL ; 1      ; FF_X135_Y25_N25        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                      ;
;   6.728 ;   -1.250 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.728   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.143   ; 0.415    ;    ; uTh  ; 1      ; FF_X135_Y25_N25        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                                                      ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Hold slack is 0.039 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                          ;
; Data Arrival Time  ; 7.221                                                                                                                                                                                                                                                          ;
; Data Required Time ; 7.182                                                                                                                                                                                                                                                          ;
; Slack              ; 0.039                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.451 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.221       ; 54         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 4     ; 0.273       ; 61         ; 0.000  ; 0.273  ;
;    uTco                ;       ; 1     ; 0.178       ; 39         ; 0.178  ; 0.178  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.704       ; 53         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.770   ; 6.770    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.770 ;   0.993  ; FF ; IC   ; 1      ; FF_X143_Y25_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|state.stm_typ_sfd|clk                                                                                                                                                                                                                 ;
;   6.770 ;   0.000  ; FR ; CELL ; 1      ; FF_X143_Y25_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                           ;
; 7.221   ; 0.451    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.948 ;   0.178  ; FF ; uTco ; 2      ; FF_X143_Y25_N37        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|state.stm_typ_sfd|q                                                                                                                                                                                                                   ;
;   6.948 ;   0.000  ; FF ; CELL ; 1      ; LABCELL_X143_Y25_N36   ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|state~18|datad                                                                                                                                                                                                                        ;
;   7.221 ;   0.273  ; FF ; CELL ; 1      ; LABCELL_X143_Y25_N36   ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|state~18|combout                                                                                                                                                                                                                      ;
;   7.221 ;   0.000  ; FF ; CELL ; 1      ; FF_X143_Y25_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|state.stm_typ_sfd|d                                                                                                                                                                                                                   ;
;   7.221 ;   0.000  ; FF ; CELL ; 1      ; FF_X143_Y25_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                           ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.770   ; 6.770    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   8.023 ;   1.071  ; FF ; IC   ; 1      ; FF_X143_Y25_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RXSTAT|state.stm_typ_sfd|clk                                                                                                                                                                                                                 ;
;   8.023 ;   0.000  ; FR ; CELL ; 1      ; FF_X143_Y25_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                           ;
;   6.770 ;   -1.253 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.770   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.182   ; 0.412    ;    ; uTh  ; 1      ; FF_X143_Y25_N37        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                           ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Hold slack is 0.039 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[3] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4] ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                          ;
; Data Arrival Time  ; 7.203                                                                                                                                                                                                                                          ;
; Data Required Time ; 7.164                                                                                                                                                                                                                                          ;
; Slack              ; 0.039                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.454 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.200       ; 53         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.279       ; 61         ; 0.000  ; 0.279  ;
;    uTco                ;       ; 1     ; 0.175       ; 39         ; 0.175  ; 0.175  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.681       ; 52         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 6.749   ; 6.749    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   6.749 ;   0.972  ; FF ; IC   ; 1      ; FF_X129_Y27_N38        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[3]|clk                                                                                                                                                                                                                        ;
;   6.749 ;   0.000  ; FR ; CELL ; 1      ; FF_X129_Y27_N38        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[3]                                                           ;
; 7.203   ; 0.454    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   6.924 ;   0.175  ; FF ; uTco ; 1      ; FF_X129_Y27_N38        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[3]|q                                                                                                                                                                                                                          ;
;   7.203 ;   0.279  ; FF ; CELL ; 1      ; FF_X129_Y27_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[4]|d                                                                                                                                                                                                                          ;
;   7.203 ;   0.000  ; FF ; CELL ; 1      ; FF_X129_Y27_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4]                                                           ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 6.749   ; 6.749    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                      ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                             ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                           ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                      ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                           ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                        ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                            ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                          ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                          ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                          ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                       ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                      ;
;   8.000 ;   1.048  ; FF ; IC   ; 1      ; FF_X129_Y27_N37        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_RX|dest_add_ok[4]|clk                                                                                                                                                                                                                        ;
;   8.000 ;   0.000  ; FR ; CELL ; 1      ; FF_X129_Y27_N37        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4]                                                           ;
;   6.749 ;   -1.251 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 6.749   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                        ;
; 7.164   ; 0.415    ;    ; uTh  ; 1      ; FF_X129_Y27_N37        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4]                                                           ;
+---------+----------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Hold slack is 0.039 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
; Launch Clock       ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                                                                                                                       ;
; Latch Clock        ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core_core_ck_name_0 (INVERTED)                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 7.218                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 7.179                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.039                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.452 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.217       ; 54         ; 0.000  ; 3.023  ;
;    Cell                ;       ; 11    ; 3.090       ; 39         ; 0.000  ; 1.018  ;
;    PLL Compensation    ;       ; 1     ; -1.111      ; 0          ; -1.111 ; -1.111 ;
;    uTco                ;       ; 1     ; 0.570       ; 7          ; 0.570  ; 0.570  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.279       ; 62         ; 0.000  ; 0.279  ;
;    uTco                ;       ; 1     ; 0.173       ; 38         ; 0.173  ; 0.173  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 5     ; 4.700       ; 53         ; 0.000  ; 3.358  ;
;    Cell                ;       ; 11    ; 3.484       ; 39         ; 0.000  ; 1.130  ;
;    PLL Compensation    ;       ; 1     ; -0.926      ; 0          ; -0.926 ; -0.926 ;
;    uTco                ;       ; 1     ; 0.761       ; 9          ; 0.761  ; 0.761  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 6.766   ; 6.766    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                         ;
;   0.740 ;   0.110  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                ;
;   0.917 ;   0.177  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                              ;
;   1.297 ;   0.380  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                             ;
;   4.320 ;   3.023  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                                                                              ;
;   5.021 ;   0.701  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                                                                         ;
;   5.022 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                                                                              ;
;   3.911 ;   -1.111 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                                                                           ;
;   3.911 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                                                                               ;
;   4.929 ;   1.018  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk                                                    ;
;   4.929 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                                                                             ;
;   5.499 ;   0.570  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                                                                             ;
;   5.499 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                                                                             ;
;   5.527 ;   0.028  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   5.777 ;   0.250  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   6.766 ;   0.989  ; FF ; IC   ; 1      ; FF_X125_Y26_N20        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|U_SYNC_1|sync[11].u|std_sync_no_cut|din_s1|clk                                                                                                                                                                                                                                               ;
;   6.766 ;   0.000  ; FR ; CELL ; 1      ; FF_X125_Y26_N20        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ;
; 7.218   ; 0.452    ;    ;      ;        ;                        ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   6.939 ;   0.173  ; FF ; uTco ; 1      ; FF_X125_Y26_N20        ;            ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|U_SYNC_1|sync[11].u|std_sync_no_cut|din_s1|q                                                                                                                                                                                                                                                 ;
;   7.218 ;   0.279  ; FF ; CELL ; 1      ; FF_X125_Y26_N19        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|U_SYNC_1|sync[11].u|std_sync_no_cut|dreg[0]|d                                                                                                                                                                                                                                                ;
;   7.218 ;   0.000  ; FF ; CELL ; 1      ; FF_X125_Y26_N19        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location               ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                        ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 6.766   ; 6.766    ;    ;      ;        ;                        ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                        ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24               ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                         ;
;   0.759 ;   0.129  ; FF ; CELL ; 1      ; IOIBUF_X142_Y16_N32    ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                ;
;   0.970 ;   0.211  ; FF ; IC   ; 2      ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                              ;
;   1.420 ;   0.450  ; FF ; CELL ; 1491   ; CLKCTRL_3A_G_I30       ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                             ;
;   4.778 ;   3.358  ; FF ; IC   ; 1      ; IOPLL_3A               ; High Speed ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|refclk[0]                                                                                                                                                                                                                                              ;
;   5.617 ;   0.839  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vco_refclk                                                                         ;
;   5.618 ;   0.001  ; FF ; CELL ; 1      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vctrl                                                                              ;
;   4.692 ;   -0.926 ; FF ; COMP ; 2      ; IOPLL_3A               ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|altera_lvds_core20_pll:internal_pll.pll_inst|altera_lvds_core20_iopll~vcoph[0]                                                                           ;
;   4.692 ;   0.000  ; FF ; CELL ; 7      ; IOPLL_3A               ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|vcoph[0]                                                                                                                                                                                                                                               ;
;   5.822 ;   1.130  ; FR ; CELL ; 2      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/xio_lane_lvds_wrapper_2/xio_serdes_dpa0/crnt_clk                                                    ;
;   5.822 ;   0.000  ; RR ; CELL ; 11     ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~dpa_reg                                                                                                             ;
;   6.583 ;   0.761  ; FF ; uTco ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.serdes_dpa_inst|pclk                                                                                                                                                                                                                                                             ;
;   6.583 ;   0.000  ; FF ; CELL ; 1      ; IOSERDESDPA_X142_Y6_N6 ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0|system_bd_altera_lvds_core20_181_tfp6o7q:core|altera_lvds_core20:arch_inst|channels[0].soft_cdr.serdes_dpa_inst~io_48_lvds_tile/pclk[6]                                                                                             ;
;   6.647 ;   0.064  ; FF ; IC   ; 2      ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   6.952 ;   0.305  ; FF ; CELL ; 2386   ; CLKCTRL_3A_P15_I5      ;            ; i_system_bd|sys_ethernet|i_lvdsio_rx_0|core|arch_inst|channels[0].soft_cdr.divfwdclk~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   8.019 ;   1.067  ; FF ; IC   ; 1      ; FF_X125_Y26_N19        ; High Speed ; i_system_bd|sys_ethernet|i_tse_mac|U_MAC_CONTROL|U_REG|U_RXCNT|U_SYNC_1|sync[11].u|std_sync_no_cut|dreg[0]|clk                                                                                                                                                                                                                                              ;
;   8.019 ;   0.000  ; FR ; CELL ; 1      ; FF_X125_Y26_N19        ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
;   6.766 ;   -1.253 ;    ;      ;        ;                        ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 6.766   ; 0.000    ;    ;      ;        ;                        ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                           ;
; 7.179   ; 0.413    ;    ; uTh  ; 1      ; FF_X125_Y26_N19        ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+----------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 1.054 

Tcl Command:
    report_timing -append -recovery -file timing_impl.log -npaths 20 -detail full_path

Options:
    -recovery 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.054 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.054 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.054 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1]   ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.055 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[2]   ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.055 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.055 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.056 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.056 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[2]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.058 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.064 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.150     ; 2.617      ;
; 1.072 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1]   ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.150     ; 2.617      ;
; 1.076 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.078 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[0] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.079 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.156     ; 2.628      ;
; 1.160 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.155     ; 2.513      ;
; 1.160 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.155     ; 2.513      ;
; 1.161 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.155     ; 2.513      ;
; 1.165 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.155     ; 2.513      ;
; 1.166 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.155     ; 2.513      ;
; 1.167 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle   ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.155     ; 2.513      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Recovery slack is 1.054 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.338                                                                                                                                                                                                                ;
; Slack              ; 1.054                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N11       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_state_m2|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N11       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N11       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_state_m2|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N11       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.338   ; -0.132   ;    ; uTsu ; 1      ; FF_X148_Y48_N11       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Recovery slack is 1.054 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.338                                                                                                                                                                                                                ;
; Slack              ; 1.054                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N53       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[5]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N53       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N53       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[5]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N53       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.338   ; -0.132   ;    ; uTsu ; 1      ; FF_X148_Y48_N53       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Recovery slack is 1.054 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                              ;
; Data Required Time ; 9.338                                                                                                                                                                                                              ;
; Slack              ; 1.054                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                   ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                          ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                          ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                            ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]             ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N23       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_acc_data[1]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N23       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                    ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N23       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_acc_data[1]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N23       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                            ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                  ;
; 9.338   ; -0.132   ;    ; uTsu ; 1      ; FF_X148_Y48_N23       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Recovery slack is 1.055 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[2] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                              ;
; Data Required Time ; 9.339                                                                                                                                                                                                              ;
; Slack              ; 1.055                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                   ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                          ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                          ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                            ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]             ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N47       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_acc_data[2]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N47       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[2] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                    ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N47       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_acc_data[2]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N47       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[2] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                            ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                  ;
; 9.339   ; -0.131   ;    ; uTsu ; 1      ; FF_X148_Y48_N47       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[2] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Recovery slack is 1.055 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.339                                                                                                                                                                                                                ;
; Slack              ; 1.055                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N5        ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[4]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N5        ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N5        ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[4]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N5        ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.339   ; -0.131   ;    ; uTsu ; 1      ; FF_X148_Y48_N5        ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Recovery slack is 1.055 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.339                                                                                                                                                                                                                ;
; Slack              ; 1.055                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[1]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[1]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.339   ; -0.131   ;    ; uTsu ; 1      ; FF_X148_Y48_N35       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Recovery slack is 1.056 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.340                                                                                                                                                                                                                ;
; Slack              ; 1.056                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N41       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[3]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N41       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N41       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[3]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N41       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.340   ; -0.130   ;    ; uTsu ; 1      ; FF_X148_Y48_N41       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Recovery slack is 1.056 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                  ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[2] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                         ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                         ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                               ;
; Data Required Time ; 9.340                                                                                                                                                                                                               ;
; Slack              ; 1.056                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                    ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                  ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                  ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                          ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                            ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                  ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                  ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                       ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                           ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                        ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                       ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                           ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                             ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                 ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                           ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                          ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                           ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                  ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                           ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                             ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]              ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N56       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_data[2]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N56       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[2] ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                     ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                      ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                  ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                  ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                          ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                            ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                  ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                  ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                       ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                           ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                        ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                       ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                           ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                             ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                 ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                           ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                          ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N56       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_data[2]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N56       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[2] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                             ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                   ;
; 9.340   ; -0.130   ;    ; uTsu ; 1      ; FF_X148_Y48_N56       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[2] ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Recovery slack is 1.058 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.342                                                                                                                                                                                                                ;
; Slack              ; 1.058                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N50       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_state_m1|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N50       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N50       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_state_m1|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N50       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.342   ; -0.128   ;    ; uTsu ; 1      ; FF_X148_Y48_N50       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Recovery slack is 1.064 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                  ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                         ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                         ;
; Data Arrival Time  ; 8.273                                                                                                                                                                                                               ;
; Data Required Time ; 9.337                                                                                                                                                                                                               ;
; Slack              ; 1.064                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.150 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.617  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.346       ; 90         ; 2.346  ; 2.346  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.270       ; 60         ; 0.000  ; 3.094  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                    ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                  ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                  ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                          ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                            ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                  ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                  ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                       ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                           ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                        ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                       ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                           ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                             ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                 ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                           ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                          ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                           ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                  ;
; 8.273   ; 2.617    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                           ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                             ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]              ;
;   8.273 ;   2.346  ; FF ; IC   ; 1      ; FF_X151_Y47_N38       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_data[1]|clrn                                                                                                  ;
;   8.273 ;   0.000  ; FF ; CELL ; 1      ; FF_X151_Y47_N38       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1] ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                     ;
; 9.506   ; 5.506    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                      ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                  ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                  ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                          ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                            ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                  ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                  ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                       ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                           ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                        ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                       ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                           ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                             ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                 ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                           ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                          ;
;   8.671 ;   3.094  ; RR ; IC   ; 1      ; FF_X151_Y47_N38       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_data[1]|clk                                                                                                   ;
;   8.671 ;   0.000  ; RR ; CELL ; 1      ; FF_X151_Y47_N38       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1] ;
;   9.506 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                             ;
; 9.476   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                   ;
; 9.337   ; -0.139   ;    ; uTsu ; 1      ; FF_X151_Y47_N38       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_data[1] ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Recovery slack is 1.072 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Data Arrival Time  ; 8.273                                                                                                                                                                                                              ;
; Data Required Time ; 9.345                                                                                                                                                                                                              ;
; Slack              ; 1.072                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.150 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.617  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.346       ; 90         ; 2.346  ; 2.346  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.270       ; 60         ; 0.000  ; 3.094  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                   ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                          ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; 8.273   ; 2.617    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                          ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                            ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]             ;
;   8.273 ;   2.346  ; FF ; IC   ; 1      ; FF_X151_Y47_N53       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_acc_data[1]|clrn                                                                                                  ;
;   8.273 ;   0.000  ; FF ; CELL ; 1      ; FF_X151_Y47_N53       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                    ;
; 9.506   ; 5.506    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   8.671 ;   3.094  ; RR ; IC   ; 1      ; FF_X151_Y47_N53       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_acc_data[1]|clk                                                                                                   ;
;   8.671 ;   0.000  ; RR ; CELL ; 1      ; FF_X151_Y47_N53       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
;   9.506 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                            ;
; 9.476   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                  ;
; 9.345   ; -0.131   ;    ; uTsu ; 1      ; FF_X151_Y47_N53       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[1] ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Recovery slack is 1.076 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                       ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                       ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                             ;
; Data Required Time ; 9.360                                                                                                                                                                                                             ;
; Slack              ; 1.076                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                  ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                        ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                          ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                              ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                     ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                      ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                     ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                         ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                           ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                               ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                         ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                        ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                         ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                         ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                           ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]            ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N10       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_state|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N10       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                   ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                        ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                    ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                        ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                        ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                          ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                              ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                     ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                      ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                     ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                         ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                           ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                               ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                         ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                        ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N10       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_state|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N10       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                           ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                 ;
; 9.360   ; -0.110   ;    ; uTsu ; 1      ; FF_X148_Y48_N10       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Recovery slack is 1.078 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[0] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.362                                                                                                                                                                                                                ;
; Slack              ; 1.078                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N25       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[0]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N25       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[0] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N25       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[0]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N25       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[0] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.362   ; -0.108   ;    ; uTsu ; 1      ; FF_X148_Y48_N25       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[0] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Recovery slack is 1.079 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.284                                                                                                                                                                                                                ;
; Data Required Time ; 9.363                                                                                                                                                                                                                ;
; Slack              ; 1.079                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.156 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.628  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.357       ; 90         ; 2.357  ; 2.357  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 7          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.264       ; 60         ; 0.000  ; 3.088  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.284   ; 2.628    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.284 ;   2.357  ; FF ; IC   ; 1      ; FF_X148_Y48_N16       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[2]|clrn                                                                                                  ;
;   8.284 ;   0.000  ; FF ; CELL ; 1      ; FF_X148_Y48_N16       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.500   ; 5.500    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.665 ;   3.088  ; RR ; IC   ; 1      ; FF_X148_Y48_N16       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[2]|clk                                                                                                   ;
;   8.665 ;   0.000  ; RR ; CELL ; 1      ; FF_X148_Y48_N16       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
;   9.500 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.470   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.363   ; -0.107   ;    ; uTsu ; 1      ; FF_X148_Y48_N16       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Recovery slack is 1.160 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.169                                                                                                                                                                                                                ;
; Data Required Time ; 9.329                                                                                                                                                                                                                ;
; Slack              ; 1.160                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.155 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.513  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.242       ; 89         ; 2.242  ; 2.242  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 8          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.265       ; 60         ; 0.000  ; 3.089  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.169   ; 2.513    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.169 ;   2.242  ; FF ; IC   ; 1      ; FF_X145_Y47_N2        ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_state_m1|clrn                                                                                                  ;
;   8.169 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y47_N2        ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.501   ; 5.501    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.666 ;   3.089  ; RR ; IC   ; 1      ; FF_X145_Y47_N2        ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_state_m1|clk                                                                                                   ;
;   8.666 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y47_N2        ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
;   9.501 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.471   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.329   ; -0.142   ;    ; uTsu ; 1      ; FF_X145_Y47_N2        ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Recovery slack is 1.160 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.169                                                                                                                                                                                                                ;
; Data Required Time ; 9.329                                                                                                                                                                                                                ;
; Slack              ; 1.160                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.155 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.513  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.242       ; 89         ; 2.242  ; 2.242  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 8          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.265       ; 60         ; 0.000  ; 3.089  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.169   ; 2.513    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.169 ;   2.242  ; FF ; IC   ; 1      ; FF_X145_Y47_N32       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[4]|clrn                                                                                                  ;
;   8.169 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y47_N32       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.501   ; 5.501    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.666 ;   3.089  ; RR ; IC   ; 1      ; FF_X145_Y47_N32       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[4]|clk                                                                                                   ;
;   8.666 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y47_N32       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
;   9.501 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.471   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.329   ; -0.142   ;    ; uTsu ; 1      ; FF_X145_Y47_N32       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[4] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Recovery slack is 1.161 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.169                                                                                                                                                                                                                ;
; Data Required Time ; 9.330                                                                                                                                                                                                                ;
; Slack              ; 1.161                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.155 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.513  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.242       ; 89         ; 2.242  ; 2.242  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 8          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.265       ; 60         ; 0.000  ; 3.089  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.169   ; 2.513    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.169 ;   2.242  ; FF ; IC   ; 1      ; FF_X145_Y47_N50       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[3]|clrn                                                                                                  ;
;   8.169 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y47_N50       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.501   ; 5.501    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.666 ;   3.089  ; RR ; IC   ; 1      ; FF_X145_Y47_N50       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[3]|clk                                                                                                   ;
;   8.666 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y47_N50       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
;   9.501 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.471   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.330   ; -0.141   ;    ; uTsu ; 1      ; FF_X145_Y47_N50       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[3] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Recovery slack is 1.165 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.169                                                                                                                                                                                                                ;
; Data Required Time ; 9.334                                                                                                                                                                                                                ;
; Slack              ; 1.165                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.155 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.513  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.242       ; 89         ; 2.242  ; 2.242  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 8          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.265       ; 60         ; 0.000  ; 3.089  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.169   ; 2.513    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.169 ;   2.242  ; FF ; IC   ; 1      ; FF_X145_Y47_N59       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[5]|clrn                                                                                                  ;
;   8.169 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y47_N59       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.501   ; 5.501    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.666 ;   3.089  ; RR ; IC   ; 1      ; FF_X145_Y47_N59       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[5]|clk                                                                                                   ;
;   8.666 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y47_N59       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
;   9.501 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.471   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.334   ; -0.137   ;    ; uTsu ; 1      ; FF_X145_Y47_N59       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[5] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Recovery slack is 1.166 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                          ;
; Data Arrival Time  ; 8.169                                                                                                                                                                                                                ;
; Data Required Time ; 9.335                                                                                                                                                                                                                ;
; Slack              ; 1.166                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.155 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.513  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.242       ; 89         ; 2.242  ; 2.242  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 8          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.265       ; 60         ; 0.000  ; 3.089  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                     ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                            ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                   ;
; 8.169   ; 2.513    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                            ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                              ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]               ;
;   8.169 ;   2.242  ; FF ; IC   ; 1      ; FF_X145_Y47_N11       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[2]|clrn                                                                                                  ;
;   8.169 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y47_N11       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                      ;
; 9.501   ; 5.501    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                   ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                   ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                           ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                             ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                   ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                   ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                 ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                        ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                            ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                         ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                        ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                            ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                              ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                  ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                            ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                           ;
;   8.666 ;   3.089  ; RR ; IC   ; 1      ; FF_X145_Y47_N11       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_count[2]|clk                                                                                                   ;
;   8.666 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y47_N11       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
;   9.501 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                              ;
; 9.471   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                    ;
; 9.335   ; -0.136   ;    ; uTsu ; 1      ; FF_X145_Y47_N11       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[2] ;
+---------+----------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Recovery slack is 1.167 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                        ;
; Data Arrival Time  ; 8.169                                                                                                                                                                                                              ;
; Data Required Time ; 9.336                                                                                                                                                                                                              ;
; Slack              ; 1.167                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.155 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.513  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;        ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;        ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.242       ; 89         ; 2.242  ; 2.242  ;
;    Cell                ;        ; 2     ; 0.075       ; 3          ; 0.000  ; 0.075  ;
;    uTco                ;        ; 1     ; 0.196       ; 8          ; 0.196  ; 0.196  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.265       ; 60         ; 0.000  ; 3.089  ;
;    Cell                ;        ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;        ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                   ;
; 5.656   ; 5.656    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                          ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                 ;
; 8.169   ; 2.513    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                          ;
;   5.852 ;   0.196  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                            ;
;   5.927 ;   0.075  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18]             ;
;   8.169 ;   2.242  ; FF ; IC   ; 1      ; FF_X145_Y47_N41       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_toggle|clrn                                                                                                  ;
;   8.169 ;   0.000  ; FF ; CELL ; 1      ; FF_X145_Y47_N41       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                    ;
; 9.501   ; 5.501    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                     ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                                 ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                                 ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                         ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                           ;
;   4.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                 ;
;   4.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                 ;
;   4.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                               ;
;   5.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                      ;
;   5.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                          ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                       ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                      ;
;   4.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                          ;
;   4.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                            ;
;   4.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                ;
;   5.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                          ;
;   5.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                         ;
;   8.666 ;   3.089  ; RR ; IC   ; 1      ; FF_X145_Y47_N41       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_status|d_xfer_toggle|clk                                                                                                   ;
;   8.666 ;   0.000  ; RR ; CELL ; 1      ; FF_X145_Y47_N41       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
;   9.501 ;   0.835  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                            ;
; 9.471   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                  ;
; 9.336   ; -0.135   ;    ; uTsu ; 1      ; FF_X145_Y47_N41       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.269 

Tcl Command:
    report_timing -append -removal -file timing_impl.log -npaths 20 -detail full_path

Options:
    -removal 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.269 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|afull_flag                                                                                                                                             ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.269 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0]                                                                                                                                           ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.272 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[1]                                                                                                                                           ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.272 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[2]                                                                                                                                           ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.273 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.275 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.278 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.281 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]                                                                                                                                                                                                                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 0.000        ; 0.001      ; 0.345      ;
; 0.281 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.281 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[3]                                                                                                                                           ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.285 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                     ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.285 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                            ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.017      ; 0.374      ;
; 0.288 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                     ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.288 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                     ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.288 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                     ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.289 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|ptr_wck_diff[1]                                                                                                                                        ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.385      ;
; 0.290 ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_rd                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|aempty_flag~RTM_2                                                                                                                                      ; eth_ref_clk                                 ; eth_ref_clk                                 ; 0.000        ; 0.020      ; 0.387      ;
; 0.290 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                            ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.017      ; 0.374      ;
; 0.290 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                      ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.017      ; 0.374      ;
; 0.290 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                     ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.017      ; 0.374      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Removal slack is 0.269 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                           ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|afull_flag ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                         ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                         ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 4.334                                                                                                                                                                                                                                                                               ;
; Slack              ; 0.269                                                                                                                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                    ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                 ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                        ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                      ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                     ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                 ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                           ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                           ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                   ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]        ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N26     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|afull_flag|clrn                                                                                                                                                                           ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N26     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|afull_flag ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                     ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                 ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                 ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                        ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                      ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                     ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N26     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|afull_flag|clk                                                                                                                                                                            ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N26     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|afull_flag ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                             ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                   ;
; 4.334   ; 0.096    ;    ; uTh  ; 1      ; FF_X105_Y27_N26     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|afull_flag ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Removal slack is 0.269 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                 ;
; Data Required Time ; 4.334                                                                                                                                                                                                                                                                                 ;
; Slack              ; 0.269                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                   ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                     ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]          ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N14     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[0]|clrn                                                                                                                                                                           ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N14     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                       ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N14     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[0]|clk                                                                                                                                                                            ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N14     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                               ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                     ;
; 4.334   ; 0.096    ;    ; uTh  ; 1      ; FF_X105_Y27_N14     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[0] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Removal slack is 0.272 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[1] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                 ;
; Data Required Time ; 4.331                                                                                                                                                                                                                                                                                 ;
; Slack              ; 0.272                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                   ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                     ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]          ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N16     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[1]|clrn                                                                                                                                                                           ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N16     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[1] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                       ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N16     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[1]|clk                                                                                                                                                                            ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N16     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[1] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                               ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                     ;
; 4.331   ; 0.093    ;    ; uTh  ; 1      ; FF_X105_Y27_N16     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[1] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Removal slack is 0.272 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[2] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                 ;
; Data Required Time ; 4.331                                                                                                                                                                                                                                                                                 ;
; Slack              ; 0.272                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                   ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                     ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]          ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N28     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[2]|clrn                                                                                                                                                                           ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N28     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[2] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                       ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N28     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[2]|clk                                                                                                                                                                            ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N28     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[2] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                               ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                     ;
; 4.331   ; 0.093    ;    ; uTh  ; 1      ; FF_X105_Y27_N28     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[2] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Removal slack is 0.273 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.330                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.273                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                                                                                                                                               ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                                                                                                                                    ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N23     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[2].u|std_sync_no_cut|dreg[0]|clrn                                                                                                                                                                                                                                                                                ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N23     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N23     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[2].u|std_sync_no_cut|dreg[0]|clk                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N23     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.330   ; 0.092    ;    ; uTh  ; 1      ; FF_X105_Y27_N23     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Removal slack is 0.275 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.328                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.275                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                                                                                                                                               ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                                                                                                                                    ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N19     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[0].u|std_sync_no_cut|dreg[0]|clrn                                                                                                                                                                                                                                                                                ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N19     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N19     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[0].u|std_sync_no_cut|dreg[0]|clk                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N19     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.328   ; 0.090    ;    ; uTh  ; 1      ; FF_X105_Y27_N19     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Removal slack is 0.278 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.325                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.278                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                                                                                                                                               ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                                                                                                                                    ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N46     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[1].u|std_sync_no_cut|dreg[0]|clrn                                                                                                                                                                                                                                                                                ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N46     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N46     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[1].u|std_sync_no_cut|dreg[0]|clk                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N46     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.325   ; 0.087    ;    ; uTh  ; 1      ; FF_X105_Y27_N46     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Removal slack is 0.281 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                    ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                           ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                           ;
; Data Arrival Time  ; 5.013                                                                                                                                                                                                 ;
; Data Required Time ; 4.732                                                                                                                                                                                                 ;
; Slack              ; 0.281                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.345 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.267       ; 60         ; 0.000  ; 3.091  ;
;    Cell                ;       ; 13    ; 2.167       ; 40         ; 0.000  ; 0.557  ;
;    PLL Compensation    ;       ; 1     ; -0.766      ; 0          ; -0.766 ; -0.766 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.128       ; 37         ; 0.128  ; 0.128  ;
;    Cell                ;       ; 2     ; 0.055       ; 16         ; 0.000  ; 0.055  ;
;    uTco                ;       ; 1     ; 0.162       ; 47         ; 0.162  ; 0.162  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 3.525       ; 57         ; 0.000  ; 3.329  ;
;    Cell                ;       ; 13    ; 2.682       ; 43         ; 0.000  ; 0.635  ;
;    PLL Compensation    ;       ; 1     ; -0.551      ; 0          ; -0.551 ; -0.551 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                       ;
; 4.668   ; 4.668    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                     ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                     ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                             ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                               ;
;   0.617 ;   0.557  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                     ;
;   0.722 ;   0.105  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                     ;
;   0.722 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                   ;
;   1.058 ;   0.336  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                          ;
;   1.155 ;   0.097  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                              ;
;   1.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                           ;
;   1.155 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                          ;
;   0.389 ;   -0.766 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                              ;
;   0.688 ;   0.299  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                ;
;   0.976 ;   0.288  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                    ;
;   1.152 ;   0.176  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                              ;
;   1.577 ;   0.425  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                             ;
;   4.668 ;   3.091  ; RR ; IC   ; 1      ; FF_X125_Y65_N28       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                              ;
;   4.668 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                     ;
; 5.013   ; 0.345    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                              ;
;   4.830 ;   0.162  ; FF ; uTco ; 1      ; FF_X125_Y65_N28       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                ;
;   4.885 ;   0.055  ; FF ; CELL ; 72     ; FF_X125_Y65_N28       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[18] ;
;   5.013 ;   0.128  ; FF ; IC   ; 1      ; FF_X125_Y65_N22       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_xfer_status|d_xfer_count[0]|clrn                                                                                                  ;
;   5.013 ;   0.000  ; FF ; CELL ; 1      ; FF_X125_Y65_N22       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0]  ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                       ;
; 4.669   ; 4.669    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ8               ;            ; rx_ref_clk                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|i                                                                                                                                                                                    ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X224_Y36_N108  ;            ; rx_ref_clk~input|o                                                                                                                                                                                    ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                            ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_4DB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                              ;
;   0.695 ;   0.635  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                    ;
;   0.830 ;   0.135  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_4DB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                    ;
;   0.830 ;   0.000  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                  ;
;   1.242 ;   0.412  ; FF ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                         ;
;   1.363 ;   0.121  ; FR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                             ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                          ;
;   1.363 ;   0.000  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                         ;
;   0.812 ;   -0.551 ; RR ; COMP ; 5      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                             ;
;   1.241 ;   0.429  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                               ;
;   1.647 ;   0.406  ; RR ; CELL ; 1      ; FPLL_4DB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                   ;
;   1.843 ;   0.196  ; RR ; IC   ; 2      ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                             ;
;   2.327 ;   0.484  ; RR ; CELL ; 4420   ; CLKCTRL_4D_G_I16      ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                            ;
;   5.656 ;   3.329  ; RR ; IC   ; 1      ; FF_X125_Y65_N22       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_xfer_status|d_xfer_count[0]|clk                                                                                                  ;
;   5.656 ;   0.000  ; RR ; CELL ; 1      ; FF_X125_Y65_N22       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0] ;
;   4.669 ;   -0.987 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                               ;
; 4.669   ; 0.000    ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                     ;
; 4.732   ; 0.063    ;    ; uTh  ; 1      ; FF_X125_Y65_N22       ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_xfer_count[0] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Removal slack is 0.281 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.322                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.281                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                                                                                                                                             ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                       ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                                                                                                                                               ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                                                                                                                                    ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N55     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[3].u|std_sync_no_cut|dreg[0]|clrn                                                                                                                                                                                                                                                                                ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N55     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N55     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_SYNC_RD_G_PTR|sync[3].u|std_sync_no_cut|dreg[0]|clk                                                                                                                                                                                                                                                                                 ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N55     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.322   ; 0.084    ;    ; uTh  ; 1      ; FF_X105_Y27_N55     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Removal slack is 0.281 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[3] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                 ;
; Data Required Time ; 4.322                                                                                                                                                                                                                                                                                 ;
; Slack              ; 0.281                                                                                                                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                      ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                   ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                             ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                             ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                     ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]          ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N43     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[3]|clrn                                                                                                                                                                           ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N43     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[3] ;
+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                       ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                          ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N43     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|rd_b_wptr[3]|clk                                                                                                                                                                            ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N43     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[3] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                               ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                     ;
; 4.322   ; 0.084    ;    ; uTh  ; 1      ; FF_X105_Y27_N43     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|rd_b_wptr[3] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Removal slack is 0.285 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[2] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.318                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.285                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                            ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                         ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                   ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                           ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N53     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|b_out[2]|clrn                                                                                                                                                                                               ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N53     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[2] ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N53     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|b_out[2]|clk                                                                                                                                                                                                ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N53     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[2] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                           ;
; 4.318   ; 0.080    ;    ; uTh  ; 1      ; FF_X105_Y27_N53     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[2] ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Removal slack is 0.285 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.005                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 3.720                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.285                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.374 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.445       ; 67         ; 0.000 ; 2.445 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.132       ; 35         ; 0.132 ; 0.132 ;
;    Cell                ;       ; 2     ; 0.080       ; 21         ; 0.000 ; 0.080 ;
;    uTco                ;       ; 1     ; 0.162       ; 43         ; 0.162 ; 0.162 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.625       ; 67         ; 0.000 ; 2.625 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.631   ; 3.631   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.631 ;   2.445 ; RR ; IC   ; 1      ; FF_X183_Y31_N28     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                 ;
;   3.631 ;   0.000 ; RR ; CELL ; 1      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                     ;
; 4.005   ; 0.374   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.793 ;   0.162 ; RR ; uTco ; 1      ; FF_X183_Y31_N28     ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                   ;
;   3.873 ;   0.080 ; RR ; CELL ; 5      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18] ;
;   4.005 ;   0.132 ; RR ; IC   ; 1      ; FF_X184_Y31_N41     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                                                                                                                                           ;
;   4.005 ;   0.000 ; RR ; CELL ; 1      ; FF_X184_Y31_N41     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 3.648   ; 3.648    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                             ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   3.901 ;   2.625  ; RR ; IC   ; 1      ; FF_X184_Y31_N41     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clk                                                                                                                                                                                             ;
;   3.901 ;   0.000  ; RR ; CELL ; 1      ; FF_X184_Y31_N41     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
;   3.648 ;   -0.253 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 3.648   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 3.720   ; 0.072    ;    ; uTh  ; 1      ; FF_X184_Y31_N41     ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Removal slack is 0.288 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[0] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.315                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.288                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                            ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                         ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                   ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                           ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N31     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|b_out[0]|clrn                                                                                                                                                                                               ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N31     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[0] ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N31     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|b_out[0]|clk                                                                                                                                                                                                ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N31     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[0] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                           ;
; 4.315   ; 0.077    ;    ; uTh  ; 1      ; FF_X105_Y27_N31     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[0] ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Removal slack is 0.288 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[1] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.315                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.288                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                            ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                         ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                   ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                           ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N49     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|b_out[1]|clrn                                                                                                                                                                                               ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N49     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[1] ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N49     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|b_out[1]|clk                                                                                                                                                                                                ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N49     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[1] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                           ;
; 4.315   ; 0.077    ;    ; uTh  ; 1      ; FF_X105_Y27_N49     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|b_out[1] ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Removal slack is 0.288 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[3] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.315                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.288                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                            ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                                         ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                   ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                   ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                                           ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]                                ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N37     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|g_out[3]|clrn                                                                                                                                                                                               ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N37     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[3] ;
+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                                         ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                                         ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                                                ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                              ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                             ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N37     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|U_WRT|g_out[3]|clk                                                                                                                                                                                                ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N37     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[3] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                           ;
; 4.315   ; 0.077    ;    ; uTh  ; 1      ; FF_X105_Y27_N37     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[3] ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Removal slack is 0.289 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|ptr_wck_diff[1] ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                              ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                              ;
; Data Arrival Time  ; 4.603                                                                                                                                                                                                                                                                                    ;
; Data Required Time ; 4.314                                                                                                                                                                                                                                                                                    ;
; Slack              ; 0.289                                                                                                                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.385 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.078       ; 73         ; 0.000 ; 2.909 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.150       ; 39         ; 0.150 ; 0.150 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.159       ; 41         ; 0.159 ; 0.159 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.339       ; 73         ; 0.000 ; 3.139 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                         ;
; 4.218   ; 4.218   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                      ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                             ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                           ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                          ;
;   4.218 ;   2.909 ; RR ; IC   ; 1      ; FF_X104_Y27_N22     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|clk                                                                                                                                                                                      ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                ;
; 4.603   ; 0.385   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                ;
;   4.377 ;   0.159 ; RR ; uTco ; 1      ; FF_X104_Y27_N22     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_wr|q                                                                                                                                                                                        ;
;   4.453 ;   0.076 ; RR ; CELL ; 33     ; FF_X104_Y27_N22     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr~la_lab/laboutt[14]             ;
;   4.603 ;   0.150 ; RR ; IC   ; 1      ; FF_X105_Y27_N5      ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|ptr_wck_diff[1]|clrn                                                                                                                                                                           ;
;   4.603 ;   0.000 ; RR ; CELL ; 1      ; FF_X105_Y27_N5      ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|ptr_wck_diff[1] ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                          ;
; 4.238   ; 4.238    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                      ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                      ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                             ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                           ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                          ;
;   4.568 ;   3.139  ; RR ; IC   ; 1      ; FF_X105_Y27_N5      ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|ptr_wck_diff[1]|clk                                                                                                                                                                            ;
;   4.568 ;   0.000  ; RR ; CELL ; 1      ; FF_X105_Y27_N5      ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|ptr_wck_diff[1] ;
;   4.238 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                  ;
; 4.238   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                        ;
; 4.314   ; 0.076    ;    ; uTh  ; 1      ; FF_X105_Y27_N5      ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|ptr_wck_diff[1] ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Removal slack is 0.290 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_rd                                  ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|aempty_flag~RTM_2 ;
; Launch Clock       ; eth_ref_clk                                                                                                                                                                                                                                                                                ;
; Latch Clock        ; eth_ref_clk                                                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 4.606                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.316                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.290                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.020 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.387 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.079       ; 73         ; 0.000 ; 2.910 ;
;    Cell                ;       ; 4     ; 1.140       ; 27         ; 0.000 ; 0.630 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.149       ; 39         ; 0.149 ; 0.149 ;
;    Cell                ;       ; 2     ; 0.076       ; 20         ; 0.000 ; 0.076 ;
;    uTco                ;       ; 1     ; 0.162       ; 42         ; 0.162 ; 0.162 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.340       ; 73         ; 0.000 ; 3.140 ;
;    Cell                ;       ; 4     ; 1.229       ; 27         ; 0.000 ; 0.630 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                           ;
; 4.219   ; 4.219   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                        ;
;   0.630 ;   0.630 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                        ;
;   0.737 ;   0.107 ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                               ;
;   0.906 ;   0.169 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                             ;
;   1.309 ;   0.403 ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                            ;
;   4.219 ;   2.910 ; RR ; IC   ; 1      ; FF_X107_Y27_N52     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_rd|clk                                                                                                                                                                                        ;
;   4.219 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y27_N52     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_rd                                  ;
; 4.606   ; 0.387   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                  ;
;   4.381 ;   0.162 ; RR ; uTco ; 1      ; FF_X107_Y27_N52     ;            ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|reset_ff_rd|q                                                                                                                                                                                          ;
;   4.457 ;   0.076 ; RR ; CELL ; 66     ; FF_X107_Y27_N52     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_rd~la_mlab/laboutb[14]              ;
;   4.606 ;   0.149 ; RR ; IC   ; 1      ; FF_X108_Y27_N53     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|aempty_flag~RTM_2|clrn                                                                                                                                                                           ;
;   4.606 ;   0.000 ; RR ; CELL ; 1      ; FF_X108_Y27_N53     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|aempty_flag~RTM_2 ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                            ;
; 4.239   ; 4.239    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_BD24            ;            ; eth_ref_clk                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|i                                                                                                                                                                                                                                                                        ;
;   0.630 ;   0.630  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input|o                                                                                                                                                                                                                                                                        ;
;   0.756 ;   0.126  ; RR ; CELL ; 1      ; IOIBUF_X142_Y16_N32 ;            ; eth_ref_clk~input~io_48_lvds_tile/ioclkin[0]                                                                                                                                                                                                                                               ;
;   0.956 ;   0.200  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                             ;
;   1.429 ;   0.473  ; RR ; CELL ; 1491   ; CLKCTRL_3A_G_I30    ;            ; eth_ref_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                            ;
;   4.569 ;   3.140  ; RR ; IC   ; 1      ; FF_X108_Y27_N53     ; High Speed ; i_system_bd|sys_ethernet|i_tse_pcs_0|altera_tse_top_1000_base_x_inst|U_SGMII|U_TXCV|U_DSW|aempty_flag~RTM_2|clk                                                                                                                                                                            ;
;   4.569 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y27_N53     ; High Speed ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|aempty_flag~RTM_2 ;
;   4.239 ;   -0.330 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 4.239   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 4.316   ; 0.077    ;    ; uTh  ; 1      ; FF_X108_Y27_N53     ;            ; system_bd:i_system_bd|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet|altera_eth_tse_pcs_pma_nf_lvds:i_tse_pcs_0|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|aempty_flag~RTM_2 ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Removal slack is 0.290 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.005                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 3.715                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.290                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.374 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.445       ; 67         ; 0.000 ; 2.445 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.132       ; 35         ; 0.132 ; 0.132 ;
;    Cell                ;       ; 2     ; 0.080       ; 21         ; 0.000 ; 0.080 ;
;    uTco                ;       ; 1     ; 0.162       ; 43         ; 0.162 ; 0.162 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.625       ; 67         ; 0.000 ; 2.625 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.631   ; 3.631   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.631 ;   2.445 ; RR ; IC   ; 1      ; FF_X183_Y31_N28     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                 ;
;   3.631 ;   0.000 ; RR ; CELL ; 1      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                     ;
; 4.005   ; 0.374   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.793 ;   0.162 ; RR ; uTco ; 1      ; FF_X183_Y31_N28     ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                   ;
;   3.873 ;   0.080 ; RR ; CELL ; 5      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18] ;
;   4.005 ;   0.132 ; RR ; IC   ; 1      ; FF_X184_Y31_N7      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clrn                                                                                                                                                                                                                                                                           ;
;   4.005 ;   0.000 ; RR ; CELL ; 1      ; FF_X184_Y31_N7      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 3.648   ; 3.648    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                             ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   3.901 ;   2.625  ; RR ; IC   ; 1      ; FF_X184_Y31_N7      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clk                                                                                                                                                                                             ;
;   3.901 ;   0.000  ; RR ; CELL ; 1      ; FF_X184_Y31_N7      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
;   3.648 ;   -0.253 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 3.648   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 3.715   ; 0.067    ;    ; uTh  ; 1      ; FF_X184_Y31_N7      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Removal slack is 0.290 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                      ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.005                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 3.715                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.290                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.374 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.445       ; 67         ; 0.000 ; 2.445 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.132       ; 35         ; 0.132 ; 0.132 ;
;    Cell                ;       ; 2     ; 0.080       ; 21         ; 0.000 ; 0.080 ;
;    uTco                ;       ; 1     ; 0.162       ; 43         ; 0.162 ; 0.162 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.625       ; 67         ; 0.000 ; 2.625 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.631   ; 3.631   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.631 ;   2.445 ; RR ; IC   ; 1      ; FF_X183_Y31_N28     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                 ;
;   3.631 ;   0.000 ; RR ; CELL ; 1      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                     ;
; 4.005   ; 0.374   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.793 ;   0.162 ; RR ; uTco ; 1      ; FF_X183_Y31_N28     ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                   ;
;   3.873 ;   0.080 ; RR ; CELL ; 5      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18] ;
;   4.005 ;   0.132 ; RR ; IC   ; 1      ; FF_X184_Y31_N58     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clrn                                                                                                                                                                                                                                                                     ;
;   4.005 ;   0.000 ; RR ; CELL ; 1      ; FF_X184_Y31_N58     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 3.648   ; 3.648    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                            ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                            ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                                   ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                 ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                ;
;   3.901 ;   2.625  ; RR ; IC   ; 1      ; FF_X184_Y31_N58     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clk                                                                                                                                                                                             ;
;   3.901 ;   0.000  ; RR ; CELL ; 1      ; FF_X184_Y31_N58     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
;   3.648 ;   -0.253 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
; 3.648   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                          ;
; 3.715   ; 0.067    ;    ; uTh  ; 1      ; FF_X184_Y31_N58     ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Removal slack is 0.290 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                     ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.005                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 3.715                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.290                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.017 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.374 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.445       ; 67         ; 0.000 ; 2.445 ;
;    Cell                ;       ; 4     ; 1.186       ; 33         ; 0.000 ; 0.680 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.132       ; 35         ; 0.132 ; 0.132 ;
;    Cell                ;       ; 2     ; 0.080       ; 21         ; 0.000 ; 0.080 ;
;    uTco                ;       ; 1     ; 0.162       ; 43         ; 0.162 ; 0.162 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.625       ; 67         ; 0.000 ; 2.625 ;
;    Cell                ;       ; 4     ; 1.276       ; 33         ; 0.000 ; 0.680 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.631   ; 3.631   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.680 ;   0.680 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.789 ;   0.109 ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.789 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.186 ;   0.397 ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   3.631 ;   2.445 ; RR ; IC   ; 1      ; FF_X183_Y31_N28     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                 ;
;   3.631 ;   0.000 ; RR ; CELL ; 1      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                     ;
; 4.005   ; 0.374   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.793 ;   0.162 ; RR ; uTco ; 1      ; FF_X183_Y31_N28     ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                   ;
;   3.873 ;   0.080 ; RR ; CELL ; 5      ; FF_X183_Y31_N28     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[18] ;
;   4.005 ;   0.132 ; RR ; IC   ; 1      ; FF_X184_Y31_N13     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clrn                                                                                                                                                                                                                                                                                    ;
;   4.005 ;   0.000 ; RR ; CELL ; 1      ; FF_X184_Y31_N13     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                                         ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 3.648   ; 3.648    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AR36            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                             ;
;   0.680 ;   0.680  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                             ;
;   0.807 ;   0.127  ; RR ; CELL ; 1      ; IOIBUF_X78_Y115_N47 ;            ; sys_clk~input~io_48_lvds_tile/ioclkin[2]                                                                                                                                                                                                                                                                                                                    ;
;   0.807 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.276 ;   0.469  ; RR ; CELL ; 27963  ; CLKCTRL_2I_G_I6     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   3.901 ;   2.625  ; RR ; IC   ; 1      ; FF_X184_Y31_N13     ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clk                                                                                                                                                                                             ;
;   3.901 ;   0.000  ; RR ; CELL ; 1      ; FF_X184_Y31_N13     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
;   3.648 ;   -0.253 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 3.648   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                           ;
; 3.715   ; 0.067    ;    ; uTh  ; 1      ; FF_X184_Y31_N13     ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


