{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 20:02:27 2015 " "Info: Processing started: Tue Jul 14 20:02:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeIF -c testeIF --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testeIF -c testeIF --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeIF.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testeIF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeIF " "Info: Found entity 1: testeIF" {  } { { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledResult-behavior " "Info: Found design unit 1: ledResult-behavior" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ledResult " "Info: Found entity 1: ledResult" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Info: Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/lpm_shiftreg0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Info: Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "testeIF " "Info: Elaborating entity \"testeIF\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledResult ledResult:inst " "Info: Elaborating entity \"ledResult\" for hierarchy \"ledResult:inst\"" {  } { { "testeIF.bdf" "inst" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 104 320 488 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result test.vhd(16) " "Warning (10631): VHDL Process Statement warning at test.vhd(16): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] test.vhd(16) " "Info (10041): Inferred latch for \"result\[0\]\" at test.vhd(16)" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] test.vhd(16) " "Info (10041): Inferred latch for \"result\[1\]\" at test.vhd(16)" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] test.vhd(16) " "Info (10041): Inferred latch for \"result\[2\]\" at test.vhd(16)" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 20:02:28 2015 " "Info: Processing ended: Tue Jul 14 20:02:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
