INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:45:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.399ns  (required time - arrival time)
  Source:                 buffer99/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer99/dataReg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.182ns (24.398%)  route 3.663ns (75.602%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2514, unset)         0.508     0.508    buffer99/control/clk
    SLICE_X9Y179         FDRE                                         r  buffer99/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer99/control/fullReg_reg/Q
                         net (fo=70, routed)          0.443     1.167    buffer99/control/fullReg_reg_0
    SLICE_X11Y180        LUT5 (Prop_lut5_I1_O)        0.043     1.210 r  buffer99/control/B_loadAddr[5]_INST_0_i_1/O
                         net (fo=16, routed)          0.670     1.880    buffer234/fifo/buffer218_outs[3]
    SLICE_X7Y185         LUT6 (Prop_lut6_I4_O)        0.043     1.923 r  buffer234/fifo/Memory[0][0]_i_28__2/O
                         net (fo=1, routed)           0.308     2.231    cmpi14/Memory_reg[0][0]_i_8_2
    SLICE_X7Y186         LUT6 (Prop_lut6_I4_O)        0.043     2.274 r  cmpi14/Memory[0][0]_i_18/O
                         net (fo=1, routed)           0.000     2.274    cmpi14/Memory[0][0]_i_18_n_0
    SLICE_X7Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.531 r  cmpi14/Memory_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.531    cmpi14/Memory_reg[0][0]_i_8_n_0
    SLICE_X7Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.580 r  cmpi14/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.580    cmpi14/Memory_reg[0][0]_i_4_n_0
    SLICE_X7Y188         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.687 f  cmpi14/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.176     2.863    buffer247/fifo/result[0]
    SLICE_X6Y187         LUT6 (Prop_lut6_I4_O)        0.123     2.986 r  buffer247/fifo/transmitValue_i_4__27/O
                         net (fo=3, routed)           0.347     3.333    buffer249/fifo/Full_reg_1
    SLICE_X7Y193         LUT6 (Prop_lut6_I0_O)        0.043     3.376 r  buffer249/fifo/i__i_3__2/O
                         net (fo=2, routed)           0.093     3.468    buffer84/transmitValue_reg_0
    SLICE_X7Y193         LUT4 (Prop_lut4_I3_O)        0.043     3.511 f  buffer84/i__i_1__6/O
                         net (fo=8, routed)           0.353     3.865    fork82/control/generateBlocks[0].regblock/Memory[0][7]_i_6_0
    SLICE_X9Y192         LUT6 (Prop_lut6_I1_O)        0.043     3.908 r  fork82/control/generateBlocks[0].regblock/transmitValue_i_3__78/O
                         net (fo=2, routed)           0.330     4.238    fork82/control/generateBlocks[0].regblock/transmitValue_i_3__78_n_0
    SLICE_X10Y189        LUT6 (Prop_lut6_I3_O)        0.043     4.281 r  fork82/control/generateBlocks[0].regblock/Memory[0][7]_i_6/O
                         net (fo=1, routed)           0.315     4.596    buffer111/control/Full_reg_0
    SLICE_X10Y187        LUT6 (Prop_lut6_I2_O)        0.043     4.639 r  buffer111/control/Memory[0][7]_i_3/O
                         net (fo=5, routed)           0.262     4.901    buffer218/fifo/anyBlockStop
    SLICE_X11Y184        LUT3 (Prop_lut3_I1_O)        0.043     4.944 r  buffer218/fifo/fullReg_i_4__7/O
                         net (fo=6, routed)           0.179     5.122    buffer98/control/fullReg_reg_4
    SLICE_X11Y182        LUT6 (Prop_lut6_I2_O)        0.043     5.165 r  buffer98/control/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.187     5.353    buffer99/E[0]
    SLICE_X11Y180        FDRE                                         r  buffer99/dataReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2514, unset)         0.483     3.183    buffer99/clk
    SLICE_X11Y180        FDRE                                         r  buffer99/dataReg_reg[7]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X11Y180        FDRE (Setup_fdre_C_CE)      -0.194     2.953    buffer99/dataReg_reg[7]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 -2.399    




