# #100daysofRTL Day 02 - Latch in SystemVerilog
## _Latch_

A latch is an asynchronous circuit that stores a value in memory.

<p align="center">
   <img alt="latch" title="latch" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/d_latch_image.PNG" width="250">
</p>

## Design using SystemVerilog

<p align="center">
   <img alt="latchcode" title="latch" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/d_latch.PNG" width="550">
</p>

## Testbench

<p align="center">
   <img alt="latch_tb" title="latch" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/d_latch_tb.PNG" width="950">
</p>

## Simulation Results

<p align="center">
   <img alt="waveformlatch" title="latch" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/waveform.PNG" width="1150">
</p>

<p align="center">
   <img alt="simulatch" title="latch" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/002_RTL_D_LATCH/images/Simulation.PNG" width=" 650">
</p>

_"Nothing is impossible. The word itself says 'I'm possible!"_

*Day 02 Completed*
