design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/run/media/tholin/Data/Projects/MPW/TMBoC/openlane/PositUnit,posit_unit,23_04_21_19_28,flow completed,0h7m6s0ms,0h5m41s0ms,74049.88662131519,0.1225,33322.448979591834,37.36,801.9,4082,0,0,0,0,0,0,0,2,0,-1,-1,146305,32257,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,97359670.0,0.0,36.7,36.52,2.17,3.36,-1,6158,10328,350,4512,0,0,0,5886,136,0,97,578,610,941,444,890,79,75,84,240,1586,0,1826,110505.984,-1,-1,-1,-1,-1,-1,-1,-1,-1,28.37,40.0,25.0,40,3,1,45,153.18,153.6,0.3,0.4,sky130_fd_sc_hd,10,AREA 0
