#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Nov  5 10:47:44 2025
# Process ID         : 25892
# Current directory  : C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.runs/synth_1
# Command line       : vivado.exe -log lab2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2.tcl
# Log file           : C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.runs/synth_1/lab2.vds
# Journal file       : C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.runs/synth_1\vivado.jou
# Running On         : C26-5CG2151GFM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16374 MB
# Swap memory        : 34790 MB
# Total Virtual      : 51165 MB
# Available Virtual  : 25671 MB
#-----------------------------------------------------------
source lab2.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/utils_1/imports/synth_1/lab2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/utils_1/imports/synth_1/lab2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab2 -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.098 ; gain = 469.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/lab2_code_for_cadets/lab2.vhd:23]
INFO: [Synth 8-3491] module 'lab2_datapath' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/lab2_code_for_cadets/lab2_datapath.vhdl:13' bound to instance 'u_datapath' of component 'lab2_datapath' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/lab2_code_for_cadets/lab2.vhd:36]
INFO: [Synth 8-638] synthesizing module 'lab2_datapath' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/lab2_code_for_cadets/lab2_datapath.vhdl:25]
INFO: [Synth 8-3491] module 'video' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:16' bound to instance 'u_video' of component 'video' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/lab2_code_for_cadets/lab2_datapath.vhdl:165]
INFO: [Synth 8-638] synthesizing module 'video' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.runs/synth_1/.Xil/Vivado-25892-C26-5CG2151GFM/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'mmcm_adv_inst_display_clocks' of component 'clk_wiz_0' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:67]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.runs/synth_1/.Xil/Vivado-25892-C26-5CG2151GFM/realtime/clk_wiz_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/VGA.vhd:46' bound to instance 'vga_inst' of component 'VGA' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:76]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/VGA.vhd:65]
	Parameter g_base bound to: 800 - type: integer 
	Parameter g_bits bound to: 10 - type: integer 
	Parameter g_initial bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'counter_baseN' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/counter_baseN.vhd:29' bound to instance 'u_column_counter' of component 'counter_baseN' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/VGA.vhd:103]
INFO: [Synth 8-638] synthesizing module 'counter_baseN' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/counter_baseN.vhd:43]
	Parameter g_base bound to: 800 - type: integer 
	Parameter g_bits bound to: 10 - type: integer 
	Parameter g_initial bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_baseN' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/counter_baseN.vhd:43]
	Parameter g_base bound to: 525 - type: integer 
	Parameter g_bits bound to: 10 - type: integer 
	Parameter g_initial bound to: 520 - type: integer 
INFO: [Synth 8-3491] module 'counter_baseN' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/counter_baseN.vhd:29' bound to instance 'u_row_counter' of component 'counter_baseN' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/VGA.vhd:107]
INFO: [Synth 8-638] synthesizing module 'counter_baseN__parameterized1' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/counter_baseN.vhd:43]
	Parameter g_base bound to: 525 - type: integer 
	Parameter g_bits bound to: 10 - type: integer 
	Parameter g_initial bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_baseN__parameterized1' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/counter_baseN.vhd:43]
INFO: [Synth 8-3491] module 'synch_blank' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/synch_blank.vhd:30' bound to instance 'u_synch_blank' of component 'synch_blank' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/VGA.vhd:111]
INFO: [Synth 8-638] synthesizing module 'synch_blank' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/synch_blank.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'synch_blank' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/synch_blank.vhd:43]
INFO: [Synth 8-3491] module 'scopeFace' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/scopeFace.vhd:30' bound to instance 'u_scopeFace' of component 'scopeFace' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/VGA.vhd:114]
INFO: [Synth 8-638] synthesizing module 'scopeFace' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/scopeFace.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'scopeFace' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/scopeFace.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/new/VGA.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dvid' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:38]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/tdms.vhdl:16' bound to instance 'enc_r' of component 'TDMS_encoder' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:60]
INFO: [Synth 8-638] synthesizing module 'TDMS_encoder' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/tdms.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'TDMS_encoder' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/tdms.vhdl:26]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/tdms.vhdl:16' bound to instance 'enc_g' of component 'TDMS_encoder' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:61]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/tdms.vhdl:16' bound to instance 'enc_b' of component 'TDMS_encoder' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:62]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_red' to cell 'ODDR' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:99]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_green' to cell 'ODDR' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:102]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_blue' to cell 'ODDR' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:105]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_clock' to cell 'ODDR' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:108]
INFO: [Synth 8-256] done synthesizing module 'dvid' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/ece383-lab1.srcs/sources_1/imports/lab1_cadet_code/dvid.vhdl:38]
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:112]
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:113]
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:114]
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:115]
INFO: [Synth 8-256] done synthesizing module 'video' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/Lab01_cadet_code/video.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'lab2_datapath' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/lab2_code_for_cadets/lab2_datapath.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'lab2' (0#1) [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/sources_1/imports/lab2_code_for_cadets/lab2.vhd:23]
WARNING: [Synth 8-7129] Port clk_n in module dvid is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ch1_enb in module scopeFace is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ch2_enb in module scopeFace is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module synch_blank is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_reset_n in module synch_blank is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[4] in module lab2_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_switch[3] in module lab2_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_switch[2] in module lab2_datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1164.098 ; gain = 621.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1164.098 ; gain = 621.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1164.098 ; gain = 621.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1164.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_datapath/u_video/mmcm_adv_inst_display_clocks'
Finished Parsing XDC File [c:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_datapath/u_video/mmcm_adv_inst_display_clocks'
Parsing XDC File [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/constrs_1/imports/lab2_code_for_cadets/Lab2.xdc]
WARNING: [Constraints 18-619] A clock with name 'xi_clk' already exists, overwriting the previous clock with the same name. [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/constrs_1/imports/lab2_code_for_cadets/Lab2.xdc:8]
Finished Parsing XDC File [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/constrs_1/imports/lab2_code_for_cadets/Lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.srcs/constrs_1/imports/lab2_code_for_cadets/Lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1256.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1256.230 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1256.230 ; gain = 713.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1256.230 ; gain = 713.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for xi_clk. (constraint file  c:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xi_clk. (constraint file  c:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for u_datapath/u_video/mmcm_adv_inst_display_clocks. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1256.230 ; gain = 713.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1256.230 ; gain = 713.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 64    
	   7 Input   32 Bit       Adders := 3     
	   6 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 9     
	   3 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 60    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 17    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 113   
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   29 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 14    
	   2 Input   10 Bit        Muxes := 14    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 13    
	   2 Input    6 Bit        Muxes := 120   
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 95    
	  16 Input    1 Bit        Muxes := 434   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP v_map_x10, operation Mode is: A*B.
DSP Report: operator v_map_x10 is absorbed into DSP v_map_x10.
DSP Report: Generating DSP v_map_x10, operation Mode is: A*B.
DSP Report: operator v_map_x10 is absorbed into DSP v_map_x10.
DSP Report: Generating DSP v_side_dist_y, operation Mode is: (0 or C)+A*B.
DSP Report: operator P is absorbed into DSP v_side_dist_y.
DSP Report: operator v_map_x10 is absorbed into DSP v_side_dist_y.
DSP Report: operator v_side_dist_y0 is absorbed into DSP v_side_dist_y.
DSP Report: Generating DSP v_side_dist_x, operation Mode is: (C or 0)+A*B.
DSP Report: operator v_side_dist_x0 is absorbed into DSP v_side_dist_x.
DSP Report: operator v_map_x10 is absorbed into DSP v_side_dist_x.
DSP Report: operator P is absorbed into DSP v_side_dist_x.
WARNING: [Synth 8-7129] Port clk_n in module dvid is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ch1_enb in module scopeFace is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ch2_enb in module scopeFace is either unconnected or has no load
WARNING: [Synth 8-7129] Port xi_switch[3] in module lab2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xi_switch[2] in module lab2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port xi_btn[4] in module lab2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1492.152 ; gain = 949.805
---------------------------------------------------------------------------------
 Sort Area is  v_side_dist_x_3 : 0 0 : 1276 1276 : Used 1 time 0
 Sort Area is  v_side_dist_y_5 : 0 0 : 1276 1276 : Used 1 time 0
 Sort Area is  v_map_x10_0 : 0 0 : 1089 1089 : Used 1 time 0
 Sort Area is  v_map_x10_2 : 0 0 : 1089 1089 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|scopeFace   | A*B          | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scopeFace   | A*B          | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scopeFace   | (0 or C)+A*B | 16     | 10     | 16     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|scopeFace   | (C or 0)+A*B | 16     | 10     | 16     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'xi_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 1492.152 ; gain = 949.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:02:21 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:02:25 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:02:30 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:02:30 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:02:31 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:02:31 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:31 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:31 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|scopeFace   | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scopeFace   | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scopeFace   | Dynamic     | -      | -      | -      | -      | 27     | -    | -    | -    | -    | -     | 0    | 0    | 
|scopeFace   | Dynamic     | -      | -      | -      | -      | 27     | -    | -    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |   538|
|3     |DSP48E1        |     4|
|5     |LUT1           |    21|
|6     |LUT2           |   259|
|7     |LUT3           |   290|
|8     |LUT4           |   999|
|9     |LUT5           |   933|
|10    |LUT6           |  4253|
|11    |MUXF7          |     4|
|12    |ODDR           |     4|
|13    |FDCE           |   103|
|14    |FDPE           |    23|
|15    |FDRE           |   127|
|16    |FDSE           |     2|
|17    |IBUF           |     5|
|18    |OBUF           |     8|
|19    |OBUFDS         |     4|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:31 . Memory (MB): peak = 1781.207 ; gain = 1238.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:02:27 . Memory (MB): peak = 1781.207 ; gain = 1146.727
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:02:31 . Memory (MB): peak = 1781.207 ; gain = 1238.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1781.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 554 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab2' is not ideal for floorplanning, since the cellview 'scopeFace' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1789.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Synth Design complete | Checksum: 846618da
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:43 . Memory (MB): peak = 1789.312 ; gain = 1486.270
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1789.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dustin.Mock/code/ece383/final_project_v4_5/final_project_v4_5.runs/synth_1/lab2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab2_utilization_synth.rpt -pb lab2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  5 10:50:36 2025...
