Analysis & Elaboration report for parallel_fpga
Thu Nov 27 14:50:17 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |dsa_top
  5. Parameter Settings for User Entity Instance: dsa_control_fsm_sequential:fsm_seq
  6. Parameter Settings for User Entity Instance: dsa_control_fsm_simd:fsm_simd
  7. Parameter Settings for User Entity Instance: dsa_pixel_fetch_unified:fetch_unit
  8. Parameter Settings for User Entity Instance: dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch
  9. Parameter Settings for User Entity Instance: dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch
 10. Parameter Settings for User Entity Instance: dsa_mem_interface:mem_inst
 11. Parameter Settings for User Entity Instance: dsa_datapath_simd:dp_simd
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "dsa_pixel_fetch_unified:fetch_unit"
 14. Port Connectivity Checks: "dsa_control_fsm_sequential:fsm_seq"
 15. Analysis & Elaboration Messages
 16. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Nov 27 14:50:17 2025       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; parallel_fpga                               ;
; Top-level Entity Name         ; dsa_top                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dsa_top ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; ADDR_WIDTH     ; 18     ; Signed Integer                                ;
; IMG_WIDTH      ; 512    ; Signed Integer                                ;
; IMG_HEIGHT     ; 512    ; Signed Integer                                ;
; SIMD_WIDTH     ; 4      ; Signed Integer                                ;
; MEM_SIZE       ; 262144 ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_control_fsm_sequential:fsm_seq ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; IMG_WIDTH_MAX  ; 512   ; Signed Integer                                         ;
; IMG_HEIGHT_MAX ; 512   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_control_fsm_simd:fsm_simd ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; IMG_WIDTH_MAX  ; 512   ; Signed Integer                                    ;
; IMG_HEIGHT_MAX ; 512   ; Signed Integer                                    ;
; SIMD_WIDTH     ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_pixel_fetch_unified:fetch_unit ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ADDR_WIDTH     ; 18    ; Signed Integer                                         ;
; SIMD_WIDTH     ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 18    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 18    ; Signed Integer                                                                         ;
; SIMD_WIDTH     ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_mem_interface:mem_inst ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; MEM_SIZE       ; 262144 ; Signed Integer                                ;
; ADDR_WIDTH     ; 18     ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsa_datapath_simd:dp_simd ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; dsa_top            ; parallel_fpga      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dsa_pixel_fetch_unified:fetch_unit"                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; seq_frac_x[7..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; seq_frac_y[7..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; img_base_addr    ; Input  ; Info     ; Stuck at GND                                                                        ;
; seq_busy         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; simd_busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "dsa_control_fsm_sequential:fsm_seq" ;
+-----------------------+-------+----------+---------------------+
; Port                  ; Type  ; Severity ; Details             ;
+-----------------------+-------+----------+---------------------+
; img_width_out[15..8]  ; Input ; Info     ; Stuck at GND        ;
; img_height_out[15..8] ; Input ; Info     ; Stuck at GND        ;
+-----------------------+-------+----------+---------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 27 14:49:52 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (12019): Can't analyze file -- file testbench_fsms.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file dsa_datapath.sv
    Info (12023): Found entity 1: dsa_datapath File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file dsa_datapath_simd.sv
    Info (12023): Found entity 1: dsa_datapath_simd File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file dsa_mem_interface.sv
    Info (12023): Found entity 1: dsa_mem_interface File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_interface.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_simd_registers.sv
    Info (12023): Found entity 1: dsa_simd_registers File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file testbench_simd.sv
    Info (12023): Found entity 1: testbench_simd File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dsa_top.sv
    Info (12023): Found entity 1: dsa_top File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file dsa_top_tb.sv
    Info (12023): Found entity 1: dsa_top_tb File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_sequential.sv
    Info (12023): Found entity 1: dsa_pixel_fetch_sequential File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_simd.sv
    Info (12023): Found entity 1: dsa_pixel_fetch_simd File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_unified.sv
    Info (12023): Found entity 1: dsa_pixel_fetch_unified File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dsa_control_fsm_simd.sv
    Info (12023): Found entity 1: dsa_control_fsm_simd File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file dsa_control_fsm_sequential.sv
    Info (12023): Found entity 1: dsa_control_fsm_sequential File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv Line: 7
Info (12127): Elaborating entity "dsa_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at dsa_top.sv(212): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 212
Warning (10240): Verilog HDL Always Construct warning at dsa_top.sv(220): inferring latch(es) for variable "flops_count", which holds its previous value in one or more paths through the always construct File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 220
Info (10041): Inferred latch for "flops_count[0]" at dsa_top.sv(220) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 220
Info (10041): Inferred latch for "flops_count[1]" at dsa_top.sv(220) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 220
Info (10041): Inferred latch for "flops_count[2]" at dsa_top.sv(220) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 220
Info (12128): Elaborating entity "dsa_control_fsm_sequential" for hierarchy "dsa_control_fsm_sequential:fsm_seq" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 299
Info (10264): Verilog HDL Case Statement information at dsa_control_fsm_sequential.sv(77): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv Line: 77
Info (12128): Elaborating entity "dsa_control_fsm_simd" for hierarchy "dsa_control_fsm_simd:fsm_simd" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 321
Warning (10230): Verilog HDL assignment warning at dsa_control_fsm_simd.sv(111): truncated value with size 32 to match size of target (16) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv Line: 111
Info (10264): Verilog HDL Case Statement information at dsa_control_fsm_simd.sv(82): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv Line: 82
Info (12128): Elaborating entity "dsa_pixel_fetch_unified" for hierarchy "dsa_pixel_fetch_unified:fetch_unit" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 378
Info (12128): Elaborating entity "dsa_pixel_fetch_sequential" for hierarchy "dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv Line: 124
Warning (10036): Verilog HDL or VHDL warning at dsa_pixel_fetch_sequential.sv(49): object "img_height_r" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 49
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(99): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 99
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(100): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 100
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(101): truncated value with size 32 to match size of target (18) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 101
Info (10264): Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(109): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 109
Info (10264): Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(126): all case item expressions in this case statement are onehot File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv Line: 126
Info (12128): Elaborating entity "dsa_pixel_fetch_simd" for hierarchy "dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv Line: 151
Warning (10036): Verilog HDL or VHDL warning at dsa_pixel_fetch_simd.sv(62): object "img_height_r" assigned a value but never read File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 62
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(163): truncated value with size 32 to match size of target (3) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 163
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(179): truncated value with size 32 to match size of target (5) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 179
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(197): truncated value with size 32 to match size of target (5) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 197
Warning (10230): Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(219): truncated value with size 32 to match size of target (5) File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv Line: 219
Info (12128): Elaborating entity "dsa_mem_interface" for hierarchy "dsa_mem_interface:mem_inst" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 389
Info (12128): Elaborating entity "dsa_datapath" for hierarchy "dsa_datapath:dp_seq" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 405
Info (12128): Elaborating entity "dsa_datapath_simd" for hierarchy "dsa_datapath_simd:dp_simd" File: C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv Line: 421
Info (144001): Generated suppressed messages file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Thu Nov 27 14:50:17 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:01:01


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg.


