;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -130, 9
	ADD #270, <1
	SUB 0, 18
	SUB 0, 18
	JMN @0, 0
	SUB -130, 9
	ADD <-30, <3
	CMP 0, 2
	ADD <-30, 9
	ADD <-30, 9
	SPL 0, <-100
	SPL 0, <-100
	SUB -130, 9
	SLT @-410, 9
	SUB -130, 9
	DJN 20, <332
	SLT <-302, 30
	JMN @0, 0
	JMN @0, 0
	JMN @0, 0
	JMN @0, 0
	ADD @210, 60
	ADD <270, <1
	SUB -130, 9
	SPL 0, <332
	SPL 0, <332
	ADD @210, 60
	SUB @0, @22
	SUB @0, @22
	MOV -7, <-20
	SUB @127, 106
	DJN -1, @-20
	SUB -130, 9
	SUB -130, 9
	SUB @0, @22
	SUB #72, @200
	SUB @0, @22
	SUB -100, -600
	SUB -130, 9
	SUB -130, 9
	ADD 3, @0
	SUB @127, 106
	SUB @121, 103
	SUB -130, 9
	SUB @127, 106
	MOV -1, <-20
	MOV -7, <-20
