============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Nov 18 2025  08:40:50 pm
  Module:                 mac
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Path 1: MET (37 ps) Setup Check with Pin acc_reg_reg[11]/CK->D
          Group: clk
     Startpoint: (R) in_reg_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) acc_reg_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      33                  
     Required Time:=     967                  
      Launch Clock:-       0                  
         Data Path:-     930                  
             Slack:=      37                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  in_reg_reg[3]/CK  -       -      R     (arrival)     37    -     0     -       0    (-,-) 
  in_reg_reg[3]/QN  -       CK->QN F     DFFR_X1        4  6.4    17    76      76    (-,-) 
  g3602__1474/ZN    -       A2->ZN F     OR2_X1         1  3.6    11    58     133    (-,-) 
  g3552__9906/S     -       B->S   F     HA_X1          1  3.0    13    59     192    (-,-) 
  g3531__2683/S     -       CI->S  R     FA_X1          1  4.0    16   117     309    (-,-) 
  g3513__2703/S     -       A->S   F     FA_X1          3  5.2    19    95     404    (-,-) 
  g3504__5266/CO    -       A->CO  F     FA_X1          1  3.0    15    80     484    (-,-) 
  g3488__7675/CO    -       CI->CO F     FA_X1          1  3.0    15    72     556    (-,-) 
  g3482__5019/CO    -       CI->CO F     FA_X1          1  3.0    15    72     628    (-,-) 
  g3478__2703/CO    -       CI->CO F     FA_X1          1  3.0    15    72     701    (-,-) 
  g3474__5266/CO    -       CI->CO F     FA_X1          3  5.8    19    79     780    (-,-) 
  g3472__7114/ZN    -       A1->ZN R     NAND3_X1       2  3.7    16    26     805    (-,-) 
  g3466__7118/ZN    -       C1->ZN F     OAI211_X1      1  2.4    17    23     828    (-,-) 
  g3460__1309/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    41     870    (-,-) 
  g3455__1474/ZN    -       B1->ZN R     OAI21_X1       2  1.4    21    26     896    (-,-) 
  g3451__8780/ZN    -       A1->ZN R     AND2_X1        1  1.4     9    34     930    (-,-) 
  acc_reg_reg[11]/D <<<     -      R     DFFR_X1        1    -     -     0     930    (-,-) 
#-------------------------------------------------------------------------------------------

