;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SUB -3, 90
	SUB 3, 140
	ADD 270, 60
	SUB -3, 0
	SUB 0, 330
	SUB 0, 330
	SUB @0, @2
	SUB 0, 330
	CMP @121, 106
	SUB 0, 33
	SLT 20, @312
	SUB #72, @200
	CMP @0, @2
	CMP @0, @2
	SUB @121, 103
	CMP <0, 6
	CMP -700, -601
	JMN 3, 140
	CMP <0, @2
	CMP @-173, -106
	SUB 3, 63
	ADD #270, <0
	SUB 3, 140
	SUB 3, 140
	SUB @121, 106
	SUB @121, 106
	JMZ @300, 90
	SLT 210, -30
	SPL <60, <753
	MOV -7, <-20
	CMP @121, 103
	JMP <167, 106
	SUB @12, @600
	SPL <60, <753
	DJN <-30, @59
	DJN <-30, @59
	SUB 3, 140
	DJN -1, @-20
	SPL -0, 451
	SUB -3, 0
	MOV -7, <-20
	SUB 300, 0
	DJN -1, @-20
	CMP 20, @12
	SUB <-0, 0
