// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/19/2023 23:58:30"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_lab3 (
	CLOCK_50,
	SW,
	KEY,
	fifolen,
	LEDR,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0);
input 	CLOCK_50;
input 	SW;
input 	[2:0] KEY;
output 	[5:0] fifolen;
output 	[2:0] LEDR;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;

// Design Ports Information
// fifolen[0]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifolen[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifolen[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifolen[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifolen[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifolen[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \clkw|counter[28]~DUPLICATE_q ;
wire \clkw|Add0~81_sumout ;
wire \clkw|counter[0]~DUPLICATE_q ;
wire \clkw|Add0~82 ;
wire \clkw|Add0~33_sumout ;
wire \clkw|Add0~34 ;
wire \clkw|Add0~37_sumout ;
wire \clkw|Add0~38 ;
wire \clkw|Add0~85_sumout ;
wire \clkw|counter[3]~DUPLICATE_q ;
wire \clkw|Add0~86 ;
wire \clkw|Add0~89_sumout ;
wire \clkw|counter[4]~DUPLICATE_q ;
wire \clkw|Add0~90 ;
wire \clkw|Add0~93_sumout ;
wire \clkw|Add0~94 ;
wire \clkw|Add0~97_sumout ;
wire \clkw|counter[6]~DUPLICATE_q ;
wire \clkw|Add0~98 ;
wire \clkw|Add0~101_sumout ;
wire \clkw|Add0~102 ;
wire \clkw|Add0~13_sumout ;
wire \clkw|Add0~14 ;
wire \clkw|Add0~17_sumout ;
wire \clkw|Add0~18 ;
wire \clkw|Add0~21_sumout ;
wire \clkw|Add0~22 ;
wire \clkw|Add0~25_sumout ;
wire \clkw|Add0~26 ;
wire \clkw|Add0~29_sumout ;
wire \clkw|counter[12]~DUPLICATE_q ;
wire \clkw|Add0~30 ;
wire \clkw|Add0~1_sumout ;
wire \clkw|Add0~2 ;
wire \clkw|Add0~5_sumout ;
wire \clkw|counter[14]~DUPLICATE_q ;
wire \clkw|Add0~6 ;
wire \clkw|Add0~77_sumout ;
wire \clkw|Add0~78 ;
wire \clkw|Add0~41_sumout ;
wire \clkw|Add0~42 ;
wire \clkw|Add0~45_sumout ;
wire \clkw|counter[17]~DUPLICATE_q ;
wire \clkw|Add0~46 ;
wire \clkw|Add0~49_sumout ;
wire \clkw|Add0~50 ;
wire \clkw|Add0~53_sumout ;
wire \clkw|Add0~54 ;
wire \clkw|Add0~9_sumout ;
wire \clkw|counter[20]~DUPLICATE_q ;
wire \clkw|Add0~10 ;
wire \clkw|Add0~105_sumout ;
wire \clkw|Add0~106 ;
wire \clkw|Add0~109_sumout ;
wire \clkw|Add0~110 ;
wire \clkw|Add0~113_sumout ;
wire \clkw|counter[23]~DUPLICATE_q ;
wire \clkw|Add0~114 ;
wire \clkw|Add0~73_sumout ;
wire \clkw|Add0~74 ;
wire \clkw|Add0~69_sumout ;
wire \clkw|counter[25]~DUPLICATE_q ;
wire \clkw|Add0~70 ;
wire \clkw|Add0~65_sumout ;
wire \clkw|counter[26]~DUPLICATE_q ;
wire \clkw|Add0~66 ;
wire \clkw|Add0~61_sumout ;
wire \clkw|Add0~62 ;
wire \clkw|Add0~57_sumout ;
wire \clkw|Equal0~3_combout ;
wire \clkw|counter[1]~DUPLICATE_q ;
wire \clkw|Equal0~2_combout ;
wire \clkw|Add0~58 ;
wire \clkw|Add0~125_sumout ;
wire \clkw|Add0~126 ;
wire \clkw|Add0~121_sumout ;
wire \clkw|Add0~122 ;
wire \clkw|Add0~117_sumout ;
wire \clkw|Equal0~5_combout ;
wire \clkw|Equal0~0_combout ;
wire \clkw|Equal0~1_combout ;
wire \clkw|Equal0~4_combout ;
wire \clkw|Equal0~6_combout ;
wire \clkw|CLOCK_2SEC~0_combout ;
wire \clkw|CLOCK_2SEC~feeder_combout ;
wire \clkw|CLOCK_2SEC~q ;
wire \clkr|Add0~81_sumout ;
wire \clkr|counter[0]~DUPLICATE_q ;
wire \clkr|Add0~82 ;
wire \clkr|Add0~85_sumout ;
wire \clkr|counter[1]~DUPLICATE_q ;
wire \clkr|Add0~86 ;
wire \clkr|Add0~73_sumout ;
wire \clkr|Add0~74 ;
wire \clkr|Add0~77_sumout ;
wire \clkr|counter[3]~DUPLICATE_q ;
wire \clkr|Add0~78 ;
wire \clkr|Add0~89_sumout ;
wire \clkr|counter[4]~DUPLICATE_q ;
wire \clkr|Add0~90 ;
wire \clkr|Add0~93_sumout ;
wire \clkr|Add0~94 ;
wire \clkr|Add0~97_sumout ;
wire \clkr|counter[6]~DUPLICATE_q ;
wire \clkr|Add0~98 ;
wire \clkr|Add0~101_sumout ;
wire \clkr|counter[7]~DUPLICATE_q ;
wire \clkr|Add0~102 ;
wire \clkr|Add0~105_sumout ;
wire \clkr|counter[8]~DUPLICATE_q ;
wire \clkr|Add0~106 ;
wire \clkr|Add0~33_sumout ;
wire \clkr|Add0~34 ;
wire \clkr|Add0~37_sumout ;
wire \clkr|Add0~38 ;
wire \clkr|Add0~41_sumout ;
wire \clkr|counter[11]~DUPLICATE_q ;
wire \clkr|Add0~42 ;
wire \clkr|Add0~45_sumout ;
wire \clkr|counter[12]~DUPLICATE_q ;
wire \clkr|Add0~46 ;
wire \clkr|Add0~49_sumout ;
wire \clkr|Add0~50 ;
wire \clkr|Add0~53_sumout ;
wire \clkr|Add0~54 ;
wire \clkr|Add0~9_sumout ;
wire \clkr|counter[15]~DUPLICATE_q ;
wire \clkr|Add0~10 ;
wire \clkr|Add0~13_sumout ;
wire \clkr|Add0~14 ;
wire \clkr|Add0~17_sumout ;
wire \clkr|counter[17]~DUPLICATE_q ;
wire \clkr|Add0~18 ;
wire \clkr|Add0~21_sumout ;
wire \clkr|Add0~22 ;
wire \clkr|Add0~25_sumout ;
wire \clkr|Add0~26 ;
wire \clkr|Add0~29_sumout ;
wire \clkr|Add0~30 ;
wire \clkr|Add0~1_sumout ;
wire \clkr|Add0~2 ;
wire \clkr|Add0~5_sumout ;
wire \clkr|Equal0~0_combout ;
wire \clkr|Add0~6 ;
wire \clkr|Add0~109_sumout ;
wire \clkr|Add0~110 ;
wire \clkr|Add0~113_sumout ;
wire \clkr|Add0~114 ;
wire \clkr|Add0~117_sumout ;
wire \clkr|counter[25]~DUPLICATE_q ;
wire \clkr|Add0~118 ;
wire \clkr|Add0~69_sumout ;
wire \clkr|Add0~70 ;
wire \clkr|Add0~121_sumout ;
wire \clkr|Add0~122 ;
wire \clkr|Add0~125_sumout ;
wire \clkr|Add0~126 ;
wire \clkr|Add0~57_sumout ;
wire \clkr|Add0~58 ;
wire \clkr|Add0~61_sumout ;
wire \clkr|Add0~62 ;
wire \clkr|Add0~65_sumout ;
wire \clkr|Equal0~3_combout ;
wire \clkr|Equal0~5_combout ;
wire \clkr|Equal0~4_combout ;
wire \clkr|Equal0~2_combout ;
wire \clkr|Equal0~1_combout ;
wire \clkr|Equal0~6_combout ;
wire \clkr|CLOCK_2SEC~0_combout ;
wire \clkr|CLOCK_2SEC~feeder_combout ;
wire \clkr|CLOCK_2SEC~q ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \controller|Equal1~0_combout ;
wire \controller|rdaddr[2]~1_combout ;
wire \KEY[2]~input_o ;
wire \controller|rdaddr[3]~6_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|wraddr[2]~1_combout ;
wire \controller|wraddr[3]~6_combout ;
wire \controller|wraddr[1]~3_combout ;
wire \controller|wraddr[4]~5_combout ;
wire \controller|rdaddr[1]~3_combout ;
wire \controller|rdaddr[4]~5_combout ;
wire \controller|Equal0~0_combout ;
wire \controller|wraddr[0]~0_combout ;
wire \controller|wraddr[1]~2_combout ;
wire \controller|LessThan0~4_combout ;
wire \controller|rdaddr[1]~2_combout ;
wire \controller|rdaddr[5]~4_combout ;
wire \controller|wraddr[5]~4_combout ;
wire \controller|LessThan0~3_combout ;
wire \controller|rdaddr[0]~0_combout ;
wire \controller|Add0~1_sumout ;
wire \controller|LessThan0~1_combout ;
wire \controller|Add1~1_sumout ;
wire \controller|LessThan0~0_combout ;
wire \controller|LessThan0~2_combout ;
wire \controller|fifolen[0]~0_combout ;
wire \controller|Add1~2 ;
wire \controller|Add1~5_sumout ;
wire \controller|Add0~2 ;
wire \controller|Add0~3 ;
wire \controller|Add0~5_sumout ;
wire \controller|fifolen[1]~1_combout ;
wire \controller|Add0~6 ;
wire \controller|Add0~7 ;
wire \controller|Add0~9_sumout ;
wire \controller|Add1~6 ;
wire \controller|Add1~9_sumout ;
wire \controller|fifolen[2]~2_combout ;
wire \controller|Add0~10 ;
wire \controller|Add0~11 ;
wire \controller|Add0~13_sumout ;
wire \controller|Add1~10 ;
wire \controller|Add1~13_sumout ;
wire \controller|fifolen[3]~3_combout ;
wire \controller|Add0~14 ;
wire \controller|Add0~15 ;
wire \controller|Add0~17_sumout ;
wire \controller|Add1~14 ;
wire \controller|Add1~17_sumout ;
wire \controller|fifolen[4]~4_combout ;
wire \controller|Add1~18 ;
wire \controller|Add1~21_sumout ;
wire \controller|Add0~18 ;
wire \controller|Add0~19 ;
wire \controller|Add0~21_sumout ;
wire \controller|fifolen[5]~5_combout ;
wire \controller|write~combout ;
wire \controller|read~combout ;
wire \ran|lfsr_out~0_combout ;
wire \ran|lfsr_out[23]~DUPLICATE_q ;
wire \ran|lfsr_out[22]~2_combout ;
wire \ran|lfsr_out[20]~1_combout ;
wire \ran|lfsr_out[19]~5_combout ;
wire \ran|lfsr_out[18]~4_combout ;
wire \ran|lfsr_out[17]~3_combout ;
wire \ran|lfsr_out[15]~6_combout ;
wire \ran|lfsr_out[11]~9_combout ;
wire \ran|lfsr_out[10]~8_combout ;
wire \ran|lfsr_out[10]~DUPLICATE_q ;
wire \ran|lfsr_out[8]~7_combout ;
wire \ran|lfsr_out[6]~11_combout ;
wire \ran|lfsr_out[5]~10_combout ;
wire \ran|lfsr_out[3]~14_combout ;
wire \ran|lfsr_out[1]~13_combout ;
wire \ran|lfsr_out[0]~12_combout ;
wire \ran|lfsr_out[1]~_wirecell_combout ;
wire \ran|lfsr_out[2]~DUPLICATE_q ;
wire \ran|lfsr_out[4]~_wirecell_combout ;
wire \ran|lfsr_out[5]~_wirecell_combout ;
wire \ran|lfsr_out[7]~_wirecell_combout ;
wire \ran|lfsr_out[8]~_wirecell_combout ;
wire \ran|lfsr_out[11]~_wirecell_combout ;
wire \ran|lfsr_out[16]~_wirecell_combout ;
wire \ran|lfsr_out[17]~_wirecell_combout ;
wire \ran|lfsr_out[19]~_wirecell_combout ;
wire \ran|lfsr_out[21]~_wirecell_combout ;
wire \ran|lfsr_out[22]~_wirecell_combout ;
wire \SW~input_o ;
wire \select|result[23]~3_combout ;
wire \select|result[22]~2_combout ;
wire \select|result[20]~0_combout ;
wire \select|result[21]~1_combout ;
wire \h5|WideOr6~0_combout ;
wire \h5|WideOr5~0_combout ;
wire \h5|WideOr4~0_combout ;
wire \h5|WideOr3~0_combout ;
wire \h5|WideOr2~0_combout ;
wire \h5|WideOr1~0_combout ;
wire \h5|WideOr0~0_combout ;
wire \select|result[16]~4_combout ;
wire \select|result[17]~5_combout ;
wire \select|result[18]~6_combout ;
wire \select|result[19]~7_combout ;
wire \h4|WideOr6~0_combout ;
wire \h4|WideOr5~0_combout ;
wire \h4|WideOr4~0_combout ;
wire \h4|WideOr3~0_combout ;
wire \h4|WideOr2~0_combout ;
wire \h4|WideOr1~0_combout ;
wire \h4|WideOr0~0_combout ;
wire \select|result[13]~9_combout ;
wire \select|result[14]~10_combout ;
wire \select|result[15]~11_combout ;
wire \select|result[12]~8_combout ;
wire \h3|WideOr6~0_combout ;
wire \h3|WideOr5~0_combout ;
wire \h3|WideOr4~0_combout ;
wire \h3|WideOr3~0_combout ;
wire \h3|WideOr2~0_combout ;
wire \h3|WideOr1~0_combout ;
wire \h3|WideOr0~0_combout ;
wire \select|result[9]~13_combout ;
wire \select|result[10]~14_combout ;
wire \select|result[11]~15_combout ;
wire \select|result[8]~12_combout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr3~0_combout ;
wire \h2|WideOr2~0_combout ;
wire \h2|WideOr1~0_combout ;
wire \h2|WideOr0~0_combout ;
wire \select|result[7]~19_combout ;
wire \controller|LessThan0~5_combout ;
wire \select|result[5]~17_combout ;
wire \select|result[4]~16_combout ;
wire \select|result[6]~18_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \select|result[3]~23_combout ;
wire \select|result[0]~20_combout ;
wire \select|result[2]~22_combout ;
wire \select|result[1]~21_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire [23:0] \memory|altsyncram_component|auto_generated|q_b ;
wire [31:0] \clkw|counter ;
wire [31:0] \clkr|counter ;
wire [5:0] \controller|rdaddr ;
wire [5:0] \controller|wraddr ;
wire [23:0] \ran|lfsr_out ;

wire [39:0] \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \memory|altsyncram_component|auto_generated|q_b [0] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|q_b [1] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory|altsyncram_component|auto_generated|q_b [2] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory|altsyncram_component|auto_generated|q_b [3] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory|altsyncram_component|auto_generated|q_b [4] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory|altsyncram_component|auto_generated|q_b [5] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory|altsyncram_component|auto_generated|q_b [6] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory|altsyncram_component|auto_generated|q_b [7] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memory|altsyncram_component|auto_generated|q_b [8] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \memory|altsyncram_component|auto_generated|q_b [9] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \memory|altsyncram_component|auto_generated|q_b [10] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \memory|altsyncram_component|auto_generated|q_b [11] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \memory|altsyncram_component|auto_generated|q_b [12] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \memory|altsyncram_component|auto_generated|q_b [13] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \memory|altsyncram_component|auto_generated|q_b [14] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \memory|altsyncram_component|auto_generated|q_b [15] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \memory|altsyncram_component|auto_generated|q_b [16] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \memory|altsyncram_component|auto_generated|q_b [17] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \memory|altsyncram_component|auto_generated|q_b [18] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \memory|altsyncram_component|auto_generated|q_b [19] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \memory|altsyncram_component|auto_generated|q_b [20] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \memory|altsyncram_component|auto_generated|q_b [21] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \memory|altsyncram_component|auto_generated|q_b [22] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \memory|altsyncram_component|auto_generated|q_b [23] = \memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \fifolen[0]~output (
	.i(\controller|fifolen[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifolen[0]),
	.obar());
// synopsys translate_off
defparam \fifolen[0]~output .bus_hold = "false";
defparam \fifolen[0]~output .open_drain_output = "false";
defparam \fifolen[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \fifolen[1]~output (
	.i(\controller|fifolen[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifolen[1]),
	.obar());
// synopsys translate_off
defparam \fifolen[1]~output .bus_hold = "false";
defparam \fifolen[1]~output .open_drain_output = "false";
defparam \fifolen[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \fifolen[2]~output (
	.i(\controller|fifolen[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifolen[2]),
	.obar());
// synopsys translate_off
defparam \fifolen[2]~output .bus_hold = "false";
defparam \fifolen[2]~output .open_drain_output = "false";
defparam \fifolen[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \fifolen[3]~output (
	.i(\controller|fifolen[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifolen[3]),
	.obar());
// synopsys translate_off
defparam \fifolen[3]~output .bus_hold = "false";
defparam \fifolen[3]~output .open_drain_output = "false";
defparam \fifolen[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \fifolen[4]~output (
	.i(\controller|fifolen[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifolen[4]),
	.obar());
// synopsys translate_off
defparam \fifolen[4]~output .bus_hold = "false";
defparam \fifolen[4]~output .open_drain_output = "false";
defparam \fifolen[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \fifolen[5]~output (
	.i(\controller|fifolen[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifolen[5]),
	.obar());
// synopsys translate_off
defparam \fifolen[5]~output .bus_hold = "false";
defparam \fifolen[5]~output .open_drain_output = "false";
defparam \fifolen[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(\controller|Equal0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\controller|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\controller|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\h5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\h5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\h5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\h5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(\h5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(\h5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\h5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\h4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\h4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\h4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\h4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\h4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\h4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\h4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(\h3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(\h3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\h3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\h3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\h3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(\h3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\h3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(\h2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\h2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(\h2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(\h2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(\h2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\h2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X62_Y3_N25
dffeas \clkw|counter[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[28]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \clkw|Add0~81 (
// Equation(s):
// \clkw|Add0~81_sumout  = SUM(( \clkw|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clkw|Add0~82  = CARRY(( \clkw|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~81_sumout ),
	.cout(\clkw|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~81 .extended_lut = "off";
defparam \clkw|Add0~81 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \clkw|counter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N3
cyclonev_lcell_comb \clkw|Add0~33 (
// Equation(s):
// \clkw|Add0~33_sumout  = SUM(( \clkw|counter [1] ) + ( VCC ) + ( \clkw|Add0~82  ))
// \clkw|Add0~34  = CARRY(( \clkw|counter [1] ) + ( VCC ) + ( \clkw|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~33_sumout ),
	.cout(\clkw|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~33 .extended_lut = "off";
defparam \clkw|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N5
dffeas \clkw|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[1] .is_wysiwyg = "true";
defparam \clkw|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \clkw|Add0~37 (
// Equation(s):
// \clkw|Add0~37_sumout  = SUM(( \clkw|counter [2] ) + ( VCC ) + ( \clkw|Add0~34  ))
// \clkw|Add0~38  = CARRY(( \clkw|counter [2] ) + ( VCC ) + ( \clkw|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~37_sumout ),
	.cout(\clkw|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~37 .extended_lut = "off";
defparam \clkw|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N7
dffeas \clkw|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[2] .is_wysiwyg = "true";
defparam \clkw|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \clkw|Add0~85 (
// Equation(s):
// \clkw|Add0~85_sumout  = SUM(( \clkw|counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~38  ))
// \clkw|Add0~86  = CARRY(( \clkw|counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~38  ))

	.dataa(gnd),
	.datab(!\clkw|counter[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~85_sumout ),
	.cout(\clkw|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~85 .extended_lut = "off";
defparam \clkw|Add0~85 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N11
dffeas \clkw|counter[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \clkw|Add0~89 (
// Equation(s):
// \clkw|Add0~89_sumout  = SUM(( \clkw|counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~86  ))
// \clkw|Add0~90  = CARRY(( \clkw|counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~86  ))

	.dataa(gnd),
	.datab(!\clkw|counter[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~89_sumout ),
	.cout(\clkw|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~89 .extended_lut = "off";
defparam \clkw|Add0~89 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \clkw|counter[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \clkw|Add0~93 (
// Equation(s):
// \clkw|Add0~93_sumout  = SUM(( \clkw|counter [5] ) + ( VCC ) + ( \clkw|Add0~90  ))
// \clkw|Add0~94  = CARRY(( \clkw|counter [5] ) + ( VCC ) + ( \clkw|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkw|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~93_sumout ),
	.cout(\clkw|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~93 .extended_lut = "off";
defparam \clkw|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \clkw|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N16
dffeas \clkw|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[5] .is_wysiwyg = "true";
defparam \clkw|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \clkw|Add0~97 (
// Equation(s):
// \clkw|Add0~97_sumout  = SUM(( \clkw|counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~94  ))
// \clkw|Add0~98  = CARRY(( \clkw|counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~94  ))

	.dataa(!\clkw|counter[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~97_sumout ),
	.cout(\clkw|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~97 .extended_lut = "off";
defparam \clkw|Add0~97 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N20
dffeas \clkw|counter[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \clkw|Add0~101 (
// Equation(s):
// \clkw|Add0~101_sumout  = SUM(( \clkw|counter [7] ) + ( VCC ) + ( \clkw|Add0~98  ))
// \clkw|Add0~102  = CARRY(( \clkw|counter [7] ) + ( VCC ) + ( \clkw|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkw|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~101_sumout ),
	.cout(\clkw|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~101 .extended_lut = "off";
defparam \clkw|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \clkw|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N22
dffeas \clkw|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[7] .is_wysiwyg = "true";
defparam \clkw|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \clkw|Add0~13 (
// Equation(s):
// \clkw|Add0~13_sumout  = SUM(( \clkw|counter [8] ) + ( VCC ) + ( \clkw|Add0~102  ))
// \clkw|Add0~14  = CARRY(( \clkw|counter [8] ) + ( VCC ) + ( \clkw|Add0~102  ))

	.dataa(gnd),
	.datab(!\clkw|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~13_sumout ),
	.cout(\clkw|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~13 .extended_lut = "off";
defparam \clkw|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N25
dffeas \clkw|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[8] .is_wysiwyg = "true";
defparam \clkw|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \clkw|Add0~17 (
// Equation(s):
// \clkw|Add0~17_sumout  = SUM(( \clkw|counter [9] ) + ( VCC ) + ( \clkw|Add0~14  ))
// \clkw|Add0~18  = CARRY(( \clkw|counter [9] ) + ( VCC ) + ( \clkw|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkw|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~17_sumout ),
	.cout(\clkw|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~17 .extended_lut = "off";
defparam \clkw|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \clkw|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N28
dffeas \clkw|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[9] .is_wysiwyg = "true";
defparam \clkw|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \clkw|Add0~21 (
// Equation(s):
// \clkw|Add0~21_sumout  = SUM(( \clkw|counter [10] ) + ( VCC ) + ( \clkw|Add0~18  ))
// \clkw|Add0~22  = CARRY(( \clkw|counter [10] ) + ( VCC ) + ( \clkw|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkw|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~21_sumout ),
	.cout(\clkw|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~21 .extended_lut = "off";
defparam \clkw|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \clkw|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N31
dffeas \clkw|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[10] .is_wysiwyg = "true";
defparam \clkw|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \clkw|Add0~25 (
// Equation(s):
// \clkw|Add0~25_sumout  = SUM(( \clkw|counter [11] ) + ( VCC ) + ( \clkw|Add0~22  ))
// \clkw|Add0~26  = CARRY(( \clkw|counter [11] ) + ( VCC ) + ( \clkw|Add0~22  ))

	.dataa(!\clkw|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~25_sumout ),
	.cout(\clkw|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~25 .extended_lut = "off";
defparam \clkw|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \clkw|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[11] .is_wysiwyg = "true";
defparam \clkw|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \clkw|Add0~29 (
// Equation(s):
// \clkw|Add0~29_sumout  = SUM(( \clkw|counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~26  ))
// \clkw|Add0~30  = CARRY(( \clkw|counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~26  ))

	.dataa(!\clkw|counter[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~29_sumout ),
	.cout(\clkw|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~29 .extended_lut = "off";
defparam \clkw|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N38
dffeas \clkw|counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \clkw|Add0~1 (
// Equation(s):
// \clkw|Add0~1_sumout  = SUM(( \clkw|counter [13] ) + ( VCC ) + ( \clkw|Add0~30  ))
// \clkw|Add0~2  = CARRY(( \clkw|counter [13] ) + ( VCC ) + ( \clkw|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~1_sumout ),
	.cout(\clkw|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~1 .extended_lut = "off";
defparam \clkw|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N40
dffeas \clkw|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[13] .is_wysiwyg = "true";
defparam \clkw|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \clkw|Add0~5 (
// Equation(s):
// \clkw|Add0~5_sumout  = SUM(( \clkw|counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~2  ))
// \clkw|Add0~6  = CARRY(( \clkw|counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~5_sumout ),
	.cout(\clkw|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~5 .extended_lut = "off";
defparam \clkw|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N43
dffeas \clkw|counter[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \clkw|Add0~77 (
// Equation(s):
// \clkw|Add0~77_sumout  = SUM(( \clkw|counter [15] ) + ( VCC ) + ( \clkw|Add0~6  ))
// \clkw|Add0~78  = CARRY(( \clkw|counter [15] ) + ( VCC ) + ( \clkw|Add0~6  ))

	.dataa(gnd),
	.datab(!\clkw|counter [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~77_sumout ),
	.cout(\clkw|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~77 .extended_lut = "off";
defparam \clkw|Add0~77 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N47
dffeas \clkw|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[15] .is_wysiwyg = "true";
defparam \clkw|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \clkw|Add0~41 (
// Equation(s):
// \clkw|Add0~41_sumout  = SUM(( \clkw|counter [16] ) + ( VCC ) + ( \clkw|Add0~78  ))
// \clkw|Add0~42  = CARRY(( \clkw|counter [16] ) + ( VCC ) + ( \clkw|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~41_sumout ),
	.cout(\clkw|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~41 .extended_lut = "off";
defparam \clkw|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N49
dffeas \clkw|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[16] .is_wysiwyg = "true";
defparam \clkw|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \clkw|Add0~45 (
// Equation(s):
// \clkw|Add0~45_sumout  = SUM(( \clkw|counter[17]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~42  ))
// \clkw|Add0~46  = CARRY(( \clkw|counter[17]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~42  ))

	.dataa(!\clkw|counter[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~45_sumout ),
	.cout(\clkw|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~45 .extended_lut = "off";
defparam \clkw|Add0~45 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N53
dffeas \clkw|counter[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \clkw|Add0~49 (
// Equation(s):
// \clkw|Add0~49_sumout  = SUM(( \clkw|counter [18] ) + ( VCC ) + ( \clkw|Add0~46  ))
// \clkw|Add0~50  = CARRY(( \clkw|counter [18] ) + ( VCC ) + ( \clkw|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~49_sumout ),
	.cout(\clkw|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~49 .extended_lut = "off";
defparam \clkw|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N55
dffeas \clkw|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[18] .is_wysiwyg = "true";
defparam \clkw|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \clkw|Add0~53 (
// Equation(s):
// \clkw|Add0~53_sumout  = SUM(( \clkw|counter [19] ) + ( VCC ) + ( \clkw|Add0~50  ))
// \clkw|Add0~54  = CARRY(( \clkw|counter [19] ) + ( VCC ) + ( \clkw|Add0~50  ))

	.dataa(!\clkw|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~53_sumout ),
	.cout(\clkw|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~53 .extended_lut = "off";
defparam \clkw|Add0~53 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N58
dffeas \clkw|counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[19] .is_wysiwyg = "true";
defparam \clkw|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \clkw|Add0~9 (
// Equation(s):
// \clkw|Add0~9_sumout  = SUM(( \clkw|counter[20]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~54  ))
// \clkw|Add0~10  = CARRY(( \clkw|counter[20]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkw|counter[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~9_sumout ),
	.cout(\clkw|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~9 .extended_lut = "off";
defparam \clkw|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \clkw|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N1
dffeas \clkw|counter[20]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \clkw|Add0~105 (
// Equation(s):
// \clkw|Add0~105_sumout  = SUM(( \clkw|counter [21] ) + ( VCC ) + ( \clkw|Add0~10  ))
// \clkw|Add0~106  = CARRY(( \clkw|counter [21] ) + ( VCC ) + ( \clkw|Add0~10  ))

	.dataa(!\clkw|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~105_sumout ),
	.cout(\clkw|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~105 .extended_lut = "off";
defparam \clkw|Add0~105 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas \clkw|counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[21] .is_wysiwyg = "true";
defparam \clkw|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \clkw|Add0~109 (
// Equation(s):
// \clkw|Add0~109_sumout  = SUM(( \clkw|counter [22] ) + ( VCC ) + ( \clkw|Add0~106  ))
// \clkw|Add0~110  = CARRY(( \clkw|counter [22] ) + ( VCC ) + ( \clkw|Add0~106  ))

	.dataa(gnd),
	.datab(!\clkw|counter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~109_sumout ),
	.cout(\clkw|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~109 .extended_lut = "off";
defparam \clkw|Add0~109 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \clkw|counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[22] .is_wysiwyg = "true";
defparam \clkw|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N9
cyclonev_lcell_comb \clkw|Add0~113 (
// Equation(s):
// \clkw|Add0~113_sumout  = SUM(( \clkw|counter[23]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~110  ))
// \clkw|Add0~114  = CARRY(( \clkw|counter[23]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|counter[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~113_sumout ),
	.cout(\clkw|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~113 .extended_lut = "off";
defparam \clkw|Add0~113 .lut_mask = 64'h00000000000000FF;
defparam \clkw|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N10
dffeas \clkw|counter[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[23]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \clkw|Add0~73 (
// Equation(s):
// \clkw|Add0~73_sumout  = SUM(( \clkw|counter [24] ) + ( VCC ) + ( \clkw|Add0~114  ))
// \clkw|Add0~74  = CARRY(( \clkw|counter [24] ) + ( VCC ) + ( \clkw|Add0~114  ))

	.dataa(gnd),
	.datab(!\clkw|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~73_sumout ),
	.cout(\clkw|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~73 .extended_lut = "off";
defparam \clkw|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N14
dffeas \clkw|counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[24] .is_wysiwyg = "true";
defparam \clkw|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N15
cyclonev_lcell_comb \clkw|Add0~69 (
// Equation(s):
// \clkw|Add0~69_sumout  = SUM(( \clkw|counter[25]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~74  ))
// \clkw|Add0~70  = CARRY(( \clkw|counter[25]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkw|counter[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~69_sumout ),
	.cout(\clkw|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~69 .extended_lut = "off";
defparam \clkw|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \clkw|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N16
dffeas \clkw|counter[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[25]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \clkw|Add0~65 (
// Equation(s):
// \clkw|Add0~65_sumout  = SUM(( \clkw|counter[26]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~70  ))
// \clkw|Add0~66  = CARRY(( \clkw|counter[26]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~70  ))

	.dataa(gnd),
	.datab(!\clkw|counter[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~65_sumout ),
	.cout(\clkw|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~65 .extended_lut = "off";
defparam \clkw|Add0~65 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N19
dffeas \clkw|counter[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[26]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \clkw|Add0~61 (
// Equation(s):
// \clkw|Add0~61_sumout  = SUM(( \clkw|counter [27] ) + ( VCC ) + ( \clkw|Add0~66  ))
// \clkw|Add0~62  = CARRY(( \clkw|counter [27] ) + ( VCC ) + ( \clkw|Add0~66  ))

	.dataa(!\clkw|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~61_sumout ),
	.cout(\clkw|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~61 .extended_lut = "off";
defparam \clkw|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N23
dffeas \clkw|counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[27] .is_wysiwyg = "true";
defparam \clkw|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \clkw|Add0~57 (
// Equation(s):
// \clkw|Add0~57_sumout  = SUM(( \clkw|counter[28]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~62  ))
// \clkw|Add0~58  = CARRY(( \clkw|counter[28]~DUPLICATE_q  ) + ( VCC ) + ( \clkw|Add0~62  ))

	.dataa(gnd),
	.datab(!\clkw|counter[28]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~57_sumout ),
	.cout(\clkw|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~57 .extended_lut = "off";
defparam \clkw|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \clkw|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N26
dffeas \clkw|counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[28] .is_wysiwyg = "true";
defparam \clkw|counter[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N17
dffeas \clkw|counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[25] .is_wysiwyg = "true";
defparam \clkw|counter[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N20
dffeas \clkw|counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[26] .is_wysiwyg = "true";
defparam \clkw|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \clkw|Equal0~3 (
// Equation(s):
// \clkw|Equal0~3_combout  = ( !\clkw|counter [27] & ( !\clkw|counter [15] & ( (!\clkw|counter [28] & (!\clkw|counter [25] & (!\clkw|counter [26] & !\clkw|counter [24]))) ) ) )

	.dataa(!\clkw|counter [28]),
	.datab(!\clkw|counter [25]),
	.datac(!\clkw|counter [26]),
	.datad(!\clkw|counter [24]),
	.datae(!\clkw|counter [27]),
	.dataf(!\clkw|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Equal0~3 .extended_lut = "off";
defparam \clkw|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \clkw|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N52
dffeas \clkw|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[17] .is_wysiwyg = "true";
defparam \clkw|counter[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N4
dffeas \clkw|counter[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clkw|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \clkw|Equal0~2 (
// Equation(s):
// \clkw|Equal0~2_combout  = ( !\clkw|counter [2] & ( !\clkw|counter[1]~DUPLICATE_q  & ( (!\clkw|counter [18] & (!\clkw|counter [16] & (!\clkw|counter [17] & !\clkw|counter [19]))) ) ) )

	.dataa(!\clkw|counter [18]),
	.datab(!\clkw|counter [16]),
	.datac(!\clkw|counter [17]),
	.datad(!\clkw|counter [19]),
	.datae(!\clkw|counter [2]),
	.dataf(!\clkw|counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Equal0~2 .extended_lut = "off";
defparam \clkw|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \clkw|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N27
cyclonev_lcell_comb \clkw|Add0~125 (
// Equation(s):
// \clkw|Add0~125_sumout  = SUM(( \clkw|counter [29] ) + ( VCC ) + ( \clkw|Add0~58  ))
// \clkw|Add0~126  = CARRY(( \clkw|counter [29] ) + ( VCC ) + ( \clkw|Add0~58  ))

	.dataa(!\clkw|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~125_sumout ),
	.cout(\clkw|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~125 .extended_lut = "off";
defparam \clkw|Add0~125 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N29
dffeas \clkw|counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[29] .is_wysiwyg = "true";
defparam \clkw|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \clkw|Add0~121 (
// Equation(s):
// \clkw|Add0~121_sumout  = SUM(( \clkw|counter [30] ) + ( VCC ) + ( \clkw|Add0~126  ))
// \clkw|Add0~122  = CARRY(( \clkw|counter [30] ) + ( VCC ) + ( \clkw|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkw|counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~121_sumout ),
	.cout(\clkw|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~121 .extended_lut = "off";
defparam \clkw|Add0~121 .lut_mask = 64'h0000000000000F0F;
defparam \clkw|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N31
dffeas \clkw|counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[30] .is_wysiwyg = "true";
defparam \clkw|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \clkw|Add0~117 (
// Equation(s):
// \clkw|Add0~117_sumout  = SUM(( \clkw|counter [31] ) + ( VCC ) + ( \clkw|Add0~122  ))

	.dataa(!\clkw|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkw|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkw|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Add0~117 .extended_lut = "off";
defparam \clkw|Add0~117 .lut_mask = 64'h0000000000005555;
defparam \clkw|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \clkw|counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[31] .is_wysiwyg = "true";
defparam \clkw|counter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N11
dffeas \clkw|counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[23] .is_wysiwyg = "true";
defparam \clkw|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \clkw|Equal0~5 (
// Equation(s):
// \clkw|Equal0~5_combout  = ( !\clkw|counter [21] & ( !\clkw|counter [30] & ( (!\clkw|counter [31] & (!\clkw|counter [22] & (!\clkw|counter [29] & !\clkw|counter [23]))) ) ) )

	.dataa(!\clkw|counter [31]),
	.datab(!\clkw|counter [22]),
	.datac(!\clkw|counter [29]),
	.datad(!\clkw|counter [23]),
	.datae(!\clkw|counter [21]),
	.dataf(!\clkw|counter [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Equal0~5 .extended_lut = "off";
defparam \clkw|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \clkw|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \clkw|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[14] .is_wysiwyg = "true";
defparam \clkw|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \clkw|Equal0~0 (
// Equation(s):
// \clkw|Equal0~0_combout  = ( !\clkw|counter [13] & ( !\clkw|counter [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clkw|counter [13]),
	.dataf(!\clkw|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Equal0~0 .extended_lut = "off";
defparam \clkw|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \clkw|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N2
dffeas \clkw|counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[20] .is_wysiwyg = "true";
defparam \clkw|counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N37
dffeas \clkw|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkw|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[12] .is_wysiwyg = "true";
defparam \clkw|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \clkw|Equal0~1 (
// Equation(s):
// \clkw|Equal0~1_combout  = ( !\clkw|counter [11] & ( !\clkw|counter [8] & ( (!\clkw|counter [20] & (!\clkw|counter [10] & (!\clkw|counter [9] & !\clkw|counter [12]))) ) ) )

	.dataa(!\clkw|counter [20]),
	.datab(!\clkw|counter [10]),
	.datac(!\clkw|counter [9]),
	.datad(!\clkw|counter [12]),
	.datae(!\clkw|counter [11]),
	.dataf(!\clkw|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Equal0~1 .extended_lut = "off";
defparam \clkw|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \clkw|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N10
dffeas \clkw|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[3] .is_wysiwyg = "true";
defparam \clkw|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N1
dffeas \clkw|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[0] .is_wysiwyg = "true";
defparam \clkw|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N13
dffeas \clkw|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[4] .is_wysiwyg = "true";
defparam \clkw|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N19
dffeas \clkw|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkw|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|counter[6] .is_wysiwyg = "true";
defparam \clkw|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N9
cyclonev_lcell_comb \clkw|Equal0~4 (
// Equation(s):
// \clkw|Equal0~4_combout  = ( !\clkw|counter [7] & ( !\clkw|counter [6] & ( (!\clkw|counter [3] & (!\clkw|counter [0] & (!\clkw|counter [5] & !\clkw|counter [4]))) ) ) )

	.dataa(!\clkw|counter [3]),
	.datab(!\clkw|counter [0]),
	.datac(!\clkw|counter [5]),
	.datad(!\clkw|counter [4]),
	.datae(!\clkw|counter [7]),
	.dataf(!\clkw|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Equal0~4 .extended_lut = "off";
defparam \clkw|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \clkw|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \clkw|Equal0~6 (
// Equation(s):
// \clkw|Equal0~6_combout  = ( \clkw|Equal0~1_combout  & ( \clkw|Equal0~4_combout  & ( (\clkw|Equal0~3_combout  & (\clkw|Equal0~2_combout  & (\clkw|Equal0~5_combout  & \clkw|Equal0~0_combout ))) ) ) )

	.dataa(!\clkw|Equal0~3_combout ),
	.datab(!\clkw|Equal0~2_combout ),
	.datac(!\clkw|Equal0~5_combout ),
	.datad(!\clkw|Equal0~0_combout ),
	.datae(!\clkw|Equal0~1_combout ),
	.dataf(!\clkw|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|Equal0~6 .extended_lut = "off";
defparam \clkw|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \clkw|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \clkw|CLOCK_2SEC~0 (
// Equation(s):
// \clkw|CLOCK_2SEC~0_combout  = ( \clkw|CLOCK_2SEC~q  & ( !\clkw|Equal0~6_combout  ) ) # ( !\clkw|CLOCK_2SEC~q  & ( \clkw|Equal0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkw|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\clkw|CLOCK_2SEC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|CLOCK_2SEC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|CLOCK_2SEC~0 .extended_lut = "off";
defparam \clkw|CLOCK_2SEC~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \clkw|CLOCK_2SEC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N57
cyclonev_lcell_comb \clkw|CLOCK_2SEC~feeder (
// Equation(s):
// \clkw|CLOCK_2SEC~feeder_combout  = ( \clkw|CLOCK_2SEC~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clkw|CLOCK_2SEC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkw|CLOCK_2SEC~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkw|CLOCK_2SEC~feeder .extended_lut = "off";
defparam \clkw|CLOCK_2SEC~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clkw|CLOCK_2SEC~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N59
dffeas \clkw|CLOCK_2SEC (
	.clk(\CLOCK_50~input_o ),
	.d(\clkw|CLOCK_2SEC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkw|CLOCK_2SEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkw|CLOCK_2SEC .is_wysiwyg = "true";
defparam \clkw|CLOCK_2SEC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \clkr|Add0~81 (
// Equation(s):
// \clkr|Add0~81_sumout  = SUM(( \clkr|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clkr|Add0~82  = CARRY(( \clkr|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~81_sumout ),
	.cout(\clkr|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~81 .extended_lut = "off";
defparam \clkr|Add0~81 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N2
dffeas \clkr|counter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N3
cyclonev_lcell_comb \clkr|Add0~85 (
// Equation(s):
// \clkr|Add0~85_sumout  = SUM(( \clkr|counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~82  ))
// \clkr|Add0~86  = CARRY(( \clkr|counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~85_sumout ),
	.cout(\clkr|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~85 .extended_lut = "off";
defparam \clkr|Add0~85 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N5
dffeas \clkr|counter[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \clkr|Add0~73 (
// Equation(s):
// \clkr|Add0~73_sumout  = SUM(( \clkr|counter [2] ) + ( VCC ) + ( \clkr|Add0~86  ))
// \clkr|Add0~74  = CARRY(( \clkr|counter [2] ) + ( VCC ) + ( \clkr|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~73_sumout ),
	.cout(\clkr|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~73 .extended_lut = "off";
defparam \clkr|Add0~73 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \clkr|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[2] .is_wysiwyg = "true";
defparam \clkr|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N9
cyclonev_lcell_comb \clkr|Add0~77 (
// Equation(s):
// \clkr|Add0~77_sumout  = SUM(( \clkr|counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~74  ))
// \clkr|Add0~78  = CARRY(( \clkr|counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~74  ))

	.dataa(gnd),
	.datab(!\clkr|counter[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~77_sumout ),
	.cout(\clkr|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~77 .extended_lut = "off";
defparam \clkr|Add0~77 .lut_mask = 64'h0000000000003333;
defparam \clkr|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N11
dffeas \clkr|counter[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \clkr|Add0~89 (
// Equation(s):
// \clkr|Add0~89_sumout  = SUM(( \clkr|counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~78  ))
// \clkr|Add0~90  = CARRY(( \clkr|counter[4]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~78  ))

	.dataa(gnd),
	.datab(!\clkr|counter[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~89_sumout ),
	.cout(\clkr|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~89 .extended_lut = "off";
defparam \clkr|Add0~89 .lut_mask = 64'h0000000000003333;
defparam \clkr|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N14
dffeas \clkr|counter[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \clkr|Add0~93 (
// Equation(s):
// \clkr|Add0~93_sumout  = SUM(( \clkr|counter [5] ) + ( VCC ) + ( \clkr|Add0~90  ))
// \clkr|Add0~94  = CARRY(( \clkr|counter [5] ) + ( VCC ) + ( \clkr|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~93_sumout ),
	.cout(\clkr|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~93 .extended_lut = "off";
defparam \clkr|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N16
dffeas \clkr|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[5] .is_wysiwyg = "true";
defparam \clkr|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \clkr|Add0~97 (
// Equation(s):
// \clkr|Add0~97_sumout  = SUM(( \clkr|counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~94  ))
// \clkr|Add0~98  = CARRY(( \clkr|counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~97_sumout ),
	.cout(\clkr|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~97 .extended_lut = "off";
defparam \clkr|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N20
dffeas \clkr|counter[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \clkr|Add0~101 (
// Equation(s):
// \clkr|Add0~101_sumout  = SUM(( \clkr|counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~98  ))
// \clkr|Add0~102  = CARRY(( \clkr|counter[7]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~98  ))

	.dataa(!\clkr|counter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~101_sumout ),
	.cout(\clkr|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~101 .extended_lut = "off";
defparam \clkr|Add0~101 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N23
dffeas \clkr|counter[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \clkr|Add0~105 (
// Equation(s):
// \clkr|Add0~105_sumout  = SUM(( \clkr|counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~102  ))
// \clkr|Add0~106  = CARRY(( \clkr|counter[8]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~102  ))

	.dataa(gnd),
	.datab(!\clkr|counter[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~105_sumout ),
	.cout(\clkr|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~105 .extended_lut = "off";
defparam \clkr|Add0~105 .lut_mask = 64'h0000000000003333;
defparam \clkr|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N25
dffeas \clkr|counter[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \clkr|Add0~33 (
// Equation(s):
// \clkr|Add0~33_sumout  = SUM(( \clkr|counter [9] ) + ( VCC ) + ( \clkr|Add0~106  ))
// \clkr|Add0~34  = CARRY(( \clkr|counter [9] ) + ( VCC ) + ( \clkr|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~33_sumout ),
	.cout(\clkr|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~33 .extended_lut = "off";
defparam \clkr|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N28
dffeas \clkr|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[9] .is_wysiwyg = "true";
defparam \clkr|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \clkr|Add0~37 (
// Equation(s):
// \clkr|Add0~37_sumout  = SUM(( \clkr|counter [10] ) + ( VCC ) + ( \clkr|Add0~34  ))
// \clkr|Add0~38  = CARRY(( \clkr|counter [10] ) + ( VCC ) + ( \clkr|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~37_sumout ),
	.cout(\clkr|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~37 .extended_lut = "off";
defparam \clkr|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N31
dffeas \clkr|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[10] .is_wysiwyg = "true";
defparam \clkr|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N33
cyclonev_lcell_comb \clkr|Add0~41 (
// Equation(s):
// \clkr|Add0~41_sumout  = SUM(( \clkr|counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~38  ))
// \clkr|Add0~42  = CARRY(( \clkr|counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~38  ))

	.dataa(!\clkr|counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~41_sumout ),
	.cout(\clkr|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~41 .extended_lut = "off";
defparam \clkr|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N35
dffeas \clkr|counter[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \clkr|Add0~45 (
// Equation(s):
// \clkr|Add0~45_sumout  = SUM(( \clkr|counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~42  ))
// \clkr|Add0~46  = CARRY(( \clkr|counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~42  ))

	.dataa(!\clkr|counter[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~45_sumout ),
	.cout(\clkr|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~45 .extended_lut = "off";
defparam \clkr|Add0~45 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N38
dffeas \clkr|counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \clkr|Add0~49 (
// Equation(s):
// \clkr|Add0~49_sumout  = SUM(( \clkr|counter [13] ) + ( VCC ) + ( \clkr|Add0~46  ))
// \clkr|Add0~50  = CARRY(( \clkr|counter [13] ) + ( VCC ) + ( \clkr|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~49_sumout ),
	.cout(\clkr|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~49 .extended_lut = "off";
defparam \clkr|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N40
dffeas \clkr|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[13] .is_wysiwyg = "true";
defparam \clkr|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \clkr|Add0~53 (
// Equation(s):
// \clkr|Add0~53_sumout  = SUM(( \clkr|counter [14] ) + ( VCC ) + ( \clkr|Add0~50  ))
// \clkr|Add0~54  = CARRY(( \clkr|counter [14] ) + ( VCC ) + ( \clkr|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~53_sumout ),
	.cout(\clkr|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~53 .extended_lut = "off";
defparam \clkr|Add0~53 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N43
dffeas \clkr|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[14] .is_wysiwyg = "true";
defparam \clkr|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \clkr|Add0~9 (
// Equation(s):
// \clkr|Add0~9_sumout  = SUM(( \clkr|counter[15]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~54  ))
// \clkr|Add0~10  = CARRY(( \clkr|counter[15]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~54  ))

	.dataa(gnd),
	.datab(!\clkr|counter[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~9_sumout ),
	.cout(\clkr|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~9 .extended_lut = "off";
defparam \clkr|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \clkr|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N47
dffeas \clkr|counter[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \clkr|Add0~13 (
// Equation(s):
// \clkr|Add0~13_sumout  = SUM(( \clkr|counter [16] ) + ( VCC ) + ( \clkr|Add0~10  ))
// \clkr|Add0~14  = CARRY(( \clkr|counter [16] ) + ( VCC ) + ( \clkr|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~13_sumout ),
	.cout(\clkr|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~13 .extended_lut = "off";
defparam \clkr|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N49
dffeas \clkr|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[16] .is_wysiwyg = "true";
defparam \clkr|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N51
cyclonev_lcell_comb \clkr|Add0~17 (
// Equation(s):
// \clkr|Add0~17_sumout  = SUM(( \clkr|counter[17]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~14  ))
// \clkr|Add0~18  = CARRY(( \clkr|counter[17]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~14  ))

	.dataa(!\clkr|counter[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~17_sumout ),
	.cout(\clkr|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~17 .extended_lut = "off";
defparam \clkr|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N53
dffeas \clkr|counter[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \clkr|Add0~21 (
// Equation(s):
// \clkr|Add0~21_sumout  = SUM(( \clkr|counter [18] ) + ( VCC ) + ( \clkr|Add0~18  ))
// \clkr|Add0~22  = CARRY(( \clkr|counter [18] ) + ( VCC ) + ( \clkr|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~21_sumout ),
	.cout(\clkr|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~21 .extended_lut = "off";
defparam \clkr|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N55
dffeas \clkr|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[18] .is_wysiwyg = "true";
defparam \clkr|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N57
cyclonev_lcell_comb \clkr|Add0~25 (
// Equation(s):
// \clkr|Add0~25_sumout  = SUM(( \clkr|counter [19] ) + ( VCC ) + ( \clkr|Add0~22  ))
// \clkr|Add0~26  = CARRY(( \clkr|counter [19] ) + ( VCC ) + ( \clkr|Add0~22  ))

	.dataa(!\clkr|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~25_sumout ),
	.cout(\clkr|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~25 .extended_lut = "off";
defparam \clkr|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N58
dffeas \clkr|counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[19] .is_wysiwyg = "true";
defparam \clkr|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N0
cyclonev_lcell_comb \clkr|Add0~29 (
// Equation(s):
// \clkr|Add0~29_sumout  = SUM(( \clkr|counter [20] ) + ( VCC ) + ( \clkr|Add0~26  ))
// \clkr|Add0~30  = CARRY(( \clkr|counter [20] ) + ( VCC ) + ( \clkr|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~29_sumout ),
	.cout(\clkr|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~29 .extended_lut = "off";
defparam \clkr|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N1
dffeas \clkr|counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[20] .is_wysiwyg = "true";
defparam \clkr|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N3
cyclonev_lcell_comb \clkr|Add0~1 (
// Equation(s):
// \clkr|Add0~1_sumout  = SUM(( \clkr|counter [21] ) + ( VCC ) + ( \clkr|Add0~30  ))
// \clkr|Add0~2  = CARRY(( \clkr|counter [21] ) + ( VCC ) + ( \clkr|Add0~30  ))

	.dataa(!\clkr|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~1_sumout ),
	.cout(\clkr|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~1 .extended_lut = "off";
defparam \clkr|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N5
dffeas \clkr|counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[21] .is_wysiwyg = "true";
defparam \clkr|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N6
cyclonev_lcell_comb \clkr|Add0~5 (
// Equation(s):
// \clkr|Add0~5_sumout  = SUM(( \clkr|counter [22] ) + ( VCC ) + ( \clkr|Add0~2  ))
// \clkr|Add0~6  = CARRY(( \clkr|counter [22] ) + ( VCC ) + ( \clkr|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~5_sumout ),
	.cout(\clkr|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~5 .extended_lut = "off";
defparam \clkr|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N7
dffeas \clkr|counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[22] .is_wysiwyg = "true";
defparam \clkr|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N57
cyclonev_lcell_comb \clkr|Equal0~0 (
// Equation(s):
// \clkr|Equal0~0_combout  = ( !\clkr|counter [22] & ( !\clkr|counter [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter [21]),
	.datae(gnd),
	.dataf(!\clkr|counter [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Equal0~0 .extended_lut = "off";
defparam \clkr|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \clkr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N9
cyclonev_lcell_comb \clkr|Add0~109 (
// Equation(s):
// \clkr|Add0~109_sumout  = SUM(( \clkr|counter [23] ) + ( VCC ) + ( \clkr|Add0~6  ))
// \clkr|Add0~110  = CARRY(( \clkr|counter [23] ) + ( VCC ) + ( \clkr|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~109_sumout ),
	.cout(\clkr|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~109 .extended_lut = "off";
defparam \clkr|Add0~109 .lut_mask = 64'h00000000000000FF;
defparam \clkr|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N10
dffeas \clkr|counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[23] .is_wysiwyg = "true";
defparam \clkr|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \clkr|Add0~113 (
// Equation(s):
// \clkr|Add0~113_sumout  = SUM(( \clkr|counter [24] ) + ( VCC ) + ( \clkr|Add0~110  ))
// \clkr|Add0~114  = CARRY(( \clkr|counter [24] ) + ( VCC ) + ( \clkr|Add0~110  ))

	.dataa(gnd),
	.datab(!\clkr|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~113_sumout ),
	.cout(\clkr|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~113 .extended_lut = "off";
defparam \clkr|Add0~113 .lut_mask = 64'h0000000000003333;
defparam \clkr|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N14
dffeas \clkr|counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[24] .is_wysiwyg = "true";
defparam \clkr|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N15
cyclonev_lcell_comb \clkr|Add0~117 (
// Equation(s):
// \clkr|Add0~117_sumout  = SUM(( \clkr|counter[25]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~114  ))
// \clkr|Add0~118  = CARRY(( \clkr|counter[25]~DUPLICATE_q  ) + ( VCC ) + ( \clkr|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~117_sumout ),
	.cout(\clkr|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~117 .extended_lut = "off";
defparam \clkr|Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N16
dffeas \clkr|counter[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[25]~DUPLICATE .is_wysiwyg = "true";
defparam \clkr|counter[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \clkr|Add0~69 (
// Equation(s):
// \clkr|Add0~69_sumout  = SUM(( \clkr|counter [26] ) + ( VCC ) + ( \clkr|Add0~118  ))
// \clkr|Add0~70  = CARRY(( \clkr|counter [26] ) + ( VCC ) + ( \clkr|Add0~118  ))

	.dataa(gnd),
	.datab(!\clkr|counter [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~69_sumout ),
	.cout(\clkr|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~69 .extended_lut = "off";
defparam \clkr|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \clkr|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N19
dffeas \clkr|counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[26] .is_wysiwyg = "true";
defparam \clkr|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N21
cyclonev_lcell_comb \clkr|Add0~121 (
// Equation(s):
// \clkr|Add0~121_sumout  = SUM(( \clkr|counter [27] ) + ( VCC ) + ( \clkr|Add0~70  ))
// \clkr|Add0~122  = CARRY(( \clkr|counter [27] ) + ( VCC ) + ( \clkr|Add0~70  ))

	.dataa(!\clkr|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~121_sumout ),
	.cout(\clkr|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~121 .extended_lut = "off";
defparam \clkr|Add0~121 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N23
dffeas \clkr|counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[27] .is_wysiwyg = "true";
defparam \clkr|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \clkr|Add0~125 (
// Equation(s):
// \clkr|Add0~125_sumout  = SUM(( \clkr|counter [28] ) + ( VCC ) + ( \clkr|Add0~122  ))
// \clkr|Add0~126  = CARRY(( \clkr|counter [28] ) + ( VCC ) + ( \clkr|Add0~122  ))

	.dataa(!\clkr|counter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~125_sumout ),
	.cout(\clkr|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~125 .extended_lut = "off";
defparam \clkr|Add0~125 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N26
dffeas \clkr|counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[28] .is_wysiwyg = "true";
defparam \clkr|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N27
cyclonev_lcell_comb \clkr|Add0~57 (
// Equation(s):
// \clkr|Add0~57_sumout  = SUM(( \clkr|counter [29] ) + ( VCC ) + ( \clkr|Add0~126  ))
// \clkr|Add0~58  = CARRY(( \clkr|counter [29] ) + ( VCC ) + ( \clkr|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~57_sumout ),
	.cout(\clkr|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~57 .extended_lut = "off";
defparam \clkr|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N28
dffeas \clkr|counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[29] .is_wysiwyg = "true";
defparam \clkr|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N30
cyclonev_lcell_comb \clkr|Add0~61 (
// Equation(s):
// \clkr|Add0~61_sumout  = SUM(( \clkr|counter [30] ) + ( VCC ) + ( \clkr|Add0~58  ))
// \clkr|Add0~62  = CARRY(( \clkr|counter [30] ) + ( VCC ) + ( \clkr|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clkr|counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~61_sumout ),
	.cout(\clkr|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~61 .extended_lut = "off";
defparam \clkr|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \clkr|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N31
dffeas \clkr|counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[30] .is_wysiwyg = "true";
defparam \clkr|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N33
cyclonev_lcell_comb \clkr|Add0~65 (
// Equation(s):
// \clkr|Add0~65_sumout  = SUM(( \clkr|counter [31] ) + ( VCC ) + ( \clkr|Add0~62  ))

	.dataa(!\clkr|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clkr|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clkr|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Add0~65 .extended_lut = "off";
defparam \clkr|Add0~65 .lut_mask = 64'h0000000000005555;
defparam \clkr|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N35
dffeas \clkr|counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[31] .is_wysiwyg = "true";
defparam \clkr|counter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N10
dffeas \clkr|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[3] .is_wysiwyg = "true";
defparam \clkr|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \clkr|Equal0~3 (
// Equation(s):
// \clkr|Equal0~3_combout  = ( !\clkr|counter [3] & ( !\clkr|counter [2] & ( (!\clkr|counter [30] & (!\clkr|counter [26] & (!\clkr|counter [31] & !\clkr|counter [29]))) ) ) )

	.dataa(!\clkr|counter [30]),
	.datab(!\clkr|counter [26]),
	.datac(!\clkr|counter [31]),
	.datad(!\clkr|counter [29]),
	.datae(!\clkr|counter [3]),
	.dataf(!\clkr|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Equal0~3 .extended_lut = "off";
defparam \clkr|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \clkr|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N17
dffeas \clkr|counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[25] .is_wysiwyg = "true";
defparam \clkr|counter[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N26
dffeas \clkr|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[8] .is_wysiwyg = "true";
defparam \clkr|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \clkr|Equal0~5 (
// Equation(s):
// \clkr|Equal0~5_combout  = ( !\clkr|counter [8] & ( !\clkr|counter [28] & ( (!\clkr|counter [23] & (!\clkr|counter [25] & (!\clkr|counter [27] & !\clkr|counter [24]))) ) ) )

	.dataa(!\clkr|counter [23]),
	.datab(!\clkr|counter [25]),
	.datac(!\clkr|counter [27]),
	.datad(!\clkr|counter [24]),
	.datae(!\clkr|counter [8]),
	.dataf(!\clkr|counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Equal0~5 .extended_lut = "off";
defparam \clkr|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \clkr|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N13
dffeas \clkr|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[4] .is_wysiwyg = "true";
defparam \clkr|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N19
dffeas \clkr|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[6] .is_wysiwyg = "true";
defparam \clkr|counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N22
dffeas \clkr|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[7] .is_wysiwyg = "true";
defparam \clkr|counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N4
dffeas \clkr|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[1] .is_wysiwyg = "true";
defparam \clkr|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N1
dffeas \clkr|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[0] .is_wysiwyg = "true";
defparam \clkr|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \clkr|Equal0~4 (
// Equation(s):
// \clkr|Equal0~4_combout  = ( !\clkr|counter [1] & ( !\clkr|counter [0] & ( (!\clkr|counter [4] & (!\clkr|counter [6] & (!\clkr|counter [7] & !\clkr|counter [5]))) ) ) )

	.dataa(!\clkr|counter [4]),
	.datab(!\clkr|counter [6]),
	.datac(!\clkr|counter [7]),
	.datad(!\clkr|counter [5]),
	.datae(!\clkr|counter [1]),
	.dataf(!\clkr|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Equal0~4 .extended_lut = "off";
defparam \clkr|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \clkr|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N34
dffeas \clkr|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[11] .is_wysiwyg = "true";
defparam \clkr|counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N37
dffeas \clkr|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[12] .is_wysiwyg = "true";
defparam \clkr|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \clkr|Equal0~2 (
// Equation(s):
// \clkr|Equal0~2_combout  = ( !\clkr|counter [9] & ( !\clkr|counter [12] & ( (!\clkr|counter [13] & (!\clkr|counter [11] & (!\clkr|counter [10] & !\clkr|counter [14]))) ) ) )

	.dataa(!\clkr|counter [13]),
	.datab(!\clkr|counter [11]),
	.datac(!\clkr|counter [10]),
	.datad(!\clkr|counter [14]),
	.datae(!\clkr|counter [9]),
	.dataf(!\clkr|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Equal0~2 .extended_lut = "off";
defparam \clkr|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \clkr|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N52
dffeas \clkr|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[17] .is_wysiwyg = "true";
defparam \clkr|counter[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N46
dffeas \clkr|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clkr|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clkr|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|counter[15] .is_wysiwyg = "true";
defparam \clkr|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \clkr|Equal0~1 (
// Equation(s):
// \clkr|Equal0~1_combout  = ( !\clkr|counter [20] & ( !\clkr|counter [15] & ( (!\clkr|counter [17] & (!\clkr|counter [16] & (!\clkr|counter [18] & !\clkr|counter [19]))) ) ) )

	.dataa(!\clkr|counter [17]),
	.datab(!\clkr|counter [16]),
	.datac(!\clkr|counter [18]),
	.datad(!\clkr|counter [19]),
	.datae(!\clkr|counter [20]),
	.dataf(!\clkr|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Equal0~1 .extended_lut = "off";
defparam \clkr|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \clkr|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \clkr|Equal0~6 (
// Equation(s):
// \clkr|Equal0~6_combout  = ( \clkr|Equal0~2_combout  & ( \clkr|Equal0~1_combout  & ( (\clkr|Equal0~0_combout  & (\clkr|Equal0~3_combout  & (\clkr|Equal0~5_combout  & \clkr|Equal0~4_combout ))) ) ) )

	.dataa(!\clkr|Equal0~0_combout ),
	.datab(!\clkr|Equal0~3_combout ),
	.datac(!\clkr|Equal0~5_combout ),
	.datad(!\clkr|Equal0~4_combout ),
	.datae(!\clkr|Equal0~2_combout ),
	.dataf(!\clkr|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|Equal0~6 .extended_lut = "off";
defparam \clkr|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \clkr|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N54
cyclonev_lcell_comb \clkr|CLOCK_2SEC~0 (
// Equation(s):
// \clkr|CLOCK_2SEC~0_combout  = ( \clkr|CLOCK_2SEC~q  & ( !\clkr|Equal0~6_combout  ) ) # ( !\clkr|CLOCK_2SEC~q  & ( \clkr|Equal0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clkr|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\clkr|CLOCK_2SEC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|CLOCK_2SEC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|CLOCK_2SEC~0 .extended_lut = "off";
defparam \clkr|CLOCK_2SEC~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \clkr|CLOCK_2SEC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \clkr|CLOCK_2SEC~feeder (
// Equation(s):
// \clkr|CLOCK_2SEC~feeder_combout  = ( \clkr|CLOCK_2SEC~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clkr|CLOCK_2SEC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clkr|CLOCK_2SEC~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clkr|CLOCK_2SEC~feeder .extended_lut = "off";
defparam \clkr|CLOCK_2SEC~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clkr|CLOCK_2SEC~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N26
dffeas \clkr|CLOCK_2SEC (
	.clk(\CLOCK_50~input_o ),
	.d(\clkr|CLOCK_2SEC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clkr|CLOCK_2SEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clkr|CLOCK_2SEC .is_wysiwyg = "true";
defparam \clkr|CLOCK_2SEC .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \controller|Equal1~0 (
// Equation(s):
// \controller|Equal1~0_combout  = ( \controller|Equal0~0_combout  & ( (\controller|LessThan0~4_combout  & !\controller|LessThan0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|LessThan0~4_combout ),
	.datac(gnd),
	.datad(!\controller|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal1~0 .extended_lut = "off";
defparam \controller|Equal1~0 .lut_mask = 64'h0000000033003300;
defparam \controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N39
cyclonev_lcell_comb \controller|rdaddr[2]~1 (
// Equation(s):
// \controller|rdaddr[2]~1_combout  = ( \controller|Equal1~0_combout  & ( \controller|rdaddr [2] ) ) # ( !\controller|Equal1~0_combout  & ( !\controller|rdaddr [2] $ (((!\controller|rdaddr [1]) # ((!\controller|rdaddr [0]) # (\KEY[1]~input_o )))) ) )

	.dataa(!\controller|rdaddr [2]),
	.datab(!\controller|rdaddr [1]),
	.datac(!\KEY[1]~input_o ),
	.datad(!\controller|rdaddr [0]),
	.datae(gnd),
	.dataf(!\controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rdaddr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rdaddr[2]~1 .extended_lut = "off";
defparam \controller|rdaddr[2]~1 .lut_mask = 64'h5565556555555555;
defparam \controller|rdaddr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \controller|rdaddr[2] (
	.clk(\clkw|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|rdaddr[2]~1_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|rdaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|rdaddr[2] .is_wysiwyg = "true";
defparam \controller|rdaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \controller|rdaddr[3]~6 (
// Equation(s):
// \controller|rdaddr[3]~6_combout  = ( \controller|rdaddr [0] & ( \controller|Equal1~0_combout  & ( \controller|rdaddr [3] ) ) ) # ( !\controller|rdaddr [0] & ( \controller|Equal1~0_combout  & ( \controller|rdaddr [3] ) ) ) # ( \controller|rdaddr [0] & ( 
// !\controller|Equal1~0_combout  & ( !\controller|rdaddr [3] $ ((((!\controller|rdaddr [1]) # (!\controller|rdaddr [2])) # (\KEY[1]~input_o ))) ) ) ) # ( !\controller|rdaddr [0] & ( !\controller|Equal1~0_combout  & ( \controller|rdaddr [3] ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\controller|rdaddr [1]),
	.datac(!\controller|rdaddr [3]),
	.datad(!\controller|rdaddr [2]),
	.datae(!\controller|rdaddr [0]),
	.dataf(!\controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rdaddr[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rdaddr[3]~6 .extended_lut = "off";
defparam \controller|rdaddr[3]~6 .lut_mask = 64'h0F0F0F2D0F0F0F0F;
defparam \controller|rdaddr[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N23
dffeas \controller|rdaddr[3] (
	.clk(\clkw|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|rdaddr[3]~6_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|rdaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|rdaddr[3] .is_wysiwyg = "true";
defparam \controller|rdaddr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N21
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( \controller|Equal0~0_combout  & ( (\controller|LessThan0~3_combout  & \controller|LessThan0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|LessThan0~3_combout ),
	.datac(!\controller|LessThan0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000003030303;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \controller|wraddr[2]~1 (
// Equation(s):
// \controller|wraddr[2]~1_combout  = ( \controller|Equal0~1_combout  & ( \controller|wraddr [2] ) ) # ( !\controller|Equal0~1_combout  & ( !\controller|wraddr [2] $ (((!\controller|wraddr [0]) # ((!\controller|wraddr [1]) # (\KEY[0]~input_o )))) ) )

	.dataa(!\controller|wraddr [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\controller|wraddr [2]),
	.datad(!\controller|wraddr [1]),
	.datae(gnd),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|wraddr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|wraddr[2]~1 .extended_lut = "off";
defparam \controller|wraddr[2]~1 .lut_mask = 64'h0F4B0F4B0F0F0F0F;
defparam \controller|wraddr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N11
dffeas \controller|wraddr[2] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|wraddr[2]~1_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|wraddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|wraddr[2] .is_wysiwyg = "true";
defparam \controller|wraddr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \controller|wraddr[3]~6 (
// Equation(s):
// \controller|wraddr[3]~6_combout  = ( \controller|wraddr [3] & ( \controller|Equal0~1_combout  ) ) # ( \controller|wraddr [3] & ( !\controller|Equal0~1_combout  & ( (!\controller|wraddr [1]) # (((!\controller|wraddr [0]) # (!\controller|wraddr [2])) # 
// (\KEY[0]~input_o )) ) ) ) # ( !\controller|wraddr [3] & ( !\controller|Equal0~1_combout  & ( (\controller|wraddr [1] & (!\KEY[0]~input_o  & (\controller|wraddr [0] & \controller|wraddr [2]))) ) ) )

	.dataa(!\controller|wraddr [1]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\controller|wraddr [0]),
	.datad(!\controller|wraddr [2]),
	.datae(!\controller|wraddr [3]),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|wraddr[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|wraddr[3]~6 .extended_lut = "off";
defparam \controller|wraddr[3]~6 .lut_mask = 64'h0004FFFB0000FFFF;
defparam \controller|wraddr[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N17
dffeas \controller|wraddr[3] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|wraddr[3]~6_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|wraddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|wraddr[3] .is_wysiwyg = "true";
defparam \controller|wraddr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \controller|wraddr[1]~3 (
// Equation(s):
// \controller|wraddr[1]~3_combout  = ( \controller|Equal0~0_combout  & ( (\controller|wraddr [0] & (!\KEY[0]~input_o  & ((!\controller|LessThan0~3_combout ) # (!\controller|LessThan0~4_combout )))) ) ) # ( !\controller|Equal0~0_combout  & ( 
// (\controller|wraddr [0] & !\KEY[0]~input_o ) ) )

	.dataa(!\controller|wraddr [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\controller|LessThan0~3_combout ),
	.datad(!\controller|LessThan0~4_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|wraddr[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|wraddr[1]~3 .extended_lut = "off";
defparam \controller|wraddr[1]~3 .lut_mask = 64'h4444444444404440;
defparam \controller|wraddr[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \controller|wraddr[4]~5 (
// Equation(s):
// \controller|wraddr[4]~5_combout  = ( \controller|wraddr[1]~3_combout  & ( !\controller|wraddr [4] $ (((!\controller|wraddr [1]) # ((!\controller|wraddr [2]) # (!\controller|wraddr [3])))) ) ) # ( !\controller|wraddr[1]~3_combout  & ( \controller|wraddr 
// [4] ) )

	.dataa(!\controller|wraddr [1]),
	.datab(!\controller|wraddr [2]),
	.datac(!\controller|wraddr [4]),
	.datad(!\controller|wraddr [3]),
	.datae(gnd),
	.dataf(!\controller|wraddr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|wraddr[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|wraddr[4]~5 .extended_lut = "off";
defparam \controller|wraddr[4]~5 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \controller|wraddr[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N8
dffeas \controller|wraddr[4] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|wraddr[4]~5_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|wraddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|wraddr[4] .is_wysiwyg = "true";
defparam \controller|wraddr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \controller|rdaddr[1]~3 (
// Equation(s):
// \controller|rdaddr[1]~3_combout  = ( \controller|Equal0~0_combout  & ( (!\KEY[1]~input_o  & (\controller|rdaddr [0] & ((!\controller|LessThan0~4_combout ) # (\controller|LessThan0~3_combout )))) ) ) # ( !\controller|Equal0~0_combout  & ( (!\KEY[1]~input_o 
//  & \controller|rdaddr [0]) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\controller|LessThan0~4_combout ),
	.datac(!\controller|rdaddr [0]),
	.datad(!\controller|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rdaddr[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rdaddr[1]~3 .extended_lut = "off";
defparam \controller|rdaddr[1]~3 .lut_mask = 64'h0A0A0A0A080A080A;
defparam \controller|rdaddr[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \controller|rdaddr[4]~5 (
// Equation(s):
// \controller|rdaddr[4]~5_combout  = ( \controller|rdaddr[1]~3_combout  & ( !\controller|rdaddr [4] $ (((!\controller|rdaddr [2]) # ((!\controller|rdaddr [1]) # (!\controller|rdaddr [3])))) ) ) # ( !\controller|rdaddr[1]~3_combout  & ( \controller|rdaddr 
// [4] ) )

	.dataa(!\controller|rdaddr [2]),
	.datab(!\controller|rdaddr [1]),
	.datac(!\controller|rdaddr [4]),
	.datad(!\controller|rdaddr [3]),
	.datae(gnd),
	.dataf(!\controller|rdaddr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rdaddr[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rdaddr[4]~5 .extended_lut = "off";
defparam \controller|rdaddr[4]~5 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \controller|rdaddr[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \controller|rdaddr[4] (
	.clk(\clkw|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|rdaddr[4]~5_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|rdaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|rdaddr[4] .is_wysiwyg = "true";
defparam \controller|rdaddr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( \controller|rdaddr [0] & ( \controller|wraddr [0] & ( (!\controller|rdaddr [3] & (!\controller|wraddr [3] & (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) # (\controller|rdaddr [3] & (\controller|wraddr [3] & 
// (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) ) ) ) # ( !\controller|rdaddr [0] & ( !\controller|wraddr [0] & ( (!\controller|rdaddr [3] & (!\controller|wraddr [3] & (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) # (\controller|rdaddr [3] 
// & (\controller|wraddr [3] & (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) ) ) )

	.dataa(!\controller|rdaddr [3]),
	.datab(!\controller|wraddr [4]),
	.datac(!\controller|rdaddr [4]),
	.datad(!\controller|wraddr [3]),
	.datae(!\controller|rdaddr [0]),
	.dataf(!\controller|wraddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h8241000000008241;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \controller|wraddr[0]~0 (
// Equation(s):
// \controller|wraddr[0]~0_combout  = ( \controller|Equal0~0_combout  & ( !\controller|wraddr [0] $ ((((\controller|LessThan0~3_combout  & \controller|LessThan0~4_combout )) # (\KEY[0]~input_o ))) ) ) # ( !\controller|Equal0~0_combout  & ( 
// !\controller|wraddr [0] $ (\KEY[0]~input_o ) ) )

	.dataa(!\controller|wraddr [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\controller|LessThan0~3_combout ),
	.datad(!\controller|LessThan0~4_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|wraddr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|wraddr[0]~0 .extended_lut = "off";
defparam \controller|wraddr[0]~0 .lut_mask = 64'h9999999999959995;
defparam \controller|wraddr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N53
dffeas \controller|wraddr[0] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\controller|wraddr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|wraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|wraddr[0] .is_wysiwyg = "true";
defparam \controller|wraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \controller|wraddr[1]~2 (
// Equation(s):
// \controller|wraddr[1]~2_combout  = ( \controller|LessThan0~4_combout  & ( \controller|Equal0~0_combout  & ( !\controller|wraddr [1] $ ((((!\controller|wraddr [0]) # (\controller|LessThan0~3_combout )) # (\KEY[0]~input_o ))) ) ) ) # ( 
// !\controller|LessThan0~4_combout  & ( \controller|Equal0~0_combout  & ( !\controller|wraddr [1] $ (((!\controller|wraddr [0]) # (\KEY[0]~input_o ))) ) ) ) # ( \controller|LessThan0~4_combout  & ( !\controller|Equal0~0_combout  & ( !\controller|wraddr [1] 
// $ (((!\controller|wraddr [0]) # (\KEY[0]~input_o ))) ) ) ) # ( !\controller|LessThan0~4_combout  & ( !\controller|Equal0~0_combout  & ( !\controller|wraddr [1] $ (((!\controller|wraddr [0]) # (\KEY[0]~input_o ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\controller|wraddr [1]),
	.datac(!\controller|wraddr [0]),
	.datad(!\controller|LessThan0~3_combout ),
	.datae(!\controller|LessThan0~4_combout ),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|wraddr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|wraddr[1]~2 .extended_lut = "off";
defparam \controller|wraddr[1]~2 .lut_mask = 64'h3939393939393933;
defparam \controller|wraddr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N50
dffeas \controller|wraddr[1] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|wraddr[1]~2_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|wraddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|wraddr[1] .is_wysiwyg = "true";
defparam \controller|wraddr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N57
cyclonev_lcell_comb \controller|LessThan0~4 (
// Equation(s):
// \controller|LessThan0~4_combout  = (!\controller|wraddr [1] & (!\controller|rdaddr [1] & (!\controller|wraddr [2] $ (\controller|rdaddr [2])))) # (\controller|wraddr [1] & (\controller|rdaddr [1] & (!\controller|wraddr [2] $ (\controller|rdaddr [2]))))

	.dataa(!\controller|wraddr [1]),
	.datab(!\controller|wraddr [2]),
	.datac(!\controller|rdaddr [1]),
	.datad(!\controller|rdaddr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan0~4 .extended_lut = "off";
defparam \controller|LessThan0~4 .lut_mask = 64'h8421842184218421;
defparam \controller|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N33
cyclonev_lcell_comb \controller|rdaddr[1]~2 (
// Equation(s):
// \controller|rdaddr[1]~2_combout  = ( \controller|rdaddr [0] & ( \controller|Equal0~0_combout  & ( !\controller|rdaddr [1] $ ((((!\controller|LessThan0~3_combout  & \controller|LessThan0~4_combout )) # (\KEY[1]~input_o ))) ) ) ) # ( !\controller|rdaddr [0] 
// & ( \controller|Equal0~0_combout  & ( \controller|rdaddr [1] ) ) ) # ( \controller|rdaddr [0] & ( !\controller|Equal0~0_combout  & ( !\controller|rdaddr [1] $ (\KEY[1]~input_o ) ) ) ) # ( !\controller|rdaddr [0] & ( !\controller|Equal0~0_combout  & ( 
// \controller|rdaddr [1] ) ) )

	.dataa(!\controller|LessThan0~3_combout ),
	.datab(!\controller|rdaddr [1]),
	.datac(!\controller|LessThan0~4_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\controller|rdaddr [0]),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rdaddr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rdaddr[1]~2 .extended_lut = "off";
defparam \controller|rdaddr[1]~2 .lut_mask = 64'h3333CC333333C633;
defparam \controller|rdaddr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N56
dffeas \controller|rdaddr[1] (
	.clk(\clkw|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|rdaddr[1]~2_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|rdaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|rdaddr[1] .is_wysiwyg = "true";
defparam \controller|rdaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \controller|rdaddr[5]~4 (
// Equation(s):
// \controller|rdaddr[5]~4_combout  = ( \controller|rdaddr [3] & ( \controller|rdaddr[1]~3_combout  & ( !\controller|rdaddr [5] $ (((!\controller|rdaddr [1]) # ((!\controller|rdaddr [2]) # (!\controller|rdaddr [4])))) ) ) ) # ( !\controller|rdaddr [3] & ( 
// \controller|rdaddr[1]~3_combout  & ( \controller|rdaddr [5] ) ) ) # ( \controller|rdaddr [3] & ( !\controller|rdaddr[1]~3_combout  & ( \controller|rdaddr [5] ) ) ) # ( !\controller|rdaddr [3] & ( !\controller|rdaddr[1]~3_combout  & ( \controller|rdaddr 
// [5] ) ) )

	.dataa(!\controller|rdaddr [5]),
	.datab(!\controller|rdaddr [1]),
	.datac(!\controller|rdaddr [2]),
	.datad(!\controller|rdaddr [4]),
	.datae(!\controller|rdaddr [3]),
	.dataf(!\controller|rdaddr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rdaddr[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rdaddr[5]~4 .extended_lut = "off";
defparam \controller|rdaddr[5]~4 .lut_mask = 64'h5555555555555556;
defparam \controller|rdaddr[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N5
dffeas \controller|rdaddr[5] (
	.clk(\clkw|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|rdaddr[5]~4_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|rdaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|rdaddr[5] .is_wysiwyg = "true";
defparam \controller|rdaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N54
cyclonev_lcell_comb \controller|wraddr[5]~4 (
// Equation(s):
// \controller|wraddr[5]~4_combout  = ( \controller|wraddr [1] & ( \controller|wraddr[1]~3_combout  & ( !\controller|wraddr [5] $ (((!\controller|wraddr [3]) # ((!\controller|wraddr [4]) # (!\controller|wraddr [2])))) ) ) ) # ( !\controller|wraddr [1] & ( 
// \controller|wraddr[1]~3_combout  & ( \controller|wraddr [5] ) ) ) # ( \controller|wraddr [1] & ( !\controller|wraddr[1]~3_combout  & ( \controller|wraddr [5] ) ) ) # ( !\controller|wraddr [1] & ( !\controller|wraddr[1]~3_combout  & ( \controller|wraddr 
// [5] ) ) )

	.dataa(!\controller|wraddr [3]),
	.datab(!\controller|wraddr [4]),
	.datac(!\controller|wraddr [2]),
	.datad(!\controller|wraddr [5]),
	.datae(!\controller|wraddr [1]),
	.dataf(!\controller|wraddr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|wraddr[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|wraddr[5]~4 .extended_lut = "off";
defparam \controller|wraddr[5]~4 .lut_mask = 64'h00FF00FF00FF01FE;
defparam \controller|wraddr[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N8
dffeas \controller|wraddr[5] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|wraddr[5]~4_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|wraddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|wraddr[5] .is_wysiwyg = "true";
defparam \controller|wraddr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \controller|LessThan0~3 (
// Equation(s):
// \controller|LessThan0~3_combout  = !\controller|rdaddr [5] $ (!\controller|wraddr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|rdaddr [5]),
	.datad(!\controller|wraddr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan0~3 .extended_lut = "off";
defparam \controller|LessThan0~3 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \controller|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N21
cyclonev_lcell_comb \controller|rdaddr[0]~0 (
// Equation(s):
// \controller|rdaddr[0]~0_combout  = ( \controller|Equal0~0_combout  & ( !\controller|rdaddr [0] $ ((((!\controller|LessThan0~3_combout  & \controller|LessThan0~4_combout )) # (\KEY[1]~input_o ))) ) ) # ( !\controller|Equal0~0_combout  & ( 
// !\controller|rdaddr [0] $ (\KEY[1]~input_o ) ) )

	.dataa(!\controller|LessThan0~3_combout ),
	.datab(!\controller|LessThan0~4_combout ),
	.datac(!\controller|rdaddr [0]),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rdaddr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rdaddr[0]~0 .extended_lut = "off";
defparam \controller|rdaddr[0]~0 .lut_mask = 64'hF00FF00FD20FD20F;
defparam \controller|rdaddr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N29
dffeas \controller|rdaddr[0] (
	.clk(\clkw|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\controller|rdaddr[0]~0_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|rdaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|rdaddr[0] .is_wysiwyg = "true";
defparam \controller|rdaddr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \controller|Add0~1 (
// Equation(s):
// \controller|Add0~1_sumout  = SUM(( !\controller|rdaddr [0] $ (!\controller|wraddr [0]) ) + ( !VCC ) + ( !VCC ))
// \controller|Add0~2  = CARRY(( !\controller|rdaddr [0] $ (!\controller|wraddr [0]) ) + ( !VCC ) + ( !VCC ))
// \controller|Add0~3  = SHARE((!\controller|rdaddr [0]) # (\controller|wraddr [0]))

	.dataa(!\controller|rdaddr [0]),
	.datab(gnd),
	.datac(!\controller|wraddr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~1_sumout ),
	.cout(\controller|Add0~2 ),
	.shareout(\controller|Add0~3 ));
// synopsys translate_off
defparam \controller|Add0~1 .extended_lut = "off";
defparam \controller|Add0~1 .lut_mask = 64'h0000AFAF00005A5A;
defparam \controller|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N27
cyclonev_lcell_comb \controller|LessThan0~1 (
// Equation(s):
// \controller|LessThan0~1_combout  = ( \controller|rdaddr [5] & ( \controller|wraddr [5] & ( (!\controller|rdaddr [3] & (!\controller|wraddr [3] & (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) # (\controller|rdaddr [3] & (\controller|wraddr [3] & 
// (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) ) ) ) # ( !\controller|rdaddr [5] & ( !\controller|wraddr [5] & ( (!\controller|rdaddr [3] & (!\controller|wraddr [3] & (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) # (\controller|rdaddr [3] 
// & (\controller|wraddr [3] & (!\controller|wraddr [4] $ (\controller|rdaddr [4])))) ) ) )

	.dataa(!\controller|rdaddr [3]),
	.datab(!\controller|wraddr [4]),
	.datac(!\controller|wraddr [3]),
	.datad(!\controller|rdaddr [4]),
	.datae(!\controller|rdaddr [5]),
	.dataf(!\controller|wraddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan0~1 .extended_lut = "off";
defparam \controller|LessThan0~1 .lut_mask = 64'h8421000000008421;
defparam \controller|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( !\controller|rdaddr [0] ) + ( \controller|wraddr [0] ) + ( !VCC ))
// \controller|Add1~2  = CARRY(( !\controller|rdaddr [0] ) + ( \controller|wraddr [0] ) + ( !VCC ))

	.dataa(!\controller|wraddr [0]),
	.datab(gnd),
	.datac(!\controller|rdaddr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N51
cyclonev_lcell_comb \controller|LessThan0~0 (
// Equation(s):
// \controller|LessThan0~0_combout  = ( \controller|wraddr [2] & ( \controller|rdaddr [2] & ( (!\controller|rdaddr [1] & (!\controller|wraddr [1] & (!\controller|wraddr [0] & \controller|rdaddr [0]))) # (\controller|rdaddr [1] & ((!\controller|wraddr [1]) # 
// ((!\controller|wraddr [0] & \controller|rdaddr [0])))) ) ) ) # ( !\controller|wraddr [2] & ( \controller|rdaddr [2] ) ) # ( !\controller|wraddr [2] & ( !\controller|rdaddr [2] & ( (!\controller|rdaddr [1] & (!\controller|wraddr [1] & (!\controller|wraddr 
// [0] & \controller|rdaddr [0]))) # (\controller|rdaddr [1] & ((!\controller|wraddr [1]) # ((!\controller|wraddr [0] & \controller|rdaddr [0])))) ) ) )

	.dataa(!\controller|rdaddr [1]),
	.datab(!\controller|wraddr [1]),
	.datac(!\controller|wraddr [0]),
	.datad(!\controller|rdaddr [0]),
	.datae(!\controller|wraddr [2]),
	.dataf(!\controller|rdaddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan0~0 .extended_lut = "off";
defparam \controller|LessThan0~0 .lut_mask = 64'h44D40000FFFF44D4;
defparam \controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N9
cyclonev_lcell_comb \controller|LessThan0~2 (
// Equation(s):
// \controller|LessThan0~2_combout  = ( \controller|rdaddr [5] & ( \controller|wraddr [5] & ( (!\controller|rdaddr [4] & (!\controller|wraddr [3] & (\controller|rdaddr [3] & !\controller|wraddr [4]))) # (\controller|rdaddr [4] & ((!\controller|wraddr [4]) # 
// ((!\controller|wraddr [3] & \controller|rdaddr [3])))) ) ) ) # ( \controller|rdaddr [5] & ( !\controller|wraddr [5] ) ) # ( !\controller|rdaddr [5] & ( !\controller|wraddr [5] & ( (!\controller|rdaddr [4] & (!\controller|wraddr [3] & (\controller|rdaddr 
// [3] & !\controller|wraddr [4]))) # (\controller|rdaddr [4] & ((!\controller|wraddr [4]) # ((!\controller|wraddr [3] & \controller|rdaddr [3])))) ) ) )

	.dataa(!\controller|wraddr [3]),
	.datab(!\controller|rdaddr [4]),
	.datac(!\controller|rdaddr [3]),
	.datad(!\controller|wraddr [4]),
	.datae(!\controller|rdaddr [5]),
	.dataf(!\controller|wraddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan0~2 .extended_lut = "off";
defparam \controller|LessThan0~2 .lut_mask = 64'h3B02FFFF00003B02;
defparam \controller|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \controller|fifolen[0]~0 (
// Equation(s):
// \controller|fifolen[0]~0_combout  = ( \controller|LessThan0~2_combout  & ( \controller|Add1~1_sumout  ) ) # ( !\controller|LessThan0~2_combout  & ( (!\controller|LessThan0~1_combout  & (\controller|Add0~1_sumout )) # (\controller|LessThan0~1_combout  & 
// ((!\controller|LessThan0~0_combout  & (\controller|Add0~1_sumout )) # (\controller|LessThan0~0_combout  & ((\controller|Add1~1_sumout ))))) ) )

	.dataa(!\controller|Add0~1_sumout ),
	.datab(!\controller|LessThan0~1_combout ),
	.datac(!\controller|Add1~1_sumout ),
	.datad(!\controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|fifolen[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|fifolen[0]~0 .extended_lut = "off";
defparam \controller|fifolen[0]~0 .lut_mask = 64'h554755470F0F0F0F;
defparam \controller|fifolen[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N3
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|wraddr [1] ) + ( !\controller|rdaddr [1] ) + ( \controller|Add1~2  ))
// \controller|Add1~6  = CARRY(( \controller|wraddr [1] ) + ( !\controller|rdaddr [1] ) + ( \controller|Add1~2  ))

	.dataa(gnd),
	.datab(!\controller|wraddr [1]),
	.datac(!\controller|rdaddr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h00000F0F00003333;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N33
cyclonev_lcell_comb \controller|Add0~5 (
// Equation(s):
// \controller|Add0~5_sumout  = SUM(( !\controller|wraddr [1] $ (\controller|rdaddr [1]) ) + ( \controller|Add0~3  ) + ( \controller|Add0~2  ))
// \controller|Add0~6  = CARRY(( !\controller|wraddr [1] $ (\controller|rdaddr [1]) ) + ( \controller|Add0~3  ) + ( \controller|Add0~2  ))
// \controller|Add0~7  = SHARE((\controller|wraddr [1] & !\controller|rdaddr [1]))

	.dataa(gnd),
	.datab(!\controller|wraddr [1]),
	.datac(gnd),
	.datad(!\controller|rdaddr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~2 ),
	.sharein(\controller|Add0~3 ),
	.combout(),
	.sumout(\controller|Add0~5_sumout ),
	.cout(\controller|Add0~6 ),
	.shareout(\controller|Add0~7 ));
// synopsys translate_off
defparam \controller|Add0~5 .extended_lut = "off";
defparam \controller|Add0~5 .lut_mask = 64'h000033000000CC33;
defparam \controller|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \controller|fifolen[1]~1 (
// Equation(s):
// \controller|fifolen[1]~1_combout  = ( \controller|LessThan0~0_combout  & ( (!\controller|LessThan0~1_combout  & ((!\controller|LessThan0~2_combout  & ((\controller|Add0~5_sumout ))) # (\controller|LessThan0~2_combout  & (\controller|Add1~5_sumout )))) # 
// (\controller|LessThan0~1_combout  & (((\controller|Add1~5_sumout )))) ) ) # ( !\controller|LessThan0~0_combout  & ( (!\controller|LessThan0~2_combout  & ((\controller|Add0~5_sumout ))) # (\controller|LessThan0~2_combout  & (\controller|Add1~5_sumout )) ) 
// )

	.dataa(!\controller|LessThan0~1_combout ),
	.datab(!\controller|LessThan0~2_combout ),
	.datac(!\controller|Add1~5_sumout ),
	.datad(!\controller|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|fifolen[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|fifolen[1]~1 .extended_lut = "off";
defparam \controller|fifolen[1]~1 .lut_mask = 64'h03CF03CF078F078F;
defparam \controller|fifolen[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \controller|Add0~9 (
// Equation(s):
// \controller|Add0~9_sumout  = SUM(( !\controller|wraddr [2] $ (\controller|rdaddr [2]) ) + ( \controller|Add0~7  ) + ( \controller|Add0~6  ))
// \controller|Add0~10  = CARRY(( !\controller|wraddr [2] $ (\controller|rdaddr [2]) ) + ( \controller|Add0~7  ) + ( \controller|Add0~6  ))
// \controller|Add0~11  = SHARE((\controller|wraddr [2] & !\controller|rdaddr [2]))

	.dataa(gnd),
	.datab(!\controller|wraddr [2]),
	.datac(!\controller|rdaddr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~6 ),
	.sharein(\controller|Add0~7 ),
	.combout(),
	.sumout(\controller|Add0~9_sumout ),
	.cout(\controller|Add0~10 ),
	.shareout(\controller|Add0~11 ));
// synopsys translate_off
defparam \controller|Add0~9 .extended_lut = "off";
defparam \controller|Add0~9 .lut_mask = 64'h000030300000C3C3;
defparam \controller|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|wraddr [2] ) + ( !\controller|rdaddr [2] ) + ( \controller|Add1~6  ))
// \controller|Add1~10  = CARRY(( \controller|wraddr [2] ) + ( !\controller|rdaddr [2] ) + ( \controller|Add1~6  ))

	.dataa(!\controller|rdaddr [2]),
	.datab(gnd),
	.datac(!\controller|wraddr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000555500000F0F;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N27
cyclonev_lcell_comb \controller|fifolen[2]~2 (
// Equation(s):
// \controller|fifolen[2]~2_combout  = ( \controller|LessThan0~1_combout  & ( (!\controller|LessThan0~0_combout  & ((!\controller|LessThan0~2_combout  & (\controller|Add0~9_sumout )) # (\controller|LessThan0~2_combout  & ((\controller|Add1~9_sumout ))))) # 
// (\controller|LessThan0~0_combout  & (((\controller|Add1~9_sumout )))) ) ) # ( !\controller|LessThan0~1_combout  & ( (!\controller|LessThan0~2_combout  & (\controller|Add0~9_sumout )) # (\controller|LessThan0~2_combout  & ((\controller|Add1~9_sumout ))) ) 
// )

	.dataa(!\controller|LessThan0~0_combout ),
	.datab(!\controller|LessThan0~2_combout ),
	.datac(!\controller|Add0~9_sumout ),
	.datad(!\controller|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|fifolen[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|fifolen[2]~2 .extended_lut = "off";
defparam \controller|fifolen[2]~2 .lut_mask = 64'h0C3F0C3F087F087F;
defparam \controller|fifolen[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N39
cyclonev_lcell_comb \controller|Add0~13 (
// Equation(s):
// \controller|Add0~13_sumout  = SUM(( !\controller|rdaddr [3] $ (\controller|wraddr [3]) ) + ( \controller|Add0~11  ) + ( \controller|Add0~10  ))
// \controller|Add0~14  = CARRY(( !\controller|rdaddr [3] $ (\controller|wraddr [3]) ) + ( \controller|Add0~11  ) + ( \controller|Add0~10  ))
// \controller|Add0~15  = SHARE((!\controller|rdaddr [3] & \controller|wraddr [3]))

	.dataa(!\controller|rdaddr [3]),
	.datab(gnd),
	.datac(!\controller|wraddr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~10 ),
	.sharein(\controller|Add0~11 ),
	.combout(),
	.sumout(\controller|Add0~13_sumout ),
	.cout(\controller|Add0~14 ),
	.shareout(\controller|Add0~15 ));
// synopsys translate_off
defparam \controller|Add0~13 .extended_lut = "off";
defparam \controller|Add0~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \controller|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|wraddr [3] ) + ( !\controller|rdaddr [3] ) + ( \controller|Add1~10  ))
// \controller|Add1~14  = CARRY(( \controller|wraddr [3] ) + ( !\controller|rdaddr [3] ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(!\controller|rdaddr [3]),
	.datac(!\controller|wraddr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h0000333300000F0F;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N27
cyclonev_lcell_comb \controller|fifolen[3]~3 (
// Equation(s):
// \controller|fifolen[3]~3_combout  = ( \controller|LessThan0~2_combout  & ( \controller|Add1~13_sumout  ) ) # ( !\controller|LessThan0~2_combout  & ( (!\controller|LessThan0~1_combout  & (\controller|Add0~13_sumout )) # (\controller|LessThan0~1_combout  & 
// ((!\controller|LessThan0~0_combout  & (\controller|Add0~13_sumout )) # (\controller|LessThan0~0_combout  & ((\controller|Add1~13_sumout ))))) ) )

	.dataa(!\controller|LessThan0~1_combout ),
	.datab(!\controller|Add0~13_sumout ),
	.datac(!\controller|Add1~13_sumout ),
	.datad(!\controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|fifolen[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|fifolen[3]~3 .extended_lut = "off";
defparam \controller|fifolen[3]~3 .lut_mask = 64'h332733270F0F0F0F;
defparam \controller|fifolen[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \controller|Add0~17 (
// Equation(s):
// \controller|Add0~17_sumout  = SUM(( !\controller|rdaddr [4] $ (\controller|wraddr [4]) ) + ( \controller|Add0~15  ) + ( \controller|Add0~14  ))
// \controller|Add0~18  = CARRY(( !\controller|rdaddr [4] $ (\controller|wraddr [4]) ) + ( \controller|Add0~15  ) + ( \controller|Add0~14  ))
// \controller|Add0~19  = SHARE((!\controller|rdaddr [4] & \controller|wraddr [4]))

	.dataa(!\controller|rdaddr [4]),
	.datab(gnd),
	.datac(!\controller|wraddr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~14 ),
	.sharein(\controller|Add0~15 ),
	.combout(),
	.sumout(\controller|Add0~17_sumout ),
	.cout(\controller|Add0~18 ),
	.shareout(\controller|Add0~19 ));
// synopsys translate_off
defparam \controller|Add0~17 .extended_lut = "off";
defparam \controller|Add0~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \controller|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|wraddr [4] ) + ( !\controller|rdaddr [4] ) + ( \controller|Add1~14  ))
// \controller|Add1~18  = CARRY(( \controller|wraddr [4] ) + ( !\controller|rdaddr [4] ) + ( \controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|wraddr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|rdaddr [4]),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(\controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h000000FF00000F0F;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \controller|fifolen[4]~4 (
// Equation(s):
// \controller|fifolen[4]~4_combout  = ( \controller|LessThan0~2_combout  & ( \controller|Add1~17_sumout  ) ) # ( !\controller|LessThan0~2_combout  & ( (!\controller|LessThan0~1_combout  & (\controller|Add0~17_sumout )) # (\controller|LessThan0~1_combout  & 
// ((!\controller|LessThan0~0_combout  & (\controller|Add0~17_sumout )) # (\controller|LessThan0~0_combout  & ((\controller|Add1~17_sumout ))))) ) )

	.dataa(!\controller|Add0~17_sumout ),
	.datab(!\controller|Add1~17_sumout ),
	.datac(!\controller|LessThan0~1_combout ),
	.datad(!\controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|fifolen[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|fifolen[4]~4 .extended_lut = "off";
defparam \controller|fifolen[4]~4 .lut_mask = 64'h5553555333333333;
defparam \controller|fifolen[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N15
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|wraddr [5] ) + ( !\controller|rdaddr [5] ) + ( \controller|Add1~18  ))

	.dataa(!\controller|wraddr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|rdaddr [5]),
	.datag(gnd),
	.cin(\controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h000000FF00005555;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N45
cyclonev_lcell_comb \controller|Add0~21 (
// Equation(s):
// \controller|Add0~21_sumout  = SUM(( !\controller|wraddr [5] $ (\controller|rdaddr [5]) ) + ( \controller|Add0~19  ) + ( \controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|wraddr [5]),
	.datad(!\controller|rdaddr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~18 ),
	.sharein(\controller|Add0~19 ),
	.combout(),
	.sumout(\controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~21 .extended_lut = "off";
defparam \controller|Add0~21 .lut_mask = 64'h000000000000F00F;
defparam \controller|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N15
cyclonev_lcell_comb \controller|fifolen[5]~5 (
// Equation(s):
// \controller|fifolen[5]~5_combout  = ( \controller|LessThan0~2_combout  & ( !\controller|Add1~21_sumout  ) ) # ( !\controller|LessThan0~2_combout  & ( (!\controller|LessThan0~1_combout  & (((\controller|Add0~21_sumout )))) # 
// (\controller|LessThan0~1_combout  & ((!\controller|LessThan0~0_combout  & ((\controller|Add0~21_sumout ))) # (\controller|LessThan0~0_combout  & (!\controller|Add1~21_sumout )))) ) )

	.dataa(!\controller|LessThan0~1_combout ),
	.datab(!\controller|Add1~21_sumout ),
	.datac(!\controller|Add0~21_sumout ),
	.datad(!\controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|fifolen[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|fifolen[5]~5 .extended_lut = "off";
defparam \controller|fifolen[5]~5 .lut_mask = 64'h0F4E0F4ECCCCCCCC;
defparam \controller|fifolen[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \controller|write (
// Equation(s):
// \controller|write~combout  = ( \controller|Equal0~0_combout  & ( (!\KEY[0]~input_o  & ((!\controller|LessThan0~3_combout ) # (!\controller|LessThan0~4_combout ))) ) ) # ( !\controller|Equal0~0_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\controller|LessThan0~3_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\controller|LessThan0~4_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|write .extended_lut = "off";
defparam \controller|write .lut_mask = 64'hF0F0F0F0F0C0F0C0;
defparam \controller|write .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \controller|read (
// Equation(s):
// \controller|read~combout  = ( \controller|Equal0~0_combout  & ( (!\KEY[1]~input_o  & ((!\controller|LessThan0~4_combout ) # (\controller|LessThan0~3_combout ))) ) ) # ( !\controller|Equal0~0_combout  & ( !\KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\controller|LessThan0~3_combout ),
	.datac(gnd),
	.datad(!\controller|LessThan0~4_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|read~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|read .extended_lut = "off";
defparam \controller|read .lut_mask = 64'hAAAAAAAAAA22AA22;
defparam \controller|read .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \ran|lfsr_out~0 (
// Equation(s):
// \ran|lfsr_out~0_combout  = ( \ran|lfsr_out [0] & ( \ran|lfsr_out [1] ) ) # ( !\ran|lfsr_out [0] & ( !\ran|lfsr_out [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|lfsr_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out~0 .extended_lut = "off";
defparam \ran|lfsr_out~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \ran|lfsr_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N10
dffeas \ran|lfsr_out[23]~DUPLICATE (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[23]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|lfsr_out[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N15
cyclonev_lcell_comb \ran|lfsr_out[22]~2 (
// Equation(s):
// \ran|lfsr_out[22]~2_combout  = ( !\ran|lfsr_out[23]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[22]~2 .extended_lut = "off";
defparam \ran|lfsr_out[22]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N53
dffeas \ran|lfsr_out[22] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[22]~2_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[22] .is_wysiwyg = "true";
defparam \ran|lfsr_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N2
dffeas \ran|lfsr_out[21] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [22]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[21] .is_wysiwyg = "true";
defparam \ran|lfsr_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N3
cyclonev_lcell_comb \ran|lfsr_out[20]~1 (
// Equation(s):
// \ran|lfsr_out[20]~1_combout  = ( !\ran|lfsr_out [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ran|lfsr_out [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[20]~1 .extended_lut = "off";
defparam \ran|lfsr_out[20]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ran|lfsr_out[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N17
dffeas \ran|lfsr_out[20] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[20]~1_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[20] .is_wysiwyg = "true";
defparam \ran|lfsr_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N24
cyclonev_lcell_comb \ran|lfsr_out[19]~5 (
// Equation(s):
// \ran|lfsr_out[19]~5_combout  = ( !\ran|lfsr_out [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[19]~5 .extended_lut = "off";
defparam \ran|lfsr_out[19]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N5
dffeas \ran|lfsr_out[19] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[19]~5_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[19] .is_wysiwyg = "true";
defparam \ran|lfsr_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \ran|lfsr_out[18]~4 (
// Equation(s):
// \ran|lfsr_out[18]~4_combout  = ( !\ran|lfsr_out [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[18]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[18]~4 .extended_lut = "off";
defparam \ran|lfsr_out[18]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[18]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N13
dffeas \ran|lfsr_out[18] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[18]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[18] .is_wysiwyg = "true";
defparam \ran|lfsr_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N51
cyclonev_lcell_comb \ran|lfsr_out[17]~3 (
// Equation(s):
// \ran|lfsr_out[17]~3_combout  = ( !\ran|lfsr_out [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[17]~3 .extended_lut = "off";
defparam \ran|lfsr_out[17]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N32
dffeas \ran|lfsr_out[17] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[17]~3_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[17] .is_wysiwyg = "true";
defparam \ran|lfsr_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N2
dffeas \ran|lfsr_out[16] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [17]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[16] .is_wysiwyg = "true";
defparam \ran|lfsr_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N51
cyclonev_lcell_comb \ran|lfsr_out[15]~6 (
// Equation(s):
// \ran|lfsr_out[15]~6_combout  = ( !\ran|lfsr_out [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[15]~6 .extended_lut = "off";
defparam \ran|lfsr_out[15]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N52
dffeas \ran|lfsr_out[15] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[15]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[15] .is_wysiwyg = "true";
defparam \ran|lfsr_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N46
dffeas \ran|lfsr_out[14] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [15]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[14] .is_wysiwyg = "true";
defparam \ran|lfsr_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N58
dffeas \ran|lfsr_out[13] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [14]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[13] .is_wysiwyg = "true";
defparam \ran|lfsr_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N8
dffeas \ran|lfsr_out[12] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [13]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[12] .is_wysiwyg = "true";
defparam \ran|lfsr_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \ran|lfsr_out[11]~9 (
// Equation(s):
// \ran|lfsr_out[11]~9_combout  = ( !\ran|lfsr_out [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[11]~9 .extended_lut = "off";
defparam \ran|lfsr_out[11]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N49
dffeas \ran|lfsr_out[11] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[11]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[11] .is_wysiwyg = "true";
defparam \ran|lfsr_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N27
cyclonev_lcell_comb \ran|lfsr_out[10]~8 (
// Equation(s):
// \ran|lfsr_out[10]~8_combout  = ( !\ran|lfsr_out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[10]~8 .extended_lut = "off";
defparam \ran|lfsr_out[10]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N50
dffeas \ran|lfsr_out[10]~DUPLICATE (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[10]~8_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[10]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|lfsr_out[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N44
dffeas \ran|lfsr_out[9] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[10]~DUPLICATE_q ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[9] .is_wysiwyg = "true";
defparam \ran|lfsr_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N30
cyclonev_lcell_comb \ran|lfsr_out[8]~7 (
// Equation(s):
// \ran|lfsr_out[8]~7_combout  = ( !\ran|lfsr_out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[8]~7 .extended_lut = "off";
defparam \ran|lfsr_out[8]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N26
dffeas \ran|lfsr_out[8] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[8]~7_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[8] .is_wysiwyg = "true";
defparam \ran|lfsr_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N56
dffeas \ran|lfsr_out[7] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [8]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[7] .is_wysiwyg = "true";
defparam \ran|lfsr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \ran|lfsr_out[6]~11 (
// Equation(s):
// \ran|lfsr_out[6]~11_combout  = !\ran|lfsr_out [7]

	.dataa(gnd),
	.datab(!\ran|lfsr_out [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[6]~11 .extended_lut = "off";
defparam \ran|lfsr_out[6]~11 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \ran|lfsr_out[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N52
dffeas \ran|lfsr_out[6] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[6]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[6] .is_wysiwyg = "true";
defparam \ran|lfsr_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \ran|lfsr_out[5]~10 (
// Equation(s):
// \ran|lfsr_out[5]~10_combout  = ( !\ran|lfsr_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[5]~10 .extended_lut = "off";
defparam \ran|lfsr_out[5]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N37
dffeas \ran|lfsr_out[5] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[5]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[5] .is_wysiwyg = "true";
defparam \ran|lfsr_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N19
dffeas \ran|lfsr_out[4] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [5]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[4] .is_wysiwyg = "true";
defparam \ran|lfsr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \ran|lfsr_out[3]~14 (
// Equation(s):
// \ran|lfsr_out[3]~14_combout  = ( !\ran|lfsr_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[3]~14 .extended_lut = "off";
defparam \ran|lfsr_out[3]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N49
dffeas \ran|lfsr_out[3] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[3]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[3] .is_wysiwyg = "true";
defparam \ran|lfsr_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N41
dffeas \ran|lfsr_out[2] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [3]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[2] .is_wysiwyg = "true";
defparam \ran|lfsr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \ran|lfsr_out[1]~13 (
// Equation(s):
// \ran|lfsr_out[1]~13_combout  = ( !\ran|lfsr_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[1]~13 .extended_lut = "off";
defparam \ran|lfsr_out[1]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N31
dffeas \ran|lfsr_out[1] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[1]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[1] .is_wysiwyg = "true";
defparam \ran|lfsr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \ran|lfsr_out[0]~12 (
// Equation(s):
// \ran|lfsr_out[0]~12_combout  = !\ran|lfsr_out [1]

	.dataa(gnd),
	.datab(!\ran|lfsr_out [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[0]~12 .extended_lut = "off";
defparam \ran|lfsr_out[0]~12 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \ran|lfsr_out[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N31
dffeas \ran|lfsr_out[0] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out[0]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[0] .is_wysiwyg = "true";
defparam \ran|lfsr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N12
cyclonev_lcell_comb \ran|lfsr_out[1]~_wirecell (
// Equation(s):
// \ran|lfsr_out[1]~_wirecell_combout  = !\ran|lfsr_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|lfsr_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[1]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[1]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \ran|lfsr_out[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N40
dffeas \ran|lfsr_out[2]~DUPLICATE (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out [3]),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|lfsr_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \ran|lfsr_out[4]~_wirecell (
// Equation(s):
// \ran|lfsr_out[4]~_wirecell_combout  = !\ran|lfsr_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ran|lfsr_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[4]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[4]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \ran|lfsr_out[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N33
cyclonev_lcell_comb \ran|lfsr_out[5]~_wirecell (
// Equation(s):
// \ran|lfsr_out[5]~_wirecell_combout  = ( !\ran|lfsr_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[5]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[5]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N15
cyclonev_lcell_comb \ran|lfsr_out[7]~_wirecell (
// Equation(s):
// \ran|lfsr_out[7]~_wirecell_combout  = ( !\ran|lfsr_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[7]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[7]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N33
cyclonev_lcell_comb \ran|lfsr_out[8]~_wirecell (
// Equation(s):
// \ran|lfsr_out[8]~_wirecell_combout  = ( !\ran|lfsr_out [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[8]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N49
dffeas \ran|lfsr_out[10] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(gnd),
	.asdata(\ran|lfsr_out[10]~8_combout ),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[10] .is_wysiwyg = "true";
defparam \ran|lfsr_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N9
cyclonev_lcell_comb \ran|lfsr_out[11]~_wirecell (
// Equation(s):
// \ran|lfsr_out[11]~_wirecell_combout  = !\ran|lfsr_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|lfsr_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[11]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[11]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \ran|lfsr_out[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N3
cyclonev_lcell_comb \ran|lfsr_out[16]~_wirecell (
// Equation(s):
// \ran|lfsr_out[16]~_wirecell_combout  = !\ran|lfsr_out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|lfsr_out [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[16]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[16]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[16]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \ran|lfsr_out[16]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \ran|lfsr_out[17]~_wirecell (
// Equation(s):
// \ran|lfsr_out[17]~_wirecell_combout  = !\ran|lfsr_out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|lfsr_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[17]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[17]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[17]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \ran|lfsr_out[17]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N18
cyclonev_lcell_comb \ran|lfsr_out[19]~_wirecell (
// Equation(s):
// \ran|lfsr_out[19]~_wirecell_combout  = !\ran|lfsr_out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|lfsr_out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[19]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[19]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[19]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \ran|lfsr_out[19]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N54
cyclonev_lcell_comb \ran|lfsr_out[21]~_wirecell (
// Equation(s):
// \ran|lfsr_out[21]~_wirecell_combout  = ( !\ran|lfsr_out [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ran|lfsr_out [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[21]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[21]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[21]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ran|lfsr_out[21]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N39
cyclonev_lcell_comb \ran|lfsr_out[22]~_wirecell (
// Equation(s):
// \ran|lfsr_out[22]~_wirecell_combout  = ( !\ran|lfsr_out [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|lfsr_out [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|lfsr_out[22]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|lfsr_out[22]~_wirecell .extended_lut = "off";
defparam \ran|lfsr_out[22]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \ran|lfsr_out[22]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N11
dffeas \ran|lfsr_out[23] (
	.clk(\clkr|CLOCK_2SEC~q ),
	.d(\ran|lfsr_out~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[2]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|lfsr_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|lfsr_out[23] .is_wysiwyg = "true";
defparam \ran|lfsr_out[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controller|write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkr|CLOCK_2SEC~q ),
	.clk1(!\clkw|CLOCK_2SEC~q ),
	.ena0(\controller|write~combout ),
	.ena1(\controller|read~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ran|lfsr_out [23],\ran|lfsr_out[22]~_wirecell_combout ,\ran|lfsr_out[21]~_wirecell_combout ,\ran|lfsr_out [20],\ran|lfsr_out[19]~_wirecell_combout ,\ran|lfsr_out [18],\ran|lfsr_out[17]~_wirecell_combout ,
\ran|lfsr_out[16]~_wirecell_combout ,\ran|lfsr_out [15],\ran|lfsr_out [14],\ran|lfsr_out [13],\ran|lfsr_out [12],\ran|lfsr_out[11]~_wirecell_combout ,\ran|lfsr_out [10],\ran|lfsr_out [9],\ran|lfsr_out[8]~_wirecell_combout ,\ran|lfsr_out[7]~_wirecell_combout ,\ran|lfsr_out [6],
\ran|lfsr_out[5]~_wirecell_combout ,\ran|lfsr_out[4]~_wirecell_combout ,\ran|lfsr_out [3],\ran|lfsr_out[2]~DUPLICATE_q ,\ran|lfsr_out[1]~_wirecell_combout ,\ran|lfsr_out [0]}),
	.portaaddr({\controller|wraddr [4],\controller|wraddr [3],\controller|wraddr [2],\controller|wraddr [1],\controller|wraddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\controller|rdaddr [4],\controller|rdaddr [3],\controller|rdaddr [2],\controller|rdaddr [1],\controller|rdaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:memory|altsyncram:altsyncram_component|altsyncram_l8t1:auto_generated|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW~input (
	.i(SW),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW~input_o ));
// synopsys translate_off
defparam \SW~input .bus_hold = "false";
defparam \SW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \select|result[23]~3 (
// Equation(s):
// \select|result[23]~3_combout  = ( \SW~input_o  & ( \memory|altsyncram_component|auto_generated|q_b [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[23]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[23]~3 .extended_lut = "off";
defparam \select|result[23]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \select|result[23]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N15
cyclonev_lcell_comb \select|result[22]~2 (
// Equation(s):
// \select|result[22]~2_combout  = ( \SW~input_o  & ( \memory|altsyncram_component|auto_generated|q_b [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[22]~2 .extended_lut = "off";
defparam \select|result[22]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \select|result[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N3
cyclonev_lcell_comb \select|result[20]~0 (
// Equation(s):
// \select|result[20]~0_combout  = (\memory|altsyncram_component|auto_generated|q_b [20] & \SW~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [20]),
	.datad(!\SW~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[20]~0 .extended_lut = "off";
defparam \select|result[20]~0 .lut_mask = 64'h000F000F000F000F;
defparam \select|result[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \select|result[21]~1 (
// Equation(s):
// \select|result[21]~1_combout  = ( \memory|altsyncram_component|auto_generated|q_b [21] & ( \SW~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[21]~1 .extended_lut = "off";
defparam \select|result[21]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \select|result[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N39
cyclonev_lcell_comb \h5|WideOr6~0 (
// Equation(s):
// \h5|WideOr6~0_combout  = ( \select|result[21]~1_combout  & ( (\select|result[23]~3_combout  & (!\select|result[22]~2_combout  & \select|result[20]~0_combout )) ) ) # ( !\select|result[21]~1_combout  & ( (!\select|result[23]~3_combout  & 
// (!\select|result[22]~2_combout  $ (!\select|result[20]~0_combout ))) # (\select|result[23]~3_combout  & (\select|result[22]~2_combout  & \select|result[20]~0_combout )) ) )

	.dataa(!\select|result[23]~3_combout ),
	.datab(!\select|result[22]~2_combout ),
	.datac(!\select|result[20]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr6~0 .extended_lut = "off";
defparam \h5|WideOr6~0 .lut_mask = 64'h2929292904040404;
defparam \h5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N57
cyclonev_lcell_comb \h5|WideOr5~0 (
// Equation(s):
// \h5|WideOr5~0_combout  = ( \select|result[22]~2_combout  & ( (!\select|result[21]~1_combout  & (!\select|result[20]~0_combout  $ (!\select|result[23]~3_combout ))) # (\select|result[21]~1_combout  & ((!\select|result[20]~0_combout ) # 
// (\select|result[23]~3_combout ))) ) ) # ( !\select|result[22]~2_combout  & ( (\select|result[21]~1_combout  & (\select|result[20]~0_combout  & \select|result[23]~3_combout )) ) )

	.dataa(!\select|result[21]~1_combout ),
	.datab(gnd),
	.datac(!\select|result[20]~0_combout ),
	.datad(!\select|result[23]~3_combout ),
	.datae(gnd),
	.dataf(!\select|result[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr5~0 .extended_lut = "off";
defparam \h5|WideOr5~0 .lut_mask = 64'h000500055AF55AF5;
defparam \h5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \h5|WideOr4~0 (
// Equation(s):
// \h5|WideOr4~0_combout  = ( \select|result[20]~0_combout  & ( (\select|result[23]~3_combout  & (\select|result[22]~2_combout  & \select|result[21]~1_combout )) ) ) # ( !\select|result[20]~0_combout  & ( (!\select|result[23]~3_combout  & 
// (!\select|result[22]~2_combout  & \select|result[21]~1_combout )) # (\select|result[23]~3_combout  & (\select|result[22]~2_combout )) ) )

	.dataa(!\select|result[23]~3_combout ),
	.datab(!\select|result[22]~2_combout ),
	.datac(!\select|result[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr4~0 .extended_lut = "off";
defparam \h5|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \h5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \h5|WideOr3~0 (
// Equation(s):
// \h5|WideOr3~0_combout  = ( \select|result[22]~2_combout  & ( (!\select|result[21]~1_combout  & (!\select|result[20]~0_combout  & !\select|result[23]~3_combout )) # (\select|result[21]~1_combout  & (\select|result[20]~0_combout )) ) ) # ( 
// !\select|result[22]~2_combout  & ( (!\select|result[21]~1_combout  & (\select|result[20]~0_combout  & !\select|result[23]~3_combout )) ) )

	.dataa(!\select|result[21]~1_combout ),
	.datab(!\select|result[20]~0_combout ),
	.datac(!\select|result[23]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr3~0 .extended_lut = "off";
defparam \h5|WideOr3~0 .lut_mask = 64'h2020202091919191;
defparam \h5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N21
cyclonev_lcell_comb \h5|WideOr2~0 (
// Equation(s):
// \h5|WideOr2~0_combout  = ( \select|result[21]~1_combout  & ( (!\select|result[23]~3_combout  & \select|result[20]~0_combout ) ) ) # ( !\select|result[21]~1_combout  & ( (!\select|result[22]~2_combout  & ((\select|result[20]~0_combout ))) # 
// (\select|result[22]~2_combout  & (!\select|result[23]~3_combout )) ) )

	.dataa(!\select|result[23]~3_combout ),
	.datab(!\select|result[22]~2_combout ),
	.datac(!\select|result[20]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr2~0 .extended_lut = "off";
defparam \h5|WideOr2~0 .lut_mask = 64'h2E2E2E2E0A0A0A0A;
defparam \h5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \h5|WideOr1~0 (
// Equation(s):
// \h5|WideOr1~0_combout  = ( \select|result[20]~0_combout  & ( !\select|result[23]~3_combout  $ (((\select|result[22]~2_combout  & !\select|result[21]~1_combout ))) ) ) # ( !\select|result[20]~0_combout  & ( (!\select|result[22]~2_combout  & 
// \select|result[21]~1_combout ) ) )

	.dataa(!\select|result[23]~3_combout ),
	.datab(!\select|result[22]~2_combout ),
	.datac(!\select|result[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr1~0 .extended_lut = "off";
defparam \h5|WideOr1~0 .lut_mask = 64'h0C0C0C0C9A9A9A9A;
defparam \h5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \h5|WideOr0~0 (
// Equation(s):
// \h5|WideOr0~0_combout  = ( \select|result[22]~2_combout  & ( (!\select|result[20]~0_combout  & ((!\select|result[23]~3_combout ) # (\select|result[21]~1_combout ))) # (\select|result[20]~0_combout  & ((!\select|result[21]~1_combout ) # 
// (\select|result[23]~3_combout ))) ) ) # ( !\select|result[22]~2_combout  & ( (\select|result[23]~3_combout ) # (\select|result[21]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\select|result[20]~0_combout ),
	.datac(!\select|result[21]~1_combout ),
	.datad(!\select|result[23]~3_combout ),
	.datae(gnd),
	.dataf(!\select|result[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h5|WideOr0~0 .extended_lut = "off";
defparam \h5|WideOr0~0 .lut_mask = 64'h0FFF0FFFFC3FFC3F;
defparam \h5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \select|result[16]~4 (
// Equation(s):
// \select|result[16]~4_combout  = (\SW~input_o  & \memory|altsyncram_component|auto_generated|q_b [16])

	.dataa(gnd),
	.datab(!\SW~input_o ),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[16]~4 .extended_lut = "off";
defparam \select|result[16]~4 .lut_mask = 64'h0303030303030303;
defparam \select|result[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \select|result[17]~5 (
// Equation(s):
// \select|result[17]~5_combout  = ( \memory|altsyncram_component|auto_generated|q_b [17] & ( \SW~input_o  ) )

	.dataa(gnd),
	.datab(!\SW~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[17]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[17]~5 .extended_lut = "off";
defparam \select|result[17]~5 .lut_mask = 64'h0000000033333333;
defparam \select|result[17]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \select|result[18]~6 (
// Equation(s):
// \select|result[18]~6_combout  = ( \memory|altsyncram_component|auto_generated|q_b [18] & ( \SW~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[18]~6 .extended_lut = "off";
defparam \select|result[18]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \select|result[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N33
cyclonev_lcell_comb \select|result[19]~7 (
// Equation(s):
// \select|result[19]~7_combout  = ( \memory|altsyncram_component|auto_generated|q_b [19] & ( \SW~input_o  ) )

	.dataa(gnd),
	.datab(!\SW~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[19]~7 .extended_lut = "off";
defparam \select|result[19]~7 .lut_mask = 64'h0000000033333333;
defparam \select|result[19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \h4|WideOr6~0 (
// Equation(s):
// \h4|WideOr6~0_combout  = ( \select|result[19]~7_combout  & ( (\select|result[16]~4_combout  & (!\select|result[17]~5_combout  $ (!\select|result[18]~6_combout ))) ) ) # ( !\select|result[19]~7_combout  & ( (!\select|result[17]~5_combout  & 
// (!\select|result[16]~4_combout  $ (!\select|result[18]~6_combout ))) ) )

	.dataa(!\select|result[16]~4_combout ),
	.datab(!\select|result[17]~5_combout ),
	.datac(!\select|result[18]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[19]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr6~0 .extended_lut = "off";
defparam \h4|WideOr6~0 .lut_mask = 64'h4848484814141414;
defparam \h4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \h4|WideOr5~0 (
// Equation(s):
// \h4|WideOr5~0_combout  = ( \select|result[18]~6_combout  & ( (!\select|result[16]~4_combout  & ((\select|result[19]~7_combout ) # (\select|result[17]~5_combout ))) # (\select|result[16]~4_combout  & (!\select|result[17]~5_combout  $ 
// (\select|result[19]~7_combout ))) ) ) # ( !\select|result[18]~6_combout  & ( (\select|result[16]~4_combout  & (\select|result[17]~5_combout  & \select|result[19]~7_combout )) ) )

	.dataa(!\select|result[16]~4_combout ),
	.datab(!\select|result[17]~5_combout ),
	.datac(!\select|result[19]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr5~0 .extended_lut = "off";
defparam \h4|WideOr5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \h4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N27
cyclonev_lcell_comb \h4|WideOr4~0 (
// Equation(s):
// \h4|WideOr4~0_combout  = ( \select|result[19]~7_combout  & ( (\select|result[18]~6_combout  & ((!\select|result[16]~4_combout ) # (\select|result[17]~5_combout ))) ) ) # ( !\select|result[19]~7_combout  & ( (!\select|result[16]~4_combout  & 
// (\select|result[17]~5_combout  & !\select|result[18]~6_combout )) ) )

	.dataa(!\select|result[16]~4_combout ),
	.datab(!\select|result[17]~5_combout ),
	.datac(!\select|result[18]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[19]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr4~0 .extended_lut = "off";
defparam \h4|WideOr4~0 .lut_mask = 64'h202020200B0B0B0B;
defparam \h4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \h4|WideOr3~0 (
// Equation(s):
// \h4|WideOr3~0_combout  = ( \select|result[18]~6_combout  & ( (!\select|result[17]~5_combout  & (!\select|result[19]~7_combout  & !\select|result[16]~4_combout )) # (\select|result[17]~5_combout  & ((\select|result[16]~4_combout ))) ) ) # ( 
// !\select|result[18]~6_combout  & ( (!\select|result[19]~7_combout  & (!\select|result[17]~5_combout  & \select|result[16]~4_combout )) ) )

	.dataa(!\select|result[19]~7_combout ),
	.datab(!\select|result[17]~5_combout ),
	.datac(!\select|result[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr3~0 .extended_lut = "off";
defparam \h4|WideOr3~0 .lut_mask = 64'h0808080883838383;
defparam \h4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N45
cyclonev_lcell_comb \h4|WideOr2~0 (
// Equation(s):
// \h4|WideOr2~0_combout  = ( \select|result[16]~4_combout  & ( (!\select|result[19]~7_combout ) # ((!\select|result[17]~5_combout  & !\select|result[18]~6_combout )) ) ) # ( !\select|result[16]~4_combout  & ( (!\select|result[19]~7_combout  & 
// (!\select|result[17]~5_combout  & \select|result[18]~6_combout )) ) )

	.dataa(!\select|result[19]~7_combout ),
	.datab(!\select|result[17]~5_combout ),
	.datac(!\select|result[18]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[16]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr2~0 .extended_lut = "off";
defparam \h4|WideOr2~0 .lut_mask = 64'h08080808EAEAEAEA;
defparam \h4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \h4|WideOr1~0 (
// Equation(s):
// \h4|WideOr1~0_combout  = ( \select|result[17]~5_combout  & ( (!\select|result[16]~4_combout  & ((!\select|result[18]~6_combout ))) # (\select|result[16]~4_combout  & (!\select|result[19]~7_combout )) ) ) # ( !\select|result[17]~5_combout  & ( 
// (\select|result[16]~4_combout  & (!\select|result[19]~7_combout  $ (\select|result[18]~6_combout ))) ) )

	.dataa(!\select|result[19]~7_combout ),
	.datab(!\select|result[18]~6_combout ),
	.datac(!\select|result[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[17]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr1~0 .extended_lut = "off";
defparam \h4|WideOr1~0 .lut_mask = 64'h09090909CACACACA;
defparam \h4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \h4|WideOr0~0 (
// Equation(s):
// \h4|WideOr0~0_combout  = ( \select|result[18]~6_combout  & ( (!\select|result[16]~4_combout  & ((!\select|result[19]~7_combout ) # (\select|result[17]~5_combout ))) # (\select|result[16]~4_combout  & ((!\select|result[17]~5_combout ) # 
// (\select|result[19]~7_combout ))) ) ) # ( !\select|result[18]~6_combout  & ( (\select|result[19]~7_combout ) # (\select|result[17]~5_combout ) ) )

	.dataa(!\select|result[16]~4_combout ),
	.datab(!\select|result[17]~5_combout ),
	.datac(!\select|result[19]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h4|WideOr0~0 .extended_lut = "off";
defparam \h4|WideOr0~0 .lut_mask = 64'h3F3F3F3FE7E7E7E7;
defparam \h4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \select|result[13]~9 (
// Equation(s):
// \select|result[13]~9_combout  = ( \memory|altsyncram_component|auto_generated|q_b [13] & ( \SW~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|altsyncram_component|auto_generated|q_b [13]),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[13]~9 .extended_lut = "off";
defparam \select|result[13]~9 .lut_mask = 64'h000000000000FFFF;
defparam \select|result[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \select|result[14]~10 (
// Equation(s):
// \select|result[14]~10_combout  = ( \SW~input_o  & ( \memory|altsyncram_component|auto_generated|q_b [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[14]~10 .extended_lut = "off";
defparam \select|result[14]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \select|result[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \select|result[15]~11 (
// Equation(s):
// \select|result[15]~11_combout  = ( \SW~input_o  & ( \memory|altsyncram_component|auto_generated|q_b [15] ) )

	.dataa(gnd),
	.datab(!\memory|altsyncram_component|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[15]~11 .extended_lut = "off";
defparam \select|result[15]~11 .lut_mask = 64'h0000000033333333;
defparam \select|result[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \select|result[12]~8 (
// Equation(s):
// \select|result[12]~8_combout  = ( \SW~input_o  & ( \memory|altsyncram_component|auto_generated|q_b [12] ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_b [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[12]~8 .extended_lut = "off";
defparam \select|result[12]~8 .lut_mask = 64'h0000000055555555;
defparam \select|result[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N39
cyclonev_lcell_comb \h3|WideOr6~0 (
// Equation(s):
// \h3|WideOr6~0_combout  = ( \select|result[12]~8_combout  & ( (!\select|result[13]~9_combout  & (!\select|result[14]~10_combout  $ (\select|result[15]~11_combout ))) # (\select|result[13]~9_combout  & (!\select|result[14]~10_combout  & 
// \select|result[15]~11_combout )) ) ) # ( !\select|result[12]~8_combout  & ( (!\select|result[13]~9_combout  & (\select|result[14]~10_combout  & !\select|result[15]~11_combout )) ) )

	.dataa(!\select|result[13]~9_combout ),
	.datab(!\select|result[14]~10_combout ),
	.datac(!\select|result[15]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr6~0 .extended_lut = "off";
defparam \h3|WideOr6~0 .lut_mask = 64'h2020202086868686;
defparam \h3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \h3|WideOr5~0 (
// Equation(s):
// \h3|WideOr5~0_combout  = ( \select|result[15]~11_combout  & ( (!\select|result[12]~8_combout  & (\select|result[14]~10_combout )) # (\select|result[12]~8_combout  & ((\select|result[13]~9_combout ))) ) ) # ( !\select|result[15]~11_combout  & ( 
// (\select|result[14]~10_combout  & (!\select|result[12]~8_combout  $ (!\select|result[13]~9_combout ))) ) )

	.dataa(!\select|result[12]~8_combout ),
	.datab(!\select|result[14]~10_combout ),
	.datac(!\select|result[13]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr5~0 .extended_lut = "off";
defparam \h3|WideOr5~0 .lut_mask = 64'h1212121227272727;
defparam \h3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \h3|WideOr4~0 (
// Equation(s):
// \h3|WideOr4~0_combout  = ( \select|result[15]~11_combout  & ( (\select|result[14]~10_combout  & ((!\select|result[12]~8_combout ) # (\select|result[13]~9_combout ))) ) ) # ( !\select|result[15]~11_combout  & ( (!\select|result[12]~8_combout  & 
// (!\select|result[14]~10_combout  & \select|result[13]~9_combout )) ) )

	.dataa(!\select|result[12]~8_combout ),
	.datab(!\select|result[14]~10_combout ),
	.datac(!\select|result[13]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr4~0 .extended_lut = "off";
defparam \h3|WideOr4~0 .lut_mask = 64'h0808080823232323;
defparam \h3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \h3|WideOr3~0 (
// Equation(s):
// \h3|WideOr3~0_combout  = ( \select|result[12]~8_combout  & ( (!\select|result[13]~9_combout  & (!\select|result[14]~10_combout  & !\select|result[15]~11_combout )) # (\select|result[13]~9_combout  & (\select|result[14]~10_combout )) ) ) # ( 
// !\select|result[12]~8_combout  & ( (!\select|result[13]~9_combout  & (\select|result[14]~10_combout  & !\select|result[15]~11_combout )) ) )

	.dataa(!\select|result[13]~9_combout ),
	.datab(!\select|result[14]~10_combout ),
	.datac(!\select|result[15]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr3~0 .extended_lut = "off";
defparam \h3|WideOr3~0 .lut_mask = 64'h2020202091919191;
defparam \h3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \h3|WideOr2~0 (
// Equation(s):
// \h3|WideOr2~0_combout  = ( \select|result[13]~9_combout  & ( (\select|result[12]~8_combout  & !\select|result[15]~11_combout ) ) ) # ( !\select|result[13]~9_combout  & ( (!\select|result[14]~10_combout  & (\select|result[12]~8_combout )) # 
// (\select|result[14]~10_combout  & ((!\select|result[15]~11_combout ))) ) )

	.dataa(!\select|result[12]~8_combout ),
	.datab(!\select|result[14]~10_combout ),
	.datac(!\select|result[15]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[13]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr2~0 .extended_lut = "off";
defparam \h3|WideOr2~0 .lut_mask = 64'h7474747450505050;
defparam \h3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \h3|WideOr1~0 (
// Equation(s):
// \h3|WideOr1~0_combout  = ( \select|result[15]~11_combout  & ( (!\select|result[12]~8_combout  & (!\select|result[14]~10_combout  & \select|result[13]~9_combout )) # (\select|result[12]~8_combout  & (\select|result[14]~10_combout  & 
// !\select|result[13]~9_combout )) ) ) # ( !\select|result[15]~11_combout  & ( (!\select|result[12]~8_combout  & (!\select|result[14]~10_combout  & \select|result[13]~9_combout )) # (\select|result[12]~8_combout  & ((!\select|result[14]~10_combout ) # 
// (\select|result[13]~9_combout ))) ) )

	.dataa(!\select|result[12]~8_combout ),
	.datab(!\select|result[14]~10_combout ),
	.datac(!\select|result[13]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr1~0 .extended_lut = "off";
defparam \h3|WideOr1~0 .lut_mask = 64'h4D4D4D4D18181818;
defparam \h3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \h3|WideOr0~0 (
// Equation(s):
// \h3|WideOr0~0_combout  = ( \select|result[15]~11_combout  & ( ((!\select|result[14]~10_combout ) # (\select|result[13]~9_combout )) # (\select|result[12]~8_combout ) ) ) # ( !\select|result[15]~11_combout  & ( (!\select|result[14]~10_combout  & 
// ((\select|result[13]~9_combout ))) # (\select|result[14]~10_combout  & ((!\select|result[12]~8_combout ) # (!\select|result[13]~9_combout ))) ) )

	.dataa(!\select|result[12]~8_combout ),
	.datab(!\select|result[14]~10_combout ),
	.datac(!\select|result[13]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr0~0 .extended_lut = "off";
defparam \h3|WideOr0~0 .lut_mask = 64'h3E3E3E3EDFDFDFDF;
defparam \h3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N45
cyclonev_lcell_comb \select|result[9]~13 (
// Equation(s):
// \select|result[9]~13_combout  = ( \memory|altsyncram_component|auto_generated|q_b [9] & ( \SW~input_o  ) )

	.dataa(!\SW~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[9]~13 .extended_lut = "off";
defparam \select|result[9]~13 .lut_mask = 64'h0000000055555555;
defparam \select|result[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N18
cyclonev_lcell_comb \select|result[10]~14 (
// Equation(s):
// \select|result[10]~14_combout  = (\SW~input_o  & \memory|altsyncram_component|auto_generated|q_b [10])

	.dataa(!\SW~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|altsyncram_component|auto_generated|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[10]~14 .extended_lut = "off";
defparam \select|result[10]~14 .lut_mask = 64'h0055005500550055;
defparam \select|result[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N21
cyclonev_lcell_comb \select|result[11]~15 (
// Equation(s):
// \select|result[11]~15_combout  = ( \memory|altsyncram_component|auto_generated|q_b [11] & ( \SW~input_o  ) )

	.dataa(!\SW~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[11]~15 .extended_lut = "off";
defparam \select|result[11]~15 .lut_mask = 64'h0000000055555555;
defparam \select|result[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N42
cyclonev_lcell_comb \select|result[8]~12 (
// Equation(s):
// \select|result[8]~12_combout  = (\SW~input_o  & \memory|altsyncram_component|auto_generated|q_b [8])

	.dataa(!\SW~input_o ),
	.datab(gnd),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[8]~12 .extended_lut = "off";
defparam \select|result[8]~12 .lut_mask = 64'h0505050505050505;
defparam \select|result[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N42
cyclonev_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = ( \select|result[8]~12_combout  & ( (!\select|result[9]~13_combout  & (!\select|result[10]~14_combout  $ (\select|result[11]~15_combout ))) # (\select|result[9]~13_combout  & (!\select|result[10]~14_combout  & 
// \select|result[11]~15_combout )) ) ) # ( !\select|result[8]~12_combout  & ( (!\select|result[9]~13_combout  & (\select|result[10]~14_combout  & !\select|result[11]~15_combout )) ) )

	.dataa(!\select|result[9]~13_combout ),
	.datab(!\select|result[10]~14_combout ),
	.datac(!\select|result[11]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr6~0 .extended_lut = "off";
defparam \h2|WideOr6~0 .lut_mask = 64'h2020202086868686;
defparam \h2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N45
cyclonev_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = ( \select|result[8]~12_combout  & ( (!\select|result[9]~13_combout  & (\select|result[10]~14_combout  & !\select|result[11]~15_combout )) # (\select|result[9]~13_combout  & ((\select|result[11]~15_combout ))) ) ) # ( 
// !\select|result[8]~12_combout  & ( (\select|result[10]~14_combout  & ((\select|result[11]~15_combout ) # (\select|result[9]~13_combout ))) ) )

	.dataa(!\select|result[9]~13_combout ),
	.datab(!\select|result[10]~14_combout ),
	.datac(gnd),
	.datad(!\select|result[11]~15_combout ),
	.datae(gnd),
	.dataf(!\select|result[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr5~0 .extended_lut = "off";
defparam \h2|WideOr5~0 .lut_mask = 64'h1133113322552255;
defparam \h2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N36
cyclonev_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = ( \select|result[11]~15_combout  & ( \select|result[8]~12_combout  & ( (\select|result[10]~14_combout  & \select|result[9]~13_combout ) ) ) ) # ( \select|result[11]~15_combout  & ( !\select|result[8]~12_combout  & ( 
// \select|result[10]~14_combout  ) ) ) # ( !\select|result[11]~15_combout  & ( !\select|result[8]~12_combout  & ( (!\select|result[10]~14_combout  & \select|result[9]~13_combout ) ) ) )

	.dataa(gnd),
	.datab(!\select|result[10]~14_combout ),
	.datac(!\select|result[9]~13_combout ),
	.datad(gnd),
	.datae(!\select|result[11]~15_combout ),
	.dataf(!\select|result[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr4~0 .extended_lut = "off";
defparam \h2|WideOr4~0 .lut_mask = 64'h0C0C333300000303;
defparam \h2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N48
cyclonev_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = ( \select|result[8]~12_combout  & ( (!\select|result[9]~13_combout  & (!\select|result[10]~14_combout  & !\select|result[11]~15_combout )) # (\select|result[9]~13_combout  & (\select|result[10]~14_combout )) ) ) # ( 
// !\select|result[8]~12_combout  & ( (!\select|result[9]~13_combout  & (\select|result[10]~14_combout  & !\select|result[11]~15_combout )) ) )

	.dataa(!\select|result[9]~13_combout ),
	.datab(!\select|result[10]~14_combout ),
	.datac(!\select|result[11]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr3~0 .extended_lut = "off";
defparam \h2|WideOr3~0 .lut_mask = 64'h2020202091919191;
defparam \h2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N33
cyclonev_lcell_comb \h2|WideOr2~0 (
// Equation(s):
// \h2|WideOr2~0_combout  = ( \select|result[8]~12_combout  & ( (!\select|result[11]~15_combout ) # ((!\select|result[9]~13_combout  & !\select|result[10]~14_combout )) ) ) # ( !\select|result[8]~12_combout  & ( (!\select|result[9]~13_combout  & 
// (\select|result[10]~14_combout  & !\select|result[11]~15_combout )) ) )

	.dataa(!\select|result[9]~13_combout ),
	.datab(gnd),
	.datac(!\select|result[10]~14_combout ),
	.datad(!\select|result[11]~15_combout ),
	.datae(gnd),
	.dataf(!\select|result[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr2~0 .extended_lut = "off";
defparam \h2|WideOr2~0 .lut_mask = 64'h0A000A00FFA0FFA0;
defparam \h2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N51
cyclonev_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = ( \select|result[8]~12_combout  & ( !\select|result[11]~15_combout  $ (((!\select|result[9]~13_combout  & \select|result[10]~14_combout ))) ) ) # ( !\select|result[8]~12_combout  & ( (\select|result[9]~13_combout  & 
// !\select|result[10]~14_combout ) ) )

	.dataa(!\select|result[9]~13_combout ),
	.datab(!\select|result[10]~14_combout ),
	.datac(gnd),
	.datad(!\select|result[11]~15_combout ),
	.datae(gnd),
	.dataf(!\select|result[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr1~0 .extended_lut = "off";
defparam \h2|WideOr1~0 .lut_mask = 64'h44444444DD22DD22;
defparam \h2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N6
cyclonev_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = ( \select|result[8]~12_combout  & ( (!\select|result[10]~14_combout  $ (!\select|result[9]~13_combout )) # (\select|result[11]~15_combout ) ) ) # ( !\select|result[8]~12_combout  & ( (!\select|result[11]~15_combout  $ 
// (!\select|result[10]~14_combout )) # (\select|result[9]~13_combout ) ) )

	.dataa(!\select|result[11]~15_combout ),
	.datab(!\select|result[10]~14_combout ),
	.datac(!\select|result[9]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr0~0 .extended_lut = "off";
defparam \h2|WideOr0~0 .lut_mask = 64'h6F6F6F6F7D7D7D7D;
defparam \h2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N51
cyclonev_lcell_comb \select|result[7]~19 (
// Equation(s):
// \select|result[7]~19_combout  = ( \memory|altsyncram_component|auto_generated|q_b [7] & ( \SW~input_o  ) )

	.dataa(gnd),
	.datab(!\SW~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[7]~19 .extended_lut = "off";
defparam \select|result[7]~19 .lut_mask = 64'h0000000033333333;
defparam \select|result[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N30
cyclonev_lcell_comb \controller|LessThan0~5 (
// Equation(s):
// \controller|LessThan0~5_combout  = ( !\controller|LessThan0~2_combout  & ( (!\controller|LessThan0~1_combout ) # (!\controller|LessThan0~0_combout ) ) )

	.dataa(!\controller|LessThan0~1_combout ),
	.datab(gnd),
	.datac(!\controller|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan0~5 .extended_lut = "off";
defparam \controller|LessThan0~5 .lut_mask = 64'hFAFAFAFA00000000;
defparam \controller|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \select|result[5]~17 (
// Equation(s):
// \select|result[5]~17_combout  = ( \controller|LessThan0~5_combout  & ( (!\SW~input_o  & ((\controller|Add0~21_sumout ))) # (\SW~input_o  & (\memory|altsyncram_component|auto_generated|q_b [5])) ) ) # ( !\controller|LessThan0~5_combout  & ( (!\SW~input_o  
// & ((!\controller|Add1~21_sumout ))) # (\SW~input_o  & (\memory|altsyncram_component|auto_generated|q_b [5])) ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_b [5]),
	.datab(!\controller|Add0~21_sumout ),
	.datac(!\SW~input_o ),
	.datad(!\controller|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[5]~17 .extended_lut = "off";
defparam \select|result[5]~17 .lut_mask = 64'hF505F50535353535;
defparam \select|result[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \select|result[4]~16 (
// Equation(s):
// \select|result[4]~16_combout  = ( \controller|LessThan0~5_combout  & ( (!\SW~input_o  & (\controller|Add0~17_sumout )) # (\SW~input_o  & ((\memory|altsyncram_component|auto_generated|q_b [4]))) ) ) # ( !\controller|LessThan0~5_combout  & ( (!\SW~input_o  
// & (\controller|Add1~17_sumout )) # (\SW~input_o  & ((\memory|altsyncram_component|auto_generated|q_b [4]))) ) )

	.dataa(!\controller|Add0~17_sumout ),
	.datab(!\controller|Add1~17_sumout ),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [4]),
	.datad(!\SW~input_o ),
	.datae(gnd),
	.dataf(!\controller|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[4]~16 .extended_lut = "off";
defparam \select|result[4]~16 .lut_mask = 64'h330F330F550F550F;
defparam \select|result[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N45
cyclonev_lcell_comb \select|result[6]~18 (
// Equation(s):
// \select|result[6]~18_combout  = ( \SW~input_o  & ( \memory|altsyncram_component|auto_generated|q_b [6] ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_b [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[6]~18 .extended_lut = "off";
defparam \select|result[6]~18 .lut_mask = 64'h0000000055555555;
defparam \select|result[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = ( \select|result[6]~18_combout  & ( (!\select|result[5]~17_combout  & (!\select|result[7]~19_combout  $ (\select|result[4]~16_combout ))) ) ) # ( !\select|result[6]~18_combout  & ( (\select|result[4]~16_combout  & 
// (!\select|result[7]~19_combout  $ (\select|result[5]~17_combout ))) ) )

	.dataa(!\select|result[7]~19_combout ),
	.datab(!\select|result[5]~17_combout ),
	.datac(!\select|result[4]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr6~0 .extended_lut = "off";
defparam \h1|WideOr6~0 .lut_mask = 64'h0909090984848484;
defparam \h1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = ( \select|result[6]~18_combout  & ( (!\select|result[5]~17_combout  & (!\select|result[7]~19_combout  $ (!\select|result[4]~16_combout ))) # (\select|result[5]~17_combout  & ((!\select|result[4]~16_combout ) # 
// (\select|result[7]~19_combout ))) ) ) # ( !\select|result[6]~18_combout  & ( (\select|result[5]~17_combout  & (\select|result[7]~19_combout  & \select|result[4]~16_combout )) ) )

	.dataa(gnd),
	.datab(!\select|result[5]~17_combout ),
	.datac(!\select|result[7]~19_combout ),
	.datad(!\select|result[4]~16_combout ),
	.datae(gnd),
	.dataf(!\select|result[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr5~0 .extended_lut = "off";
defparam \h1|WideOr5~0 .lut_mask = 64'h000300033FC33FC3;
defparam \h1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = ( \select|result[6]~18_combout  & ( (\select|result[7]~19_combout  & ((!\select|result[4]~16_combout ) # (\select|result[5]~17_combout ))) ) ) # ( !\select|result[6]~18_combout  & ( (!\select|result[7]~19_combout  & 
// (\select|result[5]~17_combout  & !\select|result[4]~16_combout )) ) )

	.dataa(!\select|result[7]~19_combout ),
	.datab(!\select|result[5]~17_combout ),
	.datac(!\select|result[4]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr4~0 .extended_lut = "off";
defparam \h1|WideOr4~0 .lut_mask = 64'h2020202051515151;
defparam \h1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = ( \select|result[6]~18_combout  & ( (!\select|result[5]~17_combout  & (!\select|result[7]~19_combout  & !\select|result[4]~16_combout )) # (\select|result[5]~17_combout  & ((\select|result[4]~16_combout ))) ) ) # ( 
// !\select|result[6]~18_combout  & ( (!\select|result[5]~17_combout  & (!\select|result[7]~19_combout  & \select|result[4]~16_combout )) ) )

	.dataa(gnd),
	.datab(!\select|result[5]~17_combout ),
	.datac(!\select|result[7]~19_combout ),
	.datad(!\select|result[4]~16_combout ),
	.datae(gnd),
	.dataf(!\select|result[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr3~0 .extended_lut = "off";
defparam \h1|WideOr3~0 .lut_mask = 64'h00C000C0C033C033;
defparam \h1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = ( \select|result[6]~18_combout  & ( (!\select|result[7]~19_combout  & ((!\select|result[5]~17_combout ) # (\select|result[4]~16_combout ))) ) ) # ( !\select|result[6]~18_combout  & ( (\select|result[4]~16_combout  & 
// ((!\select|result[7]~19_combout ) # (!\select|result[5]~17_combout ))) ) )

	.dataa(!\select|result[7]~19_combout ),
	.datab(!\select|result[5]~17_combout ),
	.datac(!\select|result[4]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr2~0 .extended_lut = "off";
defparam \h1|WideOr2~0 .lut_mask = 64'h0E0E0E0E8A8A8A8A;
defparam \h1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = ( \select|result[4]~16_combout  & ( \select|result[7]~19_combout  & ( (!\select|result[5]~17_combout  & \select|result[6]~18_combout ) ) ) ) # ( !\select|result[4]~16_combout  & ( \select|result[7]~19_combout  & ( 
// (\select|result[5]~17_combout  & !\select|result[6]~18_combout ) ) ) ) # ( \select|result[4]~16_combout  & ( !\select|result[7]~19_combout  & ( (!\select|result[6]~18_combout ) # (\select|result[5]~17_combout ) ) ) ) # ( !\select|result[4]~16_combout  & ( 
// !\select|result[7]~19_combout  & ( (\select|result[5]~17_combout  & !\select|result[6]~18_combout ) ) ) )

	.dataa(gnd),
	.datab(!\select|result[5]~17_combout ),
	.datac(!\select|result[6]~18_combout ),
	.datad(gnd),
	.datae(!\select|result[4]~16_combout ),
	.dataf(!\select|result[7]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr1~0 .extended_lut = "off";
defparam \h1|WideOr1~0 .lut_mask = 64'h3030F3F330300C0C;
defparam \h1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = ( \select|result[6]~18_combout  & ( (!\select|result[7]~19_combout  & ((!\select|result[5]~17_combout ) # (!\select|result[4]~16_combout ))) # (\select|result[7]~19_combout  & ((\select|result[4]~16_combout ) # 
// (\select|result[5]~17_combout ))) ) ) # ( !\select|result[6]~18_combout  & ( (\select|result[5]~17_combout ) # (\select|result[7]~19_combout ) ) )

	.dataa(!\select|result[7]~19_combout ),
	.datab(!\select|result[5]~17_combout ),
	.datac(gnd),
	.datad(!\select|result[4]~16_combout ),
	.datae(gnd),
	.dataf(!\select|result[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr0~0 .extended_lut = "off";
defparam \h1|WideOr0~0 .lut_mask = 64'h77777777BBDDBBDD;
defparam \h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \select|result[3]~23 (
// Equation(s):
// \select|result[3]~23_combout  = ( \controller|Add0~13_sumout  & ( (!\SW~input_o  & (((\controller|Add1~13_sumout )) # (\controller|LessThan0~5_combout ))) # (\SW~input_o  & (((\memory|altsyncram_component|auto_generated|q_b [3])))) ) ) # ( 
// !\controller|Add0~13_sumout  & ( (!\SW~input_o  & (!\controller|LessThan0~5_combout  & ((\controller|Add1~13_sumout )))) # (\SW~input_o  & (((\memory|altsyncram_component|auto_generated|q_b [3])))) ) )

	.dataa(!\controller|LessThan0~5_combout ),
	.datab(!\SW~input_o ),
	.datac(!\memory|altsyncram_component|auto_generated|q_b [3]),
	.datad(!\controller|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\controller|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[3]~23 .extended_lut = "off";
defparam \select|result[3]~23 .lut_mask = 64'h038B038B47CF47CF;
defparam \select|result[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \select|result[0]~20 (
// Equation(s):
// \select|result[0]~20_combout  = ( \controller|fifolen[0]~0_combout  & ( (!\SW~input_o ) # (\memory|altsyncram_component|auto_generated|q_b [0]) ) ) # ( !\controller|fifolen[0]~0_combout  & ( (\SW~input_o  & \memory|altsyncram_component|auto_generated|q_b 
// [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW~input_o ),
	.datad(!\memory|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\controller|fifolen[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[0]~20 .extended_lut = "off";
defparam \select|result[0]~20 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \select|result[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \select|result[2]~22 (
// Equation(s):
// \select|result[2]~22_combout  = ( \memory|altsyncram_component|auto_generated|q_b [2] & ( ((!\controller|LessThan0~5_combout  & (\controller|Add1~9_sumout )) # (\controller|LessThan0~5_combout  & ((\controller|Add0~9_sumout )))) # (\SW~input_o ) ) ) # ( 
// !\memory|altsyncram_component|auto_generated|q_b [2] & ( (!\SW~input_o  & ((!\controller|LessThan0~5_combout  & (\controller|Add1~9_sumout )) # (\controller|LessThan0~5_combout  & ((\controller|Add0~9_sumout ))))) ) )

	.dataa(!\controller|LessThan0~5_combout ),
	.datab(!\SW~input_o ),
	.datac(!\controller|Add1~9_sumout ),
	.datad(!\controller|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\memory|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[2]~22 .extended_lut = "off";
defparam \select|result[2]~22 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \select|result[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N36
cyclonev_lcell_comb \select|result[1]~21 (
// Equation(s):
// \select|result[1]~21_combout  = ( \SW~input_o  & ( \memory|altsyncram_component|auto_generated|q_b [1] ) ) # ( !\SW~input_o  & ( (!\controller|LessThan0~5_combout  & ((\controller|Add1~5_sumout ))) # (\controller|LessThan0~5_combout  & 
// (\controller|Add0~5_sumout )) ) )

	.dataa(!\memory|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\controller|Add0~5_sumout ),
	.datac(!\controller|Add1~5_sumout ),
	.datad(!\controller|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\SW~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\select|result[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \select|result[1]~21 .extended_lut = "off";
defparam \select|result[1]~21 .lut_mask = 64'h0F330F3355555555;
defparam \select|result[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N3
cyclonev_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = ( \select|result[1]~21_combout  & ( (\select|result[3]~23_combout  & (\select|result[0]~20_combout  & !\select|result[2]~22_combout )) ) ) # ( !\select|result[1]~21_combout  & ( (!\select|result[3]~23_combout  & 
// (!\select|result[0]~20_combout  $ (!\select|result[2]~22_combout ))) # (\select|result[3]~23_combout  & (\select|result[0]~20_combout  & \select|result[2]~22_combout )) ) )

	.dataa(!\select|result[3]~23_combout ),
	.datab(gnd),
	.datac(!\select|result[0]~20_combout ),
	.datad(!\select|result[2]~22_combout ),
	.datae(gnd),
	.dataf(!\select|result[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr6~0 .extended_lut = "off";
defparam \h0|WideOr6~0 .lut_mask = 64'h0AA50AA505000500;
defparam \h0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = ( \select|result[1]~21_combout  & ( (!\select|result[0]~20_combout  & (\select|result[2]~22_combout )) # (\select|result[0]~20_combout  & ((\select|result[3]~23_combout ))) ) ) # ( !\select|result[1]~21_combout  & ( 
// (\select|result[2]~22_combout  & (!\select|result[0]~20_combout  $ (!\select|result[3]~23_combout ))) ) )

	.dataa(!\select|result[2]~22_combout ),
	.datab(!\select|result[0]~20_combout ),
	.datac(!\select|result[3]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr5~0 .extended_lut = "off";
defparam \h0|WideOr5~0 .lut_mask = 64'h1414141447474747;
defparam \h0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N33
cyclonev_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = ( \select|result[1]~21_combout  & ( (!\select|result[3]~23_combout  & (!\select|result[2]~22_combout  & !\select|result[0]~20_combout )) # (\select|result[3]~23_combout  & (\select|result[2]~22_combout )) ) ) # ( 
// !\select|result[1]~21_combout  & ( (\select|result[3]~23_combout  & (\select|result[2]~22_combout  & !\select|result[0]~20_combout )) ) )

	.dataa(!\select|result[3]~23_combout ),
	.datab(gnd),
	.datac(!\select|result[2]~22_combout ),
	.datad(!\select|result[0]~20_combout ),
	.datae(gnd),
	.dataf(!\select|result[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr4~0 .extended_lut = "off";
defparam \h0|WideOr4~0 .lut_mask = 64'h05000500A505A505;
defparam \h0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N27
cyclonev_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = ( \select|result[1]~21_combout  & ( (\select|result[2]~22_combout  & \select|result[0]~20_combout ) ) ) # ( !\select|result[1]~21_combout  & ( (!\select|result[3]~23_combout  & (!\select|result[2]~22_combout  $ 
// (!\select|result[0]~20_combout ))) ) )

	.dataa(!\select|result[2]~22_combout ),
	.datab(gnd),
	.datac(!\select|result[0]~20_combout ),
	.datad(!\select|result[3]~23_combout ),
	.datae(gnd),
	.dataf(!\select|result[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr3~0 .extended_lut = "off";
defparam \h0|WideOr3~0 .lut_mask = 64'h5A005A0005050505;
defparam \h0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = ( \select|result[1]~21_combout  & ( (\select|result[0]~20_combout  & !\select|result[3]~23_combout ) ) ) # ( !\select|result[1]~21_combout  & ( (!\select|result[2]~22_combout  & (\select|result[0]~20_combout )) # 
// (\select|result[2]~22_combout  & ((!\select|result[3]~23_combout ))) ) )

	.dataa(!\select|result[2]~22_combout ),
	.datab(!\select|result[0]~20_combout ),
	.datac(!\select|result[3]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr2~0 .extended_lut = "off";
defparam \h0|WideOr2~0 .lut_mask = 64'h7272727230303030;
defparam \h0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = ( \select|result[1]~21_combout  & ( (!\select|result[0]~20_combout  & ((!\select|result[2]~22_combout ))) # (\select|result[0]~20_combout  & (!\select|result[3]~23_combout )) ) ) # ( !\select|result[1]~21_combout  & ( 
// (\select|result[0]~20_combout  & (!\select|result[3]~23_combout  $ (\select|result[2]~22_combout ))) ) )

	.dataa(!\select|result[3]~23_combout ),
	.datab(!\select|result[2]~22_combout ),
	.datac(!\select|result[0]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select|result[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr1~0 .extended_lut = "off";
defparam \h0|WideOr1~0 .lut_mask = 64'h09090909CACACACA;
defparam \h0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = (!\select|result[0]~20_combout  & ((!\select|result[2]~22_combout  $ (!\select|result[3]~23_combout )) # (\select|result[1]~21_combout ))) # (\select|result[0]~20_combout  & ((!\select|result[1]~21_combout  $ 
// (!\select|result[2]~22_combout )) # (\select|result[3]~23_combout )))

	.dataa(!\select|result[1]~21_combout ),
	.datab(!\select|result[2]~22_combout ),
	.datac(!\select|result[3]~23_combout ),
	.datad(!\select|result[0]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr0~0 .extended_lut = "off";
defparam \h0|WideOr0~0 .lut_mask = 64'h7D6F7D6F7D6F7D6F;
defparam \h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y42_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
