
;; Function calcRxWindow (calcRxWindow, funcdef_no=46, decl_uid=3576, cgraph_uid=46, symbol_order=53)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


calcRxWindow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={6d,12u} r3={2d,6u,1e} r4={1d} r5={1d} r6={1d} r7={1d} r8={10d,13u} r9={3d,3u} r10={2d,4u} r11={4d,6u} 
;;    total ref usage 86{34d,51u,1e} in 44{44 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 10 [a10] 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8] 10 [a10] 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 85 to worklist
  Adding insn 81 to worklist
  Adding insn 88 to worklist
  Adding insn 78 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 77 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3]
starting the processing of deferred insns
ending the processing of deferred insns


calcRxWindow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={6d,12u} r3={2d,6u,1e} r4={1d} r5={1d} r6={1d} r7={1d} r8={10d,13u} r9={3d,3u} r10={2d,4u} r11={4d,6u} 
;;    total ref usage 86{34d,51u,1e} in 44{44 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp]
(note 7 1 85 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 85 7 86 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:392 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 86 85 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 86 4 2 NOTE_INSN_DELETED)
(note 4 2 6 2 NOTE_INSN_DELETED)
(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 9 6 10 2 (set (pc)
        (if_then_else (ne (reg/v:SI 2 a2 [orig:70 secs ] [70])
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:394 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 23)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 10 [a10] 11 [a11]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 2 a2 [74])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC0") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:396 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(note 12 11 13 3 NOTE_INSN_DELETED)
(insn 13 12 15 3 (set (reg/v:SI 11 a11 [orig:42 rxoff ] [42])
        (sign_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [74])
                    (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:396 35 {extendhisi2_internal}
     (nil))
(debug_insn 15 13 17 3 (var_location:SI rxoff (reg/v:SI 11 a11 [orig:42 rxoff ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:396 -1
     (nil))
(note 17 15 18 3 NOTE_INSN_DELETED)
(insn 18 17 20 3 (set (reg/v:SI 10 a10 [orig:43 err ] [43])
        (sign_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [74])
                    (const_int 182 [0xb6])) [0 LMIC.lastDriftDiff+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:397 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [74])
        (nil)))
(debug_insn 20 18 81 3 (var_location:SI err (reg/v:SI 10 a10 [orig:43 err ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:397 -1
     (nil))
(jump_insn 81 20 82 3 (set (pc)
        (label_ref 38)) 78 {jump}
     (nil)
 -> 38)
;;  succ:       5 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]

(barrier 82 81 23)
;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8] 10 [a10] 11 [a11]
(code_label 23 82 24 4 2 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg/f:SI 8 a8 [78])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC0") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(note 26 25 27 4 NOTE_INSN_DELETED)
(insn 27 26 29 4 (set (reg:SI 11 a11 [orig:46 D.5944 ] [46])
        (sign_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [78])
                    (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 35 {extendhisi2_internal}
     (nil))
(insn 29 27 30 4 (set (reg:SI 11 a11 [orig:49 D.5945 ] [49])
        (mult:SI (reg:SI 11 a11 [orig:46 D.5944 ] [46])
            (reg/v:SI 2 a2 [orig:70 secs ] [70]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 9 {mulsi3}
     (nil))
(insn 30 29 31 4 (set (reg/v:SI 11 a11 [orig:42 rxoff ] [42])
        (ashiftrt:SI (reg:SI 11 a11 [orig:49 D.5945 ] [49])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 52 {ashrsi3}
     (nil))
(debug_insn 31 30 33 4 (var_location:SI rxoff (reg/v:SI 11 a11 [orig:42 rxoff ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:400 -1
     (nil))
(note 33 31 34 4 NOTE_INSN_DELETED)
(insn 34 33 35 4 (set (reg:SI 8 a8 [orig:50 D.5944 ] [50])
        (sign_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [78])
                    (const_int 182 [0xb6])) [0 LMIC.lastDriftDiff+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 35 {extendhisi2_internal}
     (nil))
(insn 35 34 36 4 (set (reg:SI 8 a8 [orig:52 D.5945 ] [52])
        (mult:SI (reg:SI 8 a8 [orig:50 D.5944 ] [50])
            (reg/v:SI 2 a2 [orig:70 secs ] [70]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 9 {mulsi3}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:70 secs ] [70])
        (nil)))
(insn 36 35 37 4 (set (reg/v:SI 10 a10 [orig:43 err ] [43])
        (ashiftrt:SI (reg:SI 8 a8 [orig:52 D.5945 ] [52])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:52 D.5945 ] [52])
        (nil)))
(debug_insn 37 36 38 4 (var_location:SI err (reg/v:SI 10 a10 [orig:43 err ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:401 -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3] 10 [a10] 11 [a11]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8] 9 [a9]
(code_label 38 37 39 5 3 "" [1 uses])
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 5 (var_location:SI err (reg/v:SI 10 a10 [orig:43 err ] [43])) -1
     (nil))
(debug_insn 41 40 42 5 (var_location:SI rxoff (reg/v:SI 11 a11 [orig:42 rxoff ] [42])) -1
     (nil))
(debug_insn 42 41 43 5 (var_location:QI rxsyms (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:403 -1
     (nil))
(insn 43 42 44 5 (set (reg/f:SI 2 a2 [82])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC0") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(note 44 43 45 5 NOTE_INSN_DELETED)
(insn 45 44 48 5 (set (reg:SI 9 a9 [orig:53 D.5944 ] [53])
        (sign_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [82])
                    (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 35 {extendhisi2_internal}
     (nil))
(insn 48 45 49 5 (set:SI (reg/f:SI 8 a8 [85])
        (plus:SI (reg/f:SI 2 a2 [82])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 49 48 50 5 (set (reg:SI 8 a8 [orig:55 D.5946 ] [55])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [85])
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 34 {zero_extendqisi2}
     (nil))
(insn 50 49 51 5 (set (reg:SI 8 a8 [orig:57 D.5945 ] [57])
        (mult:SI (reg:SI 8 a8 [orig:55 D.5946 ] [55])
            (reg:SI 9 a9 [orig:53 D.5944 ] [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:53 D.5944 ] [53])
        (nil)))
(insn 51 50 52 5 (set (reg/v:SI 8 a8 [orig:58 err ] [58])
        (plus:SI (reg/v:SI 10 a10 [orig:43 err ] [43])
            (reg:SI 8 a8 [orig:57 D.5945 ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:43 err ] [43])
        (nil)))
(debug_insn 52 51 80 5 (var_location:SI err (reg/v:SI 8 a8 [orig:58 err ] [58])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:404 -1
     (nil))
(debug_insn 80 52 54 5 (var_location:SI D#4 (reg/v:SI 3 a3 [orig:72 dr ] [72])) -1
     (nil))
(debug_insn 54 80 55 5 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI index (reg/v:SI 3 a3 [orig:72 dr ] [72])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 -1
     (nil))
(note 56 55 57 5 NOTE_INSN_DELETED)
(insn 57 56 58 5 (set (reg/f:SI 9 a9 [87])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC1") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)
        (nil)))
(insn 58 57 59 5 (set (reg/f:SI 3 a3 [orig:67 D.5949 ] [67])
        (plus:SI (mult:SI (reg/v:SI 3 a3 [orig:72 dr ] [72])
                (const_int 4 [0x4]))
            (reg/f:SI 9 a9 [87]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [87])
        (nil)))
(insn 59 58 60 5 (set (reg:SI 9 a9 [orig:68 D.5948 ] [68])
        (mem:SI (reg/f:SI 3 a3 [orig:67 D.5949 ] [67]) [0 *_34+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem:SI (reg/f:SI 3 a3 [orig:67 D.5949 ] [67]) [0 *_34+0 S4 A32])
        (nil)))
(insn 60 59 63 5 (set (reg:SI 8 a8 [orig:60 D.5945 ] [60])
        (div:SI (reg/v:SI 8 a8 [orig:58 err ] [58])
            (reg:SI 9 a9 [orig:68 D.5948 ] [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:68 D.5948 ] [68])
        (nil)))
(insn 63 60 64 5 (set (reg:SI 8 a8 [90])
        (plus:SI (reg:SI 8 a8 [orig:60 D.5945 ] [60])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 1 {addsi3}
     (nil))
(insn 64 63 65 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [82])
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 8 a8 [90])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:405 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [90])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [82])
            (nil))))
(debug_insn 65 64 66 5 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 -1
     (nil))
(debug_insn 66 65 67 5 (var_location:SI index (debug_expr:SI D#4)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 -1
     (nil))
(insn 67 66 69 5 (set (reg:SI 8 a8 [orig:65 D.5948 ] [65])
        (mem:SI (reg/f:SI 3 a3 [orig:67 D.5949 ] [67]) [0 *_34+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (nil))
(insn 69 67 70 5 (set (reg:SI 2 a2 [92])
        (ashift:SI (reg:SI 8 a8 [orig:65 D.5948 ] [65])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 51 {ashlsi3_internal}
     (nil))
(insn 70 69 72 5 (set (reg:SI 2 a2 [93])
        (minus:SI (reg:SI 8 a8 [orig:65 D.5948 ] [65])
            (reg:SI 2 a2 [92]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:407 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:65 D.5948 ] [65])
        (nil)))
(note 72 70 77 5 NOTE_INSN_DELETED)
(insn 77 72 78 5 (set (reg/i:SI 2 a2)
        (plus:SI (reg/v:SI 11 a11 [orig:42 rxoff ] [42])
            (reg:SI 2 a2 [93]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:408 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 11 a11 [orig:42 rxoff ] [42])
        (nil)))
(insn 78 77 88 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:408 -1
     (nil))
(jump_insn 88 78 87 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:408 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 87 88 83)
(note 83 87 0 NOTE_INSN_DELETED)

;; Function calcBcnRxWindowFromMillis (calcBcnRxWindowFromMillis, funcdef_no=47, decl_uid=3583, cgraph_uid=47, symbol_order=54)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


calcBcnRxWindowFromMillis

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={2d,1u} r1={2d,8u} r2={2d,4u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={15d,17u,1e} r9={6d,10u,1e} r10={5d,11u,3e} r11={7d,4u} r12={2d,1u} r13={2d,1u} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 132{68d,59u,5e} in 45{44 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 1 [sp]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  out 	 1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 11 [a11]
;; lr  out 	 1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

( 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8] 10 [a10] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 108 to worklist
  Adding insn 28 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 52 to worklist
  Adding insn 111 to worklist
  Adding insn 85 to worklist
  Adding insn 75 to worklist
Finished finding needed instructions:
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 61 to worklist
  Adding insn 94 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
processing block 5 lr out =  1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 53 to worklist
processing block 4 lr out =  1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 101 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 36 to worklist
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 27 to worklist
  Adding insn 102 to worklist
  Adding insn 26 to worklist
  Adding insn 18 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
DCE: Deleting insn 65
deleting insn with uid = 65.
starting the processing of deferred insns
ending the processing of deferred insns


calcBcnRxWindowFromMillis

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={2d,1u} r1={2d,8u} r2={2d,4u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={14d,17u} r9={6d,10u,1e} r10={5d,10u,3e} r11={7d,4u} r12={2d,1u} r13={2d,1u} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 129{67d,58u,4e} in 44{43 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 1 [sp]
(note 7 1 108 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 108 7 109 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:412 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 109 108 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 109 4 2 NOTE_INSN_DELETED)
(note 4 2 5 2 NOTE_INSN_DELETED)
(note 5 4 6 2 NOTE_INSN_DELETED)
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 9 6 10 2 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [ ini ])
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:413 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 29)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              4 [39.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9] 10 [a10]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 9 a9 [62])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC2") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:414 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 3 (set (reg:HI 8 a8 [63])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:414 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 13 12 16 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])
        (reg:HI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:414 45 {movhi_internal}
     (nil))
(insn 16 13 18 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32])
        (reg:HI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:415 45 {movhi_internal}
     (nil))
(insn 18 16 20 3 (set:SI (reg/f:SI 9 a9 [67])
        (plus:SI (reg/f:SI 9 a9 [62])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:416 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 20 18 26 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [67])
                (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8])
        (reg:QI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:416 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [63])
        (nil)))
(insn 26 20 102 3 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [67])
                    (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 34 {zero_extendqisi2}
     (nil))
(insn 102 26 27 3 (set (reg:QI 8 a8 [73])
        (const_int 12 [0xc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 12 [0xc])
        (nil)))
(insn 27 102 28 3 (set (reg:SI 8 a8 [75])
        (ior:SI (reg:SI 10 a10 [orig:74 LMIC.bcninfo.flags ] [74])
            (reg:SI 8 a8 [73]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:74 LMIC.bcninfo.flags ] [74])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 10 a10 [orig:74 LMIC.bcninfo.flags ] [74]) 0)
                (const_int 12 [0xc]))
            (nil))))
(insn 28 27 29 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [67])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 8 a8 [75])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:417 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [67])
        (expr_list:REG_DEAD (reg:QI 8 a8 [75])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8] 9 [a9] 10 [a10] 11 [a11]
(code_label 29 28 30 4 5 "" [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) -1
     (nil))
(debug_insn 32 31 33 4 (var_location:SI index (const_int 3 [0x3])) -1
     (nil))
(debug_insn 33 32 36 4 (var_location:SI hsym (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:419 -1
     (nil))
(insn 36 33 42 4 (set (reg:SI 8 a8 [77])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC3") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 62500 [0xf424])
        (nil)))
(insn 42 36 43 4 (set (reg:SI 9 a9 [82])
        (mult:SI (reg/v:SI 2 a2 [orig:58 ms ] [58])
            (reg:SI 8 a8 [77]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 9 {mulsi3}
     (nil))
(insn 43 42 101 4 (set (reg:SI 8 a8 [orig:106 D.5953+4 ] [106])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 2 a2 [orig:58 ms ] [58]))
                    (zero_extend:DI (reg:SI 8 a8 [77])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 8 {umulsi3_highpart}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:58 ms ] [58])
        (nil)))
(insn 101 43 50 4 (set (reg:SI 10 a10 [113])
        (const_int 999 [0x3e7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 999 [0x3e7])
        (nil)))
(insn 50 101 51 4 (set (reg:SI 10 a10 [111])
        (plus:SI (reg:SI 9 a9 [82])
            (reg:SI 10 a10 [113]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 9 a9 [82])
            (const_int 999 [0x3e7]))
        (nil)))
(insn 51 50 52 4 (set (reg:SI 11 a11 [86])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 52 51 88 4 (set (pc)
        (if_then_else (ltu (reg:SI 10 a10 [111])
                (reg:SI 9 a9 [82]))
            (label_ref 54)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [82])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 54)
;;  succ:       6 [50.0%] 
;;              5 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

;; basic block 5, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 11 [a11]
(note 88 52 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 88 54 5 (set (reg:SI 11 a11 [86])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8] 10 [a10] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 54 53 89 6 6 "" [1 uses])
(note 89 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 56 89 106 6 NOTE_INSN_DELETED)
(insn 106 56 107 6 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC5") [flags 0x2]) [0  S4 A64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (nil))
(insn 107 106 94 6 (set (reg:SI 13 a13)
        (mem/u/c:SI (const:SI (plus:SI (symbol_ref/u:SI ("*.LC5") [flags 0x2])
                    (const_int 4 [0x4]))) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (nil))
(insn 94 107 61 6 (set (reg:SI 11 a11 [+4 ])
        (plus:SI (reg:SI 11 a11 [86])
            (reg:SI 8 a8 [orig:106 D.5953+4 ] [106]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:106 D.5953+4 ] [106])
        (nil)))
(call_insn/u 61 94 66 6 (set (reg:DI 10 a10)
        (call (mem:SI (symbol_ref:SI ("__divdi3") [flags 0x41]) [0  S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:DI 12 a12)
        (expr_list:REG_UNUSED (reg:SI 11 a11)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (use (reg:DI 12 a12))
        (expr_list (use (reg:DI 10 a10))
            (nil))))
(insn 66 61 67 6 (set (reg:SI 8 a8 [93])
        (plus:SI (reg:SI 10 a10 [115])
            (const_int 127 [0x7f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (nil))
(insn 67 66 68 6 (set (reg:SI 8 a8 [orig:92 D.5954 ] [92])
        (if_then_else:SI (lt (reg:SI 10 a10 [115])
                (const_int 0 [0]))
            (reg:SI 8 a8 [93])
            (reg:SI 10 a10 [115]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 10 a10 [115])
        (nil)))
(insn 68 67 71 6 (set (reg:SI 8 a8 [94])
        (ashiftrt:SI (reg:SI 8 a8 [orig:92 D.5954 ] [92])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 52 {ashrsi3}
     (nil))
(insn 71 68 72 6 (set (reg:SI 8 a8 [96])
        (plus:SI (reg:SI 8 a8 [94])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (nil))
(insn 72 71 73 6 (set (reg:SI 8 a8 [orig:51 D.5952 ] [51])
        (zero_extend:SI (reg:QI 8 a8 [96]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 34 {zero_extendqisi2}
     (nil))
(insn 73 72 74 6 (set (reg/f:SI 10 a10 [97])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC2") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 74 73 75 6 (set:SI (reg/f:SI 2 a2 [98])
        (plus:SI (reg/f:SI 10 a10 [97])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 75 74 77 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [98])
                (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8])
        (reg:QI 8 a8 [orig:51 D.5952 ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:420 46 {movqi_internal}
     (nil))
(insn 77 75 78 6 (set (reg:SI 11 a11 [orig:52 D.5954 ] [52])
        (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [97])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [97])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (nil)))
(insn 78 77 79 6 (set (reg:SI 9 a9 [100])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC6") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 8000000 [0x7a1200])
        (nil)))
(insn 79 78 80 6 (set (reg:SI 11 a11 [orig:53 D.5954 ] [53])
        (plus:SI (reg:SI 11 a11 [orig:52 D.5954 ] [52])
            (reg:SI 9 a9 [100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [100])
        (nil)))
(insn 80 79 81 6 (set (reg:SI 9 a9 [101])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))
(insn 81 80 82 6 (set (reg:SI 8 a8 [orig:55 D.5954 ] [55])
        (minus:SI (reg:SI 9 a9 [101])
            (reg:SI 8 a8 [orig:51 D.5952 ] [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [101])
        (nil)))
(insn 82 81 83 6 (set (reg:SI 8 a8 [orig:56 D.5954 ] [56])
        (ashift:SI (reg:SI 8 a8 [orig:55 D.5954 ] [55])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 51 {ashlsi3_internal}
     (nil))
(insn 83 82 85 6 (set (reg:SI 8 a8 [orig:57 D.5954 ] [57])
        (plus:SI (reg:SI 11 a11 [orig:53 D.5954 ] [53])
            (reg:SI 8 a8 [orig:56 D.5954 ] [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 11 a11 [orig:53 D.5954 ] [53])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [97])
                    (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])
            (nil))))
(insn 85 83 111 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [97])
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])
        (reg:SI 8 a8 [orig:57 D.5954 ] [57])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 10 a10 [97])
        (expr_list:REG_DEAD (reg:SI 8 a8 [orig:57 D.5954 ] [57])
            (nil))))
(jump_insn 111 85 110 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:421 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 110 111 103)
(note 103 110 0 NOTE_INSN_DELETED)

;; Function rxschedNext (rxschedNext, funcdef_no=49, decl_uid=3593, cgraph_uid=49, symbol_order=56)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


rxschedNext

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={2d,3u} r1={2d,11u} r2={4d,12u,3e} r3={1d,2u} r4={12d,12u} r5={1d} r6={1d} r7={1d} r8={2d,5u} r9={4d,5u} r10={8d,10u,1e} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 127{62d,61u,4e} in 44{43 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 2 6 )->[3]->( 7 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 4 [a4]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 4 [a4] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 9 [a9]

( 4 )->[5]->( 9 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 9 [a9]
;; lr  use 	 1 [sp] 2 [a2] 9 [a9]
;; lr  def 	 4 [a4] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10]

( 5 )->[6]->( 3 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 8 [a8] 10 [a10]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 3 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 4 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 5 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 9 7 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 85 to worklist
  Adding insn 14 to worklist
  Adding insn 20 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 77 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 92 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 7 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 5 to worklist
processing block 8 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 6 to worklist
processing block 9 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 7 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3]
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10]
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 9 [a9]
  Adding insn 19 to worklist
  Adding insn 16 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3]
starting the processing of deferred insns
ending the processing of deferred insns


rxschedNext

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={2d,3u} r1={2d,11u} r2={4d,12u,3e} r3={1d,2u} r4={12d,12u} r5={1d} r6={1d} r7={1d} r8={2d,5u} r9={4d,5u} r10={8d,10u,1e} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 127{62d,61u,4e} in 44{43 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 9 NOTE_INSN_FUNCTION_BEG)
(note 9 4 93 ("again") NOTE_INSN_DELETED_LABEL 8)
;; basic block 2, loop depth 0, count 0, freq 873, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp]
(note 93 9 85 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 85 93 86 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:445 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 86 85 55 2 NOTE_INSN_PROLOGUE_END)
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

;; basic block 3, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              6 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 4 [a4]
(code_label 55 86 11 3 10 "" [1 uses])
(note 11 55 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 3 (set (reg:SI 4 a4 [orig:43 D.5959 ] [43])
        (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 8 [0x8])) [0 rxsched_5(D)->rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:447 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 8 [0x8])) [0 rxsched_5(D)->rxtime+0 S4 A32])
        (nil)))
(insn 13 12 14 3 (set (reg:SI 4 a4 [orig:44 D.5959 ] [44])
        (minus:SI (reg:SI 4 a4 [orig:43 D.5959 ] [43])
            (reg/v:SI 3 a3 [orig:68 cando ] [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:447 4 {subsi3}
     (nil))
(jump_insn 14 13 15 3 (set (pc)
        (if_then_else (ge (reg:SI 4 a4 [orig:44 D.5959 ] [44])
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:447 56 {*btrue}
     (int_list:REG_BR_PROB 300 (nil))
 -> 68)
;;  succ:       7 [3.0%] 
;;              4 [97.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 4, loop depth 0, count 0, freq 9700, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [97.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 4 [a4] 9 [a9]
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/v:SI 9 a9 [orig:45 slot ] [45])
        (zero_extend:SI (mem/j:QI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                    (const_int 2 [0x2])) [0 rxsched_5(D)->slot+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 34 {zero_extendqisi2}
     (nil))
(debug_insn 17 16 18 4 (var_location:QI slot (subreg:QI (reg/v:SI 9 a9 [orig:45 slot ] [45]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 -1
     (nil))
(note 18 17 19 4 NOTE_INSN_DELETED)
(insn 19 18 20 4 (set (reg:SI 4 a4 [orig:69 D.5960 ] [69])
        (sign_extend:SI (reg:QI 9 a9 [orig:45 slot ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 36 {extendqisi2_internal}
     (nil))
(jump_insn 20 19 21 4 (set (pc)
        (if_then_else (lt (reg:SI 4 a4 [orig:69 D.5960 ] [69])
                (const_int 0 [0]))
            (label_ref:SI 72)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:450 56 {*btrue}
     (int_list:REG_BR_PROB 300 (nil))
 -> 72)
;;  succ:       8 [3.0%] 
;;              5 [97.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 9 [a9]

;; basic block 5, loop depth 0, count 0, freq 9409, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [97.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 9 [a9]
;; lr  use 	 1 [sp] 2 [a2] 9 [a9]
;; lr  def 	 4 [a4] 8 [a8] 9 [a9] 10 [a10]
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (set (reg:SI 10 a10 [orig:47 D.5961 ] [47])
        (zero_extend:SI (mem/j:QI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                    (const_int 1 [0x1])) [0 rxsched_5(D)->intvExp+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 34 {zero_extendqisi2}
     (nil))
(insn 23 22 24 5 (set (reg:SI 4 a4 [70])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 24 23 25 5 (set (reg:SI 10 a10 [orig:49 D.5959 ] [49])
        (ashift:SI (reg:SI 4 a4 [70])
            (reg:SI 10 a10 [orig:47 D.5961 ] [47]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [70])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 10 a10 [orig:47 D.5961 ] [47]))
            (nil))))
(insn 25 24 26 5 (set (reg/v:SI 10 a10 [orig:50 intv ] [50])
        (zero_extend:SI (reg:QI 10 a10 [orig:49 D.5959 ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 34 {zero_extendqisi2}
     (nil))
(debug_insn 26 25 27 5 (var_location:QI intv (subreg:QI (reg/v:SI 10 a10 [orig:50 intv ] [50]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:452 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 9 a9 [71])
        (plus:SI (reg/v:SI 9 a9 [orig:45 slot ] [45])
            (reg/v:SI 10 a10 [orig:50 intv ] [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 1 {addsi3}
     (nil))
(insn 28 27 29 5 (set (reg/v:SI 8 a8 [orig:51 slot ] [51])
        (zero_extend:SI (reg:QI 9 a9 [71]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 9 a9 [71])
        (nil)))
(debug_insn 29 28 30 5 (var_location:QI slot (subreg:QI (reg/v:SI 8 a8 [orig:51 slot ] [51]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 -1
     (nil))
(insn 30 29 31 5 (set (mem/j:QI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 2 [0x2])) [0 rxsched_5(D)->slot+0 S1 A16])
        (reg:QI 8 a8 [orig:51 slot ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 46 {movqi_internal}
     (nil))
(note 31 30 32 5 NOTE_INSN_DELETED)
(insn 32 31 33 5 (set (reg:SI 4 a4 [orig:72 D.5960 ] [72])
        (sign_extend:SI (reg:QI 8 a8 [orig:51 slot ] [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 36 {extendqisi2_internal}
     (nil))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (lt (reg:SI 4 a4 [orig:72 D.5960 ] [72])
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:453 56 {*btrue}
     (int_list:REG_BR_PROB 300 (nil))
 -> 76)
;;  succ:       9 [3.0%] 
;;              6 [97.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10]

;; basic block 6, loop depth 0, count 0, freq 9127, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [97.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 8 [a8] 10 [a10]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 37 6 (set (reg:SI 9 a9 [orig:53 D.5959 ] [53])
        (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 4 [0x4])) [0 rxsched_5(D)->rxbase+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:455 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 4 [0x4])) [0 rxsched_5(D)->rxbase+0 S4 A32])
        (nil)))
(insn 37 35 38 6 (set (reg:SI 4 a4 [73])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC7") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 7680000 [0x753000])
        (nil)))
(insn 38 37 39 6 (set (reg:SI 4 a4 [orig:55 D.5959 ] [55])
        (mult:SI (reg/v:SI 8 a8 [orig:51 slot ] [51])
            (reg:SI 4 a4 [73]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 9 {mulsi3}
     (nil))
(insn 39 38 40 6 (set (reg:SI 4 a4 [orig:56 D.5959 ] [56])
        (ashiftrt:SI (reg:SI 4 a4 [orig:55 D.5959 ] [55])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 52 {ashrsi3}
     (nil))
(insn 40 39 41 6 (set (reg:SI 4 a4 [orig:57 D.5959 ] [57])
        (plus:SI (reg:SI 9 a9 [orig:53 D.5959 ] [53])
            (reg:SI 4 a4 [orig:56 D.5959 ] [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:456 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:53 D.5959 ] [53])
        (nil)))
(note 41 40 42 6 NOTE_INSN_DELETED)
(insn 42 41 44 6 (set (reg:SI 10 a10 [74])
        (plus:SI (reg/v:SI 10 a10 [orig:50 intv ] [50])
            (reg/v:SI 8 a8 [orig:51 slot ] [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 8 a8 [orig:51 slot ] [51])
        (nil)))
(insn 44 42 45 6 (set (reg:SI 10 a10 [76])
        (plus:SI (reg:SI 10 a10 [74])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 1 {addsi3}
     (nil))
(note 45 44 46 6 NOTE_INSN_DELETED)
(insn 46 45 47 6 (set (reg:SI 11 a11)
        (zero_extend:SI (mem/j:QI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67]) [0 rxsched_5(D)->dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 34 {zero_extendqisi2}
     (nil))
(insn 47 46 48 6 (set (reg:SI 10 a10)
        (zero_extend:SI (reg:QI 10 a10 [76]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 34 {zero_extendqisi2}
     (nil))
(call_insn 48 47 49 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcRxWindow") [flags 0x3]  <function_decl 0x100b66798 calcRxWindow>) [0 calcRxWindow S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 49 48 50 6 NOTE_INSN_DELETED)
(insn 50 49 51 6 (set (reg:SI 10 a10 [orig:64 D.5959 ] [64])
        (minus:SI (reg:SI 4 a4 [orig:57 D.5959 ] [57])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:457 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:57 D.5959 ] [57])
        (expr_list:REG_EQUIV (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                    (const_int 8 [0x8])) [0 rxsched_5(D)->rxtime+0 S4 A32])
            (nil))))
(insn 51 50 52 6 (set (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 8 [0x8])) [0 rxsched_5(D)->rxtime+0 S4 A32])
        (reg:SI 10 a10 [orig:64 D.5959 ] [64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:455 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:64 D.5959 ] [64])
        (nil)))
(insn 52 51 53 6 (set (reg/f:SI 4 a4 [78])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC8") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:458 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 53 52 54 6 (set (reg:SI 4 a4 [orig:65 D.5961 ] [65])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [78])
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:458 34 {zero_extendqisi2}
     (nil))
(insn 54 53 77 6 (set (mem/j:QI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 3 [0x3])) [0 rxsched_5(D)->rxsyms+0 S1 A8])
        (reg:QI 4 a4 [orig:65 D.5961 ] [65])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:458 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [orig:65 D.5961 ] [65])
        (nil)))
(jump_insn 77 54 78 6 (set (pc)
        (label_ref 55)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:459 78 {jump}
     (nil)
 -> 55)
;;  succ:       3 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

(barrier 78 77 68)
;; basic block 7, loop depth 0, count 0, freq 300, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [3.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 68 78 67 7 11 "" [1 uses])
(note 67 68 5 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 5 67 87 7 (set (reg:SI 2 a2 [orig:42 D.5958 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:448 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 87 5 88 7 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 88 87 80 7 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 80 88 72)
;; basic block 8, loop depth 0, count 0, freq 291, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [3.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 72 80 71 8 12 "" [1 uses])
(note 71 72 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 71 89 8 (set (reg:SI 2 a2 [orig:42 D.5958 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:451 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 89 6 90 8 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 90 89 82 8 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 82 90 76)
;; basic block 9, loop depth 0, count 0, freq 282, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [3.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 76 82 75 9 13 "" [1 uses])
(note 75 76 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 75 65 9 (set (reg:SI 2 a2 [orig:42 D.5958 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:454 44 {movsi_internal}
     (nil))
(insn 65 7 92 9 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:460 -1
     (nil))
(jump_insn 92 65 91 9 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:460 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 91 92 83)
(note 83 91 0 NOTE_INSN_DELETED)

;; Function setDrJoin (setDrJoin, funcdef_no=52, decl_uid=3609, cgraph_uid=52, symbol_order=59)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setDrJoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(3){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 10 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 3 [a3]
  Adding insn 9 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setDrJoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3]
;; lr  def 	 1 [sp] 8 [a8]
(note 7 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 15 7 16 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:484 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 16 15 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 16 5 2 NOTE_INSN_DELETED)
(note 5 4 6 2 NOTE_INSN_DELETED)
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:SI 8 a8 [46])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC9") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:491 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 18 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [46])
                (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32])
        (reg:QI 3 a3 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:491 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [46])
        (nil)))
(jump_insn 18 10 17 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:491 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 3 [a3]

(barrier 17 18 13)
(note 13 17 0 NOTE_INSN_DELETED)

;; Function setDrTxpow (setDrTxpow, funcdef_no=53, decl_uid=3614, cgraph_uid=53, symbol_order=60)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 3[a3] 4[a4] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,7u} r2={1d} r3={2d,4u} r4={4d,6u} r5={1d} r6={1d} r7={1d} r8={3d,5u} r9={3d,3u} 
;;    total ref usage 45{19d,26u,0e} in 17{17 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 1 [sp] 4 [a4] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 4 [a4]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 3 [a3] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 38 to worklist
  Adding insn 17 to worklist
  Adding insn 22 to worklist
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 41 to worklist
Finished finding needed instructions:
processing block 6 lr out =  1 [sp] 3 [a3] 4 [a4]
processing block 5 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4]
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 3 [a3]
  Adding insn 16 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 3[a3] 4[a4] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,7u} r2={1d} r3={2d,4u} r4={4d,6u} r5={1d} r6={1d} r7={1d} r8={3d,5u} r9={3d,3u} 
;;    total ref usage 45{19d,26u,0e} in 17{17 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 1 [sp] 4 [a4] 8 [a8] 9 [a9]
(note 9 1 38 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 38 9 39 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:496 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 39 38 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 39 6 2 NOTE_INSN_DELETED)
(note 6 4 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg/v:SI 4 a4 [orig:49 pow ] [49])
        (zero_extend:SI (reg:QI 4 a4 [ pow ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:496 34 {zero_extendqisi2}
     (nil))
(note 8 7 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 8 13 2 (set (reg:SI 9 a9 [orig:52 pow ] [52])
        (sign_extend:SI (reg:QI 4 a4 [orig:49 pow ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:504 36 {extendqisi2_internal}
     (nil))
(insn 13 12 14 2 (set (reg:SI 8 a8 [53])
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:504 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -128 [0xffffffffffffff80])
        (nil)))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [orig:52 pow ] [52])
                (reg:SI 8 a8 [53]))
            (label_ref 18)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:504 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:52 pow ] [52])
        (expr_list:REG_DEAD (reg:SI 8 a8 [53])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 18)
;;  succ:       3 [72.0%]  (FALLTHRU)
;;              4 [28.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

;; basic block 3, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [72.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 8 [a8]
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:SI 8 a8 [54])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC10") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:505 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 17 16 18 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [54])
                (const_int 175 [0xaf])) [0 LMIC.adrTxPow+0 S1 A8])
        (reg:QI 4 a4 [orig:49 pow ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:505 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [54])
        (expr_list:REG_DEAD (reg:QI 4 a4 [orig:49 pow ] [49])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [28.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 4 [a4]
(code_label 18 17 19 4 16 "" [1 uses])
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg/f:SI 4 a4 [55])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC10") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:506 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 21 20 22 4 (set (reg:SI 4 a4 [orig:42 D.5964 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [55])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:506 34 {zero_extendqisi2}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (eq (reg:SI 4 a4 [orig:42 D.5964 ] [42])
                (reg/v:SI 3 a3 [orig:47 dr ] [47]))
            (label_ref:SI 34)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:506 56 {*btrue}
     (int_list:REG_BR_PROB 1991 (nil))
 -> 34)
;;  succ:       5 [80.1%]  (FALLTHRU)
;;              6 [19.9%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

;; basic block 5, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.1%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 3 [a3] 8 [a8] 9 [a9]
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg/f:SI 8 a8 [56])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC10") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:507 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 28 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [56])
                (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32])
        (reg:QI 3 a3 [orig:47 dr ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:507 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [orig:47 dr ] [47])
        (nil)))
(insn 28 25 29 5 (set (reg:SI 3 a3)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [56])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 33 {zero_extendhisi2}
     (nil))
(insn 29 28 30 5 (set (reg:SI 9 a9 [61])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC11") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 2048 [0x800])
        (nil)))
(insn 30 29 31 5 (set (reg:SI 9 a9 [60])
        (ior:SI (reg:SI 3 a3 [orig:59 LMIC.opmode ] [59])
            (reg:SI 9 a9 [61]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 31 {iorsi3}
     (nil))
(insn 31 30 34 5 (set (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [56])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 9 a9 [60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:509 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 9 a9 [60])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [56])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [19.9%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 34 31 35 6 15 "" [1 uses])
(note 35 34 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 41 35 40 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

(barrier 40 41 36)
(note 36 40 0 NOTE_INSN_DELETED)

;; Function mapChannels (mapChannels, funcdef_no=61, decl_uid=3654, cgraph_uid=61, symbol_order=69)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 17 count 18 (  1.4)


mapChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,3u} r1={2d,13u} r2={13d,13u,2e} r3={2d,9u,1e} r4={3d,4u} r5={1d} r6={1d} r7={1d} r8={6d,13u} r9={7d,10u,1e} r10={1d,1e} 
;;    total ref usage 108{38d,65u,5e} in 48{48 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 11 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 4 [a4] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]

( 2 )->[3]->( 12 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]

( 3 )->[4]->( 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 9 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 8 [a8]
;; lr  def 	 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 5 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 8 4 )->[9]->( 5 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 9 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 2 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 3 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 12 10 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 106 to worklist
  Adding insn 32 to worklist
  Adding insn 94 to worklist
  Adding insn 40 to worklist
  Adding insn 47 to worklist
  Adding insn 73 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 76 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 113 to worklist
  Adding insn 84 to worklist
Finished finding needed instructions:
processing block 11 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 10 to worklist
processing block 12 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 8 to worklist
processing block 8 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 7 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 58 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 100 to worklist
  Adding insn 43 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
processing block 10 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 9 to worklist
  Adding insn 75 to worklist
processing block 9 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 72 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 7 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 15 to worklist
  Adding insn 104 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
DCE: Deleting insn 37
deleting insn with uid = 37.
DCE: Deleting insn 105
deleting insn with uid = 105.
starting the processing of deferred insns
ending the processing of deferred insns


mapChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,3u} r1={2d,13u} r2={12d,13u} r3={2d,9u,1e} r4={3d,3u} r5={1d} r6={1d} r7={1d} r8={6d,12u} r9={7d,10u,1e} 
;;    total ref usage 101{36d,63u,2e} in 46{46 regular + 0 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 1580, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 4 [a4] 8 [a8] 9 [a9]
(note 11 1 106 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 106 11 107 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:615 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 107 106 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 107 4 2 NOTE_INSN_DELETED)
(note 4 2 6 2 NOTE_INSN_DELETED)
(note 6 4 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 6 14 2 (set (reg:SI 8 a8 [69])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 14 13 104 2 (set (reg:SI 9 a9 [70])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 104 14 15 2 (set (reg:SI 4 a4)
        (reg:SI 9 a9 [70])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (nil))
(insn 15 104 17 2 (set (reg:SI 4 a4)
        (if_then_else:SI (ne (reg/v:SI 2 a2 [orig:63 chpage ] [63])
                (const_int 0 [0]))
            (reg:SI 8 a8 [69])
            (reg:SI 4 a4))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:63 chpage ] [63])
        (nil)))
(note 17 15 20 2 NOTE_INSN_DELETED)
(insn 20 17 22 2 (set (reg:SI 8 a8 [72])
        (if_then_else:SI (eq (reg/v:SI 3 a3 [orig:65 chmap ] [65])
                (const_int 0 [0]))
            (reg:SI 8 a8 [69])
            (reg:SI 9 a9 [70]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 67 {movsicc_internal0}
     (expr_list:REG_EQUAL (eq:SI (reg/v:SI 3 a3 [orig:65 chmap ] [65])
            (const_int 0 [0]))
        (nil)))
(note 22 20 23 2 NOTE_INSN_DELETED)
(note 23 22 24 2 NOTE_INSN_DELETED)
(insn 24 23 25 2 (set (reg:SI 2 a2 [orig:46 D.5970 ] [46])
        (ior:SI (reg:SI 8 a8 [72])
            (reg:SI 4 a4 [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [72])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:46 D.5970 ] [46])
                (reg:SI 9 a9))
            (label_ref:SI 89)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:46 D.5970 ] [46])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 89)
;;  succ:       11 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]

;; basic block 3, loop depth 0, count 0, freq 964, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 8 [a8]
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg/f:SI 2 a2 [76])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC12") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 28 27 29 3 (set (reg:SI 2 a2 [orig:48 D.5972 ] [48])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [76])
                    (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 33 {zero_extendhisi2}
     (nil))
(insn 29 28 30 3 (set (reg:SI 8 a8 [77])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 30 29 31 3 (set (reg:SI 2 a2 [orig:50 D.5971 ] [50])
        (xor:SI (reg:SI 8 a8 [77])
            (reg:SI 2 a2 [orig:48 D.5972 ] [48]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [77])
        (nil)))
(note 31 30 32 3 NOTE_INSN_DELETED)
(jump_insn 32 31 35 3 (set (pc)
        (if_then_else (ne (and:SI (reg/v:SI 3 a3 [orig:65 chmap ] [65])
                    (reg:SI 2 a2 [orig:50 D.5971 ] [50]))
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:617 62 {*masktrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:50 D.5971 ] [50])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 93)
;;  succ:       12 [39.0%] 
;;              4 [61.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]

;; basic block 4, loop depth 0, count 0, freq 588, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 9 [a9]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
(note 35 32 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 7 35 94 4 (set (reg/v:SI 8 a8 [orig:42 chnl ] [42])
        (reg:SI 9 a9 [70])) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 9 a9 [70])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 94 7 95 4 (set (pc)
        (label_ref 66)) 78 {jump}
     (nil)
 -> 66)
;;  succ:       9 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

(barrier 95 94 70)
;; basic block 5, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [94.1%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 8 [a8]
;; lr  def 	 10 [a10]
(code_label 70 95 36 5 22 "" [1 uses])
(note 36 70 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 38 36 39 5 NOTE_INSN_DELETED)
(note 39 38 40 5 NOTE_INSN_DELETED)
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg/v:SI 3 a3 [orig:65 chmap ] [65])
                    (const_int 1 [0x1])
                    (reg/v:SI 8 a8 [orig:42 chnl ] [42]))
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 60)
;;  succ:       6 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 6, loop depth 0, count 0, freq 4706, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 9 [a9]
(note 41 40 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 43 41 44 6 (set (reg:SI 9 a9 [80])
        (plus:SI (reg/v:SI 8 a8 [orig:42 chnl ] [42])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 1 {addsi3}
     (nil))
(note 44 43 100 6 NOTE_INSN_DELETED)
(insn 100 44 45 6 (set (reg/f:SI 2 a2 [79])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC12") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 45 100 46 6 (set (reg/f:SI 9 a9 [82])
        (plus:SI (mult:SI (reg:SI 9 a9 [80])
                (const_int 4 [0x4]))
            (reg/f:SI 2 a2 [79]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [79])
        (nil)))
(insn 46 45 47 6 (set (reg:SI 2 a2 [orig:56 D.5973 ] [56])
        (mem/j:SI (reg/f:SI 9 a9 [82]) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [82])
        (nil)))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:56 D.5973 ] [56])
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:620 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:56 D.5973 ] [56])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 60)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 7, loop depth 0, count 0, freq 2353, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3] 9 [a9]
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 7 (set (reg:SI 9 a9 [83])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 50 49 52 7 (set (reg:SI 9 a9 [orig:57 D.5971 ] [57])
        (ashift:SI (reg:SI 9 a9 [83])
            (reg:SI 8 a8 [orig:53 D.5971 ] [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:53 D.5971 ] [53])
        (nil)))
(insn 52 50 53 7 (set (reg:SI 2 a2 [86])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 53 52 56 7 (set (reg:SI 9 a9 [85])
        (xor:SI (reg:SI 2 a2 [86])
            (reg:SI 9 a9 [orig:57 D.5971 ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [86])
        (expr_list:REG_EQUAL (not:SI (reg:SI 9 a9 [orig:57 D.5971 ] [57]))
            (nil))))
(note 56 53 57 7 NOTE_INSN_DELETED)
(note 57 56 58 7 NOTE_INSN_DELETED)
(insn 58 57 59 7 (set (reg/v:SI 3 a3 [orig:65 chmap ] [65])
        (and:SI (reg:SI 9 a9 [85])
            (reg/v:SI 3 a3 [orig:65 chmap ] [65]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [85])
        (nil)))
(debug_insn 59 58 60 7 (var_location:HI chmap (subreg:HI (reg/v:SI 3 a3 [orig:65 chmap ] [65]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:621 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 8, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;;              6 [50.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 8 [a8]
(code_label 60 59 61 8 21 "" [2 uses])
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (var_location:HI chmap (subreg:HI (reg/v:SI 3 a3 [orig:65 chmap ] [65]) 0)) -1
     (nil))
(insn 63 62 64 8 (set (reg:SI 8 a8 [90])
        (plus:SI (reg/v:SI 8 a8 [orig:42 chnl ] [42])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 1 {addsi3}
     (nil))
(insn 64 63 65 8 (set (reg/v:SI 8 a8 [orig:42 chnl ] [42])
        (zero_extend:SI (reg:QI 8 a8 [90]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 34 {zero_extendqisi2}
     (nil))
(debug_insn 65 64 66 8 (var_location:QI chnl (subreg:QI (reg/v:SI 8 a8 [orig:42 chnl ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 -1
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;;              4 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 9 [a9]
(code_label 66 65 67 9 20 "" [1 uses])
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 9 (var_location:QI chnl (subreg:QI (reg/v:SI 8 a8 [orig:42 chnl ] [42]) 0)) -1
     (nil))
(debug_insn 69 68 72 9 (var_location:HI chmap (subreg:HI (reg/v:SI 3 a3 [orig:65 chmap ] [65]) 0)) -1
     (nil))
(insn 72 69 73 9 (set (reg:SI 9 a9 [92])
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(jump_insn 73 72 74 9 (set (pc)
        (if_then_else (geu (reg:SI 9 a9 [92])
                (reg/v:SI 8 a8 [orig:42 chnl ] [42]))
            (label_ref 70)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:619 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [92])
        (int_list:REG_BR_PROB 9412 (nil)))
 -> 70)
;;  succ:       5 [94.1%] 
;;              10 [5.9%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 10, loop depth 0, count 0, freq 588, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [5.9%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3]
;; lr  def 	 2 [a2]
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 10 (set (reg/f:SI 2 a2 [93])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC12") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:623 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 76 75 9 10 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [93])
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (reg:HI 3 a3 [orig:65 chmap ] [65])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:623 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [93])
        (nil)))
(insn 9 76 108 10 (set (reg:SI 2 a2 [orig:43 D.5969 ] [43])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:624 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 108 9 109 10 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 109 108 97 10 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:624 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 97 109 89)
;; basic block 11, loop depth 0, count 0, freq 616, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 89 97 88 11 23 "" [1 uses])
(note 88 89 10 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 10 88 110 11 (set (reg:SI 2 a2 [orig:43 D.5969 ] [43])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:618 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 110 10 111 11 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 111 110 99 11 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 99 111 93)
;; basic block 12, loop depth 0, count 0, freq 376, maybe hot
;;  prev block 11, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [39.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 93 99 92 12 24 "" [1 uses])
(note 92 93 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 92 84 12 (set (reg:SI 2 a2 [orig:43 D.5969 ] [43])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:618 44 {movsi_internal}
     (nil))
(insn 84 8 113 12 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:625 -1
     (nil))
(jump_insn 113 84 112 12 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:625 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 112 113 102)
(note 102 112 0 NOTE_INSN_DELETED)

;; Function setBcnRxParams (setBcnRxParams, funcdef_no=64, decl_uid=3683, cgraph_uid=64, symbol_order=72)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setBcnRxParams

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,7u} r9={1d,4u,1e} r10={2d,2u,1e} 
;;    total ref usage 40{19d,19u,2e} in 25{25 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 33 to worklist
  Adding insn 20 to worklist
  Adding insn 8 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 38 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setBcnRxParams

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,7u} r9={1d,4u,1e} r10={2d,2u,1e} 
;;    total ref usage 40{19d,19u,2e} in 25{25 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10]
(note 3 1 39 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 39 3 40 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:683 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 40 39 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 40 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 9 a9 [46])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC13") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set:SI (reg/f:SI 8 a8 [47])
        (plus:SI (reg/f:SI 9 a9 [46])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 7 6 8 2 (set (reg:QI 10 a10 [48])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 8 7 11 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [47])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 10 a10 [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:684 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [48])
        (nil)))
(insn 11 8 13 2 (set (reg:SI 8 a8 [orig:42 D.5977 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [47])
                    (const_int 140 [0x8c])) [0 LMIC.bcnChnl+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 34 {zero_extendqisi2}
     (nil))
(insn 13 11 14 2 (set (reg:SI 8 a8 [52])
        (plus:SI (reg:SI 8 a8 [orig:42 D.5977 ] [42])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 1 {addsi3}
     (nil))
(note 14 13 15 2 NOTE_INSN_DELETED)
(insn 15 14 16 2 (set (reg/f:SI 8 a8 [54])
        (plus:SI (mult:SI (reg:SI 8 a8 [52])
                (const_int 4 [0x4]))
            (reg/f:SI 9 a9 [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 2 {*addx}
     (nil))
(insn 16 15 17 2 (set (reg:SI 10 a10 [orig:44 D.5979 ] [44])
        (mem/j:SI (reg/f:SI 8 a8 [54]) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [54])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 8 a8 [55])
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))
(insn 18 17 20 2 (set (reg:SI 8 a8 [orig:45 D.5979 ] [45])
        (and:SI (reg:SI 10 a10 [orig:44 D.5979 ] [44])
            (reg:SI 8 a8 [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:44 D.5979 ] [44])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 9 a9 [46])
                    (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
            (expr_list:REG_EQUAL (and:SI (reg:SI 10 a10 [orig:44 D.5979 ] [44])
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 20 18 21 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 9 a9 [46])
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 8 a8 [orig:45 D.5979 ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:45 D.5979 ] [45])
        (nil)))
(debug_insn 21 20 22 2 (var_location:QI dr (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:685 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:QI dr (const_int 3 [0x3])) -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI index (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:HI params (const_int 3 [0x3])) -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(debug_insn 27 26 28 2 (var_location:HI params (const_int 131 [0x83])) -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(debug_insn 29 28 30 2 (var_location:HI params (const_int 131 [0x83])) -1
     (nil))
(debug_insn 30 29 38 2 (var_location:SI ih (const_int 17 [0x11])) -1
     (nil))
(insn 38 30 33 2 (set (reg:SI 2 a2)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC14") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:686 44 {movsi_internal}
     (nil))
(insn 33 38 42 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [46])
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (reg:HI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:686 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [46])
        (nil)))
(jump_insn 42 33 41 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:686 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 41 42 36)
(note 36 41 0 NOTE_INSN_DELETED)

;; Function stateJustJoined (stateJustJoined, funcdef_no=70, decl_uid=3703, cgraph_uid=70, symbol_order=78)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


stateJustJoined

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,17u} r9={1d,13u} r10={1d,7u} r11={2d,2u} 
;;    total ref usage 59{16d,43u,0e} in 28{28 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 82 to worklist
  Adding insn 74 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 79 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 73 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 55 to worklist
  Adding insn 15 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


stateJustJoined

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,17u} r9={1d,13u} r10={1d,7u} r11={2d,2u} 
;;    total ref usage 59{16d,43u,0e} in 28{28 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
(note 3 1 79 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 79 3 80 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:961 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 80 79 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 80 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 10 a10 [42])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC15") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set (reg:SI 8 a8 [43])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 7 6 10 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [42])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (reg:SI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (nil))
(insn 10 7 13 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [42])
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])
        (reg:SI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:962 44 {movsi_internal}
     (nil))
(insn 13 10 15 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 10 a10 [42])
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:963 46 {movqi_internal}
     (nil))
(insn 15 13 17 2 (set:SI (reg/f:SI 9 a9 [49])
        (plus:SI (reg/f:SI 10 a10 [42])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 17 15 21 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 21 17 25 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 25 21 29 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 29 25 33 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:964 46 {movqi_internal}
     (nil))
(insn 33 29 37 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:966 46 {movqi_internal}
     (nil))
(insn 37 33 41 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:969 46 {movqi_internal}
     (nil))
(insn 41 37 45 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 44 [0x2c])) [0 LMIC.moreData+0 S1 A32])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:971 46 {movqi_internal}
     (nil))
(insn 45 41 49 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:973 46 {movqi_internal}
     (nil))
(insn 49 45 52 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:976 46 {movqi_internal}
     (nil))
(insn 52 49 55 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 10 a10 [42])
                (const_int 174 [0xae])) [0 LMIC.upRepeat+0 S1 A16])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:978 46 {movqi_internal}
     (nil))
(insn 55 52 56 2 (set (reg:QI 11 a11 [79])
        (const_int -12 [0xfffffffffffffff4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:979 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -12 [0xfffffffffffffff4])
        (nil)))
(insn 56 55 60 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 11 a11 [79])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:979 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 11 a11 [79])
        (nil)))
(insn 60 56 62 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (reg:QI 8 a8 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:980 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [43])
        (nil)))
(insn 62 60 63 2 (set (reg:SI 8 a8 [84])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC16") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:981 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 869525000 [0x33d3e608])
        (nil)))
(insn 63 62 66 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [42])
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])
        (reg:SI 8 a8 [84])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:981 44 {movsi_internal}
     (nil))
(insn 66 63 67 2 (set (reg:QI 11 a11 [87])
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:983 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 67 66 70 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 140 [0x8c])) [0 LMIC.bcnChnl+0 S1 A32])
        (reg:QI 11 a11 [87])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:983 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 11 a11 [87])
        (nil)))
(insn 70 67 73 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 10 a10 [42])
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])
        (reg:SI 8 a8 [84])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:986 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 10 a10 [42])
        (expr_list:REG_DEAD (reg:SI 8 a8 [84])
            (nil))))
(insn 73 70 74 2 (set (reg:QI 8 a8 [92])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:987 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 74 73 82 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32])
        (reg:QI 8 a8 [92])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:987 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [49])
        (expr_list:REG_DEAD (reg:QI 8 a8 [92])
            (nil))))
(jump_insn 82 74 81 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:987 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 81 82 77)
(note 77 81 0 NOTE_INSN_DELETED)

;; Function rndDelay (rndDelay, funcdef_no=50, decl_uid=3599, cgraph_uid=50, symbol_order=57)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


rndDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10]
;;  ref usage 	r0={3d,1u} r1={2d,9u} r2={8d,12u} r3={5d,10u,1e} r4={2d,3u} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d} r10={7d,8u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 127{81d,45u,1e} in 31{29 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp] 3 [a3] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  def 	 2 [a2] 3 [a3] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 59 to worklist
  Adding insn 39 to worklist
  Adding insn 62 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10]
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 10 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


rndDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10]
;;  ref usage 	r0={3d,1u} r1={2d,9u} r2={8d,12u} r3={5d,10u,1e} r4={2d,3u} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d} r10={7d,8u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 127{81d,45u,1e} in 31{29 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 5 1 59 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 59 5 60 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:464 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 60 59 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 60 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 4 a4 [orig:57 secSpan ] [57])
        (reg:SI 2 a2 [ secSpan ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:464 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ secSpan ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 82 {call_value_internal}
     (nil)
    (nil))
(note 8 7 10 2 NOTE_INSN_DELETED)
(insn 10 8 11 2 (set (reg:SI 3 a3 [orig:45 D.5981 ] [45])
        (ashift:SI (reg:SI 10 a10)
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(call_insn 11 10 12 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 82 {call_value_internal}
     (nil)
    (nil))
(note 12 11 16 2 NOTE_INSN_DELETED)
(insn 16 12 17 2 (set (reg:SI 10 a10 [63])
        (ior:SI (reg:SI 3 a3 [orig:45 D.5981 ] [45])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:45 D.5981 ] [45])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 10 a10 [orig:49 D.5982 ] [49])
        (sign_extend:SI (reg:HI 10 a10 [63]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 35 {extendhisi2_internal}
     (nil))
(insn 18 17 19 2 (set (reg/v:SI 3 a3 [orig:50 r ] [50])
        (zero_extend:SI (reg:HI 10 a10 [orig:49 D.5982 ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 33 {zero_extendhisi2}
     (nil))
(debug_insn 19 18 20 2 (var_location:HI r (subreg:HI (reg/v:SI 3 a3 [orig:50 r ] [50]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:465 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 2 a2 [orig:42 delay ] [42])
        (reg/v:SI 3 a3 [orig:50 r ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:466 44 {movsi_internal}
     (nil))
(debug_insn 21 20 22 2 (var_location:SI delay (reg/v:SI 3 a3 [orig:50 r ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:466 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 8 a8 [64])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC17") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:467 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 62500 [0xf424])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ge (reg:SI 8 a8 [64])
                (reg/v:SI 3 a3 [orig:50 r ] [50]))
            (label_ref 36)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:467 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 36)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              4 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp] 3 [a3] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3]
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 27 3 (set (reg:SI 2 a2 [67])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC18") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1125899907 [0x431bde83])
        (nil)))
(insn 27 25 29 3 (set (reg:SI 2 a2 [orig:77+4 ] [77])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 3 a3 [orig:50 r ] [50]))
                    (zero_extend:DI (reg:SI 2 a2 [67])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 8 {umulsi3_highpart}
     (nil))
(insn 29 27 31 3 (set (reg:SI 2 a2 [65])
        (lshiftrt:SI (reg:SI 2 a2 [orig:77+4 ] [77])
            (const_int 14 [0xe]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 53 {lshrsi3}
     (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 3 a3 [orig:50 r ] [50])
            (const_int 62500 [0xf424]))
        (nil)))
(insn 31 29 32 3 (set (reg:SI 2 a2 [69])
        (mult:SI (reg:SI 2 a2 [65])
            (reg:SI 8 a8 [70]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [70])
        (nil)))
(insn 32 31 33 3 (set (reg:SI 3 a3 [71])
        (minus:SI (reg/v:SI 3 a3 [orig:50 r ] [50])
            (reg:SI 2 a2 [69]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [69])
        (nil)))
(insn 33 32 35 3 (set (reg/v:SI 2 a2 [orig:42 delay ] [42])
        (zero_extend:SI (reg:HI 3 a3 [71]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 33 {zero_extendhisi2}
     (nil))
(debug_insn 35 33 36 3 (var_location:SI delay (reg/v:SI 2 a2 [orig:42 delay ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:468 -1
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	
(code_label 36 35 37 4 28 "" [1 uses])
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (var_location:SI delay (reg/v:SI 2 a2 [orig:42 delay ] [42])) -1
     (nil))
(jump_insn 39 38 40 4 (set (pc)
        (if_then_else (eq (reg/v:SI 4 a4 [orig:57 secSpan ] [57])
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:469 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 48)
;;  succ:       5 [61.0%]  (FALLTHRU)
;;              6 [39.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]

;; basic block 5, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [61.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  def 	 2 [a2] 3 [a3] 10 [a10]
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 5 (set (reg:SI 10 a10 [orig:52 D.5980 ] [52])
        (zero_extend:SI (reg:QI 10 a10 [orig:49 D.5982 ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 34 {zero_extendqisi2}
     (nil))
(note 42 41 43 5 NOTE_INSN_DELETED)
(insn 43 42 44 5 (set (reg:SI 10 a10 [orig:54 D.5981 ] [54])
        (umod:SI (reg:SI 10 a10 [orig:52 D.5980 ] [52])
            (reg/v:SI 4 a4 [orig:57 secSpan ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 20 {umodsi3}
     (nil))
(insn 44 43 45 5 (set (reg:SI 3 a3 [74])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC17") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 62500 [0xf424])
        (nil)))
(insn 45 44 46 5 (set (reg:SI 10 a10 [orig:55 D.5981 ] [55])
        (mult:SI (reg:SI 10 a10 [orig:54 D.5981 ] [54])
            (reg:SI 3 a3 [74]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 9 {mulsi3}
     (nil))
(insn 46 45 47 5 (set (reg/v:SI 2 a2 [orig:42 delay ] [42])
        (plus:SI (reg/v:SI 2 a2 [orig:42 delay ] [42])
            (reg:SI 10 a10 [orig:55 D.5981 ] [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:55 D.5981 ] [55])
        (nil)))
(debug_insn 47 46 48 5 (var_location:SI delay (reg/v:SI 2 a2 [orig:42 delay ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:470 -1
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [39.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
(code_label 48 47 49 6 29 "" [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 56 6 (var_location:SI delay (reg/v:SI 2 a2 [orig:42 delay ] [42])) -1
     (nil))
(insn 56 50 62 6 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:472 -1
     (nil))
(jump_insn 62 56 61 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:472 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 61 62 58)
(note 58 61 0 NOTE_INSN_DELETED)

;; Function txDelay (txDelay, funcdef_no=51, decl_uid=3605, cgraph_uid=51, symbol_order=58)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


txDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,7u} r2={7d,10u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d,1u,1e} r10={3d,5u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 76{47d,28u,1e} in 19{18 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 10 [a10]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10]

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 9 to worklist
  Adding insn 38 to worklist
  Adding insn 20 to worklist
  Adding insn 30 to worklist
  Adding insn 24 to worklist
  Adding insn 41 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3]
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3]
  Adding insn 29 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 23 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10]
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 10 [a10]
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


txDelay

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,7u} r2={7d,10u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d,1u,1e} r10={3d,5u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 76{47d,28u,1e} in 19{18 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 6 1 38 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 38 6 39 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:475 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 39 38 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 39 4 2 NOTE_INSN_DELETED)
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 10 a10)
        (reg:SI 3 a3 [ secSpan ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 44 {movsi_internal}
     (nil))
(call_insn 9 8 10 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rndDelay") [flags 0x3]  <function_decl 0x100b66ca8 rndDelay>) [0 rndDelay S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 10 9 11 2 NOTE_INSN_DELETED)
(insn 11 10 12 2 (set (reg/v:SI 10 a10 [orig:44 reftime ] [44])
        (plus:SI (reg:SI 10 a10)
            (reg/v:SI 2 a2 [orig:50 reftime ] [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:50 reftime ] [50])
        (nil)))
(debug_insn 12 11 13 2 (var_location:SI reftime (reg/v:SI 10 a10 [orig:44 reftime ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:476 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 2 a2 [53])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC19") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 2 a2 [orig:45 D.5986 ] [45])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [53])
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 34 {zero_extendqisi2}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:SI 2 a2 [orig:45 D.5986 ] [45])
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:45 D.5986 ] [45])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 21)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 10 [a10]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2]
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg/f:SI 2 a2 [54])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC19") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 3 (set (reg:SI 2 a2 [orig:46 D.5985 ] [46])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [54])
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 44 {movsi_internal}
     (nil))
(insn 19 18 20 3 (set (reg:SI 2 a2 [orig:47 D.5985 ] [47])
        (minus:SI (reg/v:SI 10 a10 [orig:44 reftime ] [44])
            (reg:SI 2 a2 [orig:46 D.5985 ] [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 4 {subsi3}
     (nil))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (ge (reg:SI 2 a2 [orig:47 D.5985 ] [47])
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 33))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:477 57 {*bfalse}
     (int_list:REG_BR_PROB 1912 (nil))
 -> 33)
;;  succ:       4 [80.9%]  (FALLTHRU)
;;              5 [19.1%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10]

;; basic block 4, loop depth 0, count 0, freq 9044, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [80.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9]
(code_label 21 20 22 4 31 "" [1 uses])
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg/f:SI 2 a2 [55])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC19") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:478 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 24 23 28 4 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [55])
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])
        (reg/v:SI 10 a10 [orig:44 reftime ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:478 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:44 reftime ] [44])
        (nil)))
(insn 28 24 35 4 (set (reg:SI 9 a9)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [55])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 33 {zero_extendhisi2}
     (nil))
(insn 35 28 29 4 (set (reg:HI 8 a8 [58])
        (const_int 256 [0x100])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 256 [0x100])
        (nil)))
(insn 29 35 30 4 (set (reg:SI 8 a8 [60])
        (ior:SI (reg:SI 9 a9 [orig:59 LMIC.opmode ] [59])
            (reg:SI 8 a8 [58]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:59 LMIC.opmode ] [59])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 9 a9 [orig:59 LMIC.opmode ] [59]) 0)
                (const_int 256 [0x100]))
            (nil))))
(insn 30 29 33 4 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [55])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:479 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [60])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [19.1%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 33 30 34 5 30 "" [1 uses])
(note 34 33 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 41 34 40 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 40 41 36)
(note 36 40 0 NOTE_INSN_DELETED)

;; Function schedRx12 (schedRx12, funcdef_no=74, decl_uid=3761, cgraph_uid=74, symbol_order=82)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


schedRx12

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d,1u} r1={2d,10u} r2={3d,7u} r3={1d,2u} r4={10d,15u} r5={1d} r6={1d} r7={1d} r8={14d,16u} r9={8d,12u,1e} r10={3d,7u,2e} r11={7d,6u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 156{76d,77u,3e} in 55{54 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 1 [sp] 4 [a4] 8 [a8] 10 [a10] 12 [a12]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10] 12 [a12]

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp] 2 [a2] 8 [a8]
;; lr  def 	 4 [a4] 8 [a8] 9 [a9] 11 [a11]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 11 [a11]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  def 	 4 [a4] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 9 [a9] 10 [a10] 12 [a12]

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 9 [a9] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp] 9 [a9] 10 [a10]
;; lr  def 	 4 [a4] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]

( 2 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp] 2 [a2] 10 [a10] 12 [a12]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 128 to worklist
  Adding insn 60 to worklist
  Adding insn 82 to worklist
  Adding insn 122 to worklist
  Adding insn 86 to worklist
  Adding insn 95 to worklist
  Adding insn 131 to worklist
  Adding insn 114 to worklist
  Adding insn 108 to worklist
Finished finding needed instructions:
processing block 8 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]
  Adding insn 125 to worklist
  Adding insn 85 to worklist
processing block 7 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]
  Adding insn 124 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3] 9 [a9] 10 [a10] 12 [a12]
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]
  Adding insn 61 to worklist
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10] 12 [a12]
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 3 to worklist
DCE: Deleting insn 80
deleting insn with uid = 80.
starting the processing of deferred insns
ending the processing of deferred insns


schedRx12

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d,1u} r1={2d,10u} r2={3d,7u} r3={1d,2u} r4={10d,14u} r5={1d} r6={1d} r7={1d} r8={13d,16u} r9={8d,12u,1e} r10={3d,7u,1e} r11={7d,6u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 153{75d,76u,2e} in 54{53 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 1 [sp] 4 [a4] 8 [a8] 10 [a10] 12 [a12]
(note 7 1 128 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 128 7 129 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1353 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 129 128 3 2 NOTE_INSN_PROLOGUE_END)
(insn 3 129 4 2 (set (reg/v/f:SI 12 a12 [orig:66 func ] [66])
        (reg:SI 3 a3 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1353 44 {movsi_internal}
     (nil))
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 6 2 NOTE_INSN_DELETED)
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 6 11 2 (var_location:SI table (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1354 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI index (reg:SI 4 a4 [ dr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1354 -1
     (nil))
(note 12 11 13 2 NOTE_INSN_DELETED)
(insn 13 12 14 2 (set (reg/f:SI 8 a8 [70])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC20") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table_DR2HSYM_osticks") [flags 0x2]  <var_decl 0x100b69240 constant_table_DR2HSYM_osticks>)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 4 a4 [orig:63 D.5994 ] [63])
        (plus:SI (mult:SI (reg:SI 4 a4 [ dr ])
                (const_int 4 [0x4]))
            (reg/f:SI 8 a8 [70]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [70])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 10 a10 [orig:64 D.5995 ] [64])
        (mem:SI (reg/f:SI 4 a4 [orig:63 D.5994 ] [63]) [0 *_32+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:258 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [orig:63 D.5994 ] [63])
        (nil)))
(debug_insn 16 15 17 2 (var_location:SI hsym (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1354 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 4 a4 [71])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1356 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 2 (set (reg:QI 8 a8 [72])
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1356 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 19 18 21 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [71])
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 8 a8 [72])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1356 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [72])
        (nil)))
(insn 21 19 22 2 (set (reg:SI 8 a8 [orig:44 D.5990 ] [44])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 4 a4 [71])
                    (const_int 186 [0xba])) [0 LMIC.clockError+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1360 33 {zero_extendhisi2}
     (nil))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:44 D.5990 ] [44])
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1360 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 96)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              8 [39.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 10 [a10] 12 [a12]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp] 2 [a2] 8 [a8]
;; lr  def 	 4 [a4] 8 [a8] 9 [a9] 11 [a11]
(note 23 22 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 25 23 30 3 (set (reg:SI 4 a4 [74])
        (ashiftrt:SI (reg/v:SI 2 a2 [orig:65 delay ] [65])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 52 {ashrsi3}
     (nil))
(insn 30 25 32 3 (set (reg:SI 4 a4 [77])
        (mult:SI (reg:SI 4 a4 [74])
            (reg:SI 8 a8 [orig:44 D.5990 ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 9 {mulsi3}
     (nil))
(insn 32 30 33 3 (set (reg:SI 9 a9 [79])
        (mult:SI (reg:SI 8 a8 [orig:44 D.5990 ] [44])
            (reg/v:SI 2 a2 [orig:65 delay ] [65]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 9 {mulsi3}
     (nil))
(insn 33 32 35 3 (set (reg:SI 8 a8 [orig:117 D.5991+4 ] [117])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 8 a8 [orig:44 D.5990 ] [44]))
                    (zero_extend:DI (reg/v:SI 2 a2 [orig:65 delay ] [65])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 8 {umulsi3_highpart}
     (nil))
(insn 35 33 50 3 (set (reg:SI 8 a8 [orig:117 D.5991+4 ] [117])
        (plus:SI (reg:SI 4 a4 [77])
            (reg:SI 8 a8 [orig:117 D.5991+4 ] [117]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [77])
        (nil)))
(insn 50 35 54 3 (set (reg:SI 4 a4 [88])
        (ashiftrt:SI (reg:SI 8 a8 [orig:117 D.5991+4 ] [117])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 52 {ashrsi3}
     (nil))
(insn 54 50 58 3 (set (reg:SI 4 a4 [124])
        (and:SI (reg:SI 4 a4 [88])
            (const_int 65535 [0xffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 30 {andsi3}
     (nil))
(insn 58 54 59 3 (set (reg:SI 9 a9 [126])
        (plus:SI (reg:SI 4 a4 [124])
            (reg:SI 9 a9 [79]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 1 {addsi3}
     (nil))
(insn 59 58 60 3 (set (reg:SI 11 a11 [93])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 60 59 117 3 (set (pc)
        (if_then_else (ltu (reg:SI 9 a9 [126])
                (reg:SI 4 a4 [124]))
            (label_ref 62)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 4 a4 [124])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 62)
;;  succ:       5 [50.0%] 
;;              4 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]

;; basic block 4, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 11 [a11]
(note 117 60 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 117 62 4 (set (reg:SI 11 a11 [93])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]

;; basic block 5, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  def 	 4 [a4] 8 [a8] 9 [a9]
(code_label 62 61 118 5 36 "" [1 uses])
(note 118 62 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 63 118 64 5 NOTE_INSN_DELETED)
(insn 64 63 67 5 (set (reg:SI 8 a8 [95])
        (plus:SI (reg:SI 11 a11 [93])
            (reg:SI 8 a8 [orig:117 D.5991+4 ] [117]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 11 a11 [93])
        (nil)))
(insn 67 64 68 5 (set (reg:SI 8 a8 [97])
        (ashift:SI (reg:SI 8 a8 [95])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 51 {ashlsi3_internal}
     (nil))
(insn 68 67 69 5 (set (reg:SI 9 a9 [128])
        (lshiftrt:SI (reg:SI 9 a9 [126])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 53 {lshrsi3}
     (nil))
(insn 69 68 72 5 (set (reg:SI 9 a9 [128])
        (ior:SI (reg:SI 8 a8 [97])
            (reg:SI 9 a9 [128]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [97])
        (nil)))
(note 72 69 73 5 NOTE_INSN_DELETED)
(debug_insn 73 72 75 5 (var_location:SI drift (reg:SI 9 a9 [128])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1364 -1
     (nil))
(insn 75 73 76 5 (set (reg:SI 8 a8 [99])
        (ashift:SI (reg:SI 10 a10 [orig:64 D.5995 ] [64])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 51 {ashlsi3_internal}
     (nil))
(insn 76 75 77 5 (set (reg:SI 8 a8 [100])
        (minus:SI (reg:SI 8 a8 [99])
            (reg:SI 10 a10 [orig:64 D.5995 ] [64]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 4 {subsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 10 a10 [orig:64 D.5995 ] [64])
            (const_int 31 [0x1f]))
        (nil)))
(note 77 76 78 5 NOTE_INSN_DELETED)
(insn 78 77 79 5 (set (reg:SI 8 a8 [102])
        (plus:SI (mult:SI (reg:SI 8 a8 [100])
                (const_int 4 [0x4]))
            (reg:SI 10 a10 [orig:64 D.5995 ] [64]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 2 {*addx}
     (nil))
(insn 79 78 82 5 (set (reg:SI 4 a4 [103])
        (ashift:SI (reg:SI 8 a8 [102])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8 [102])
        (nil)))
(jump_insn 82 79 83 5 (set (pc)
        (if_then_else (ge (reg:SI 4 a4 [103])
                (reg:SI 9 a9 [128]))
            (label_ref 89)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1372 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 4 a4 [103])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 89)
;;  succ:       6 [39.0%]  (FALLTHRU)
;;              7 [61.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 9 [a9] 10 [a10] 12 [a12]

;; basic block 6, loop depth 0, count 0, freq 2379, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [39.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 8 [a8]
(note 83 82 85 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 85 83 125 6 (set (reg:QI 8 a8 [105])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1373 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 125 85 86 6 (set (reg/f:SI 4 a4 [104])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1373 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 86 125 122 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [104])
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 8 a8 [105])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1373 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [105])
        (nil)))
(jump_insn 122 86 123 6 (set (pc)
        (label_ref 96)) 78 {jump}
     (nil)
 -> 96)
;;  succ:       8 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]

(barrier 123 122 89)
;; basic block 7, loop depth 0, count 0, freq 3721, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [61.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 9 [a9] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp] 9 [a9] 10 [a10]
;; lr  def 	 4 [a4] 9 [a9]
(code_label 89 123 90 7 37 "" [1 uses])
(note 90 89 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 94 7 (set (reg:SI 9 a9 [orig:51 D.5992 ] [51])
        (div:SI (reg:SI 9 a9 [128])
            (reg:SI 10 a10 [orig:64 D.5995 ] [64]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 17 {divsi3}
     (nil))
(insn 94 91 124 7 (set (reg:SI 9 a9 [108])
        (plus:SI (reg:SI 9 a9 [orig:51 D.5992 ] [51])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 1 {addsi3}
     (nil))
(insn 124 94 95 7 (set (reg/f:SI 4 a4 [106])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 95 124 96 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [106])
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 9 a9 [108])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1375 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [108])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              7 [100.0%]  (FALLTHRU)
;;              6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10] 12 [a12]
;; lr  use 	 1 [sp] 2 [a2] 10 [a10] 12 [a12]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 96 95 97 8 34 "" [2 uses])
(note 97 96 98 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 8 (set (reg/f:SI 9 a9 [109])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC21") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 99 98 100 8 (set (reg:SI 8 a8 [orig:54 D.5992 ] [54])
        (mem/j/c:SI (reg/f:SI 9 a9 [109]) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (reg/f:SI 9 a9 [109]) [0 LMIC.txend+0 S4 A32])
        (nil)))
(insn 100 99 101 8 (set (reg:SI 2 a2 [orig:55 D.5992 ] [55])
        (plus:SI (reg/v:SI 2 a2 [orig:65 delay ] [65])
            (reg:SI 8 a8 [orig:54 D.5992 ] [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:54 D.5992 ] [54])
        (nil)))
(note 101 100 102 8 NOTE_INSN_DELETED)
(insn 102 101 104 8 (set (reg:SI 2 a2 [orig:57 D.5992 ] [57])
        (plus:SI (mult:SI (reg:SI 10 a10 [orig:64 D.5995 ] [64])
                (const_int 8 [0x8]))
            (reg:SI 2 a2 [orig:55 D.5992 ] [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 2 {*addx}
     (nil))
(insn 104 102 105 8 (set (reg:SI 11 a11 [orig:58 D.5993 ] [58])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [109])
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 34 {zero_extendqisi2}
     (nil))
(insn 105 104 106 8 (set (reg:SI 11 a11 [orig:60 D.5992 ] [60])
        (mult:SI (reg:SI 11 a11 [orig:58 D.5993 ] [58])
            (reg:SI 10 a10 [orig:64 D.5995 ] [64]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:64 D.5995 ] [64])
        (nil)))
(insn 106 105 108 8 (set (reg:SI 11 a11 [orig:61 D.5992 ] [61])
        (minus:SI (reg:SI 2 a2 [orig:57 D.5992 ] [57])
            (reg:SI 11 a11 [orig:60 D.5992 ] [60]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 4 {subsi3}
     (nil))
(insn 108 106 109 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 9 a9 [109])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 11 a11 [orig:61 D.5992 ] [61])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1381 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [109])
        (nil)))
(note 109 108 110 8 NOTE_INSN_DELETED)
(note 110 109 112 8 NOTE_INSN_DELETED)
(insn 112 110 113 8 (set (reg:SI 11 a11)
        (plus:SI (reg:SI 11 a11 [orig:61 D.5992 ] [61])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 1 {addsi3}
     (nil))
(insn 113 112 114 8 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC23") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 114 113 131 8 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 131 114 130 8 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1383 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 130 131 126)
(note 126 130 0 NOTE_INSN_DELETED)

;; Function startRxBcn (startRxBcn, funcdef_no=100, decl_uid=3869, cgraph_uid=100, symbol_order=108)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


startRxBcn

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{39d,8u,0e} in 7{6 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 9 to worklist
  Adding insn 13 to worklist
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


startRxBcn

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{39d,8u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 16 4 17 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2018 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 17 16 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 17 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 13 2 (set (reg:SI 9 a9 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC25") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2019 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("processBeacon") [flags 0x3]  <function_decl 0x100bc3e58 processBeacon>)
        (nil)))
(insn 13 7 8 2 (set (reg/f:SI 8 a8 [43])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC24") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2019 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 13 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 8 a8 [43])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 9 a9 [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2019 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 9 a9 [44])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [43])
            (nil))))
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2020 44 {movsi_internal}
     (nil))
(call_insn 10 9 19 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2020 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 19 10 18 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2020 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 18 19 14)
(note 14 18 0 NOTE_INSN_DELETED)

;; Function startRxPing (startRxPing, funcdef_no=101, decl_uid=3872, cgraph_uid=101, symbol_order=109)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


startRxPing

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{39d,8u,0e} in 7{6 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 9 to worklist
  Adding insn 13 to worklist
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


startRxPing

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 47{39d,8u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 16 4 17 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2026 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 17 16 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 17 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 13 2 (set (reg:SI 9 a9 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC27") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2027 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("processPingRx") [flags 0x3]  <function_decl 0x100bc3bd0 processPingRx>)
        (nil)))
(insn 13 7 8 2 (set (reg/f:SI 8 a8 [43])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC26") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2027 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 13 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 8 a8 [43])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 9 a9 [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2027 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 9 a9 [44])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [43])
            (nil))))
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2028 44 {movsi_internal}
     (nil))
(call_insn 10 9 19 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2028 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 19 10 18 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2028 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 18 19 14)
(note 14 18 0 NOTE_INSN_DELETED)

;; Function setupRx1 (setupRx1, funcdef_no=75, decl_uid=3766, cgraph_uid=75, symbol_order=83)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setupRx1

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,4u} r9={6d,5u} r10={4d,4u,2e} r11={2d,2u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 70{46d,22u,2e} in 19{18 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 9 to worklist
  Adding insn 35 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setupRx1

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,4u} r9={6d,5u} r10={4d,4u,2e} r11={2d,2u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 70{46d,22u,2e} in 19{18 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 4 36 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1386 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 36 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 8 a8 [48])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC28") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 11 a11 [49])
        (plus:SI (reg/f:SI 8 a8 [48])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:QI 9 a9 [50])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 9 8 11 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 11 a11 [49])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 9 a9 [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1387 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [50])
        (nil)))
(insn 11 9 12 2 (set (reg:SI 10 a10 [orig:42 D.5998 ] [42])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [48])
                    (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1389 33 {zero_extendhisi2}
     (nil))
(debug_insn 12 11 13 2 (var_location:HI params (subreg:HI (reg:SI 10 a10 [orig:42 D.5998 ] [42]) 0)) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(insn 14 13 16 2 (set (reg:HI 9 a9 [52])
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -129 [0xffffffffffffff7f])
        (nil)))
(insn 16 14 17 2 (set (reg:SI 10 a10 [54])
        (and:SI (reg:SI 10 a10 [orig:42 D.5998 ] [42])
            (reg:SI 9 a9 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [52])
        (expr_list:REG_EQUAL (and:SI (reg:SI 10 a10 [orig:42 D.5998 ] [42])
                (const_int -129 [0xffffffffffffff7f]))
            (nil))))
(insn 17 16 19 2 (set (reg:HI 9 a9 [55])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 19 17 20 2 (set (reg:SI 9 a9 [57])
        (ior:SI (reg:SI 10 a10 [54])
            (reg:SI 9 a9 [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [54])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 10 a10 [54])
                (const_int 128 [0x80]))
            (nil))))
(note 20 19 22 2 NOTE_INSN_DELETED)
(insn 22 20 25 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [48])
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (reg:HI 9 a9 [57])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1389 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 9 a9 [57])
        (nil)))
(insn 25 22 26 2 (set (reg:QI 9 a9 [61])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1390 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 26 25 28 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 11 a11 [49])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 9 a9 [61])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1390 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 11 a11 [49])
        (expr_list:REG_DEAD (reg:QI 9 a9 [61])
            (nil))))
(insn 28 26 29 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 8 a8 [48])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 2 a2 [ func ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1391 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [48])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1392 44 {movsi_internal}
     (nil))
(call_insn 30 29 38 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1392 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 38 30 37 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1392 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 37 38 33)
(note 33 37 0 NOTE_INSN_DELETED)

;; Function setupRx1DnData (setupRx1DnData, funcdef_no=87, decl_uid=3817, cgraph_uid=87, symbol_order=95)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setupRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 8 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setupRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 12 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 12 4 13 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1603 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 13 12 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(note 6 3 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC29") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1604 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processRx1DnData") [flags 0x3]  <function_decl 0x100bc3000 processRx1DnData>)
        (nil)))
(call_insn 8 7 15 2 (call (mem:SI (symbol_ref:SI ("setupRx1") [flags 0x3]  <function_decl 0x100bb20d8 setupRx1>) [0 setupRx1 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1604 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 15 8 14 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1604 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 14 15 11)
(note 11 14 0 NOTE_INSN_DELETED)

;; Function setupRx1Jacc (setupRx1Jacc, funcdef_no=82, decl_uid=3800, cgraph_uid=82, symbol_order=90)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setupRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 8 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setupRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 12 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 12 4 13 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1561 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 13 12 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(note 6 3 7 2 NOTE_INSN_DELETED)
(insn 7 6 8 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC30") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1562 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("processRx1Jacc") [flags 0x3]  <function_decl 0x100bb2a20 processRx1Jacc>)
        (nil)))
(call_insn 8 7 15 2 (call (mem:SI (symbol_ref:SI ("setupRx1") [flags 0x3]  <function_decl 0x100bb20d8 setupRx1>) [0 setupRx1 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1562 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 15 8 14 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1562 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 14 15 11)
(note 11 14 0 NOTE_INSN_DELETED)

;; Function setupRx2 (setupRx2, funcdef_no=73, decl_uid=3756, cgraph_uid=73, symbol_order=81)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setupRx2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,5u,1e} r9={2d,3u} r10={10d,12u} r11={3d,3u,1e} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 80{50d,28u,2e} in 27{26 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 49 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 8 to worklist
  Adding insn 46 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setupRx2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,5u,1e} r9={2d,3u} r10={10d,12u} r11={3d,3u,1e} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 80{50d,28u,2e} in 27{26 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 3 1 46 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 46 3 47 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1344 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 47 46 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 47 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 8 a8 [53])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC31") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set:SI (reg/f:SI 9 a9 [54])
        (plus:SI (reg/f:SI 8 a8 [53])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 7 6 8 2 (set (reg:QI 10 a10 [55])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 8 7 11 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [54])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 10 a10 [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1345 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [55])
        (nil)))
(insn 11 8 12 2 (set (reg:SI 10 a10 [orig:42 D.6001 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [54])
                    (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1346 34 {zero_extendqisi2}
     (nil))
(debug_insn 12 11 13 2 (var_location:QI dr (subreg:QI (reg:SI 10 a10 [orig:42 D.6001 ] [42]) 0)) -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI dr (subreg:QI (reg:SI 10 a10 [orig:42 D.6001 ] [42]) 0)) -1
     (nil))
(insn 14 13 16 2 (set (reg:SI 11 a11 [orig:45 D.6003 ] [45])
        (plus:SI (reg:SI 10 a10 [orig:42 D.6001 ] [42])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:42 D.6001 ] [42])
        (nil)))
(debug_insn 16 14 17 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI index (reg:SI 11 a11 [orig:45 D.6003 ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 10 a10 [58])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC32") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 10 a10 [orig:47 D.6004 ] [47])
        (plus:SI (reg:SI 11 a11 [orig:45 D.6003 ] [45])
            (reg/f:SI 10 a10 [58]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 11 a11 [orig:45 D.6003 ] [45])
        (nil)))
(insn 20 19 21 2 (set (reg:SI 10 a10 [orig:48 D.6005 ] [48])
        (zero_extend:SI (mem:QI (reg/f:SI 10 a10 [orig:47 D.6004 ] [47]) [0 *_12+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (nil))
(debug_insn 21 20 22 2 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 10 a10 [orig:48 D.6005 ] [48]) 0))) -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(note 23 22 25 2 NOTE_INSN_DELETED)
(insn 25 23 26 2 (set (reg:SI 11 a11 [61])
        (and:SI (reg:SI 10 a10 [orig:48 D.6005 ] [48])
            (const_int 127 [0x7f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:48 D.6005 ] [48])
        (nil)))
(insn 26 25 28 2 (set (reg:HI 10 a10 [62])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 28 26 29 2 (set (reg:SI 10 a10 [64])
        (ior:SI (reg:SI 11 a11 [61])
            (reg:SI 10 a10 [62]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 11 a11 [61])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 11 a11 [61])
                (const_int 128 [0x80]))
            (nil))))
(note 29 28 31 2 NOTE_INSN_DELETED)
(insn 31 29 33 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [53])
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (reg:HI 10 a10 [64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1346 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 10 a10 [64])
        (nil)))
(insn 33 31 35 2 (set (reg:SI 10 a10 [orig:43 D.6002 ] [43])
        (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [53])
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1347 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [53])
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])
        (nil)))
(insn 35 33 38 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [53])
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 10 a10 [orig:43 D.6002 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1347 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:43 D.6002 ] [43])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [53])
            (nil))))
(insn 38 35 39 2 (set (reg:QI 8 a8 [70])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1348 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 39 38 40 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [54])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 8 a8 [70])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1348 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [54])
        (expr_list:REG_DEAD (reg:QI 8 a8 [70])
            (nil))))
(insn 40 39 41 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1349 44 {movsi_internal}
     (nil))
(call_insn 41 40 49 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1349 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 49 41 48 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1349 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 48 49 44)
(note 44 48 0 NOTE_INSN_DELETED)

;; Function setupRx2DnData (setupRx2DnData, funcdef_no=85, decl_uid=3811, cgraph_uid=85, symbol_order=93)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setupRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{38d,7u,0e} in 6{5 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 12 to worklist
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setupRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{38d,7u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 15 4 16 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1591 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 16 15 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 16 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 12 2 (set (reg:SI 9 a9 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC34") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1592 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("processRx2DnData") [flags 0x3]  <function_decl 0x100bb2d80 processRx2DnData>)
        (nil)))
(insn 12 7 8 2 (set (reg/f:SI 8 a8 [43])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC33") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1592 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 12 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 8 a8 [43])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 9 a9 [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1592 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 9 a9 [44])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [43])
            (nil))))
(call_insn 9 8 18 2 (call (mem:SI (symbol_ref:SI ("setupRx2") [flags 0x3]  <function_decl 0x100b7c510 setupRx2>) [0 setupRx2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1593 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 18 9 17 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1593 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 17 18 13)
(note 13 17 0 NOTE_INSN_DELETED)

;; Function setupRx2Jacc (setupRx2Jacc, funcdef_no=80, decl_uid=3794, cgraph_uid=80, symbol_order=88)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setupRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{38d,7u,0e} in 6{5 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 12 to worklist
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setupRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{38d,7u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 15 4 16 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1549 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 16 15 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 16 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 12 2 (set (reg:SI 9 a9 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC36") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1550 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("processRx2Jacc") [flags 0x3]  <function_decl 0x100bb2870 processRx2Jacc>)
        (nil)))
(insn 12 7 8 2 (set (reg/f:SI 8 a8 [43])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC35") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1550 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 12 9 2 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 8 a8 [43])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 9 a9 [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1550 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 9 a9 [44])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [43])
            (nil))))
(call_insn 9 8 18 2 (call (mem:SI (symbol_ref:SI ("setupRx2") [flags 0x3]  <function_decl 0x100b7c510 setupRx2>) [0 setupRx2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1551 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 18 9 17 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1551 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 17 18 13)
(note 13 17 0 NOTE_INSN_DELETED)

;; Function startScan (startScan, funcdef_no=91, decl_uid=3379, cgraph_uid=91, symbol_order=99)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


startScan

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d,1u} r1={2d,13u} r2={4d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={11d,7u,2e} r9={8d,5u} r10={9d,7u} r11={8d,5u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 212{164d,46u,2e} in 36{31 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 3 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 8 [a8]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 74 to worklist
  Adding insn 15 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 35 to worklist
  Adding insn 77 to worklist
Finished finding needed instructions:
processing block 7 lr out =  1 [sp] 2 [a2]
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 8 [a8]
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 10 to worklist
  Adding insn 9 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 6 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


startScan

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d,1u} r1={2d,13u} r2={4d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={11d,7u,2e} r9={8d,5u} r10={9d,7u} r11={8d,5u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 212{164d,46u,2e} in 36{31 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
(note 3 1 74 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 74 3 75 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1778 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 75 74 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 75 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 8 a8 [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 6 5 7 2 (set (reg:SI 8 a8 [orig:42 D.6008 ] [42])
        (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [51])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:42 D.6008 ] [42])
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:42 D.6008 ] [42])
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 16)
;;  succ:       4 [29.0%] 
;;              3 [71.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 7100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [71.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:SI 2 a2 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 11 3 (set (reg:SI 2 a2 [orig:43 D.6009 ] [43])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [52])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 33 {zero_extendhisi2}
     (nil))
(note 11 10 12 3 NOTE_INSN_DELETED)
(note 12 11 14 3 NOTE_INSN_DELETED)
(note 14 12 15 3 NOTE_INSN_DELETED)
(jump_insn 15 14 16 3 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:43 D.6009 ] [43])
                    (const_int 1 [0x1])
                    (const_int 2 [0x2]))
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 22)
;;  succ:       4 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 4, loop depth 0, count 0, freq 6450, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [29.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 16 15 17 4 47 "" [1 uses])
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 18 17 19 4 NOTE_INSN_DELETED)
(insn 19 18 20 4 (set (reg:SI 11 a11)
        (const_int 1779 [0x6f3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (nil))
(insn 20 19 21 4 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC39") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 21 20 22 4 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1779 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 22 21 23 5 48 "" [1 uses])
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg/f:SI 8 a8 [58])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 26 5 (set (reg:SI 8 a8 [orig:45 D.6009 ] [45])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [58])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 33 {zero_extendhisi2}
     (nil))
(note 26 25 27 5 NOTE_INSN_DELETED)
(note 27 26 29 5 NOTE_INSN_DELETED)
(note 29 27 30 5 NOTE_INSN_DELETED)
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 8 a8 [orig:45 D.6009 ] [45])
                    (const_int 1 [0x1])
                    (const_int 6 [0x6]))
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1780 60 {*bittrue}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 70)
;;  succ:       7 [61.0%] 
;;              6 [39.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 8 [a8]

;; basic block 6, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [39.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg/f:SI 2 a2 [63])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC37") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 33 32 34 6 (set:SI (reg/f:SI 9 a9 [64])
        (plus:SI (reg/f:SI 2 a2 [63])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 34 33 35 6 (set (reg:QI 10 a10 [65])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 35 34 39 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [64])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 10 a10 [65])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (nil))
(insn 39 35 43 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [64])
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (reg:QI 10 a10 [65])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (nil))
(insn 43 39 45 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [64])
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 10 a10 [65])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1783 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [65])
        (expr_list:REG_DEAD (reg/f:SI 9 a9 [64])
            (nil))))
(insn 45 43 46 6 (set (reg:HI 9 a9 [73])
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -129 [0xffffffffffffff7f])
        (nil)))
(insn 46 45 47 6 (set (reg:SI 8 a8 [74])
        (and:SI (reg:SI 8 a8 [orig:45 D.6009 ] [45])
            (reg:SI 9 a9 [73]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [73])
        (expr_list:REG_EQUAL (and:SI (reg:SI 8 a8 [orig:45 D.6009 ] [45])
                (const_int -129 [0xffffffffffffff7f]))
            (nil))))
(insn 47 46 49 6 (set (reg:HI 9 a9 [75])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 49 47 50 6 (set (reg:SI 8 a8 [77])
        (ior:SI (reg:SI 8 a8 [74])
            (reg:SI 9 a9 [75]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [75])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 8 a8 [74])
                (const_int 1 [0x1]))
            (nil))))
(insn 50 49 51 6 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [63])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [77])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1784 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [77])
        (nil)))
(call_insn 51 50 52 6 (call (mem:SI (symbol_ref:SI ("setBcnRxParams") [flags 0x3]  <function_decl 0x100b7c948 setBcnRxParams>) [0 setBcnRxParams S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1785 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(call_insn 52 51 53 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 82 {call_value_internal}
     (nil)
    (nil))
(note 53 52 54 6 NOTE_INSN_DELETED)
(insn 54 53 55 6 (set (reg:SI 11 a11 [78])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC40") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 8062500 [0x7b0624])
        (nil)))
(insn 55 54 57 6 (set (reg:SI 11 a11 [orig:49 D.6010 ] [49])
        (plus:SI (reg:SI 10 a10)
            (reg:SI 11 a11 [78]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 57 55 59 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [63])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 11 a11 [orig:49 D.6010 ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 44 {movsi_internal}
     (nil))
(insn 59 57 60 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [63])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 11 a11 [orig:49 D.6010 ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1786 44 {movsi_internal}
     (nil))
(note 60 59 61 6 NOTE_INSN_DELETED)
(note 61 60 62 6 NOTE_INSN_DELETED)
(insn 62 61 64 6 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC41") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("onBcnRx") [flags 0x3]  <function_decl 0x100bc3510 onBcnRx>)
        (nil)))
(insn 64 62 65 6 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC42") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 65 64 66 6 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1787 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 66 65 67 6 (set (reg:SI 10 a10)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1788 44 {movsi_internal}
     (nil))
(call_insn 67 66 70 6 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1788 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [61.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 70 67 71 7 46 "" [1 uses])
(note 71 70 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 77 71 76 7 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 76 77 72)
(note 72 76 0 NOTE_INSN_DELETED)

;; Function nextTx (nextTx, funcdef_no=63, decl_uid=3667, cgraph_uid=63, symbol_order=71)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 28 count 33 (  1.6)


nextTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14]
;;  ref usage 	r0={5d,2u} r1={2d,24u} r2={6d,13u} r3={5d,8u} r4={7d,19u,2e} r5={3d,2u} r6={7d,5u} r7={1d} r8={15d,20u} r9={8d,6u} r10={14d,13u} r11={8d,7u} r12={12d,8u} r13={6d,8u} r14={5d,1u} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 318{180d,136u,2e} in 107{103 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 3 [a3] 5 [a5]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 5 [a5]

( 2 18 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 2 [a2] 4 [a4] 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

( 8 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 6 [a6]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

( 4 5 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 4 [a4]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

( 7 3 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

( 8 )->[9]->( 17 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 4 [a4] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]

( 17 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 8 [a8] 12 [a12]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]

( 10 11 )->[12]->( 13 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 10 [a10] 12 [a12]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 12 [a12] 13 [a13] 14 [a14]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11] 13 [a13]

( 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11] 13 [a13]
;; lr  use 	 1 [sp] 8 [a8] 11 [a11] 13 [a13]
;; lr  def 	 6 [a6] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 11 [a11] 13 [a13]

( 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 6 [a6] 8 [a8] 13 [a13]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 8 [a8] 13 [a13]
;; lr  def 	 3 [a3] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 12 13 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8] 9 [a9]
;; lr  def 	 9 [a9] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]

( 16 9 )->[17]->( 10 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]

( 17 )->[18]->( 19 3 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 19 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 194 to worklist
  Adding insn 180 to worklist
  Adding insn 26 to worklist
  Adding insn 35 to worklist
  Adding insn 49 to worklist
  Adding insn 37 to worklist
  Adding insn 71 to worklist
  Adding insn 182 to worklist
  Adding insn 90 to worklist
  Adding insn 103 to worklist
  Adding insn 116 to worklist
  Adding insn 125 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 134 to worklist
  Adding insn 132 to worklist
  Adding insn 149 to worklist
  Adding insn 170 to worklist
  Adding insn 157 to worklist
  Adding insn 151 to worklist
  Adding insn 199 to worklist
  Adding insn 178 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
  Adding insn 5 to worklist
  Adding insn 56 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 188 to worklist
  Adding insn 40 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 189 to worklist
  Adding insn 29 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
processing block 15 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
processing block 16 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 9 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
processing block 14 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 11 [a11] 13 [a13]
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 186 to worklist
  Adding insn 120 to worklist
processing block 13 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11] 13 [a13]
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 12 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 99 to worklist
  Adding insn 98 to worklist
processing block 11 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 93 to worklist
  Adding insn 92 to worklist
processing block 10 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
processing block 19 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
processing block 18 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 167 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
processing block 17 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 148 to worklist
processing block 9 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 8 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 187 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
processing block 8 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 5 [a5]
  Adding insn 4 to worklist
  Adding insn 2 to worklist
DCE: Deleting insn 100
deleting insn with uid = 100.
DCE: Deleting insn 23
deleting insn with uid = 23.
starting the processing of deferred insns
ending the processing of deferred insns


nextTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14]
;;  ref usage 	r0={5d,2u} r1={2d,24u} r2={6d,13u} r3={5d,8u} r4={7d,18u,2e} r5={3d,2u} r6={6d,5u} r7={1d} r8={15d,19u} r9={8d,6u} r10={13d,13u} r11={8d,7u} r12={12d,8u} r13={6d,8u} r14={5d,1u} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 314{178d,134u,2e} in 105{101 regular + 4 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 132, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 3 [a3] 5 [a5]
(note 10 1 194 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 194 10 195 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:646 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 195 194 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 195 3 2 (set (reg/v:SI 5 a5 [orig:80 now ] [80])
        (reg:SI 2 a2 [ now ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:646 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ now ])
        (nil)))
(note 3 2 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 3 4 2 (var_location:QI bmap (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:647 -1
     (nil))
(insn 4 12 169 2 (set (reg/v:SI 3 a3 [orig:42 bmap ] [42])
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:647 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 15 [0xf])
        (nil)))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 5 [a5]

;; basic block 3, loop depth 0, count 0, freq 694, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              18 [95.5%]  (DFS_BACK)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 2 [a2] 4 [a4] 11 [a11]
(code_label 169 4 13 3 59 "" [1 uses])
(note 13 169 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (var_location:QI bmap (subreg:QI (reg/v:SI 3 a3 [orig:42 bmap ] [42]) 0)) -1
     (nil))
(insn 15 14 16 3 (set (reg:SI 2 a2 [81])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC43") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:649 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1800000000 [0x6b49d200])
        (nil)))
(insn 16 15 17 3 (set (reg/v:SI 2 a2 [orig:43 mintime ] [43])
        (plus:SI (reg/v:SI 5 a5 [orig:80 now ] [80])
            (reg:SI 2 a2 [81]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:649 1 {addsi3}
     (nil))
(debug_insn 17 16 18 3 (var_location:SI mintime (reg/v:SI 2 a2 [orig:43 mintime ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:649 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:QI band (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:650 -1
     (nil))
(debug_insn 19 18 6 3 (var_location:QI bi (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 -1
     (nil))
(insn 6 19 7 3 (set (reg/v:SI 4 a4 [orig:45 band ] [45])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 7 6 180 3 (set (reg/v:SI 11 a11 [orig:44 band ] [44])
        (reg/v:SI 4 a4 [orig:45 band ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:650 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 180 7 181 3 (set (pc)
        (label_ref 65)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 78 {jump}
     (nil)
 -> 65)
;;  succ:       8 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

(barrier 181 180 70)
;; basic block 4, loop depth 0, count 0, freq 2776, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [80.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 6 [a6]
(code_label 70 181 22 4 53 "" [1 uses])
(note 22 70 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 24 22 25 4 NOTE_INSN_DELETED)
(note 25 24 26 4 NOTE_INSN_DELETED)
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg/v:SI 3 a3 [orig:42 bmap ] [42])
                    (const_int 1 [0x1])
                    (reg/v:SI 4 a4 [orig:45 band ] [45]))
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 58)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              7 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

;; basic block 5, loop depth 0, count 0, freq 1388, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 8 [a8] 9 [a9]
(note 27 26 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 27 30 5 (set (reg:SI 8 a8 [84])
        (plus:SI (reg/v:SI 4 a4 [orig:45 band ] [45])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 1 {addsi3}
     (nil))
(note 30 29 189 5 NOTE_INSN_DELETED)
(insn 189 30 31 5 (set (reg/f:SI 9 a9 [83])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 31 189 33 5 (set (reg:SI 8 a8 [86])
        (plus:SI (mult:SI (reg:SI 8 a8 [84])
                (const_int 8 [0x8]))
            (reg/f:SI 9 a9 [83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [83])
        (nil)))
(insn 33 31 34 5 (set (reg:SI 8 a8 [orig:54 D.6013 ] [54])
        (mem/j:SI (plus:SI (reg:SI 8 a8 [86])
                (const_int 4 [0x4])) [0 LMIC.bands[_19].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 44 {movsi_internal}
     (nil))
(insn 34 33 35 5 (set (reg:SI 8 a8 [orig:55 D.6013 ] [55])
        (minus:SI (reg/v:SI 2 a2 [orig:43 mintime ] [43])
            (reg:SI 8 a8 [orig:54 D.6013 ] [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 4 {subsi3}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (ge (reg:SI 8 a8 [orig:55 D.6013 ] [55])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 58))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:652 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:55 D.6013 ] [55])
        (int_list:REG_BR_PROB 4752 (nil)))
 -> 58)
;;  succ:       6 [52.5%]  (FALLTHRU)
;;              7 [47.5%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

;; basic block 6, loop depth 0, count 0, freq 728, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [52.5%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 37 36 38 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 82 {call_value_internal}
     (nil)
    (nil))
(note 38 37 40 6 NOTE_INSN_DELETED)
(insn 40 38 41 6 (set (reg:SI 2 a2 [89])
        (plus:SI (reg:SI 4 a4 [orig:51 D.6013 ] [51])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 1 {addsi3}
     (nil))
(note 41 40 188 6 NOTE_INSN_DELETED)
(insn 188 41 42 6 (set (reg/f:SI 8 a8 [88])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 42 188 44 6 (set (reg:SI 2 a2 [91])
        (plus:SI (mult:SI (reg:SI 2 a2 [89])
                (const_int 8 [0x8]))
            (reg/f:SI 8 a8 [88]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [88])
        (nil)))
(note 44 42 45 6 NOTE_INSN_DELETED)
(insn 45 44 46 6 (set (reg:SI 13 a13)
        (mem/j:SI (plus:SI (reg:SI 2 a2 [91])
                (const_int 4 [0x4])) [0 LMIC.bands[_19].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (nil))
(insn 46 45 47 6 (set (reg:SI 12 a12)
        (reg:SI 4 a4 [orig:51 D.6013 ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:51 D.6013 ] [51])
        (nil)))
(insn 47 46 48 6 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 48 47 49 6 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC46") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC45") [flags 0x2]  <var_decl 0x100f25480 *.LC45>)
        (nil)))
(call_insn 49 48 50 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:654 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_UNUSED (reg:SI 10 a10)
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(debug_insn 50 49 56 6 (var_location:QI band (subreg:QI (reg/v:SI 4 a4 [orig:45 band ] [45]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 -1
     (nil))
(insn 56 50 57 6 (set (reg/v:SI 2 a2 [orig:43 mintime ] [43])
        (mem/j:SI (plus:SI (reg:SI 2 a2 [91])
                (const_int 4 [0x4])) [0 LMIC.bands[_19].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 44 {movsi_internal}
     (nil))
(debug_insn 57 56 5 6 (var_location:SI mintime (reg/v:SI 2 a2 [orig:43 mintime ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 -1
     (nil))
(insn 5 57 58 6 (set (reg/v:SI 11 a11 [orig:44 band ] [44])
        (reg/v:SI 4 a4 [orig:45 band ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:656 44 {movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

;; basic block 7, loop depth 0, count 0, freq 2776, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [47.5%] 
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 4 [a4]
(code_label 58 5 59 7 52 "" [2 uses])
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 7 (var_location:QI band (subreg:QI (reg/v:SI 11 a11 [orig:44 band ] [44]) 0)) -1
     (nil))
(debug_insn 61 60 62 7 (var_location:SI mintime (reg/v:SI 2 a2 [orig:43 mintime ] [43])) -1
     (nil))
(insn 62 61 63 7 (set (reg:SI 4 a4 [99])
        (plus:SI (reg/v:SI 4 a4 [orig:45 band ] [45])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 1 {addsi3}
     (nil))
(insn 63 62 64 7 (set (reg/v:SI 4 a4 [orig:45 band ] [45])
        (zero_extend:SI (reg:QI 4 a4 [99]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 34 {zero_extendqisi2}
     (nil))
(debug_insn 64 63 65 7 (var_location:QI bi (subreg:QI (reg/v:SI 4 a4 [orig:45 band ] [45]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

;; basic block 8, loop depth 0, count 0, freq 3469, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;;              3 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	
(code_label 65 64 66 8 51 "" [1 uses])
(note 66 65 67 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 8 (var_location:QI bi (subreg:QI (reg/v:SI 4 a4 [orig:45 band ] [45]) 0)) -1
     (nil))
(debug_insn 68 67 69 8 (var_location:QI band (subreg:QI (reg/v:SI 11 a11 [orig:44 band ] [44]) 0)) -1
     (nil))
(debug_insn 69 68 71 8 (var_location:SI mintime (reg/v:SI 2 a2 [orig:43 mintime ] [43])) -1
     (nil))
(jump_insn 71 69 72 8 (set (pc)
        (if_then_else (geu (reg/v:SI 4 a4 [orig:45 band ] [45])
                (const_int 4 [0x4]))
            (pc)
            (label_ref 70))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:651 59 {*ubfalse}
     (int_list:REG_BR_PROB 8000 (nil))
 -> 70)
;;  succ:       4 [80.0%] 
;;              9 [20.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 11 [a11]

;; basic block 9, loop depth 0, count 0, freq 694, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [20.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 5 [a5] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 4 [a4] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 75 9 (set (reg:SI 4 a4 [orig:58 D.6013 ] [58])
        (reg/v:SI 11 a11 [orig:44 band ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 44 {movsi_internal}
     (nil))
(insn 75 73 76 9 (set (reg:SI 6 a6 [101])
        (plus:SI (reg/v:SI 11 a11 [orig:44 band ] [44])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 1 {addsi3}
     (nil))
(note 76 75 187 9 NOTE_INSN_DELETED)
(insn 187 76 77 9 (set (reg/f:SI 8 a8 [100])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 77 187 79 9 (set (reg:SI 6 a6 [103])
        (plus:SI (mult:SI (reg:SI 6 a6 [101])
                (const_int 8 [0x8]))
            (reg/f:SI 8 a8 [100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [100])
        (nil)))
(insn 79 77 80 9 (set (reg/v:SI 10 a10 [orig:47 chnl ] [47])
        (zero_extend:SI (mem/j:QI (plus:SI (reg:SI 6 a6 [103])
                    (const_int 3 [0x3])) [0 LMIC.bands[_30].lastchnl+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 6 a6 [103])
        (nil)))
(debug_insn 80 79 81 9 (var_location:QI chnl (subreg:QI (reg/v:SI 10 a10 [orig:47 chnl ] [47]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:660 -1
     (nil))
(debug_insn 81 80 8 9 (var_location:QI ci (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 -1
     (nil))
(insn 8 81 182 9 (set (reg/v:SI 9 a9 [orig:48 ci ] [48])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 182 8 183 9 (set (pc)
        (label_ref 142)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 78 {jump}
     (nil)
 -> 142)
;;  succ:       17 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]

(barrier 183 182 146)
;; basic block 10, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [94.1%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 8 [a8] 12 [a12]
(code_label 146 183 84 10 58 "" [1 uses])
(note 84 146 85 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 10 (set (reg:SI 8 a8 [105])
        (plus:SI (reg/v:SI 10 a10 [orig:47 chnl ] [47])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 1 {addsi3}
     (nil))
(insn 86 85 87 10 (set (reg/v:SI 8 a8 [orig:46 chnl ] [46])
        (zero_extend:SI (reg:QI 8 a8 [105]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 34 {zero_extendqisi2}
     (nil))
(debug_insn 87 86 89 10 (var_location:QI chnl (subreg:QI (reg/v:SI 8 a8 [orig:46 chnl ] [46]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 -1
     (nil))
(insn 89 87 90 10 (set (reg:SI 12 a12 [107])
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(jump_insn 90 89 91 10 (set (pc)
        (if_then_else (geu (reg:SI 12 a12 [107])
                (reg/v:SI 8 a8 [orig:46 chnl ] [46]))
            (label_ref 95)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:662 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 12 a12 [107])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 95)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

;; basic block 11, loop depth 0, count 0, freq 4706, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 8 [a8]
(note 91 90 92 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 11 (set (reg:SI 8 a8 [108])
        (plus:SI (reg/v:SI 10 a10 [orig:47 chnl ] [47])
            (const_int -15 [0xfffffffffffffff1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:663 1 {addsi3}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:47 chnl ] [47])
        (nil)))
(insn 93 92 94 11 (set (reg/v:SI 8 a8 [orig:46 chnl ] [46])
        (zero_extend:SI (reg:QI 8 a8 [108]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:663 34 {zero_extendqisi2}
     (nil))
(debug_insn 94 93 95 11 (var_location:QI chnl (subreg:QI (reg/v:SI 8 a8 [orig:46 chnl ] [46]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:663 -1
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]

;; basic block 12, loop depth 0, count 0, freq 9412, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;;              11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 10 [a10] 12 [a12]
(code_label 95 94 96 12 55 "" [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 12 (var_location:QI chnl (subreg:QI (reg/v:SI 8 a8 [orig:46 chnl ] [46]) 0)) -1
     (nil))
(insn 98 97 99 12 (set (reg/f:SI 10 a10 [109])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 99 98 101 12 (set (reg:SI 12 a12 [orig:65 D.6015 ] [65])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 10 a10 [109])
                    (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 10 a10 [109])
        (nil)))
(note 101 99 102 12 NOTE_INSN_DELETED)
(note 102 101 103 12 NOTE_INSN_DELETED)
(jump_insn 103 102 104 12 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 12 a12 [orig:65 D.6015 ] [65])
                    (const_int 1 [0x1])
                    (reg/v:SI 8 a8 [orig:46 chnl ] [46]))
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 12 a12 [orig:65 D.6015 ] [65])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 137)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]

;; basic block 13, loop depth 0, count 0, freq 4706, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 12 [a12] 13 [a13] 14 [a14]
(note 104 103 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 13 (set (reg/f:SI 13 a13 [111])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC44") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 106 105 107 13 (set (reg:SI 12 a12 [112])
        (plus:SI (reg/v:SI 8 a8 [orig:46 chnl ] [46])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 1 {addsi3}
     (nil))
(note 107 106 108 13 NOTE_INSN_DELETED)
(insn 108 107 109 13 (set (reg/f:SI 12 a12 [114])
        (plus:SI (mult:SI (reg:SI 12 a12 [112])
                (const_int 2 [0x2]))
            (reg/f:SI 13 a13 [111]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 2 {*addx}
     (nil))
(insn 109 108 111 13 (set (reg:SI 14 a14 [orig:70 D.6015 ] [70])
        (zero_extend:SI (mem/j:HI (reg/f:SI 12 a12 [114]) [0 LMIC.channelDrMap S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 12 a12 [114])
        (nil)))
(insn 111 109 112 13 (set (reg:SI 12 a12 [orig:72 D.6012 ] [72])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 13 a13 [111])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 34 {zero_extendqisi2}
     (nil))
(note 112 111 113 13 NOTE_INSN_DELETED)
(insn 113 112 114 13 (set (reg:SI 12 a12 [orig:73 D.6013 ] [73])
        (and:SI (reg:SI 12 a12 [orig:72 D.6012 ] [72])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 30 {andsi3}
     (nil))
(note 114 113 115 13 NOTE_INSN_DELETED)
(note 115 114 116 13 NOTE_INSN_DELETED)
(jump_insn 116 115 117 13 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 14 a14 [orig:70 D.6015 ] [70])
                    (const_int 1 [0x1])
                    (reg:SI 12 a12 [orig:73 D.6013 ] [73]))
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:664 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 14 a14 [orig:70 D.6015 ] [70])
        (expr_list:REG_DEAD (reg:SI 12 a12 [orig:73 D.6013 ] [73])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 137)
;;  succ:       14 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11] 13 [a13]

;; basic block 14, loop depth 0, count 0, freq 2353, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11] 13 [a13]
;; lr  use 	 1 [sp] 8 [a8] 11 [a11] 13 [a13]
;; lr  def 	 6 [a6] 10 [a10]
(note 117 116 120 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 120 117 121 14 (set (reg:SI 10 a10 [119])
        (plus:SI (reg:SI 8 a8 [orig:67 D.6013 ] [67])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 1 {addsi3}
     (nil))
(note 121 120 186 14 NOTE_INSN_DELETED)
(insn 186 121 122 14 (set (reg/f:SI 6 a6 [118])
        (reg/f:SI 13 a13 [111])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 13 a13 [111])
        (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (nil))))
(insn 122 186 123 14 (set (reg/f:SI 10 a10 [121])
        (plus:SI (mult:SI (reg:SI 10 a10 [119])
                (const_int 4 [0x4]))
            (reg/f:SI 13 a13 [118]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 2 {*addx}
     (nil))
(insn 123 122 124 14 (set (reg:SI 10 a10 [orig:77 D.6016 ] [77])
        (mem/j:SI (reg/f:SI 10 a10 [121]) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 44 {movsi_internal}
     (nil))
(insn 124 123 125 14 (set (reg:SI 10 a10 [orig:78 D.6016 ] [78])
        (and:SI (reg:SI 10 a10 [orig:77 D.6016 ] [77])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:666 30 {andsi3}
     (nil))
(jump_insn 125 124 126 14 (set (pc)
        (if_then_else (ne (reg/v:SI 11 a11 [orig:44 band ] [44])
                (reg:SI 10 a10 [orig:78 D.6016 ] [78]))
            (label_ref 137)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:665 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:78 D.6016 ] [78])
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 137)
;;  succ:       15 [4.5%]  (FALLTHRU)
;;              16 [95.5%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 11 [a11] 13 [a13]

;; basic block 15, loop depth 0, count 0, freq 106, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [4.5%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 6 [a6] 8 [a8] 13 [a13]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 8 [a8] 13 [a13]
;; lr  def 	 3 [a3] 5 [a5]
(note 126 125 127 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 15 (set (reg/f:SI 5 a5 [122])
        (reg/f:SI 13 a13 [118])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 128 127 129 15 (set (reg:SI 3 a3 [123])
        (plus:SI (reg:SI 4 a4 [orig:58 D.6013 ] [58])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 1 {addsi3}
     (nil))
(note 129 128 130 15 NOTE_INSN_DELETED)
(insn 130 129 132 15 (set (reg:SI 3 a3 [125])
        (plus:SI (mult:SI (reg:SI 3 a3 [123])
                (const_int 8 [0x8]))
            (reg/f:SI 13 a13 [122]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 2 {*addx}
     (nil))
(insn 132 130 134 15 (set (mem/j:QI (plus:SI (reg:SI 3 a3 [125])
                (const_int 3 [0x3])) [0 LMIC.bands[_30].lastchnl+0 S1 A8])
        (reg:QI 8 a8 [orig:46 chnl ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 46 {movqi_internal}
     (nil))
(insn 134 132 196 15 (set (mem/j/c:QI (plus:SI (reg/f:SI 13 a13 [122])
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (reg:QI 8 a8 [orig:46 chnl ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:667 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [orig:46 chnl ] [46])
        (nil)))
(insn 196 134 197 15 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 197 196 185 15 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:668 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 185 197 137)
;; basic block 16, loop depth 0, count 0, freq 9306, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;;              13 [50.0%] 
;;              14 [95.5%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8] 9 [a9]
;; lr  def 	 9 [a9] 10 [a10]
(code_label 137 185 138 16 56 "" [3 uses])
(note 138 137 139 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 139 138 140 16 (set (reg:SI 9 a9 [128])
        (plus:SI (reg/v:SI 9 a9 [orig:48 ci ] [48])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 1 {addsi3}
     (nil))
(insn 140 139 141 16 (set (reg/v:SI 9 a9 [orig:48 ci ] [48])
        (zero_extend:SI (reg:QI 9 a9 [128]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 34 {zero_extendqisi2}
     (nil))
(debug_insn 141 140 9 16 (var_location:QI ci (subreg:QI (reg/v:SI 9 a9 [orig:48 ci ] [48]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 -1
     (nil))
(insn 9 141 142 16 (set (reg/v:SI 10 a10 [orig:47 chnl ] [47])
        (reg/v:SI 8 a8 [orig:46 chnl ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 8 a8 [orig:46 chnl ] [46])
        (nil)))
;;  succ:       17 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]

;; basic block 17, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [100.0%]  (FALLTHRU,DFS_BACK)
;;              9 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
(code_label 142 9 143 17 54 "" [1 uses])
(note 143 142 144 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 17 (var_location:QI ci (subreg:QI (reg/v:SI 9 a9 [orig:48 ci ] [48]) 0)) -1
     (nil))
(debug_insn 145 144 148 17 (var_location:QI chnl (subreg:QI (reg/v:SI 10 a10 [orig:47 chnl ] [47]) 0)) -1
     (nil))
(insn 148 145 149 17 (set (reg:SI 8 a8 [130])
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(jump_insn 149 148 150 17 (set (pc)
        (if_then_else (geu (reg:SI 8 a8 [130])
                (reg/v:SI 9 a9 [orig:48 ci ] [48]))
            (label_ref 146)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:661 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [130])
        (int_list:REG_BR_PROB 9412 (nil)))
 -> 146)
;;  succ:       10 [94.1%] 
;;              18 [5.9%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 9 [a9] 10 [a10] 11 [a11]

;; basic block 18, loop depth 0, count 0, freq 588, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [5.9%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 150 149 151 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(call_insn 151 150 152 18 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 82 {call_value_internal}
     (nil)
    (nil))
(note 152 151 153 18 NOTE_INSN_DELETED)
(note 153 152 154 18 NOTE_INSN_DELETED)
(insn 154 153 155 18 (set (reg:SI 12 a12)
        (reg:SI 4 a4 [orig:58 D.6013 ] [58])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (nil))
(insn 155 154 156 18 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 156 155 157 18 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC48") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC47") [flags 0x2]  <var_decl 0x100f25510 *.LC47>)
        (nil)))
(call_insn 157 156 158 18 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:672 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 158 157 159 18 (set (reg:SI 6 a6 [132])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 159 158 161 18 (set (reg:SI 4 a4 [orig:60 D.6013 ] [60])
        (ashift:SI (reg:SI 6 a6 [132])
            (reg:SI 4 a4 [orig:58 D.6013 ] [58]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6 [132])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 4 a4 [orig:58 D.6013 ] [58]))
            (nil))))
(insn 161 159 162 18 (set (reg:SI 6 a6 [135])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 162 161 165 18 (set (reg:SI 4 a4 [134])
        (xor:SI (reg:SI 6 a6 [135])
            (reg:SI 4 a4 [orig:60 D.6013 ] [60]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 32 {xorsi3}
     (expr_list:REG_EQUAL (not:SI (reg:SI 4 a4 [orig:60 D.6013 ] [60]))
        (nil)))
(note 165 162 166 18 NOTE_INSN_DELETED)
(note 166 165 167 18 NOTE_INSN_DELETED)
(insn 167 166 168 18 (set (reg/v:SI 3 a3 [orig:42 bmap ] [42])
        (and:SI (reg:SI 4 a4 [134])
            (reg/v:SI 3 a3 [orig:42 bmap ] [42]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 30 {andsi3}
     (nil))
(debug_insn 168 167 170 18 (var_location:QI bmap (subreg:QI (reg/v:SI 3 a3 [orig:42 bmap ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 -1
     (nil))
(jump_insn 170 168 172 18 (set (pc)
        (if_then_else (ne (reg/v:SI 3 a3 [orig:42 bmap ] [42])
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:674 56 {*btrue}
     (int_list:REG_BR_PROB 9550 (nil))
 -> 169)
;;  succ:       19 [4.5%]  (FALLTHRU)
;;              3 [95.5%]  (DFS_BACK)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 19, loop depth 0, count 0, freq 132, maybe hot
;; Invalid sum of incoming frequencies 26, should be 132
;;  prev block 18, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [4.5%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
(note 172 170 178 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 178 172 199 19 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:679 -1
     (nil))
(jump_insn 199 178 198 19 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:679 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 198 199 192)
(note 192 198 0 NOTE_INSN_DELETED)

;; Function nextJoinState (nextJoinState, funcdef_no=66, decl_uid=3689, cgraph_uid=66, symbol_order=74)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 16 (    1)


nextJoinState

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={8d,2u} r1={2d,23u} r2={9d,12u} r3={7d,11u,1e} r4={5d,5u} r5={1d} r6={1d} r7={1d} r8={17d,12u} r9={9d,3u} r10={15d,14u,1e} r11={12d,9u} r12={8d,1u} r13={7d} r14={7d} r15={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} 
;;    total ref usage 336{242d,92u,2e} in 76{69 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp]

( 2 3 )->[4]->( 5 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9]
;; lr  out 	 1 [sp]

( 4 )->[5]->( 10 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 11 [a11]
;; lr  out 	 1 [sp] 11 [a11]

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 11 [a11]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
;; lr  out 	 1 [sp] 11 [a11]

( 6 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 5 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 8 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

( 12 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 13 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 13 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 15 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 142 to worklist
  Adding insn 20 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 38 to worklist
  Adding insn 48 to worklist
  Adding insn 132 to worklist
  Adding insn 56 to worklist
  Adding insn 134 to worklist
  Adding insn 72 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 83 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 97 to worklist
  Adding insn 92 to worklist
  Adding insn 147 to worklist
  Adding insn 118 to worklist
  Adding insn 109 to worklist
  Adding insn 102 to worklist
Finished finding needed instructions:
processing block 14 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 15 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 138 to worklist
processing block 13 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 12 lr out =  1 [sp] 2 [a2] 4 [a4]
  Adding insn 6 to worklist
processing block 11 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 60 to worklist
processing block 10 lr out =  1 [sp] 2 [a2]
  Adding insn 4 to worklist
processing block 8 lr out =  1 [sp] 2 [a2]
  Adding insn 5 to worklist
  Adding insn 55 to worklist
processing block 7 lr out =  1 [sp] 11 [a11]
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 6 lr out =  1 [sp] 11 [a11]
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 5 lr out =  1 [sp] 11 [a11]
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 9 lr out =  1 [sp] 2 [a2]
  Adding insn 3 to worklist
processing block 4 lr out =  1 [sp]
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 3 lr out =  1 [sp]
  Adding insn 19 to worklist
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


nextJoinState

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={8d,2u} r1={2d,23u} r2={9d,12u} r3={7d,11u,1e} r4={5d,5u} r5={1d} r6={1d} r7={1d} r8={17d,12u} r9={9d,3u} r10={15d,14u,1e} r11={12d,9u} r12={8d,1u} r13={7d} r14={7d} r15={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} 
;;    total ref usage 336{242d,92u,2e} in 76{69 regular + 7 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
(note 7 1 142 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 142 7 143 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:703 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 143 142 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 143 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 2 10 2 (var_location:QI failed (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:704 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 2 a2 [70])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 8 a8 [orig:45 D.6019 ] [45])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [70])
                    (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 34 {zero_extendqisi2}
     (nil))
(insn 12 11 13 2 (set (reg:SI 8 a8 [71])
        (plus:SI (reg:SI 8 a8 [orig:45 D.6019 ] [45])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 1 {addsi3}
     (nil))
(insn 13 12 15 2 (set (reg:SI 8 a8 [orig:46 D.6019 ] [46])
        (zero_extend:SI (reg:QI 8 a8 [71]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 34 {zero_extendqisi2}
     (nil))
(insn 15 13 16 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [70])
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (reg:QI 8 a8 [orig:46 D.6019 ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 46 {movqi_internal}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:46 D.6019 ] [46])
                (const_int 3 [0x3]))
            (label_ref 21)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:708 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:46 D.6019 ] [46])
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 21)
;;  succ:       3 [28.0%]  (FALLTHRU)
;;              4 [72.0%] 
;; lr  out 	 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [28.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3]
(note 17 16 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 17 20 3 (set (reg:QI 3 a3 [74])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:709 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 20 19 21 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [73])
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (reg:QI 3 a3 [74])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:709 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [74])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [73])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [72.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9]
(code_label 21 20 22 4 61 "" [1 uses])
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg/f:SI 9 a9 [75])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 24 23 25 4 (set:SI (reg/f:SI 9 a9 [76])
        (plus:SI (reg/f:SI 9 a9 [75])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 25 24 26 4 (set (reg:SI 8 a8 [orig:47 D.6019 ] [47])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [76])
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 34 {zero_extendqisi2}
     (nil))
(insn 26 25 27 4 (set (reg:SI 8 a8 [77])
        (plus:SI (reg:SI 8 a8 [orig:47 D.6019 ] [47])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 1 {addsi3}
     (nil))
(insn 27 26 30 4 (set (reg:SI 8 a8 [orig:48 D.6019 ] [48])
        (zero_extend:SI (reg:QI 8 a8 [77]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 34 {zero_extendqisi2}
     (nil))
(insn 30 27 31 4 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [76])
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 8 a8 [orig:48 D.6019 ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [76])
        (nil)))
(note 31 30 33 4 NOTE_INSN_DELETED)
(note 33 31 34 4 NOTE_INSN_DELETED)
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 8 a8 [orig:48 D.6019 ] [48])
                    (const_int 1 [0x1])
                    (const_int 0 [0]))
                (const_int 0 [0]))
            (label_ref:SI 123)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:710 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:48 D.6019 ] [48])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 123)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              9 [50.0%] 
;; lr  out 	 1 [sp]

;; basic block 5, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 11 [a11]
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 5 (set (reg/f:SI 2 a2 [83])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:712 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 37 36 38 5 (set (reg:SI 11 a11 [orig:68 D.6026 ] [68])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [83])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:712 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [83])
        (nil)))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (eq (reg:SI 11 a11 [orig:68 D.6026 ] [68])
                (const_int 0 [0]))
            (label_ref:SI 127)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:712 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 127)
;;  succ:       10 [50.0%] 
;;              6 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 11 [a11]

;; basic block 6, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 2 [a2] 3 [a3]
(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 42 6 (var_location:QI dr (subreg:QI (reg:SI 11 a11 [orig:68 D.6026 ] [68]) 0)) -1
     (nil))
(debug_insn 42 40 43 6 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:SI index (reg:SI 11 a11 [orig:68 D.6026 ] [68])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 44 43 45 6 (set (reg/f:SI 2 a2 [84])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC50") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 45 44 46 6 (set (reg/f:SI 2 a2 [orig:66 D.6024 ] [66])
        (plus:SI (reg:SI 11 a11 [orig:68 D.6026 ] [68])
            (reg/f:SI 2 a2 [84]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (nil))
(insn 46 45 47 6 (set (reg:SI 3 a3 [orig:67 D.6025 ] [67])
        (zero_extend:SI (mem:QI (reg/f:SI 2 a2 [orig:66 D.6024 ] [66]) [0 *_43+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [orig:66 D.6024 ] [66])
        (nil)))
(insn 47 46 48 6 (set (reg:SI 2 a2 [85])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:67 D.6025 ] [67])
                (reg:SI 2 a2 [85]))
            (label_ref 52)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:67 D.6025 ] [67])
        (expr_list:REG_DEAD (reg:SI 2 a2 [85])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 52)
;;  succ:       7 [72.0%]  (FALLTHRU)
;;              8 [28.0%] 
;; lr  out 	 1 [sp] 11 [a11]

;; basic block 7, loop depth 0, count 0, freq 1800, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [72.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 7 (set (reg:SI 11 a11 [86])
        (plus:SI (reg:SI 11 a11 [orig:68 D.6026 ] [68])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (nil))
(insn 51 50 52 7 (set (reg:SI 11 a11 [orig:68 D.6026 ] [68])
        (zero_extend:SI (reg:QI 11 a11 [86]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 11 [a11]

;; basic block 8, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [28.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 52 51 53 8 63 "" [1 uses])
(note 53 52 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 55 53 56 8 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:715 44 {movsi_internal}
     (nil))
(call_insn 56 55 5 8 (call (mem:SI (symbol_ref:SI ("setDrJoin") [flags 0x3]  <function_decl 0x100b66e58 setDrJoin>) [0 setDrJoin S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:715 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 5 56 132 8 (set (reg/v:SI 2 a2 [orig:42 failed ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:704 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 132 5 133 8 (set (pc)
        (label_ref 57)) 78 {jump}
     (nil)
 -> 57)
;;  succ:       11 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 133 132 123)
;; basic block 9, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 123 133 122 9 67 "" [1 uses])
(note 122 123 3 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 3 122 134 9 (set (reg/v:SI 2 a2 [orig:42 failed ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:704 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 134 3 135 9 (set (pc)
        (label_ref 57)) 78 {jump}
     (nil)
 -> 57)
;;  succ:       11 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 135 134 127)
;; basic block 10, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 127 135 126 10 68 "" [1 uses])
(note 126 127 4 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 4 126 57 10 (set (reg/v:SI 2 a2 [orig:42 failed ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:713 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2]

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%] 
;;              10 [100.0%]  (FALLTHRU)
;;              9 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 57 4 58 11 62 "" [2 uses])
(note 58 57 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 11 (var_location:QI failed (subreg:QI (reg/v:SI 2 a2 [orig:42 failed ] [42]) 0)) -1
     (nil))
(insn 60 59 62 11 (set (reg/f:SI 3 a3 [87])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 62 60 63 11 (set (reg:SI 8 a8)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [87])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 33 {zero_extendhisi2}
     (nil))
(insn 63 62 64 11 (set (reg:SI 4 a4 [91])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC51") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 64 63 65 11 (set (reg:SI 4 a4 [90])
        (and:SI (reg:SI 8 a8 [orig:89 LMIC.opmode ] [89])
            (reg:SI 4 a4 [91]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:89 LMIC.opmode ] [89])
        (nil)))
(insn 65 64 66 11 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [87])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 4 a4 [90])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:718 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 4 a4 [90])
        (nil)))
(call_insn 66 65 67 11 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:721 82 {call_value_internal}
     (nil)
    (nil))
(insn 67 66 68 11 (set (reg/v:SI 4 a4 [orig:43 time ] [43])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:721 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 68 67 70 11 (var_location:SI time (reg:SI 10 a10 [orig:43 time ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:721 -1
     (nil))
(insn 70 68 71 11 (set (reg/v:SI 3 a3 [orig:52 time ] [52])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [87])
                (const_int 36 [0x24])) [0 LMIC.bands[0].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:722 44 {movsi_internal}
     (nil))
(insn 71 70 72 11 (set (reg:SI 8 a8 [orig:53 D.6020 ] [53])
        (minus:SI (reg:SI 10 a10 [orig:43 time ] [43])
            (reg/v:SI 3 a3 [orig:52 time ] [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:722 4 {subsi3}
     (nil))
(jump_insn 72 71 130 11 (set (pc)
        (if_then_else (ge (reg:SI 8 a8 [orig:53 D.6020 ] [53])
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:722 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:53 D.6020 ] [53])
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 74)
;;  succ:       12 [27.0%]  (FALLTHRU)
;;              13 [73.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 12, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [27.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 4 [a4]
(note 130 72 6 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 6 130 74 12 (set (reg/v:SI 4 a4 [orig:43 time ] [43])
        (reg/v:SI 3 a3 [orig:52 time ] [52])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 3 a3 [orig:52 time ] [52])
        (nil)))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

;; basic block 13, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              11 [73.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 74 6 75 13 64 "" [1 uses])
(note 75 74 76 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 13 (var_location:SI time (reg/v:SI 4 a4 [orig:43 time ] [43])) -1
     (nil))
(insn 77 76 78 13 (set (reg/f:SI 3 a3 [93])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 78 77 79 13 (set (reg:SI 10 a10 [orig:54 D.6019 ] [54])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [93])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 34 {zero_extendqisi2}
     (nil))
(insn 79 78 80 13 (set (reg:SI 8 a8 [94])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(insn 80 79 81 13 (set (reg:SI 10 a10 [orig:56 D.6020 ] [56])
        (ashiftrt:SI (reg:SI 8 a8 [94])
            (reg:SI 10 a10 [orig:54 D.6019 ] [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [94])
        (expr_list:REG_EQUAL (ashiftrt:SI (const_int 255 [0xff])
                (reg:SI 10 a10 [orig:54 D.6019 ] [54]))
            (nil))))
(note 81 80 82 13 NOTE_INSN_DELETED)
(insn 82 81 83 13 (set (reg:SI 10 a10)
        (zero_extend:SI (reg:QI 10 a10 [orig:56 D.6020 ] [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 34 {zero_extendqisi2}
     (nil))
(call_insn 83 82 84 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rndDelay") [flags 0x3]  <function_decl 0x100b66ca8 rndDelay>) [0 rndDelay S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 84 83 85 13 NOTE_INSN_DELETED)
(insn 85 84 86 13 (set (reg:SI 8 a8 [96])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC52") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 187500 [0x2dc6c])
        (nil)))
(insn 86 85 87 13 (set (reg:SI 10 a10 [orig:59 D.6020 ] [59])
        (plus:SI (reg:SI 10 a10)
            (reg:SI 8 a8 [96]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:730 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [96])
        (nil)))
(insn 87 86 89 13 (set (reg:SI 10 a10 [orig:60 D.6020 ] [60])
        (plus:SI (reg/v:SI 4 a4 [orig:43 time ] [43])
            (reg:SI 10 a10 [orig:59 D.6020 ] [59]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:724 1 {addsi3}
     (expr_list:REG_EQUIV (mem/j/c:SI (reg/f:SI 3 a3 [93]) [0 LMIC.txend+0 S4 A32])
        (nil)))
(insn 89 87 90 13 (set (mem/j/c:SI (reg/f:SI 3 a3 [93]) [0 LMIC.txend+0 S4 A32])
        (reg:SI 10 a10 [orig:60 D.6020 ] [60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:724 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:60 D.6020 ] [60])
        (nil)))
(jump_insn 90 89 91 13 (set (pc)
        (if_then_else (eq (reg/v:SI 2 a2 [orig:42 failed ] [42])
                (const_int 0 [0]))
            (label_ref 100)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:732 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 100)
;;  succ:       14 [39.0%]  (FALLTHRU)
;;              15 [61.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 14, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [39.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 91 90 92 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 92 91 93 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 82 {call_value_internal}
     (nil)
    (nil))
(note 93 92 94 14 NOTE_INSN_DELETED)
(note 94 93 95 14 NOTE_INSN_DELETED)
(insn 95 94 96 14 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 96 95 97 14 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC54") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC53") [flags 0x2]  <var_decl 0x100f25a20 *.LC53>)
        (nil)))
(call_insn 97 96 144 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:733 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 144 97 145 14 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 145 144 137 14 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 137 145 100)
;; basic block 15, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 14, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [61.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 100 137 101 15 65 "" [1 uses])
(note 101 100 102 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(call_insn 102 101 103 15 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 82 {call_value_internal}
     (nil)
    (nil))
(note 103 102 105 15 NOTE_INSN_DELETED)
(note 105 103 138 15 NOTE_INSN_DELETED)
(insn 138 105 106 15 (set (reg/f:SI 3 a3 [99])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC49") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 106 138 107 15 (set (reg:SI 12 a12)
        (mem/j/c:SI (reg/f:SI 3 a3 [99]) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (nil))
(insn 107 106 108 15 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 108 107 109 15 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC56") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC55") [flags 0x2]  <var_decl 0x100f25ab0 *.LC55>)
        (nil)))
(call_insn 109 108 118 15 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:735 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 118 109 147 15 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:739 -1
     (nil))
(jump_insn 147 118 146 15 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:739 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 146 147 140)
(note 140 146 0 NOTE_INSN_DELETED)

;; Function initDefaultChannels (initDefaultChannels, funcdef_no=56, decl_uid=3626, cgraph_uid=56, symbol_order=64)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


initDefaultChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d,1u} r1={2d,14u} r2={7d,19u} r3={6d,7u} r4={1d} r5={1d} r6={1d} r7={1d} r8={11d,25u} r9={11d,22u} r10={12d,13u} r11={7d,3u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 282{177d,105u,0e} in 81{76 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 1 [sp] 9 [a9]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 1 [sp] 9 [a9]

( 4 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 9 [a9]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 8 [a8] 9 [a9]

( 7 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp] 8 [a8] 9 [a9]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  out 	 1 [sp] 8 [a8] 9 [a9]

( 6 5 )->[7]->( 6 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	
;; lr  out 	 1 [sp] 8 [a8] 9 [a9]

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 151 to worklist
  Adding insn 144 to worklist
  Adding insn 146 to worklist
  Adding insn 80 to worklist
  Adding insn 74 to worklist
  Adding insn 92 to worklist
  Adding insn 154 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
  Adding insn 105 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 96 to worklist
Finished finding needed instructions:
processing block 6 lr out =  1 [sp] 8 [a8] 9 [a9]
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 8 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 128 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 107 to worklist
  Adding insn 104 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
processing block 7 lr out =  1 [sp] 8 [a8] 9 [a9]
processing block 5 lr out =  1 [sp] 8 [a8] 9 [a9]
  Adding insn 7 to worklist
processing block 3 lr out =  1 [sp] 9 [a9]
  Adding insn 6 to worklist
processing block 4 lr out =  1 [sp] 9 [a9]
  Adding insn 5 to worklist
processing block 2 lr out =  1 [sp]
  Adding insn 148 to worklist
  Adding insn 53 to worklist
  Adding insn 35 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


initDefaultChannels

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d,1u} r1={2d,14u} r2={7d,19u} r3={6d,7u} r4={1d} r5={1d} r6={1d} r7={1d} r8={11d,25u} r9={11d,22u} r10={12d,13u} r11={7d,3u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 282{177d,105u,0e} in 81{76 regular + 5 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 8 1 151 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 151 8 152 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:545 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 152 151 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 152 4 2 NOTE_INSN_DELETED)
(note 4 2 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 4 12 2 NOTE_INSN_DELETED)
(note 12 10 13 2 NOTE_INSN_DELETED)
(insn 13 12 14 2 (set (reg:SI 12 a12)
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 64 [0x40])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC57") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 64 [0x40])))
        (nil)))
(call_insn 16 15 18 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x100c87510 memset>) [0 memset S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:546 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 18 16 19 2 (set (reg/f:SI 9 a9 [62])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC58") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 128 [0x80])))
        (nil)))
(insn 19 18 20 2 (set (reg:SI 8 a8 [63])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 20 19 22 2 (set (mem/c:SI (reg/f:SI 9 a9 [62]) [0 MEM[(void *)&LMIC + 128B]+0 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 22 20 24 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 4 [0x4])) [0 MEM[(void *)&LMIC + 128B]+4 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 24 22 26 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 8 [0x8])) [0 MEM[(void *)&LMIC + 128B]+8 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 26 24 28 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 12 [0xc])) [0 MEM[(void *)&LMIC + 128B]+12 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 28 26 30 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 16 [0x10])) [0 MEM[(void *)&LMIC + 128B]+16 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 30 28 32 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 20 [0x14])) [0 MEM[(void *)&LMIC + 128B]+20 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 32 30 34 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 24 [0x18])) [0 MEM[(void *)&LMIC + 128B]+24 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (nil))
(insn 34 32 35 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 28 [0x1c])) [0 MEM[(void *)&LMIC + 128B]+28 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:547 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [62])
        (nil)))
(insn 35 34 37 2 (set (reg/f:SI 9 a9 [71])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC59") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 32 [0x20])))
        (nil)))
(insn 37 35 39 2 (set (mem/c:SI (reg/f:SI 9 a9 [71]) [0 MEM[(void *)&LMIC + 32B]+0 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 39 37 41 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [71])
                (const_int 4 [0x4])) [0 MEM[(void *)&LMIC + 32B]+4 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 41 39 43 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [71])
                (const_int 8 [0x8])) [0 MEM[(void *)&LMIC + 32B]+8 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 43 41 45 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [71])
                (const_int 12 [0xc])) [0 MEM[(void *)&LMIC + 32B]+12 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 45 43 47 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [71])
                (const_int 16 [0x10])) [0 MEM[(void *)&LMIC + 32B]+16 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 47 45 49 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [71])
                (const_int 20 [0x14])) [0 MEM[(void *)&LMIC + 32B]+20 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 49 47 51 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [71])
                (const_int 24 [0x18])) [0 MEM[(void *)&LMIC + 32B]+24 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (nil))
(insn 51 49 53 2 (set (mem/c:SI (plus:SI (reg/f:SI 9 a9 [71])
                (const_int 28 [0x1c])) [0 MEM[(void *)&LMIC + 32B]+28 S4 A32])
        (reg:SI 8 a8 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:548 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [71])
        (expr_list:REG_DEAD (reg:SI 8 a8 [63])
            (nil))))
(insn 53 51 148 2 (set (reg:HI 8 a8 [81])
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:550 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))
(insn 148 53 54 2 (set (reg/f:SI 3 a3 [80])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC60") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:550 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 54 148 55 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [80])
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (reg:HI 8 a8 [81])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:550 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [81])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [80])
            (nil))))
(jump_insn 55 54 56 2 (set (pc)
        (if_then_else (eq (reg/v:SI 2 a2 [orig:56 join ] [56])
                (const_int 0 [0]))
            (label_ref:SI 143)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:56 join ] [56])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 143)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              4 [50.0%] 
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 1250, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(note 56 55 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 6 56 144 3 (set (reg/v:SI 9 a9 [orig:42 su ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 144 6 145 3 (set (pc)
        (label_ref 57)) 78 {jump}
     (nil)
 -> 57)
;;  succ:       5 [100.0%] 
;; lr  out 	 1 [sp] 9 [a9]

(barrier 145 144 143)
;; basic block 4, loop depth 0, count 0, freq 1250, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(code_label 143 145 142 4 74 "" [1 uses])
(note 142 143 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 142 57 4 (set (reg/v:SI 9 a9 [orig:42 su ] [42])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 9 [a9]

;; basic block 5, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 9 [a9]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 57 5 58 5 71 "" [1 uses])
(note 58 57 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 58 146 5 (set (reg/v:SI 8 a8 [orig:43 fu ] [43])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:551 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 146 7 147 5 (set (pc)
        (label_ref 87)) 78 {jump}
     (nil)
 -> 87)
;;  succ:       7 [100.0%] 
;; lr  out 	 1 [sp] 8 [a8] 9 [a9]

(barrier 147 146 91)
;; basic block 6, loop depth 0, count 0, freq 7500, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [75.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp] 8 [a8] 9 [a9]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
(code_label 91 147 61 6 73 "" [1 uses])
(note 61 91 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 61 65 6 (var_location:SI table (symbol_ref:SI ("constant_table_iniChannelFreq") [flags 0x2]  <var_decl 0x100b69bd0 constant_table_iniChannelFreq>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI index (reg/v:SI 9 a9 [orig:42 su ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 -1
     (nil))
(note 66 65 67 6 NOTE_INSN_DELETED)
(insn 67 66 68 6 (set (reg/f:SI 2 a2 [83])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC61") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:256 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table_iniChannelFreq") [flags 0x2]  <var_decl 0x100b69bd0 constant_table_iniChannelFreq>)
        (nil)))
(insn 68 67 69 6 (set (reg/f:SI 2 a2 [orig:54 D.6032 ] [54])
        (plus:SI (mult:SI (reg/v:SI 9 a9 [orig:42 su ] [42])
                (const_int 4 [0x4]))
            (reg/f:SI 2 a2 [83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:256 2 {*addx}
     (nil))
(insn 69 68 70 6 (set (reg:SI 2 a2 [orig:55 D.6033 ] [55])
        (mem:SI (reg/f:SI 2 a2 [orig:54 D.6032 ] [54]) [0 *_42+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:256 44 {movsi_internal}
     (nil))
(insn 70 69 71 6 (set (reg/f:SI 11 a11 [84])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC60") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 71 70 72 6 (set (reg:SI 10 a10 [85])
        (plus:SI (reg/v:SI 8 a8 [orig:43 fu ] [43])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 1 {addsi3}
     (nil))
(note 72 71 73 6 NOTE_INSN_DELETED)
(insn 73 72 74 6 (set (reg/f:SI 10 a10 [87])
        (plus:SI (mult:SI (reg:SI 10 a10 [85])
                (const_int 4 [0x4]))
            (reg/f:SI 11 a11 [84]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 2 {*addx}
     (nil))
(insn 74 73 76 6 (set (mem/j:SI (reg/f:SI 10 a10 [87]) [0 LMIC.channelFreq S4 A32])
        (reg:SI 2 a2 [orig:55 D.6033 ] [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:553 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 10 a10 [87])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:55 D.6033 ] [55])
            (nil))))
(insn 76 74 77 6 (set (reg:SI 2 a2 [89])
        (plus:SI (reg/v:SI 8 a8 [orig:43 fu ] [43])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 1 {addsi3}
     (nil))
(note 77 76 78 6 NOTE_INSN_DELETED)
(insn 78 77 79 6 (set (reg/f:SI 2 a2 [91])
        (plus:SI (mult:SI (reg:SI 2 a2 [89])
                (const_int 2 [0x2]))
            (reg/f:SI 11 a11 [84]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 11 a11 [84])
        (nil)))
(insn 79 78 80 6 (set (reg:HI 10 a10 [92])
        (const_int 63 [0x3f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 63 [0x3f])
        (nil)))
(insn 80 79 81 6 (set (mem/j:HI (reg/f:SI 2 a2 [91]) [0 LMIC.channelDrMap S2 A16])
        (reg:HI 10 a10 [92])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:554 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 10 a10 [92])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [91])
            (nil))))
(insn 81 80 82 6 (set (reg:SI 8 a8 [93])
        (plus:SI (reg/v:SI 8 a8 [orig:43 fu ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 1 {addsi3}
     (nil))
(insn 82 81 83 6 (set (reg/v:SI 8 a8 [orig:43 fu ] [43])
        (zero_extend:SI (reg:QI 8 a8 [93]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 34 {zero_extendqisi2}
     (nil))
(debug_insn 83 82 84 6 (var_location:QI fu (subreg:QI (reg/v:SI 8 a8 [orig:43 fu ] [43]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 -1
     (nil))
(insn 84 83 85 6 (set (reg:SI 9 a9 [94])
        (plus:SI (reg/v:SI 9 a9 [orig:42 su ] [42])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 1 {addsi3}
     (nil))
(insn 85 84 86 6 (set (reg/v:SI 9 a9 [orig:42 su ] [42])
        (zero_extend:SI (reg:QI 9 a9 [94]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 34 {zero_extendqisi2}
     (nil))
(debug_insn 86 85 87 6 (var_location:QI su (subreg:QI (reg/v:SI 9 a9 [orig:42 su ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 -1
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 8 [a8] 9 [a9]

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU,DFS_BACK)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	
(code_label 87 86 88 7 72 "" [1 uses])
(note 88 87 89 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 7 (var_location:QI fu (subreg:QI (reg/v:SI 8 a8 [orig:43 fu ] [43]) 0)) -1
     (nil))
(debug_insn 90 89 92 7 (var_location:QI su (subreg:QI (reg/v:SI 9 a9 [orig:42 su ] [42]) 0)) -1
     (nil))
(jump_insn 92 90 93 7 (set (pc)
        (if_then_else (geu (reg/v:SI 8 a8 [orig:43 fu ] [43])
                (const_int 3 [0x3]))
            (pc)
            (label_ref 91))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:552 59 {*ubfalse}
     (int_list:REG_BR_PROB 7500 (nil))
 -> 91)
;;  succ:       6 [75.0%] 
;;              8 [25.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 8 [a8] 9 [a9]

;; basic block 8, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [25.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 93 92 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 8 (set (reg/f:SI 2 a2 [95])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC60") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:557 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 95 94 96 8 (set (reg:HI 3 a3 [96])
        (const_int 1000 [0x3e8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:557 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 1000 [0x3e8])
        (nil)))
(insn 96 95 98 8 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 32 [0x20])) [0 LMIC.bands[0].txcap+0 S2 A32])
        (reg:HI 3 a3 [96])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:557 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 3 a3 [96])
        (nil)))
(insn 98 96 99 8 (set (reg:QI 3 a3 [98])
        (const_int 14 [0xe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:558 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 14 [0xe])
        (nil)))
(insn 99 98 100 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 34 [0x22])) [0 LMIC.bands[0].txpow+0 S1 A16])
        (reg:QI 3 a3 [98])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:558 46 {movqi_internal}
     (nil))
(call_insn 100 99 101 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:559 82 {call_value_internal}
     (nil)
    (nil))
(note 101 100 104 8 NOTE_INSN_DELETED)
(insn 104 101 105 8 (set (reg:SI 10 a10 [101])
        (and:SI (reg:SI 10 a10)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:559 30 {andsi3}
     (nil))
(insn 105 104 107 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 35 [0x23])) [0 LMIC.bands[0].lastchnl+0 S1 A8])
        (reg:QI 10 a10 [101])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:559 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [101])
        (nil)))
(insn 107 105 108 8 (set (reg:HI 8 a8 [103])
        (const_int 100 [0x64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:560 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 100 [0x64])
        (nil)))
(insn 108 107 111 8 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 40 [0x28])) [0 LMIC.bands[1].txcap+0 S2 A32])
        (reg:HI 8 a8 [103])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:560 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [103])
        (nil)))
(insn 111 108 112 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 42 [0x2a])) [0 LMIC.bands[1].txpow+0 S1 A16])
        (reg:QI 3 a3 [98])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:561 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [98])
        (nil)))
(call_insn 112 111 113 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:562 82 {call_value_internal}
     (nil)
    (nil))
(note 113 112 116 8 NOTE_INSN_DELETED)
(insn 116 113 117 8 (set (reg:SI 10 a10 [108])
        (and:SI (reg:SI 10 a10)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:562 30 {andsi3}
     (nil))
(insn 117 116 119 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 43 [0x2b])) [0 LMIC.bands[1].lastchnl+0 S1 A8])
        (reg:QI 10 a10 [108])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:562 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [108])
        (nil)))
(insn 119 117 120 8 (set (reg:HI 3 a3 [110])
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:563 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 10 [0xa])
        (nil)))
(insn 120 119 122 8 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 48 [0x30])) [0 LMIC.bands[2].txcap+0 S2 A32])
        (reg:HI 3 a3 [110])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:563 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 3 a3 [110])
        (nil)))
(insn 122 120 123 8 (set (reg:QI 3 a3 [112])
        (const_int 27 [0x1b])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:564 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 27 [0x1b])
        (nil)))
(insn 123 122 124 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 50 [0x32])) [0 LMIC.bands[2].txpow+0 S1 A16])
        (reg:QI 3 a3 [112])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:564 46 {movqi_internal}
     (nil))
(call_insn 124 123 125 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:565 82 {call_value_internal}
     (nil)
    (nil))
(note 125 124 128 8 NOTE_INSN_DELETED)
(insn 128 125 129 8 (set (reg:SI 10 a10 [115])
        (and:SI (reg:SI 10 a10)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:565 30 {andsi3}
     (nil))
(insn 129 128 130 8 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 51 [0x33])) [0 LMIC.bands[2].lastchnl+0 S1 A8])
        (reg:QI 10 a10 [115])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:565 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [115])
        (nil)))
(call_insn 130 129 133 8 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:568 82 {call_value_internal}
     (nil)
    (nil))
(insn 133 130 135 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 52 [0x34])) [0 LMIC.bands[2].avail+0 S4 A32])
        (reg:SI 10 a10 [orig:53 D.6029 ] [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:568 44 {movsi_internal}
     (nil))
(insn 135 133 137 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 44 [0x2c])) [0 LMIC.bands[1].avail+0 S4 A32])
        (reg:SI 10 a10 [orig:53 D.6029 ] [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:567 44 {movsi_internal}
     (nil))
(insn 137 135 154 8 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [95])
                (const_int 36 [0x24])) [0 LMIC.bands[0].avail+0 S4 A32])
        (reg:SI 10 a10 [orig:53 D.6029 ] [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:566 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:53 D.6029 ] [53])
        (nil)))
(jump_insn 154 137 153 8 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:566 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 153 154 149)
(note 149 153 0 NOTE_INSN_DELETED)

;; Function initJoinLoop (initJoinLoop, funcdef_no=65, decl_uid=3686, cgraph_uid=65, symbol_order=73)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


initJoinLoop

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={6d,1u} r1={2d,10u} r2={4d,6u} r3={3d,4u,1e} r4={1d} r5={1d} r6={1d} r7={1d} r8={10d,6u} r9={5d} r10={10d,8u,1e} r11={7d,2u} r12={5d} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 200{161d,37u,2e} in 28{23 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 33 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 5 to worklist
  Adding insn 53 to worklist
  Adding insn 38 to worklist
  Adding insn 56 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
processing block 3 lr out =  1 [sp]
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 2 lr out =  1 [sp]
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


initJoinLoop

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={6d,1u} r1={2d,10u} r2={4d,6u} r3={3d,4u,1e} r4={1d} r5={1d} r6={1d} r7={1d} r8={10d,6u} r9={5d} r10={10d,8u,1e} r11={7d,2u} r12={5d} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 200{161d,37u,2e} in 28{23 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 3 1 53 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 53 3 54 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:693 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 54 53 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 54 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 8 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 82 {call_value_internal}
     (nil)
    (nil))
(insn 8 5 9 2 (set (reg/f:SI 2 a2 [50])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC62") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 9 8 11 2 (set (reg:SI 8 a8 [53])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC63") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -1431655765 [0xffffffffaaaaaaab])
        (nil)))
(insn 11 9 13 2 (set (reg:SI 8 a8 [orig:70+4 ] [70])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 10 a10 [49]))
                    (zero_extend:DI (reg:SI 8 a8 [53])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 8 {umulsi3_highpart}
     (nil))
(insn 13 11 15 2 (set (reg:SI 8 a8 [51])
        (lshiftrt:SI (reg:SI 8 a8 [orig:70+4 ] [70])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 53 {lshrsi3}
     (expr_list:REG_EQUAL (udiv:SI (reg:SI 10 a10 [49])
            (const_int 3 [0x3]))
        (nil)))
(note 15 13 16 2 NOTE_INSN_DELETED)
(insn 16 15 17 2 (set (reg:SI 8 a8 [57])
        (plus:SI (mult:SI (reg:SI 8 a8 [51])
                (const_int 2 [0x2]))
            (reg:SI 8 a8 [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 2 {*addx}
     (nil))
(insn 17 16 18 2 (set (reg:SI 8 a8 [58])
        (minus:SI (reg:SI 10 a10 [49])
            (reg:SI 8 a8 [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [49])
        (nil)))
(insn 18 17 20 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [50])
                (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16])
        (reg:QI 8 a8 [58])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:694 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [58])
        (nil)))
(insn 20 18 21 2 (set (reg:QI 3 a3 [60])
        (const_int 14 [0xe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:695 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 14 [0xe])
        (nil)))
(insn 21 20 22 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [50])
                (const_int 175 [0xaf])) [0 LMIC.adrTxPow+0 S1 A8])
        (reg:QI 3 a3 [60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:695 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [60])
        (nil)))
(insn 22 21 23 2 (set (reg:SI 11 a11)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:696 44 {movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:696 44 {movsi_internal}
     (nil))
(call_insn 24 23 25 2 (call (mem:SI (symbol_ref:SI ("setDrJoin") [flags 0x3]  <function_decl 0x100b66e58 setDrJoin>) [0 setDrJoin S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:696 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 25 24 26 2 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:697 44 {movsi_internal}
     (nil))
(call_insn 26 25 28 2 (call (mem:SI (symbol_ref:SI ("initDefaultChannels") [flags 0x3]  <function_decl 0x100b7c288 initDefaultChannels>) [0 initDefaultChannels S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:697 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 28 26 29 2 (set (reg:SI 2 a2 [orig:44 D.6039 ] [44])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [50])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 33 {zero_extendhisi2}
     (nil))
(note 29 28 30 2 NOTE_INSN_DELETED)
(note 30 29 32 2 NOTE_INSN_DELETED)
(note 32 30 33 2 NOTE_INSN_DELETED)
(jump_insn 33 32 34 2 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:44 D.6039 ] [44])
                    (const_int 1 [0x1])
                    (const_int 11 [0xb]))
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:44 D.6039 ] [44])
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 39)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 34 33 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 35 34 36 3 NOTE_INSN_DELETED)
(insn 36 35 37 3 (set (reg:SI 11 a11)
        (const_int 698 [0x2ba])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 44 {movsi_internal}
     (nil))
(insn 37 36 38 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC65") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 38 37 39 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:698 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 39 38 40 4 76 "" [1 uses])
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 4 (set (reg/f:SI 3 a3 [67])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC62") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 42 41 43 4 (set (reg:SI 2 a2 [orig:45 D.6040 ] [45])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [67])
                (const_int 36 [0x24])) [0 LMIC.bands[0].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (nil))
(insn 43 42 44 4 (set (reg:SI 10 a10)
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (nil))
(call_insn 44 43 45 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rndDelay") [flags 0x3]  <function_decl 0x100b66ca8 rndDelay>) [0 rndDelay S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 45 44 46 4 NOTE_INSN_DELETED)
(insn 46 45 48 4 (set (reg:SI 10 a10 [orig:47 D.6040 ] [47])
        (plus:SI (reg:SI 2 a2 [orig:45 D.6040 ] [45])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 1 {addsi3}
     (expr_list:REG_EQUIV (mem/j/c:SI (reg/f:SI 3 a3 [67]) [0 LMIC.txend+0 S4 A32])
        (nil)))
(insn 48 46 56 4 (set (mem/j/c:SI (reg/f:SI 3 a3 [67]) [0 LMIC.txend+0 S4 A32])
        (reg:SI 10 a10 [orig:47 D.6040 ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 D.6040 ] [47])
        (nil)))
(jump_insn 56 48 55 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:699 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 55 56 51)
(note 51 55 0 NOTE_INSN_DELETED)

;; Function aes_encrypt (aes_encrypt, funcdef_no=41, decl_uid=3450, cgraph_uid=41, symbol_order=42)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


aes_encrypt

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d,2u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d} r9={2d} r10={4d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 81{67d,14u,0e} in 8{6 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 14 to worklist
  Adding insn 9 to worklist
  Adding insn 18 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


aes_encrypt

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d,2u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d} r9={2d} r10={4d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 81{67d,14u,0e} in 8{6 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 5 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 18 5 19 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:174 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 19 18 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 19 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 4 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC66") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:175 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:175 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 10 9 11 2 NOTE_INSN_DELETED)
(insn 11 10 12 2 (set (reg:SI 12 a12)
        (zero_extend:SI (reg:HI 3 a3 [orig:44 len ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 33 {zero_extendhisi2}
     (nil))
(insn 12 11 13 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 2 a2 [orig:43 pdu ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 44 {movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 44 {movsi_internal}
     (nil))
(call_insn 14 13 21 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 21 14 20 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:176 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 20 21 17)
(note 17 20 0 NOTE_INSN_DELETED)

;; Function getSf (getSf, funcdef_no=7, decl_uid=3046, cgraph_uid=7, symbol_order=7)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


getSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 18 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 14 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


getSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
(note 5 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 18 5 19 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 19 18 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 19 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 4 9 2 NOTE_INSN_DELETED)
(note 9 8 14 2 NOTE_INSN_DELETED)
(insn 14 9 15 2 (set (reg/i:SI 2 a2)
        (and:SI (reg:SI 2 a2 [ params ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 30 {andsi3}
     (nil))
(insn 15 14 21 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 -1
     (nil))
(jump_insn 21 15 20 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 20 21 17)
(note 17 20 0 NOTE_INSN_DELETED)

;; Function setSf (setSf, funcdef_no=8, decl_uid=3050, cgraph_uid=8, symbol_order=8)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u,1e} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 28{14d,13u,1e} in 8{8 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 21 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 20 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setSf

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u,1e} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 28{14d,13u,1e} in 8{8 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
(note 7 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 24 7 25 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 25 24 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 25 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:48 params ] [48])
        (zero_extend:SI (reg:HI 2 a2 [ params ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 33 {zero_extendhisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:50 sf ] [50])
        (zero_extend:SI (reg:QI 3 a3 [ sf ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 34 {zero_extendqisi2}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 11 2 (set (reg:HI 8 a8 [53])
        (const_int -8 [0xfffffffffffffff8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -8 [0xfffffffffffffff8])
        (nil)))
(insn 11 9 14 2 (set (reg:SI 2 a2 [55])
        (and:SI (reg/v:SI 2 a2 [orig:48 params ] [48])
            (reg:SI 8 a8 [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [53])
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 2 a2 [orig:48 params ] [48])
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(note 14 11 15 2 NOTE_INSN_DELETED)
(note 15 14 20 2 NOTE_INSN_DELETED)
(insn 20 15 21 2 (set (reg/i:SI 2 a2)
        (ior:SI (reg:SI 2 a2 [55])
            (reg/v:SI 3 a3 [orig:50 sf ] [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 31 {iorsi3}
     (nil))
(insn 21 20 27 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 -1
     (nil))
(jump_insn 27 21 26 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:348 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 26 27 23)
(note 23 26 0 NOTE_INSN_DELETED)

;; Function getBw (getBw, funcdef_no=9, decl_uid=3053, cgraph_uid=9, symbol_order=9)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


getBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 15 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


getBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
(note 5 1 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 19 5 20 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 20 19 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 20 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 4 9 2 NOTE_INSN_DELETED)
(note 9 7 10 2 NOTE_INSN_DELETED)
(note 10 9 15 2 NOTE_INSN_DELETED)
(insn 15 10 16 2 (set (reg/i:SI 2 a2)
        (zero_extract:SI (reg:SI 2 a2 [ params ])
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 38 {extzv_internal}
     (nil))
(insn 16 15 22 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 -1
     (nil))
(jump_insn 22 16 21 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 21 22 18)
(note 18 21 0 NOTE_INSN_DELETED)

;; Function setBw (setBw, funcdef_no=10, decl_uid=3057, cgraph_uid=10, symbol_order=10)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u,1e} r3={3d,4u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 30{15d,14u,1e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 25 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 21 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u,1e} r3={3d,4u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 30{15d,14u,1e} in 9{9 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
(note 7 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 25 7 26 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 26 25 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 26 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:50 params ] [50])
        (zero_extend:SI (reg:HI 2 a2 [ params ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 33 {zero_extendhisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:52 cr ] [52])
        (zero_extend:SI (reg:QI 3 a3 [ cr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 34 {zero_extendqisi2}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 3 a3 [orig:45 D.6054 ] [45])
        (ashift:SI (reg/v:SI 3 a3 [orig:52 cr ] [52])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 51 {ashlsi3_internal}
     (nil))
(insn 10 9 12 2 (set (reg:HI 8 a8 [55])
        (const_int -25 [0xffffffffffffffe7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -25 [0xffffffffffffffe7])
        (nil)))
(insn 12 10 15 2 (set (reg:SI 2 a2 [57])
        (and:SI (reg/v:SI 2 a2 [orig:50 params ] [50])
            (reg:SI 8 a8 [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [55])
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 2 a2 [orig:50 params ] [50])
                (const_int -25 [0xffffffffffffffe7]))
            (nil))))
(note 15 12 16 2 NOTE_INSN_DELETED)
(note 16 15 21 2 NOTE_INSN_DELETED)
(insn 21 16 22 2 (set (reg/i:SI 2 a2)
        (ior:SI (reg:SI 2 a2 [57])
            (reg:SI 3 a3 [orig:45 D.6054 ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 31 {iorsi3}
     (nil))
(insn 22 21 28 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 -1
     (nil))
(jump_insn 28 22 27 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:350 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 27 28 24)
(note 24 27 0 NOTE_INSN_DELETED)

;; Function getCr (getCr, funcdef_no=11, decl_uid=3060, cgraph_uid=11, symbol_order=11)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


getCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 15 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


getCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
(note 5 1 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 19 5 20 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 20 19 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 20 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 4 9 2 NOTE_INSN_DELETED)
(note 9 7 10 2 NOTE_INSN_DELETED)
(note 10 9 15 2 NOTE_INSN_DELETED)
(insn 15 10 16 2 (set (reg/i:SI 2 a2)
        (zero_extract:SI (reg:SI 2 a2 [ params ])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 38 {extzv_internal}
     (nil))
(insn 16 15 22 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 -1
     (nil))
(jump_insn 22 16 21 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 21 22 18)
(note 18 21 0 NOTE_INSN_DELETED)

;; Function setCr (setCr, funcdef_no=12, decl_uid=3064, cgraph_uid=12, symbol_order=12)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u,1e} r3={3d,4u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 30{15d,14u,1e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 25 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 21 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setCr

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u,1e} r3={3d,4u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 30{15d,14u,1e} in 9{9 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
(note 7 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 25 7 26 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 26 25 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 26 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:50 params ] [50])
        (zero_extend:SI (reg:HI 2 a2 [ params ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 33 {zero_extendhisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:52 cr ] [52])
        (zero_extend:SI (reg:QI 3 a3 [ cr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 34 {zero_extendqisi2}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 3 a3 [orig:45 D.6063 ] [45])
        (ashift:SI (reg/v:SI 3 a3 [orig:52 cr ] [52])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 51 {ashlsi3_internal}
     (nil))
(insn 10 9 12 2 (set (reg:HI 8 a8 [55])
        (const_int -97 [0xffffffffffffff9f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -97 [0xffffffffffffff9f])
        (nil)))
(insn 12 10 15 2 (set (reg:SI 2 a2 [57])
        (and:SI (reg/v:SI 2 a2 [orig:50 params ] [50])
            (reg:SI 8 a8 [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [55])
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 2 a2 [orig:50 params ] [50])
                (const_int -97 [0xffffffffffffff9f]))
            (nil))))
(note 15 12 16 2 NOTE_INSN_DELETED)
(note 16 15 21 2 NOTE_INSN_DELETED)
(insn 21 16 22 2 (set (reg/i:SI 2 a2)
        (ior:SI (reg:SI 2 a2 [57])
            (reg:SI 3 a3 [orig:45 D.6063 ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 31 {iorsi3}
     (nil))
(insn 22 21 28 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 -1
     (nil))
(jump_insn 28 22 27 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 27 28 24)
(note 24 27 0 NOTE_INSN_DELETED)

;; Function getNocrc (getNocrc, funcdef_no=13, decl_uid=3067, cgraph_uid=13, symbol_order=13)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


getNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 15 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


getNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
(note 5 1 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 19 5 20 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 20 19 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 20 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 4 8 2 NOTE_INSN_DELETED)
(note 8 7 9 2 NOTE_INSN_DELETED)
(note 9 8 10 2 NOTE_INSN_DELETED)
(note 10 9 15 2 NOTE_INSN_DELETED)
(insn 15 10 16 2 (set (reg/i:SI 2 a2)
        (zero_extract:SI (reg:SI 2 a2 [ params ])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 38 {extzv_internal}
     (nil))
(insn 16 15 22 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 -1
     (nil))
(jump_insn 22 16 21 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:353 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 21 22 18)
(note 18 21 0 NOTE_INSN_DELETED)

;; Function setNocrc (setNocrc, funcdef_no=14, decl_uid=3071, cgraph_uid=14, symbol_order=14)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,6u,1e} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 30{15d,14u,1e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 21 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 20 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setNocrc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,6u,1e} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 30{15d,14u,1e} in 9{9 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
(note 6 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 24 6 25 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 25 24 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 25 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:49 params ] [49])
        (zero_extend:SI (reg:HI 2 a2 [ params ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (nil))
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 3 a3 [orig:44 D.6071 ] [44])
        (ashift:SI (reg:SI 3 a3 [ nocrc ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 51 {ashlsi3_internal}
     (nil))
(insn 9 8 11 2 (set (reg:HI 8 a8 [53])
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -129 [0xffffffffffffff7f])
        (nil)))
(insn 11 9 14 2 (set (reg:SI 2 a2 [55])
        (and:SI (reg/v:SI 2 a2 [orig:49 params ] [49])
            (reg:SI 8 a8 [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [53])
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 2 a2 [orig:49 params ] [49])
                (const_int -129 [0xffffffffffffff7f]))
            (nil))))
(insn 14 11 15 2 (set (reg:SI 2 a2 [58])
        (ior:SI (reg:SI 2 a2 [55])
            (reg:SI 3 a3 [orig:44 D.6071 ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (nil))
(note 15 14 20 2 NOTE_INSN_DELETED)
(insn 20 15 21 2 (set (reg/i:SI 2 a2)
        (zero_extend:SI (reg:HI 2 a2 [58]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 33 {zero_extendhisi2}
     (nil))
(insn 21 20 27 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 -1
     (nil))
(jump_insn 27 21 26 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 26 27 23)
(note 23 26 0 NOTE_INSN_DELETED)

;; Function getIh (getIh, funcdef_no=15, decl_uid=3074, cgraph_uid=15, symbol_order=15)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


getIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 18 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 14 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


getIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
(note 5 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 18 5 19 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 19 18 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 19 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 4 8 2 NOTE_INSN_DELETED)
(note 8 7 14 2 NOTE_INSN_DELETED)
(insn 14 8 15 2 (set (reg/i:SI 2 a2)
        (zero_extract:SI (reg:SI 2 a2 [ params ])
            (const_int 8 [0x8])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 38 {extzv_internal}
     (nil))
(insn 15 14 21 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 -1
     (nil))
(jump_insn 21 15 20 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 20 21 17)
(note 17 20 0 NOTE_INSN_DELETED)

;; Function setIh (setIh, funcdef_no=16, decl_uid=3078, cgraph_uid=16, symbol_order=16)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


setIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 25{13d,12u,0e} in 7{7 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 23 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 19 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


setIh

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,5u} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 25{13d,12u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3]
(note 6 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 23 6 24 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 24 23 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 24 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(note 3 4 5 2 NOTE_INSN_DELETED)
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 10 2 (set (reg:SI 3 a3 [orig:44 D.6078 ] [44])
        (ashift:SI (reg:SI 3 a3 [ ih ])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 51 {ashlsi3_internal}
     (nil))
(insn 10 8 13 2 (set (reg:SI 2 a2 [54])
        (zero_extend:SI (reg:QI 2 a2 [ params ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 34 {zero_extendqisi2}
     (nil))
(insn 13 10 14 2 (set (reg:SI 2 a2 [57])
        (ior:SI (reg:SI 2 a2 [54])
            (reg:SI 3 a3 [orig:44 D.6078 ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 31 {iorsi3}
     (nil))
(note 14 13 19 2 NOTE_INSN_DELETED)
(insn 19 14 20 2 (set (reg/i:SI 2 a2)
        (zero_extend:SI (reg:HI 2 a2 [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 33 {zero_extendhisi2}
     (nil))
(insn 20 19 26 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 -1
     (nil))
(jump_insn 26 20 25 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:356 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 25 26 22)
(note 22 25 0 NOTE_INSN_DELETED)

;; Function makeRps (makeRps, funcdef_no=17, decl_uid=3085, cgraph_uid=17, symbol_order=17)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


makeRps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={6d,6u} r3={3d,4u} r4={3d,4u} r5={2d,3u} r6={1d,2u} r7={1d} r8={4d,4u} 
;;    total ref usage 53{23d,30u,0e} in 19{19 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 5 [a5] 8 [a8]
;; lr  def 	 2 [a2] 5 [a5] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 51 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 38 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
  Adding insn 11 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
  Adding insn 12 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 7 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


makeRps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={6d,6u} r3={3d,4u} r4={3d,4u} r5={2d,3u} r6={1d,2u} r7={1d} r8={4d,4u} 
;;    total ref usage 53{23d,30u,0e} in 19{19 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]
(note 13 1 48 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 48 13 49 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 49 48 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 49 4 2 NOTE_INSN_DELETED)
(note 4 2 6 2 NOTE_INSN_DELETED)
(note 6 4 9 2 NOTE_INSN_DELETED)
(note 9 6 3 2 NOTE_INSN_DELETED)
(insn 3 9 5 2 (set (reg/v:SI 2 a2 [orig:58 sf ] [58])
        (zero_extend:SI (reg:QI 2 a2 [ sf ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 34 {zero_extendqisi2}
     (nil))
(insn 5 3 7 2 (set (reg/v:SI 3 a3 [orig:60 bw ] [60])
        (zero_extend:SI (reg:QI 3 a3 [ bw ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 34 {zero_extendqisi2}
     (nil))
(insn 7 5 10 2 (set (reg/v:SI 4 a4 [orig:62 cr ] [62])
        (zero_extend:SI (reg:QI 4 a4 [ cr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:357 34 {zero_extendqisi2}
     (nil))
(note 10 7 15 2 NOTE_INSN_FUNCTION_BEG)
(insn 15 10 16 2 (set (reg:SI 3 a3 [orig:45 D.6082 ] [45])
        (ashift:SI (reg/v:SI 3 a3 [orig:60 bw ] [60])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 51 {ashlsi3_internal}
     (nil))
(insn 16 15 19 2 (set (reg:SI 4 a4 [orig:49 D.6082 ] [49])
        (ashift:SI (reg/v:SI 4 a4 [orig:62 cr ] [62])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 51 {ashlsi3_internal}
     (nil))
(insn 19 16 22 2 (set (reg:SI 8 a8 [68])
        (ior:SI (reg/v:SI 2 a2 [orig:58 sf ] [58])
            (reg:SI 3 a3 [orig:45 D.6082 ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:58 sf ] [58])
        (nil)))
(insn 22 19 23 2 (set (reg:SI 8 a8 [71])
        (ior:SI (reg:SI 8 a8 [68])
            (reg:SI 4 a4 [orig:49 D.6082 ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (nil))
(insn 23 22 24 2 (set (reg:SI 8 a8 [orig:51 D.6081 ] [51])
        (sign_extend:SI (reg:HI 8 a8 [71]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 35 {extendhisi2_internal}
     (nil))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (eq (reg:SI 6 a6 [ nocrc ])
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 44)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 25 24 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 25 45 3 (set (reg:SI 2 a2 [orig:42 D.6081 ] [42])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 128 [0x80])
        (nil)))
(jump_insn 45 11 46 3 (set (pc)
        (label_ref 26)) 78 {jump}
     (nil)
 -> 26)
;;  succ:       5 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

(barrier 46 45 44)
;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 44 46 43 4 90 "" [1 uses])
(note 43 44 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 12 43 26 4 (set (reg:SI 2 a2 [orig:42 D.6081 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 5 [a5] 8 [a8]
;; lr  def 	 2 [a2] 5 [a5] 8 [a8]
(code_label 26 12 27 5 89 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:SI 5 a5 [orig:53 D.6082 ] [53])
        (ashift:SI (reg/v:SI 5 a5 [orig:64 ih ] [64])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 51 {ashlsi3_internal}
     (nil))
(insn 29 28 32 5 (set (reg:SI 8 a8 [73])
        (ior:SI (reg:SI 2 a2 [orig:42 D.6081 ] [42])
            (reg:SI 8 a8 [orig:51 D.6081 ] [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:42 D.6081 ] [42])
        (nil)))
(insn 32 29 33 5 (set (reg:SI 2 a2 [76])
        (ior:SI (reg:SI 8 a8 [73])
            (reg:SI 5 a5 [orig:53 D.6082 ] [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:358 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [73])
        (nil)))
(note 33 32 38 5 NOTE_INSN_DELETED)
(insn 38 33 39 5 (set (reg/i:SI 2 a2)
        (zero_extend:SI (reg:HI 2 a2 [76]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:359 33 {zero_extendhisi2}
     (nil))
(insn 39 38 51 5 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:359 -1
     (nil))
(jump_insn 51 39 50 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:359 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 50 51 47)
(note 47 50 0 NOTE_INSN_DELETED)

;; Function sameSfBw (sameSfBw, funcdef_no=18, decl_uid=3089, cgraph_uid=18, symbol_order=18)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


sameSfBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,6u} r3={3d,4u,1e} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 32{16d,15u,1e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 24 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 15 to worklist
  Adding insn 26 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


sameSfBw

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,6u} r3={3d,4u,1e} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 32{16d,15u,1e} in 10{10 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
(note 7 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 28 7 29 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 29 28 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 29 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:47 r1 ] [47])
        (zero_extend:SI (reg:HI 2 a2 [ r1 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 33 {zero_extendhisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:49 r2 ] [49])
        (zero_extend:SI (reg:HI 3 a3 [ r2 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 33 {zero_extendhisi2}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 6 10 2 NOTE_INSN_DELETED)
(insn 10 9 11 2 (set (reg:SI 2 a2 [orig:42 D.6087 ] [42])
        (xor:SI (reg/v:SI 2 a2 [orig:47 r1 ] [47])
            (reg/v:SI 3 a3 [orig:49 r2 ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 32 {xorsi3}
     (expr_list:REG_DEAD (reg/v:SI 3 a3 [orig:49 r2 ] [49])
        (nil)))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 14 2 (set (reg:SI 3 a3 [54])
        (and:SI (reg:SI 2 a2 [orig:42 D.6087 ] [42])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:42 D.6087 ] [42])
        (nil)))
(insn 14 12 26 2 (set (reg:SI 2 a2 [57])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 26 14 15 2 (set (reg:SI 8 a8 [56])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 15 26 17 2 (set (reg:SI 2 a2 [55])
        (if_then_else:SI (eq (reg:SI 3 a3 [54])
                (const_int 0 [0]))
            (reg:SI 8 a8 [56])
            (reg:SI 2 a2 [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 8 a8 [56])
        (expr_list:REG_EQUAL (eq:SI (reg:SI 3 a3 [54])
                (const_int 0 [0]))
            (nil))))
(note 17 15 24 2 NOTE_INSN_DELETED)
(insn 24 17 31 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 -1
     (nil))
(jump_insn 31 24 30 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:362 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 30 31 27)
(note 27 30 0 NOTE_INSN_DELETED)

;; Function updr2rps (updr2rps, funcdef_no=19, decl_uid=3093, cgraph_uid=19, symbol_order=19)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


updr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 26{14d,12u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 21 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 20 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


updr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 26{14d,12u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
(note 5 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 24 5 25 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 25 24 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 25 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:49 dr ] [49])
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 34 {zero_extendqisi2}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 9 2 (set (reg:SI 2 a2 [orig:43 D.6092 ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:49 dr ] [49])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (nil))
(debug_insn 9 7 10 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI index (reg:SI 2 a2 [orig:43 D.6092 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 8 a8 [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC67") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 2 a2 [orig:45 D.6094 ] [45])
        (plus:SI (reg:SI 2 a2 [orig:43 D.6092 ] [43])
            (reg/f:SI 8 a8 [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [51])
        (nil)))
(note 13 12 20 2 NOTE_INSN_DELETED)
(insn 20 13 21 2 (set (reg/i:SI 2 a2)
        (zero_extend:SI (mem:QI (reg/f:SI 2 a2 [orig:45 D.6094 ] [45]) [0 *_6+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 34 {zero_extendqisi2}
     (nil))
(insn 21 20 27 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(jump_insn 27 21 26 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 26 27 23)
(note 23 26 0 NOTE_INSN_DELETED)

;; Function dndr2rps (dndr2rps, funcdef_no=20, decl_uid=3096, cgraph_uid=20, symbol_order=20)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


dndr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={8d,12u,1e} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} 
;;    total ref usage 37{18d,18u,1e} in 17{17 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 35 to worklist
  Adding insn 29 to worklist
  Adding insn 32 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


dndr2rps

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={8d,12u,1e} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} 
;;    total ref usage 37{18d,18u,1e} in 17{17 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
(note 5 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 5 33 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 33 32 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 33 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:52 dr ] [52])
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 34 {zero_extendqisi2}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:QI dr (subreg:QI (reg/v:SI 2 a2 [orig:52 dr ] [52]) 0)) -1
     (nil))
(insn 8 7 10 2 (set (reg:SI 2 a2 [orig:47 D.6100 ] [47])
        (plus:SI (reg/v:SI 2 a2 [orig:52 dr ] [52])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (nil))
(debug_insn 10 8 11 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI index (reg:SI 2 a2 [orig:47 D.6100 ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 8 a8 [54])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC68") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 13 12 14 2 (set (reg/f:SI 2 a2 [orig:49 D.6102 ] [49])
        (plus:SI (reg:SI 2 a2 [orig:47 D.6100 ] [47])
            (reg/f:SI 8 a8 [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [54])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 2 a2 [orig:50 D.6103 ] [50])
        (zero_extend:SI (mem:QI (reg/f:SI 2 a2 [orig:49 D.6102 ] [49]) [0 *_10+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (nil))
(debug_insn 15 14 16 2 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 2 a2 [orig:50 D.6103 ] [50]) 0))) -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(note 17 16 19 2 NOTE_INSN_DELETED)
(insn 19 17 20 2 (set (reg:SI 2 a2 [57])
        (and:SI (reg:SI 2 a2 [orig:50 D.6103 ] [50])
            (const_int 127 [0x7f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (nil))
(insn 20 19 22 2 (set (reg:HI 8 a8 [58])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 22 20 23 2 (set (reg:SI 2 a2 [60])
        (ior:SI (reg:SI 2 a2 [57])
            (reg:SI 8 a8 [58]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [58])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 2 a2 [57])
                (const_int 128 [0x80]))
            (nil))))
(note 23 22 28 2 NOTE_INSN_DELETED)
(insn 28 23 29 2 (set (reg/i:SI 2 a2)
        (zero_extend:SI (reg:QI 2 a2 [60]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 34 {zero_extendqisi2}
     (nil))
(insn 29 28 35 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 -1
     (nil))
(jump_insn 35 29 34 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:366 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 34 35 31)
(note 31 34 0 NOTE_INSN_DELETED)

;; Function isFasterDR (isFasterDR, funcdef_no=21, decl_uid=3100, cgraph_uid=21, symbol_order=21)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


isFasterDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={3d,4u} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} 
;;    total ref usage 28{14d,14u,0e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 28 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 19 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 3 [a3] 8 [a8]
  Adding insn 11 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 8 [a8]
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


isFasterDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={3d,4u} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} 
;;    total ref usage 28{14d,14u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
(note 7 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 25 7 26 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 26 25 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 26 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:45 dr1 ] [45])
        (zero_extend:SI (reg:QI 2 a2 [ dr1 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 34 {zero_extendqisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:47 dr2 ] [47])
        (zero_extend:SI (reg:QI 3 a3 [ dr2 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 34 {zero_extendqisi2}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:QI 8 a8 [49])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 10 9 22 2 (set (pc)
        (if_then_else (ltu (reg/v:SI 3 a3 [orig:47 dr2 ] [47])
                (reg/v:SI 2 a2 [orig:45 dr1 ] [45]))
            (label_ref 12)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 58 {*ubtrue}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:45 dr1 ] [45])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 12)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(note 22 10 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 22 12 3 (set (reg:QI 8 a8 [49])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
(code_label 12 11 23 4 95 "" [1 uses])
(note 23 12 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 13 23 19 4 NOTE_INSN_DELETED)
(insn 19 13 20 4 (set (reg/i:SI 2 a2)
        (and:SI (reg:SI 8 a8 [49])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [49])
        (nil)))
(insn 20 19 28 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 -1
     (nil))
(jump_insn 28 20 27 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:367 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 27 28 24)
(note 24 27 0 NOTE_INSN_DELETED)

;; Function isSlowerDR (isSlowerDR, funcdef_no=22, decl_uid=3104, cgraph_uid=22, symbol_order=22)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


isSlowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={3d,4u} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} 
;;    total ref usage 28{14d,14u,0e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 28 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 19 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 3 [a3] 8 [a8]
  Adding insn 11 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 8 [a8]
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


isSlowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={3d,4u} r3={2d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,1u} 
;;    total ref usage 28{14d,14u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
(note 7 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 25 7 26 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 26 25 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 26 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:45 dr1 ] [45])
        (zero_extend:SI (reg:QI 2 a2 [ dr1 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 34 {zero_extendqisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:47 dr2 ] [47])
        (zero_extend:SI (reg:QI 3 a3 [ dr2 ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 34 {zero_extendqisi2}
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:QI 8 a8 [49])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 10 9 22 2 (set (pc)
        (if_then_else (ltu (reg/v:SI 2 a2 [orig:45 dr1 ] [45])
                (reg/v:SI 3 a3 [orig:47 dr2 ] [47]))
            (label_ref 12)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 58 {*ubtrue}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:45 dr1 ] [45])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 12)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(note 22 10 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 22 12 3 (set (reg:QI 8 a8 [49])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 8 [a8]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
(code_label 12 11 23 4 97 "" [1 uses])
(note 23 12 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 13 23 19 4 NOTE_INSN_DELETED)
(insn 19 13 20 4 (set (reg/i:SI 2 a2)
        (and:SI (reg:SI 8 a8 [49])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [49])
        (nil)))
(insn 20 19 28 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 -1
     (nil))
(jump_insn 28 20 27 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:368 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 27 28 24)
(note 24 27 0 NOTE_INSN_DELETED)

;; Function incDR (incDR, funcdef_no=23, decl_uid=3107, cgraph_uid=23, symbol_order=23)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


incDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={4d,6u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u} r9={2d,3u} 
;;    total ref usage 35{17d,18u,0e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 36 to worklist
  Adding insn 39 to worklist
  Adding insn 27 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


incDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={4d,6u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u} r9={2d,3u} 
;;    total ref usage 35{17d,18u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 6 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 36 6 37 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 37 36 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 37 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:49 dr ] [49])
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 34 {zero_extendqisi2}
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 10 2 (set (reg:SI 9 a9 [orig:44 D.6114 ] [44])
        (plus:SI (reg/v:SI 2 a2 [orig:49 dr ] [49])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 1 {addsi3}
     (nil))
(debug_insn 10 8 11 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI index (reg:SI 9 a9 [orig:44 D.6114 ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 8 a8 [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC69") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 13 12 14 2 (set (reg/f:SI 8 a8 [orig:46 D.6116 ] [46])
        (plus:SI (reg:SI 9 a9 [orig:44 D.6114 ] [44])
            (reg/f:SI 8 a8 [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:44 D.6114 ] [44])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 9 a9 [orig:47 D.6117 ] [47])
        (zero_extend:SI (mem:QI (reg/f:SI 8 a8 [orig:46 D.6116 ] [46]) [0 *_7+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [orig:46 D.6116 ] [46])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 8 a8 [52])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [orig:47 D.6117 ] [47])
                (reg:SI 8 a8 [52]))
            (label_ref:SI 20)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:47 D.6117 ] [47])
        (expr_list:REG_DEAD (reg:SI 8 a8 [52])
            (int_list:REG_BR_PROB 1991 (nil))))
 -> 20)
;;  succ:       3 [80.1%]  (FALLTHRU)
;;              4 [19.9%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg:SI 2 a2 [53])
        (plus:SI (reg/v:SI 2 a2 [orig:49 dr ] [49])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 1 {addsi3}
     (nil))
(insn 19 18 20 3 (set (reg:SI 2 a2 [orig:42 D.6113 ] [42])
        (zero_extend:SI (reg:QI 2 a2 [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 34 {zero_extendqisi2}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [19.9%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
(code_label 20 19 21 4 99 "" [1 uses])
(note 21 20 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 21 39 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 -1
     (nil))
(jump_insn 39 27 38 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:369 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 38 39 35)
(note 35 38 0 NOTE_INSN_DELETED)

;; Function decDR (decDR, funcdef_no=24, decl_uid=3110, cgraph_uid=24, symbol_order=24)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


decDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={4d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u} r9={1d,1u} 
;;    total ref usage 33{16d,17u,0e} in 13{13 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 35 to worklist
  Adding insn 38 to worklist
  Adding insn 26 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


decDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={4d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u} r9={1d,1u} 
;;    total ref usage 33{16d,17u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 6 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 6 36 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 36 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:47 dr ] [47])
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI index (reg/v:SI 2 a2 [orig:47 dr ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 8 a8 [49])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC70") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 8 a8 [orig:44 D.6121 ] [44])
        (plus:SI (reg/v:SI 2 a2 [orig:47 dr ] [47])
            (reg/f:SI 8 a8 [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (nil))
(insn 13 12 14 2 (set (reg:SI 9 a9 [orig:45 D.6122 ] [45])
        (zero_extend:SI (mem:QI (reg/f:SI 8 a8 [orig:44 D.6121 ] [44]) [0 *_5+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [orig:44 D.6121 ] [44])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 8 a8 [50])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [orig:45 D.6122 ] [45])
                (reg:SI 8 a8 [50]))
            (label_ref:SI 19)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:45 D.6122 ] [45])
        (expr_list:REG_DEAD (reg:SI 8 a8 [50])
            (int_list:REG_BR_PROB 1991 (nil))))
 -> 19)
;;  succ:       3 [80.1%]  (FALLTHRU)
;;              4 [19.9%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg:SI 2 a2 [51])
        (plus:SI (reg/v:SI 2 a2 [orig:47 dr ] [47])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (nil))
(insn 18 17 19 3 (set (reg:SI 2 a2 [orig:42 D.6119 ] [42])
        (zero_extend:SI (reg:QI 2 a2 [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [19.9%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
(code_label 19 18 20 4 102 "" [1 uses])
(note 20 19 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 20 38 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(jump_insn 38 26 37 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 37 38 34)
(note 34 37 0 NOTE_INSN_DELETED)

;; Function assertDR (assertDR, funcdef_no=25, decl_uid=3113, cgraph_uid=25, symbol_order=25)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


assertDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={3d,4u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u} r9={2d,3u} 
;;    total ref usage 32{16d,16u,0e} in 13{13 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 35 to worklist
  Adding insn 38 to worklist
  Adding insn 26 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 6 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 9 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


assertDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,5u} r2={3d,4u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u} r9={2d,3u} 
;;    total ref usage 32{16d,16u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 7 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 7 36 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 36 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:49 dr ] [49])
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 34 {zero_extendqisi2}
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 11 2 (set (reg:SI 9 a9 [orig:44 D.6125 ] [44])
        (plus:SI (reg/v:SI 2 a2 [orig:49 dr ] [49])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 1 {addsi3}
     (nil))
(debug_insn 11 9 12 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI index (reg:SI 9 a9 [orig:44 D.6125 ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 8 a8 [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC71") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 14 13 15 2 (set (reg/f:SI 8 a8 [orig:46 D.6127 ] [46])
        (plus:SI (reg:SI 9 a9 [orig:44 D.6125 ] [44])
            (reg/f:SI 8 a8 [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:44 D.6125 ] [44])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 9 a9 [orig:47 D.6128 ] [47])
        (zero_extend:SI (mem:QI (reg/f:SI 8 a8 [orig:46 D.6127 ] [46]) [0 *_7+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [orig:46 D.6127 ] [46])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 8 a8 [52])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:SI 9 a9 [orig:47 D.6128 ] [47])
                (reg:SI 8 a8 [52]))
            (label_ref:SI 19)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:47 D.6128 ] [47])
        (expr_list:REG_DEAD (reg:SI 8 a8 [52])
            (int_list:REG_BR_PROB 5588 (nil))))
 -> 19)
;;  succ:       4 [55.9%] 
;;              3 [44.1%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 4412, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [44.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 18 17 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 6 18 19 3 (set (reg:SI 2 a2 [orig:42 D.6124 ] [42])
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 5 [0x5])
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [55.9%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
(code_label 19 6 20 4 105 "" [1 uses])
(note 20 19 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 26 20 38 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 -1
     (nil))
(jump_insn 38 26 37 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:371 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 37 38 34)
(note 34 37 0 NOTE_INSN_DELETED)

;; Function validDR (validDR, funcdef_no=26, decl_uid=3116, cgraph_uid=26, symbol_order=26)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


validDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={7d,9u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u,2e} r9={1d,1u} 
;;    total ref usage 38{19d,17u,2e} in 15{15 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 33 to worklist
  Adding insn 26 to worklist
  Adding insn 30 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 18 to worklist
  Adding insn 28 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


validDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={7d,9u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,3u,2e} r9={1d,1u} 
;;    total ref usage 38{19d,17u,2e} in 15{15 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 5 1 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 30 5 31 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 31 30 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 31 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:50 dr ] [50])
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 34 {zero_extendqisi2}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 9 2 (set (reg:SI 2 a2 [orig:43 D.6130 ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:50 dr ] [50])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (nil))
(debug_insn 9 7 10 2 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI index (reg:SI 2 a2 [orig:43 D.6130 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 8 a8 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC72") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 2 a2 [orig:45 D.6132 ] [45])
        (plus:SI (reg:SI 2 a2 [orig:43 D.6130 ] [43])
            (reg/f:SI 8 a8 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [52])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 8 a8 [orig:48 D.6135 ] [48])
        (zero_extend:SI (mem:QI (reg/f:SI 2 a2 [orig:45 D.6132 ] [45]) [0 *_6+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [orig:45 D.6132 ] [45])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 2 a2 [55])
        (const_int -255 [0xffffffffffffff01])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -255 [0xffffffffffffff01])
        (nil)))
(insn 15 14 17 2 (set (reg:SI 8 a8 [56])
        (plus:SI (reg:SI 8 a8 [orig:48 D.6135 ] [48])
            (reg:SI 2 a2 [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [55])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 8 a8 [orig:48 D.6135 ] [48])
                (const_int -255 [0xffffffffffffff01]))
            (nil))))
(insn 17 15 28 2 (set (reg:SI 2 a2 [58])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 28 17 18 2 (set (reg:SI 9 a9 [57])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 18 28 20 2 (set (reg:SI 2 a2 [54])
        (if_then_else:SI (ne (reg:SI 8 a8 [56])
                (const_int 0 [0]))
            (reg:SI 9 a9 [57])
            (reg:SI 2 a2 [58]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 9 a9 [57])
        (expr_list:REG_DEAD (reg:SI 8 a8 [56])
            (expr_list:REG_EQUAL (ne:SI (reg:SI 8 a8 [56])
                    (const_int 0 [0]))
                (nil)))))
(note 20 18 26 2 NOTE_INSN_DELETED)
(insn 26 20 33 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(jump_insn 33 26 32 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 32 33 29)
(note 29 32 0 NOTE_INSN_DELETED)

;; Function lowerDR (lowerDR, funcdef_no=27, decl_uid=3120, cgraph_uid=27, symbol_order=27)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


lowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,8u} r2={4d,8u} r3={4d,6u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,3u} r9={3d,3u} 
;;    total ref usage 49{20d,29u,0e} in 23{23 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 6 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 8 [a8]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 8 [a8]

( 3 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 5 2 )->[6]->( 3 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8]

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 46 to worklist
  Adding insn 49 to worklist
  Adding insn 21 to worklist
  Adding insn 37 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3]
  Adding insn 28 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 8 [a8]
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 8 [a8]
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 7 lr out =  1 [sp] 2 [a2] 3 [a3]
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3]
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


lowerDR

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,8u} r2={4d,8u} r3={4d,6u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,3u} r9={3d,3u} 
;;    total ref usage 49{20d,29u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3]
(note 8 1 49 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 49 8 50 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 50 49 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 50 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:48 dr ] [48])
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:50 n ] [50])
        (zero_extend:SI (reg:QI 3 a3 [ n ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (nil))
(note 6 5 46 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 46 6 47 2 (set (pc)
        (label_ref 29)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 78 {jump}
     (nil)
 -> 29)
;;  succ:       6 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

(barrier 47 46 36)
;; basic block 3, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [91.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 9 [a9]
(code_label 36 47 12 3 111 "" [1 uses])
(note 12 36 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 13 12 15 3 (var_location:QI dr (subreg:QI (reg/v:SI 2 a2 [orig:48 dr ] [48]) 0)) -1
     (nil))
(debug_insn 15 13 16 3 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI index (reg/v:SI 2 a2 [orig:48 dr ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 17 16 18 3 (set (reg/f:SI 9 a9 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC73") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 18 17 19 3 (set (reg/f:SI 9 a9 [orig:44 D.6138 ] [44])
        (plus:SI (reg/v:SI 2 a2 [orig:48 dr ] [48])
            (reg/f:SI 9 a9 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (nil))
(insn 19 18 20 3 (set (reg:SI 9 a9 [orig:45 D.6139 ] [45])
        (zero_extend:SI (mem:QI (reg/f:SI 9 a9 [orig:44 D.6138 ] [44]) [0 *_9+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (nil))
(insn 20 19 21 3 (set (reg:SI 3 a3 [53])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [orig:45 D.6139 ] [45])
                (reg:SI 3 a3 [53]))
            (label_ref 25)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:45 D.6139 ] [45])
        (expr_list:REG_DEAD (reg:SI 3 a3 [53])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 25)
;;  succ:       4 [72.0%]  (FALLTHRU)
;;              5 [28.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 8 [a8]

;; basic block 4, loop depth 0, count 0, freq 6552, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [72.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg:SI 2 a2 [54])
        (plus:SI (reg/v:SI 2 a2 [orig:48 dr ] [48])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (nil))
(insn 24 23 25 4 (set (reg/v:SI 2 a2 [orig:48 dr ] [48])
        (zero_extend:SI (reg:QI 2 a2 [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 8 [a8]

;; basic block 5, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [28.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 3 [a3]
(code_label 25 24 26 5 110 "" [1 uses])
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (var_location:QI dr (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(insn 28 27 29 5 (set (reg/v:SI 3 a3 [orig:50 n ] [50])
        (reg/v:SI 8 a8 [orig:42 n ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 8 a8 [orig:42 n ] [42])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 8 [a8]
(code_label 29 28 30 6 109 "" [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 6 (var_location:QI n (subreg:QI (reg/v:SI 3 a3 [orig:50 n ] [50]) 0)) -1
     (nil))
(debug_insn 32 31 33 6 (var_location:QI dr (subreg:QI (reg/v:SI 2 a2 [orig:48 dr ] [48]) 0)) -1
     (nil))
(insn 33 32 34 6 (set (reg:SI 8 a8 [55])
        (plus:SI (reg/v:SI 3 a3 [orig:50 n ] [50])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 34 33 35 6 (set (reg/v:SI 8 a8 [orig:42 n ] [42])
        (zero_extend:SI (reg:QI 8 a8 [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (nil))
(debug_insn 35 34 37 6 (var_location:QI n (subreg:QI (reg/v:SI 8 a8 [orig:42 n ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 37 35 53 6 (set (pc)
        (if_then_else (ne (reg/v:SI 3 a3 [orig:50 n ] [50])
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 36)
;;  succ:       3 [91.0%] 
;;              7 [9.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8]

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [9.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(note 53 37 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 51 53 52 7 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 52 51 54 7 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 54 52 48)
(note 48 54 0 NOTE_INSN_DELETED)

;; Function os_rlsbf2 (os_rlsbf2, funcdef_no=28, decl_uid=2750, cgraph_uid=28, symbol_order=29)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_rlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={3d,5u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} r9={1d,1u} 
;;    total ref usage 24{13d,11u,0e} in 7{7 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 21 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 17 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_rlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={3d,5u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} r9={1d,1u} 
;;    total ref usage 24{13d,11u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 4 22 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:61 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 22 21 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 22 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 9 a9 [orig:42 D.6143 ] [42])
        (zero_extend:SI (mem:QI (reg/v/f:SI 2 a2 [orig:51 buf ] [51]) [0 *buf_2(D)+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 34 {zero_extendqisi2}
     (nil))
(insn 7 6 8 2 (set (reg:SI 8 a8 [orig:44 D.6143 ] [44])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:51 buf ] [51])
                    (const_int 1 [0x1])) [0 MEM[(const u1_t *)buf_2(D) + 1B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v/f:SI 2 a2 [orig:51 buf ] [51])
        (nil)))
(insn 8 7 11 2 (set (reg:SI 2 a2 [orig:46 D.6145 ] [46])
        (ashift:SI (reg:SI 8 a8 [orig:44 D.6143 ] [44])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:62 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:44 D.6143 ] [44])
        (nil)))
(note 11 8 12 2 NOTE_INSN_DELETED)
(note 12 11 17 2 NOTE_INSN_DELETED)
(insn 17 12 18 2 (set (reg/i:SI 2 a2)
        (ior:SI (reg:SI 9 a9 [orig:42 D.6143 ] [42])
            (reg:SI 2 a2 [orig:46 D.6145 ] [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:63 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:42 D.6143 ] [42])
        (nil)))
(insn 18 17 24 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:63 -1
     (nil))
(jump_insn 24 18 23 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:63 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 23 24 20)
(note 20 23 0 NOTE_INSN_DELETED)

;; Function os_rlsbf4 (os_rlsbf4, funcdef_no=29, decl_uid=2740, cgraph_uid=29, symbol_order=30)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_rlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,8u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={5d,5u} r9={2d,2u} 
;;    total ref usage 38{19d,19u,0e} in 13{13 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_rlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,8u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={5d,5u} r9={2d,2u} 
;;    total ref usage 38{19d,19u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 4 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 28 4 29 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:67 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 29 28 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 29 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 8 2 (set (reg:SI 9 a9 [orig:42 D.6147 ] [42])
        (zero_extend:SI (mem:QI (reg/v/f:SI 2 a2 [orig:57 buf ] [57]) [0 *buf_2(D)+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (nil))
(insn 8 6 10 2 (set (reg:SI 8 a8 [orig:44 D.6147 ] [44])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:57 buf ] [57])
                    (const_int 1 [0x1])) [0 MEM[(const u1_t *)buf_2(D) + 1B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (nil))
(insn 10 8 11 2 (set (reg:SI 8 a8 [orig:46 D.6148 ] [46])
        (ashift:SI (reg:SI 8 a8 [orig:44 D.6147 ] [44])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 51 {ashlsi3_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 9 a9 [orig:47 D.6148 ] [47])
        (ior:SI (reg:SI 9 a9 [orig:42 D.6147 ] [42])
            (reg:SI 8 a8 [orig:46 D.6148 ] [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:46 D.6148 ] [46])
        (nil)))
(insn 12 11 14 2 (set (reg:SI 8 a8 [orig:48 D.6147 ] [48])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:57 buf ] [57])
                    (const_int 2 [0x2])) [0 MEM[(const u1_t *)buf_2(D) + 2B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (nil))
(insn 14 12 15 2 (set (reg:SI 8 a8 [orig:50 D.6148 ] [50])
        (ashift:SI (reg:SI 8 a8 [orig:48 D.6147 ] [48])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 51 {ashlsi3_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 8 a8 [orig:51 D.6148 ] [51])
        (ior:SI (reg:SI 9 a9 [orig:47 D.6148 ] [47])
            (reg:SI 8 a8 [orig:50 D.6148 ] [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:47 D.6148 ] [47])
        (nil)))
(insn 16 15 18 2 (set (reg:SI 2 a2 [orig:52 D.6147 ] [52])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:57 buf ] [57])
                    (const_int 3 [0x3])) [0 MEM[(const u1_t *)buf_2(D) + 3B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 34 {zero_extendqisi2}
     (nil))
(insn 18 16 19 2 (set (reg:SI 2 a2 [orig:54 D.6148 ] [54])
        (ashift:SI (reg:SI 2 a2 [orig:52 D.6147 ] [52])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:68 51 {ashlsi3_internal}
     (nil))
(note 19 18 24 2 NOTE_INSN_DELETED)
(insn 24 19 25 2 (set (reg/i:SI 2 a2)
        (ior:SI (reg:SI 8 a8 [orig:51 D.6148 ] [51])
            (reg:SI 2 a2 [orig:54 D.6148 ] [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:69 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:51 D.6148 ] [51])
        (nil)))
(insn 25 24 31 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:69 -1
     (nil))
(jump_insn 31 25 30 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:69 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 30 31 27)
(note 27 30 0 NOTE_INSN_DELETED)

;; Function convFreq (convFreq, funcdef_no=60, decl_uid=3649, cgraph_uid=60, symbol_order=68)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


convFreq

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,6u} r2={3d,4u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={3d,5u} r10={6d,7u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 72{47d,25u,0e} in 18{17 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 41 to worklist
  Adding insn 44 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 4 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
DCE: Deleting insn 18
deleting insn with uid = 18.
starting the processing of deferred insns
ending the processing of deferred insns


convFreq

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,6u} r2={3d,4u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={3d,4u} r10={5d,7u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 70{46d,24u,0e} in 17{16 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 5 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 41 5 42 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:608 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 42 41 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 42 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (plus:SI (reg:SI 2 a2 [ ptr ])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [ ptr ])
        (nil)))
(call_insn/i 9 8 10 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 10 9 11 2 NOTE_INSN_DELETED)
(insn 11 10 13 2 (set (reg:SI 10 a10 [orig:45 D.6151 ] [45])
        (lshiftrt:SI (reg:SI 10 a10)
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 53 {lshrsi3}
     (nil))
(note 13 11 14 2 NOTE_INSN_DELETED)
(insn 14 13 15 2 (set (reg:SI 10 a10 [52])
        (plus:SI (mult:SI (reg:SI 10 a10 [orig:45 D.6151 ] [45])
                (const_int 4 [0x4]))
            (reg:SI 10 a10 [orig:45 D.6151 ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 2 {*addx}
     (nil))
(note 15 14 16 2 NOTE_INSN_DELETED)
(insn 16 15 17 2 (set (reg:SI 10 a10 [54])
        (plus:SI (mult:SI (reg:SI 10 a10 [52])
                (const_int 4 [0x4]))
            (reg:SI 10 a10 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 2 {*addx}
     (nil))
(insn 17 16 19 2 (set (reg:SI 9 a9 [55])
        (ashift:SI (reg:SI 10 a10 [54])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [54])
        (nil)))
(insn 19 17 20 2 (set (reg/v:SI 2 a2 [orig:42 freq ] [42])
        (reg:SI 9 a9 [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 44 {movsi_internal}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI freq (reg:SI 9 a9 [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:609 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 8 a8 [56])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC74") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -863000000 [0xffffffffcc8faa40])
        (nil)))
(insn 22 21 23 2 (set (reg:SI 8 a8 [orig:46 D.6151 ] [46])
        (plus:SI (reg:SI 9 a9 [55])
            (reg:SI 8 a8 [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [55])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 9 a9 [57])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC75") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 7000000 [0x6acfc0])
        (nil)))
(jump_insn 24 23 38 2 (set (pc)
        (if_then_else (geu (reg:SI 9 a9 [57])
                (reg:SI 8 a8 [orig:46 D.6151 ] [46]))
            (label_ref:SI 26)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:610 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [57])
        (expr_list:REG_DEAD (reg:SI 8 a8 [orig:46 D.6151 ] [46])
            (int_list:REG_BR_PROB 3900 (nil))))
 -> 26)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              4 [39.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 38 24 4 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 4 38 26 3 (set (reg/v:SI 2 a2 [orig:42 freq ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:611 44 {movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [39.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
(code_label 26 4 27 4 115 "" [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 34 4 (var_location:SI freq (reg/v:SI 2 a2 [orig:42 freq ] [42])) -1
     (nil))
(insn 34 28 44 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:613 -1
     (nil))
(jump_insn 44 34 43 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:613 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 43 44 40)
(note 40 43 0 NOTE_INSN_DELETED)

;; Function os_rmsbf4 (os_rmsbf4, funcdef_no=30, decl_uid=2745, cgraph_uid=30, symbol_order=31)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_rmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,8u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={5d,5u} r9={2d,2u} 
;;    total ref usage 38{19d,19u,0e} in 13{13 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_rmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={4d,8u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={5d,5u} r9={2d,2u} 
;;    total ref usage 38{19d,19u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 4 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 28 4 29 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:74 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 29 28 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 29 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 8 2 (set (reg:SI 9 a9 [orig:42 D.6152 ] [42])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:57 buf ] [57])
                    (const_int 3 [0x3])) [0 MEM[(const u1_t *)buf_1(D) + 3B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (nil))
(insn 8 6 10 2 (set (reg:SI 8 a8 [orig:44 D.6152 ] [44])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:57 buf ] [57])
                    (const_int 2 [0x2])) [0 MEM[(const u1_t *)buf_1(D) + 2B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (nil))
(insn 10 8 11 2 (set (reg:SI 8 a8 [orig:46 D.6153 ] [46])
        (ashift:SI (reg:SI 8 a8 [orig:44 D.6152 ] [44])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 51 {ashlsi3_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 9 a9 [orig:47 D.6153 ] [47])
        (ior:SI (reg:SI 9 a9 [orig:42 D.6152 ] [42])
            (reg:SI 8 a8 [orig:46 D.6153 ] [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:46 D.6153 ] [46])
        (nil)))
(insn 12 11 14 2 (set (reg:SI 8 a8 [orig:48 D.6152 ] [48])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:57 buf ] [57])
                    (const_int 1 [0x1])) [0 MEM[(const u1_t *)buf_1(D) + 1B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (nil))
(insn 14 12 15 2 (set (reg:SI 8 a8 [orig:50 D.6153 ] [50])
        (ashift:SI (reg:SI 8 a8 [orig:48 D.6152 ] [48])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 51 {ashlsi3_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 8 a8 [orig:51 D.6153 ] [51])
        (ior:SI (reg:SI 9 a9 [orig:47 D.6153 ] [47])
            (reg:SI 8 a8 [orig:50 D.6153 ] [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:47 D.6153 ] [47])
        (nil)))
(insn 16 15 18 2 (set (reg:SI 2 a2 [orig:52 D.6152 ] [52])
        (zero_extend:SI (mem:QI (reg/v/f:SI 2 a2 [orig:57 buf ] [57]) [0 *buf_1(D)+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 34 {zero_extendqisi2}
     (nil))
(insn 18 16 19 2 (set (reg:SI 2 a2 [orig:54 D.6153 ] [54])
        (ashift:SI (reg:SI 2 a2 [orig:52 D.6152 ] [52])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:75 51 {ashlsi3_internal}
     (nil))
(note 19 18 24 2 NOTE_INSN_DELETED)
(insn 24 19 25 2 (set (reg/i:SI 2 a2)
        (ior:SI (reg:SI 8 a8 [orig:51 D.6153 ] [51])
            (reg:SI 2 a2 [orig:54 D.6153 ] [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:76 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:51 D.6153 ] [51])
        (nil)))
(insn 25 24 31 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:76 -1
     (nil))
(jump_insn 31 25 30 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:76 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 30 31 27)
(note 27 30 0 NOTE_INSN_DELETED)

;; Function aes_verifyMic0 (aes_verifyMic0, funcdef_no=40, decl_uid=3446, cgraph_uid=40, symbol_order=41)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


aes_verifyMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d,1u} r1={2d,6u} r2={3d,5u} r3={1d,3u} r4={3d,3u} r5={1d} r6={1d} r7={1d} r8={3d} r9={3d} r10={7d,6u,1e} r11={4d,1u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 127{100d,26u,1e} in 16{13 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 39 to worklist
  Adding insn 32 to worklist
  Adding insn 14 to worklist
  Adding insn 9 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 23 to worklist
  Adding insn 34 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


aes_verifyMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d,1u} r1={2d,6u} r2={3d,5u} r3={1d,3u} r4={3d,3u} r5={1d} r6={1d} r7={1d} r8={3d} r9={3d} r10={7d,6u,1e} r11={4d,1u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 127{100d,26u,1e} in 16{13 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 5 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 36 5 37 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:168 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 37 36 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 37 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 4 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC76") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:169 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:169 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 10 9 11 2 NOTE_INSN_DELETED)
(insn 11 10 12 2 (set (reg:SI 12 a12)
        (zero_extend:SI (reg:HI 3 a3 [orig:51 len ] [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 33 {zero_extendhisi2}
     (nil))
(insn 12 11 13 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 2 a2 [orig:50 pdu ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:SI 10 a10)
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (nil))
(call_insn 14 13 15 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 15 14 16 2 (set (reg:SI 4 a4 [orig:43 D.6156 ] [43])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(note 16 15 17 2 NOTE_INSN_DELETED)
(insn 17 16 18 2 (set (reg:SI 10 a10)
        (plus:SI (reg/v/f:SI 2 a2 [orig:50 pdu ] [50])
            (reg/v:SI 3 a3 [orig:51 len ] [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 1 {addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 2 a2 [orig:50 pdu ] [50])
        (nil)))
(call_insn/i 18 17 19 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rmsbf4") [flags 0x3]  <function_decl 0x140efa948 os_rmsbf4>) [0 os_rmsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 19 18 20 2 NOTE_INSN_DELETED)
(insn 20 19 22 2 (set (reg:SI 10 a10 [57])
        (minus:SI (reg:SI 4 a4 [orig:43 D.6156 ] [43])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:43 D.6156 ] [43])
        (nil)))
(insn 22 20 34 2 (set (reg:SI 2 a2 [59])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 34 22 23 2 (set (reg:SI 4 a4 [58])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 23 34 25 2 (set (reg:SI 2 a2 [56])
        (if_then_else:SI (eq (reg:SI 10 a10 [57])
                (const_int 0 [0]))
            (reg:SI 4 a4 [58])
            (reg:SI 2 a2 [59]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:170 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 10 a10 [57])
        (expr_list:REG_EQUAL (eq:SI (reg:SI 10 a10 [57])
                (const_int 0 [0]))
            (nil))))
(note 25 23 32 2 NOTE_INSN_DELETED)
(insn 32 25 39 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:171 -1
     (nil))
(jump_insn 39 32 38 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:171 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 38 39 35)
(note 35 38 0 NOTE_INSN_DELETED)

;; Function os_wlsbf2 (os_wlsbf2, funcdef_no=31, decl_uid=2753, cgraph_uid=31, symbol_order=32)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_wlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,3u} r3={3d,5u} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 23{11d,12u,0e} in 6{6 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 9 to worklist
  Adding insn 4 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_wlsbf2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,3u} r3={3d,5u} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 23{11d,12u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 3 [a3]
(note 6 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 15 6 16 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:81 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 16 15 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 16 4 2 NOTE_INSN_DELETED)
(insn 4 3 5 2 (set (reg/v:SI 3 a3 [orig:46 v ] [46])
        (zero_extend:SI (reg:HI 3 a3 [ v ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:81 33 {zero_extendhisi2}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem:QI (reg/v/f:SI 2 a2 [orig:45 buf ] [45]) [0 *buf_4(D)+0 S1 A8])
        (reg:QI 3 a3 [orig:46 v ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:82 46 {movqi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:SI 3 a3 [48])
        (lshiftrt:SI (reg/v:SI 3 a3 [orig:46 v ] [46])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:83 53 {lshrsi3}
     (nil))
(insn 10 9 18 2 (set (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:45 buf ] [45])
                (const_int 1 [0x1])) [0 MEM[(u1_t *)buf_4(D) + 1B]+0 S1 A8])
        (reg:QI 3 a3 [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:83 46 {movqi_internal}
     (nil))
(jump_insn 18 10 17 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:83 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 17 18 13)
(note 13 17 0 NOTE_INSN_DELETED)

;; Function aes_sessKeys (aes_sessKeys, funcdef_no=43, decl_uid=3464, cgraph_uid=43, symbol_order=44)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


aes_sessKeys

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d,1u} r1={2d,11u} r2={1d,2u} r3={3d,5u} r4={1d,7u} r5={1d,4u} r6={2d,5u} r7={1d} r8={9d,1u} r9={8d} r10={16d,8u} r11={14d,6u} r12={13d,5u} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 303{248d,55u,0e} in 35{27 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 63 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 60 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


aes_sessKeys

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d,1u} r1={2d,11u} r2={1d,2u} r3={3d,5u} r4={1d,7u} r5={1d,4u} r6={2d,5u} r7={1d} r8={9d,1u} r9={8d} r10={16d,8u} r11={14d,6u} r12={13d,5u} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 303{248d,55u,0e} in 35{27 regular + 8 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 8 1 60 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 60 8 61 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:193 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 61 60 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 61 7 2 NOTE_INSN_DELETED)
(note 7 2 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 7 12 2 (set (reg:SI 6 a6 [51])
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 12 a12)
        (reg:SI 6 a6 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 10 a10)
        (reg/v/f:SI 4 a4 [orig:48 nwkkey ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 44 {movsi_internal}
     (nil))
(call_insn 15 14 17 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x100c87510 memset>) [0 memset S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:194 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 17 15 18 2 (set (reg:QI 8 a8 [53])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:195 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 18 17 19 2 (set (mem:QI (reg/v/f:SI 4 a4 [orig:48 nwkkey ] [48]) [0 *nwkkey_2(D)+0 S1 A8])
        (reg:QI 8 a8 [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:195 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [53])
        (nil)))
(note 19 18 22 2 NOTE_INSN_DELETED)
(note 22 19 23 2 NOTE_INSN_DELETED)
(insn 23 22 24 2 (set (reg:SI 12 a12)
        (const_int 6 [0x6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 6 [0x6])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 3 a3 [orig:47 artnonce ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 3 a3 [orig:47 artnonce ] [47])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 10 a10)
        (plus:SI (reg/v/f:SI 4 a4 [orig:48 nwkkey ] [48])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 1 {addsi3}
     (nil))
(call_insn 26 25 28 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:196 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(note 28 26 29 2 NOTE_INSN_DELETED)
(insn 29 28 30 2 (set (reg:SI 11 a11)
        (reg/v:SI 2 a2 [orig:45 devnonce ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:197 44 {movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 10 a10)
        (plus:SI (reg/v/f:SI 4 a4 [orig:48 nwkkey ] [48])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:197 1 {addsi3}
     (nil))
(call_insn 31 30 35 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf2") [flags 0x3]  <function_decl 0x140efabd0 os_wlsbf2>) [0 os_wlsbf2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:197 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 35 31 36 2 (set (reg:SI 12 a12)
        (reg:SI 6 a6 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 36 35 37 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 4 a4 [orig:48 nwkkey ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 44 {movsi_internal}
     (nil))
(insn 37 36 38 2 (set (reg:SI 10 a10)
        (reg/v/f:SI 5 a5 [orig:49 artkey ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 44 {movsi_internal}
     (nil))
(call_insn 38 37 40 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:198 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_RETURNED (reg/v/f:SI 5 a5 [orig:49 artkey ] [49])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 40 38 41 2 (set (reg:QI 3 a3 [63])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:199 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 41 40 42 2 (set (mem:QI (reg/v/f:SI 5 a5 [orig:49 artkey ] [49]) [0 *artkey_12(D)+0 S1 A8])
        (reg:QI 3 a3 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:199 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [63])
        (nil)))
(insn 42 41 43 2 (set (reg/f:SI 3 a3 [64])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC77") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:201 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 43 42 44 2 (set (reg:SI 10 a10)
        (reg/f:SI 3 a3 [64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:201 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 44 43 45 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:201 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 45 44 46 2 (set (reg:SI 12 a12)
        (reg:SI 6 a6 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 46 45 47 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 4 a4 [orig:48 nwkkey ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 44 {movsi_internal}
     (nil))
(insn 47 46 48 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 44 {movsi_internal}
     (nil))
(call_insn 48 47 50 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:202 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 50 48 51 2 (set (reg:SI 10 a10)
        (reg/f:SI 3 a3 [64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:203 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 51 50 52 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:203 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 52 51 53 2 (set (reg:SI 12 a12)
        (reg:SI 6 a6 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 53 52 54 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 5 a5 [orig:49 artkey ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 44 {movsi_internal}
     (nil))
(insn 54 53 55 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 44 {movsi_internal}
     (nil))
(call_insn 55 54 63 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 63 55 62 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:204 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 62 63 58)
(note 58 62 0 NOTE_INSN_DELETED)

;; Function os_wlsbf4 (os_wlsbf4, funcdef_no=32, decl_uid=2743, cgraph_uid=32, symbol_order=33)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_wlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,5u} r3={2d,6u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} 
;;    total ref usage 29{12d,17u,0e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 18 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_wlsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,5u} r3={2d,6u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} 
;;    total ref usage 29{12d,17u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 3 [a3] 8 [a8]
(note 5 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 18 5 19 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:88 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 19 18 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 19 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem:QI (reg/v/f:SI 2 a2 [orig:49 buf ] [49]) [0 *buf_4(D)+0 S1 A8])
        (reg:QI 3 a3 [orig:50 v ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:89 46 {movqi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 8 a8 [orig:43 D.6176 ] [43])
        (lshiftrt:SI (reg/v:SI 3 a3 [orig:50 v ] [50])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:90 53 {lshrsi3}
     (nil))
(insn 9 8 10 2 (set (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:49 buf ] [49])
                (const_int 1 [0x1])) [0 MEM[(u1_t *)buf_4(D) + 1B]+0 S1 A8])
        (reg:QI 8 a8 [orig:43 D.6176 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:90 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [orig:43 D.6176 ] [43])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 8 a8 [orig:45 D.6176 ] [45])
        (lshiftrt:SI (reg/v:SI 3 a3 [orig:50 v ] [50])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:91 53 {lshrsi3}
     (nil))
(insn 11 10 12 2 (set (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:49 buf ] [49])
                (const_int 2 [0x2])) [0 MEM[(u1_t *)buf_4(D) + 2B]+0 S1 A8])
        (reg:QI 8 a8 [orig:45 D.6176 ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:91 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [orig:45 D.6176 ] [45])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 3 a3 [orig:47 D.6176 ] [47])
        (lshiftrt:SI (reg/v:SI 3 a3 [orig:50 v ] [50])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:92 53 {lshrsi3}
     (nil))
(insn 13 12 21 2 (set (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:49 buf ] [49])
                (const_int 3 [0x3])) [0 MEM[(u1_t *)buf_4(D) + 3B]+0 S1 A8])
        (reg:QI 3 a3 [orig:47 D.6176 ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:92 46 {movqi_internal}
     (nil))
(jump_insn 21 13 20 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:92 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 20 21 16)
(note 16 20 0 NOTE_INSN_DELETED)

;; Function rxschedInit (rxschedInit, funcdef_no=48, decl_uid=3587, cgraph_uid=48, symbol_order=55)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


rxschedInit

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={7d,1u} r1={2d,9u} r2={1d,7u,1e} r3={11d,18u} r4={2d,9u} r5={2d,5u,1e} r6={2d,4u,2e} r7={1d} r8={9d,5u} r9={8d,1u} r10={17d,17u} r11={14d,8u} r12={8d,2u} r13={7d,1u} r14={6d} r15={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} 
;;    total ref usage 302{211d,87u,4e} in 59{53 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 108 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 34 to worklist
  Adding insn 29 to worklist
  Adding insn 24 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 105 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 92 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 83 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 96 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 15 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
DCE: Deleting insn 67
deleting insn with uid = 67.
starting the processing of deferred insns
ending the processing of deferred insns


rxschedInit

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={7d,1u} r1={2d,9u} r2={1d,7u,1e} r3={11d,18u} r4={2d,9u} r5={2d,5u,1e} r6={2d,4u,2e} r7={1d} r8={9d,5u} r9={7d,1u} r10={17d,17u} r11={14d,7u} r12={8d,2u} r13={7d,1u} r14={6d} r15={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} 
;;    total ref usage 300{210d,86u,4e} in 58{52 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 105 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 105 4 106 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:428 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 106 105 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 106 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 3 a3 [68])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC78") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(insn 7 6 8 2 (set (reg:SI 4 a4 [69])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 8 7 10 2 (set (mem:SI (reg/f:SI 3 a3 [68]) [0 MEM[(void *)&AESKEY]+0 S4 A32])
        (reg:SI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (nil))
(insn 10 8 12 2 (set (mem:SI (plus:SI (reg/f:SI 3 a3 [68])
                (const_int 4 [0x4])) [0 MEM[(void *)&AESKEY]+4 S4 A32])
        (reg:SI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (nil))
(insn 12 10 14 2 (set (mem:SI (plus:SI (reg/f:SI 3 a3 [68])
                (const_int 8 [0x8])) [0 MEM[(void *)&AESKEY]+8 S4 A32])
        (reg:SI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/f:SI 3 a3 [68])
                (const_int 12 [0xc])) [0 MEM[(void *)&AESKEY]+12 S4 A32])
        (reg:SI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:429 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [68])
        (nil)))
(insn 15 14 17 2 (set (reg/f:SI 3 a3 [73])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC79") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:430 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 17 15 19 2 (set (mem/c:SI (reg/f:SI 3 a3 [73]) [0 MEM[(void *)&LMIC + 340B]+0 S4 A32])
        (reg:SI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:430 44 {movsi_internal}
     (nil))
(insn 19 17 20 2 (set (mem/c:SI (plus:SI (reg/f:SI 3 a3 [73])
                (const_int 4 [0x4])) [0 MEM[(void *)&LMIC + 340B]+4 S4 A32])
        (reg:SI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:430 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [73])
        (nil)))
(insn 20 19 21 2 (set (reg/f:SI 5 a5 [76])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC80") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 21 20 22 2 (set (reg/f:SI 3 a3 [77])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC81") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 22 21 23 2 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 5 a5 [76])
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:SI 10 a10)
        (reg/f:SI 3 a3 [77])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(call_insn 24 23 26 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:431 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 26 24 27 2 NOTE_INSN_DELETED)
(insn 27 26 28 2 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 5 a5 [76])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:432 44 {movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC82") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:432 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 336 [0x150])))
        (nil)))
(call_insn 29 28 31 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:432 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 31 29 32 2 (set (reg:SI 12 a12)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 44 {movsi_internal}
     (nil))
(insn 32 31 33 2 (set (reg:SI 11 a11)
        (reg/f:SI 3 a3 [77])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 33 32 34 2 (set (reg:SI 10 a10)
        (reg:SI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 34 33 35 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:433 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 35 34 36 2 (set (reg/v:SI 6 a6 [orig:44 intvExp ] [44])
        (zero_extend:SI (mem/j:QI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                    (const_int 1 [0x1])) [0 rxsched_9(D)->intvExp+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:434 34 {zero_extendqisi2}
     (nil))
(debug_insn 36 35 38 2 (var_location:QI intvExp (subreg:QI (reg/v:SI 6 a6 [orig:44 intvExp ] [44]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:434 -1
     (nil))
(insn 38 36 39 2 (set (reg:SI 10 a10)
        (reg/f:SI 3 a3 [77])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [77])
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 332 [0x14c])))
            (nil))))
(call_insn/i 39 38 40 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 40 39 44 2 NOTE_INSN_DELETED)
(insn 44 40 45 2 (set (reg:SI 3 a3 [83])
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))
(insn 45 44 46 2 (set (reg:SI 8 a8 [orig:48 D.6179 ] [48])
        (minus:SI (reg:SI 3 a3 [83])
            (reg/v:SI 6 a6 [orig:44 intvExp ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [83])
        (expr_list:REG_EQUAL (minus:SI (const_int 7 [0x7])
                (reg/v:SI 6 a6 [orig:44 intvExp ] [44]))
            (nil))))
(insn 46 45 47 2 (set (reg:SI 3 a3 [84])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC83") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 4095 [0xfff])
        (nil)))
(insn 47 46 48 2 (set (reg:SI 3 a3 [orig:49 D.6179 ] [49])
        (ashiftrt:SI (reg:SI 3 a3 [84])
            (reg:SI 8 a8 [orig:48 D.6179 ] [48]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:48 D.6179 ] [48])
        (nil)))
(insn 48 47 49 2 (set (reg/v:SI 10 a10 [orig:50 off ] [50])
        (and:SI (reg:SI 10 a10)
            (reg:SI 3 a3 [orig:49 D.6179 ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:49 D.6179 ] [49])
        (nil)))
(debug_insn 49 48 51 2 (var_location:SI off (reg/v:SI 10 a10 [orig:50 off ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:435 -1
     (nil))
(insn 51 49 52 2 (set (reg:SI 8 a8 [orig:51 D.6179 ] [51])
        (mem/j/c:SI (plus:SI (reg/f:SI 5 a5 [76])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 5 a5 [76])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (nil)))
(insn 52 51 53 2 (set (reg:SI 3 a3 [86])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC84") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 132500 [0x20594])
        (nil)))
(insn 53 52 55 2 (set (reg:SI 3 a3 [orig:52 D.6179 ] [52])
        (plus:SI (reg:SI 8 a8 [orig:51 D.6179 ] [51])
            (reg:SI 3 a3 [86]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:51 D.6179 ] [51])
        (nil)))
(insn 55 53 57 2 (set (reg:SI 11 a11 [88])
        (ashiftrt:SI (reg/v:SI 10 a10 [orig:50 off ] [50])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 52 {ashrsi3}
     (nil))
(insn 57 55 58 2 (set (reg:SI 8 a8 [90])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC85") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1875000 [0x1c9c38])
        (nil)))
(insn 58 57 63 2 (set (reg:SI 11 a11 [89])
        (mult:SI (reg:SI 11 a11 [88])
            (reg:SI 8 a8 [90]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 9 {mulsi3}
     (nil))
(note 63 58 64 2 NOTE_INSN_DELETED)
(insn 64 63 66 2 (set (reg:SI 9 a9 [orig:107 D.6180+4 ] [107])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 10 a10 [orig:50 off ] [50]))
                    (zero_extend:DI (reg:SI 8 a8 [90])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 8 {umulsi3_highpart}
     (nil))
(insn 66 64 103 2 (set (reg:SI 11 a11 [96])
        (plus:SI (reg:SI 11 a11 [89])
            (reg:SI 9 a9 [orig:107 D.6180+4 ] [107]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:107 D.6180+4 ] [107])
        (nil)))
(insn 103 66 104 2 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC86") [flags 0x2]) [0  S4 A64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 44 {movsi_internal}
     (nil))
(insn 104 103 96 2 (set (reg:SI 13 a13)
        (mem/u/c:SI (const:SI (plus:SI (symbol_ref/u:SI ("*.LC86") [flags 0x2])
                    (const_int 4 [0x4]))) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 44 {movsi_internal}
     (nil))
(insn 96 104 71 2 (set (reg:SI 10 a10)
        (mult:SI (reg/v:SI 10 a10 [orig:50 off ] [50])
            (reg:SI 8 a8 [90]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [90])
        (nil)))
(call_insn/u 71 96 72 2 (set (reg:DI 10 a10)
        (call (mem:SI (symbol_ref:SI ("__divdi3") [flags 0x41]) [0  S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:438 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:DI 12 a12)
        (expr_list:REG_UNUSED (reg:SI 11 a11)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (use (reg:DI 12 a12))
        (expr_list (use (reg:DI 10 a10))
            (nil))))
(note 72 71 75 2 NOTE_INSN_DELETED)
(insn 75 72 76 2 (set (reg:SI 3 a3 [orig:57 D.6179 ] [57])
        (plus:SI (reg:SI 3 a3 [orig:52 D.6179 ] [52])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:437 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 76 75 78 2 (set (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 4 [0x4])) [0 rxsched_9(D)->rxbase+0 S4 A32])
        (reg:SI 3 a3 [orig:57 D.6179 ] [57])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:436 44 {movsi_internal}
     (nil))
(insn 78 76 79 2 (set (mem/j:QI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 2 [0x2])) [0 rxsched_9(D)->slot+0 S1 A16])
        (reg:QI 4 a4 [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:439 46 {movqi_internal}
     (nil))
(insn 79 78 80 2 (set (reg:SI 10 a10 [101])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 80 79 81 2 (set (reg:SI 10 a10 [orig:58 D.6179 ] [58])
        (ashift:SI (reg:SI 10 a10 [101])
            (reg/v:SI 6 a6 [orig:44 intvExp ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 51 {ashlsi3_internal}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 6 a6 [orig:44 intvExp ] [44]))
        (nil)))
(note 81 80 83 2 NOTE_INSN_DELETED)
(insn 83 81 84 2 (set (reg:SI 10 a10 [103])
        (plus:SI (reg:SI 10 a10 [orig:58 D.6179 ] [58])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 1 {addsi3}
     (nil))
(note 84 83 85 2 NOTE_INSN_DELETED)
(insn 85 84 86 2 (set (reg:SI 11 a11)
        (zero_extend:SI (mem/j:QI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67]) [0 rxsched_9(D)->dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 34 {zero_extendqisi2}
     (nil))
(insn 86 85 87 2 (set (reg:SI 10 a10)
        (zero_extend:SI (reg:QI 10 a10 [103]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 34 {zero_extendqisi2}
     (nil))
(call_insn 87 86 88 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcRxWindow") [flags 0x3]  <function_decl 0x100b66798 calcRxWindow>) [0 calcRxWindow S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 88 87 89 2 NOTE_INSN_DELETED)
(insn 89 88 90 2 (set (reg:SI 10 a10 [orig:65 D.6179 ] [65])
        (minus:SI (reg:SI 3 a3 [orig:57 D.6179 ] [57])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:57 D.6179 ] [57])
        (expr_list:REG_EQUIV (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                    (const_int 8 [0x8])) [0 rxsched_9(D)->rxtime+0 S4 A32])
            (nil))))
(insn 90 89 92 2 (set (mem/j:SI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 8 [0x8])) [0 rxsched_9(D)->rxtime+0 S4 A32])
        (reg:SI 10 a10 [orig:65 D.6179 ] [65])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:440 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:65 D.6179 ] [65])
        (nil)))
(insn 92 90 93 2 (set (reg:SI 3 a3 [orig:66 D.6181 ] [66])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [76])
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:441 34 {zero_extendqisi2}
     (nil))
(insn 93 92 108 2 (set (mem/j:QI (plus:SI (reg/v/f:SI 2 a2 [orig:67 rxsched ] [67])
                (const_int 3 [0x3])) [0 rxsched_9(D)->rxsyms+0 S1 A8])
        (reg:QI 3 a3 [orig:66 D.6181 ] [66])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:441 46 {movqi_internal}
     (nil))
(jump_insn 108 93 107 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:441 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 107 108 100)
(note 100 107 0 NOTE_INSN_DELETED)

;; Function txDone (txDone, funcdef_no=76, decl_uid=3770, cgraph_uid=76, symbol_order=84)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


txDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d,2u} r1={2d,10u} r2={3d,5u} r3={1d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={12d,11u,1e} r9={6d,4u} r10={7d,4u,1e} r11={7d,5u} r12={5d,2u} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 162{114d,46u,2e} in 35{32 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 6 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 67 to worklist
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 29 to worklist
  Adding insn 69 to worklist
  Adding insn 45 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 71 to worklist
  Adding insn 55 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 62 to worklist
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 23 to worklist
  Adding insn 63 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 64 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


txDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d,2u} r1={2d,10u} r2={3d,5u} r3={1d,3u} r4={1d} r5={1d} r6={1d} r7={1d} r8={12d,11u,1e} r9={6d,4u} r10={7d,4u,1e} r11={7d,5u} r12={5d,2u} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 162{114d,46u,2e} in 35{32 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9]
(note 5 1 67 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 67 5 68 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1397 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 68 67 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 68 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 8 a8 [55])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 10 2 (set (reg:SI 9 a9 [orig:42 D.6182 ] [42])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [55])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [55])
        (nil)))
(note 10 8 64 2 NOTE_INSN_DELETED)
(insn 64 10 12 2 (set (reg:HI 8 a8 [56])
        (const_int 1538 [0x602])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 1538 [0x602])
        (nil)))
(insn 12 64 13 2 (set (reg:SI 8 a8 [59])
        (and:SI (reg:SI 9 a9 [orig:42 D.6182 ] [42])
            (reg:SI 8 a8 [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:42 D.6182 ] [42])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 9 a9 [60])
        (const_int 1026 [0x402])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1026 [0x402])
        (nil)))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [59])
                (reg:SI 9 a9 [60]))
            (label_ref 25)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1399 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [60])
        (expr_list:REG_DEAD (reg:SI 8 a8 [59])
            (int_list:REG_BR_PROB 8629 (nil))))
 -> 25)
;;  succ:       3 [13.7%]  (FALLTHRU)
;;              4 [86.3%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 3, loop depth 0, count 0, freq 1371, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [13.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 16 15 17 3 NOTE_INSN_DELETED)
(insn 17 16 18 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC88") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1400 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 312 [0x138])))
        (nil)))
(call_insn 18 17 19 3 (call (mem:SI (symbol_ref:SI ("rxschedInit") [flags 0x3]  <function_decl 0x100b66a20 rxschedInit>) [0 rxschedInit S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1400 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 19 18 22 3 (set (reg/f:SI 9 a9 [62])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 22 19 63 3 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [62])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 33 {zero_extendhisi2}
     (nil))
(insn 63 22 23 3 (set (reg:HI 8 a8 [64])
        (const_int 512 [0x200])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 512 [0x200])
        (nil)))
(insn 23 63 24 3 (set (reg:SI 8 a8 [66])
        (ior:SI (reg:SI 10 a10 [orig:65 LMIC.opmode ] [65])
            (reg:SI 8 a8 [64]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:65 LMIC.opmode ] [65])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 10 a10 [orig:65 LMIC.opmode ] [65]) 0)
                (const_int 512 [0x200]))
            (nil))))
(insn 24 23 25 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [62])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [66])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1401 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [62])
        (expr_list:REG_DEAD (reg:HI 8 a8 [66])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [86.3%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 25 24 26 4 124 "" [1 uses])
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg/f:SI 8 a8 [67])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1411 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 28 27 29 4 (set (reg:SI 8 a8 [orig:45 D.6183 ] [45])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [67])
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1411 34 {zero_extendqisi2}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:45 D.6183 ] [45])
                (const_int 7 [0x7]))
            (label_ref 48)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1411 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:45 D.6183 ] [45])
        (int_list:REG_BR_PROB 8009 (nil)))
 -> 48)
;;  succ:       5 [19.9%]  (FALLTHRU)
;;              6 [80.1%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 5, loop depth 0, count 0, freq 1991, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [19.9%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg/f:SI 8 a8 [68])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 32 31 33 5 (set (reg:SI 11 a11 [orig:46 D.6184 ] [46])
        (mem/j/c:SI (reg/f:SI 8 a8 [68]) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (reg/f:SI 8 a8 [68]) [0 LMIC.txend+0 S4 A32])
        (nil)))
(insn 33 32 34 5 (set (reg:SI 2 a2 [orig:47 D.6184 ] [47])
        (plus:SI (reg:SI 11 a11 [orig:46 D.6184 ] [46])
            (reg/v:SI 2 a2 [orig:53 delay ] [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 11 a11 [orig:46 D.6184 ] [46])
        (nil)))
(insn 34 33 36 5 (set (reg:SI 11 a11 [orig:48 D.6184 ] [48])
        (plus:SI (reg:SI 2 a2 [orig:47 D.6184 ] [47])
            (const_int -10 [0xfffffffffffffff6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:47 D.6184 ] [47])
        (nil)))
(insn 36 34 38 5 (set (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [68])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 11 a11 [orig:48 D.6184 ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1412 44 {movsi_internal}
     (nil))
(insn 38 36 39 5 (set (reg:QI 2 a2 [71])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1413 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))
(insn 39 38 40 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [68])
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 2 a2 [71])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1413 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [68])
        (nil)))
(note 40 39 41 5 NOTE_INSN_DELETED)
(note 41 40 42 5 NOTE_INSN_DELETED)
(insn 42 41 43 5 (set (reg:SI 12 a12)
        (reg/v/f:SI 3 a3 [orig:54 func ] [54])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 44 {movsi_internal}
     (nil))
(insn 43 42 44 5 (set (reg:SI 11 a11)
        (plus:SI (reg:SI 11 a11 [orig:48 D.6184 ] [48])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 1 {addsi3}
     (nil))
(insn 44 43 45 5 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC89") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 45 44 69 5 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1414 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 69 45 61 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 61 69 48)
;; basic block 6, loop depth 0, count 0, freq 8009, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.1%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 48 61 49 6 125 "" [1 uses])
(note 49 48 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 51 49 62 6 NOTE_INSN_DELETED)
(insn 62 51 52 6 (set (reg/f:SI 8 a8 [74])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC87") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 52 62 53 6 (set (reg:SI 12 a12)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [74])
                    (const_int 17 [0x11])) [0 LMIC.dndr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [74])
        (nil)))
(insn 53 52 54 6 (set (reg:SI 11 a11)
        (reg/v/f:SI 3 a3 [orig:54 func ] [54])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 44 {movsi_internal}
     (nil))
(insn 54 53 55 6 (set (reg:SI 10 a10)
        (reg/v:SI 2 a2 [orig:53 delay ] [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 44 {movsi_internal}
     (nil))
(call_insn 55 54 71 6 (call (mem:SI (symbol_ref:SI ("schedRx12") [flags 0x3]  <function_decl 0x100bb2000 schedRx12>) [0 schedRx12 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1419 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 71 55 70 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 70 71 65)
(note 65 70 0 NOTE_INSN_DELETED)

;; Function updataDone (updataDone, funcdef_no=88, decl_uid=3820, cgraph_uid=88, symbol_order=96)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


updataDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,3u} r9={1d} r10={3d,2u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 53{42d,11u,0e} in 9{8 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 14 to worklist
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 13 to worklist
  Adding insn 17 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


updataDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,3u} r9={1d} r10={3d,2u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 53{42d,11u,0e} in 9{8 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 19 4 20 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1608 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 20 19 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 20 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 8 a8 [47])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC90") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 8 a8 [48])
        (plus:SI (reg/f:SI 8 a8 [47])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10 [orig:42 D.6185 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [48])
                    (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [48])
        (nil)))
(note 9 8 11 2 NOTE_INSN_DELETED)
(note 11 9 12 2 NOTE_INSN_DELETED)
(insn 12 11 17 2 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC91") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx1DnData") [flags 0x3]  <function_decl 0x100bc31b0 setupRx1DnData>)
        (nil)))
(insn 17 12 13 2 (set (reg:SI 8 a8 [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC92") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 62500 [0xf424])
        (nil)))
(insn 13 17 14 2 (set (reg:SI 10 a10)
        (mult:SI (reg:SI 10 a10 [orig:42 D.6185 ] [42])
            (reg:SI 8 a8 [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [51])
        (nil)))
(call_insn 14 13 22 2 (call (mem:SI (symbol_ref:SI ("txDone") [flags 0x3]  <function_decl 0x100bb21b0 txDone>) [0 txDone S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(jump_insn 22 14 21 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1609 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 21 22 18)
(note 18 21 0 NOTE_INSN_DELETED)

;; Function jreqDone (jreqDone, funcdef_no=83, decl_uid=3803, cgraph_uid=83, symbol_order=91)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


jreqDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{38d,7u,0e} in 5{4 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 10 to worklist
  Adding insn 14 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 9 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


jreqDone

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10] 11[a11]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 45{38d,7u,0e} in 5{4 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 14 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 14 4 15 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1566 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 15 14 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 15 6 2 NOTE_INSN_FUNCTION_BEG)
(note 6 3 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC93") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx1Jacc") [flags 0x3]  <function_decl 0x100bb2af8 setupRx1Jacc>)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC94") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 312500 [0x4c4b4])
        (nil)))
(call_insn 10 9 17 2 (call (mem:SI (symbol_ref:SI ("txDone") [flags 0x3]  <function_decl 0x100bb21b0 txDone>) [0 txDone S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(jump_insn 17 10 16 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1567 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 16 17 13)
(note 13 16 0 NOTE_INSN_DELETED)

;; Function micB0 (micB0, funcdef_no=36, decl_uid=3422, cgraph_uid=36, symbol_order=37)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


micB0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d,2u} r3={1d,2u} r4={1d,2u,1e} r5={1d,2u} r6={1d} r7={1d} r8={3d,7u} r9={4d,6u} r10={6d,4u} r11={4d,2u} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 106{72d,33u,1e} in 20{18 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 45 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 42 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


micB0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d,2u} r3={1d,2u} r4={1d,2u,1e} r5={1d,2u} r6={1d} r7={1d} r8={3d,7u} r9={4d,6u} r10={6d,4u} r11={4d,2u} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 106{72d,33u,1e} in 20{18 regular + 2 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 7 1 42 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 42 7 43 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:137 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 43 42 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 43 5 2 NOTE_INSN_DELETED)
(note 5 2 6 2 NOTE_INSN_DELETED)
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:SI 8 a8 [49])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC95") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
        (nil)))
(insn 10 9 11 2 (set (reg:SI 9 a9 [50])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 11 10 13 2 (set (mem:SI (reg/f:SI 8 a8 [49]) [0 MEM[(void *)&AESAUX]+0 S4 A32])
        (reg:SI 9 a9 [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 13 11 15 2 (set (mem:SI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 4 [0x4])) [0 MEM[(void *)&AESAUX]+4 S4 A32])
        (reg:SI 9 a9 [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 15 13 17 2 (set (mem:SI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 8 [0x8])) [0 MEM[(void *)&AESAUX]+8 S4 A32])
        (reg:SI 9 a9 [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 17 15 19 2 (set (mem:SI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 12 [0xc])) [0 MEM[(void *)&AESAUX]+12 S4 A32])
        (reg:SI 9 a9 [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:138 44 {movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:QI 10 a10 [55])
        (const_int 73 [0x49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:139 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 73 [0x49])
        (nil)))
(insn 20 19 21 2 (set (mem:QI (reg/f:SI 8 a8 [49]) [0 MEM[(u1_t *)&AESAUX]+0 S1 A32])
        (reg:QI 10 a10 [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:139 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [55])
        (nil)))
(insn 21 20 23 2 (set (reg:SI 10 a10 [58])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:140 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 23 21 25 2 (set (reg:SI 9 a9 [57])
        (if_then_else:SI (ne (reg/v:SI 4 a4 [orig:47 dndir ] [47])
                (const_int 0 [0]))
            (reg:SI 10 a10 [58])
            (reg:SI 9 a9 [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:140 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 10 a10 [58])
        (expr_list:REG_EQUAL (ne:SI (reg/v:SI 4 a4 [orig:47 dndir ] [47])
                (const_int 0 [0]))
            (nil))))
(note 25 23 27 2 NOTE_INSN_DELETED)
(insn 27 25 29 2 (set (mem:QI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 5 [0x5])) [0 MEM[(u1_t *)&AESAUX + 5B]+0 S1 A8])
        (reg:QI 9 a9 [57])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:140 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [57])
        (nil)))
(insn 29 27 30 2 (set (mem:QI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 15 [0xf])) [0 MEM[(u1_t *)&AESAUX + 15B]+0 S1 A8])
        (reg:QI 5 a5 [ len ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:141 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [49])
        (nil)))
(note 30 29 31 2 NOTE_INSN_DELETED)
(insn 31 30 32 2 (set (reg:SI 11 a11)
        (reg:SI 2 a2 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:142 44 {movsi_internal}
     (nil))
(insn 32 31 33 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC96") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:142 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 6 [0x6])))
        (nil)))
(call_insn 33 32 34 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:142 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 34 33 35 2 NOTE_INSN_DELETED)
(insn 35 34 36 2 (set (reg:SI 11 a11)
        (reg/v:SI 3 a3 [orig:46 seqno ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 44 {movsi_internal}
     (nil))
(insn 36 35 37 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC97") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 10 [0xa])))
        (nil)))
(call_insn 37 36 45 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(jump_insn 45 37 44 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:143 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 44 45 40)
(note 40 44 0 NOTE_INSN_DELETED)

;; Function aes_verifyMic (aes_verifyMic, funcdef_no=37, decl_uid=3430, cgraph_uid=37, symbol_order=38)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


aes_verifyMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d,1u} r1={2d,7u} r2={4d,5u} r3={1d,2u} r4={1d,2u} r5={1d,2u} r6={2d,4u} r7={1d,4u} r8={4d} r9={4d} r10={9d,7u,1e} r11={7d,3u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 175{133d,41u,1e} in 24{20 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 57 to worklist
  Adding insn 49 to worklist
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 17 to worklist
  Adding insn 53 to worklist
  Adding insn 54 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 40 to worklist
  Adding insn 51 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


aes_verifyMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d,1u} r1={2d,7u} r2={4d,5u} r3={1d,2u} r4={1d,2u} r5={1d,2u} r6={2d,4u} r7={1d,4u} r8={4d} r9={4d} r10={9d,7u,1e} r11={7d,3u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 175{133d,41u,1e} in 24{20 regular + 4 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 11 1 54 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 54 11 55 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 55 54 53 2 NOTE_INSN_PROLOGUE_END)
(insn 53 55 3 2 (unspec [
            (const_int 0 [0])
        ] 2) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:147 91 {*unspec_nop}
     (nil))
(note 3 53 4 2 NOTE_INSN_DELETED)
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 10 2 NOTE_INSN_DELETED)
(note 10 5 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg:SI 13 a13)
        (reg:SI 7 a7 [56])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 12 a12)
        (reg:SI 5 a5 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 11 a11)
        (reg:SI 4 a4 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 10 a10)
        (reg:SI 3 a3 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 44 {movsi_internal}
     (nil))
(call_insn 17 16 18 2 (call (mem:SI (symbol_ref:SI ("micB0") [flags 0x3]  <function_decl 0x100b50ca8 micB0>) [0 micB0 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:148 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_DEAD (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(note 18 17 21 2 NOTE_INSN_DELETED)
(note 21 18 22 2 NOTE_INSN_DELETED)
(insn 22 21 23 2 (set (reg:SI 12 a12)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 2 a2 [orig:50 key ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 2 a2 [orig:50 key ] [50])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC98") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 25 24 27 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:149 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(note 27 25 28 2 NOTE_INSN_DELETED)
(insn 28 27 29 2 (set (reg:SI 12 a12)
        (zero_extend:SI (reg:HI 7 a7 [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 33 {zero_extendhisi2}
     (nil))
(insn 29 28 30 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 6 a6 [orig:54 pdu ] [54])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (nil))
(call_insn 31 30 32 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 32 31 33 2 (set (reg:SI 2 a2 [orig:43 D.6191 ] [43])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(note 33 32 34 2 NOTE_INSN_DELETED)
(insn 34 33 35 2 (set (reg:SI 10 a10)
        (plus:SI (reg/v/f:SI 6 a6 [orig:54 pdu ] [54])
            (reg:SI 7 a7 [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 1 {addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 6 a6 [orig:54 pdu ] [54])
        (nil)))
(call_insn/i 35 34 36 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rmsbf4") [flags 0x3]  <function_decl 0x140efa948 os_rmsbf4>) [0 os_rmsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 36 35 37 2 NOTE_INSN_DELETED)
(insn 37 36 39 2 (set (reg:SI 10 a10 [66])
        (minus:SI (reg:SI 2 a2 [orig:43 D.6191 ] [43])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:43 D.6191 ] [43])
        (nil)))
(insn 39 37 51 2 (set (reg:SI 2 a2 [68])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 51 39 40 2 (set (reg:SI 6 a6 [67])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 40 51 42 2 (set (reg:SI 2 a2 [65])
        (if_then_else:SI (eq (reg:SI 10 a10 [66])
                (const_int 0 [0]))
            (reg:SI 6 a6 [67])
            (reg:SI 2 a2 [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:150 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 10 a10 [66])
        (expr_list:REG_EQUAL (eq:SI (reg:SI 10 a10 [66])
                (const_int 0 [0]))
            (nil))))
(note 42 40 49 2 NOTE_INSN_DELETED)
(insn 49 42 57 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:151 -1
     (nil))
(jump_insn 57 49 56 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:151 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 56 57 52)
(note 52 56 0 NOTE_INSN_DELETED)

;; Function aes_cipher (aes_cipher, funcdef_no=42, decl_uid=3458, cgraph_uid=42, symbol_order=43)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)


aes_cipher

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d,1u} r1={2d,9u} r2={1d,2u} r3={1d,2u} r4={1d,2u} r5={2d,2u,1e} r6={1d,2u} r7={1d,4u} r8={6d,7u} r9={6d,7u} r10={10d,7u} r11={8d,4u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 186{134d,51u,1e} in 32{28 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 7 [a7]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	 0 [a0] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 66 to worklist
  Adding insn 67 to worklist
  Adding insn 58 to worklist
  Adding insn 52 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 70 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 65 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
DCE: Deleting insn 9
deleting insn with uid = 9.
starting the processing of deferred insns
ending the processing of deferred insns


aes_cipher

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d,1u} r1={2d,9u} r2={1d,2u} r3={1d,2u} r4={1d,2u} r5={2d,2u,1e} r6={1d,2u} r7={1d,3u} r8={5d,7u} r9={6d,7u} r10={10d,7u} r11={8d,4u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 184{133d,50u,1e} in 31{27 regular + 4 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 7 [a7]
;; lr  def 	 1 [sp] 8 [a8]
(note 11 1 67 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 67 11 68 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 68 67 66 2 NOTE_INSN_PROLOGUE_END)
(insn 66 68 10 2 (unspec [
            (const_int 0 [0])
        ] 2) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:180 91 {*unspec_nop}
     (nil))
(note 10 66 13 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 13 10 14 2 (set (pc)
        (if_then_else (ge (reg:SI 7 a7 [orig:50 len ] [50])
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 61))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:181 57 {*bfalse}
     (expr_list:REG_DEAD (reg/v:SI 8 a8 [orig:50 len ] [50])
        (int_list:REG_BR_PROB 3667 (nil)))
 -> 61)
;;  succ:       4 [36.7%] 
;;              3 [63.3%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 3, loop depth 0, count 0, freq 6333, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [63.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	 0 [a0] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg/f:SI 8 a8 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC99") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
        (nil)))
(insn 16 15 17 3 (set (reg:SI 9 a9 [53])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 17 16 19 3 (set (mem:SI (reg/f:SI 8 a8 [52]) [0 MEM[(void *)&AESAUX]+0 S4 A32])
        (reg:SI 9 a9 [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 19 17 21 3 (set (mem:SI (plus:SI (reg/f:SI 8 a8 [52])
                (const_int 4 [0x4])) [0 MEM[(void *)&AESAUX]+4 S4 A32])
        (reg:SI 9 a9 [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 21 19 23 3 (set (mem:SI (plus:SI (reg/f:SI 8 a8 [52])
                (const_int 8 [0x8])) [0 MEM[(void *)&AESAUX]+8 S4 A32])
        (reg:SI 9 a9 [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 23 21 25 3 (set (mem:SI (plus:SI (reg/f:SI 8 a8 [52])
                (const_int 12 [0xc])) [0 MEM[(void *)&AESAUX]+12 S4 A32])
        (reg:SI 9 a9 [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:183 44 {movsi_internal}
     (nil))
(insn 25 23 26 3 (set (reg:QI 10 a10 [58])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:184 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 25 29 3 (set (mem:QI (plus:SI (reg/f:SI 8 a8 [52])
                (const_int 15 [0xf])) [0 MEM[(u1_t *)&AESAUX + 15B]+0 S1 A8])
        (reg:QI 10 a10 [58])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:184 46 {movqi_internal}
     (nil))
(insn 29 26 30 3 (set (mem:QI (reg/f:SI 8 a8 [52]) [0 MEM[(u1_t *)&AESAUX]+0 S1 A32])
        (reg:QI 10 a10 [58])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:184 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [58])
        (nil)))
(insn 30 29 32 3 (set (reg:SI 10 a10 [63])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 32 30 65 3 (set (reg:SI 9 a9 [53])
        (if_then_else:SI (ne (reg/v:SI 5 a5 [orig:48 dndir ] [48])
                (const_int 0 [0]))
            (reg:SI 10 a10 [63])
            (reg:SI 9 a9 [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 10 a10 [63])
        (expr_list:REG_DEAD (reg/v:SI 5 a5 [orig:48 dndir ] [48])
            (expr_list:REG_EQUAL (ne:SI (reg/v:SI 5 a5 [orig:48 dndir ] [48])
                    (const_int 0 [0]))
                (nil)))))
(insn 65 32 34 3 (set (reg:SI 5 a5 [62])
        (reg:SI 9 a9 [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 9 a9 [53])
        (nil)))
(note 34 65 36 3 NOTE_INSN_DELETED)
(insn 36 34 37 3 (set (mem:QI (plus:SI (reg/f:SI 8 a8 [52])
                (const_int 5 [0x5])) [0 MEM[(u1_t *)&AESAUX + 5B]+0 S1 A8])
        (reg:QI 9 a9 [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:185 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [52])
        (nil)))
(note 37 36 38 3 NOTE_INSN_DELETED)
(insn 38 37 39 3 (set (reg:SI 11 a11)
        (reg/v:SI 3 a3 [orig:46 devaddr ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:186 44 {movsi_internal}
     (nil))
(insn 39 38 40 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC100") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:186 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 6 [0x6])))
        (nil)))
(call_insn 40 39 41 3 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:186 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 41 40 42 3 NOTE_INSN_DELETED)
(insn 42 41 43 3 (set (reg:SI 11 a11)
        (reg/v:SI 4 a4 [orig:47 seqno ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:187 44 {movsi_internal}
     (nil))
(insn 43 42 44 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC101") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:187 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("AESAUX") [flags 0x40]  <var_decl 0x140ed9360 AESAUX>)
                (const_int 10 [0xa])))
        (nil)))
(call_insn 44 43 45 3 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:187 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 45 44 48 3 NOTE_INSN_DELETED)
(note 48 45 49 3 NOTE_INSN_DELETED)
(insn 49 48 50 3 (set (reg:SI 12 a12)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 50 49 51 3 (set (reg:SI 11 a11)
        (reg/v/f:SI 2 a2 [orig:45 key ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (nil))
(insn 51 50 52 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC102") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 52 51 54 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:188 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(note 54 52 55 3 NOTE_INSN_DELETED)
(insn 55 54 56 3 (set (reg:SI 12 a12)
        (zero_extend:SI (reg:HI 7 a7 [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 33 {zero_extendhisi2}
     (nil))
(insn 56 55 57 3 (set (reg:SI 11 a11)
        (reg/v/f:SI 6 a6 [orig:49 payload ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 44 {movsi_internal}
     (nil))
(insn 57 56 58 3 (set (reg:SI 10 a10)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 44 {movsi_internal}
     (nil))
(call_insn 58 57 61 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:189 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [36.7%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 61 58 62 4 131 "" [1 uses])
(note 62 61 70 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 70 62 69 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 69 70 63)
(note 63 69 0 NOTE_INSN_DELETED)

;; Function os_wmsbf4 (os_wmsbf4, funcdef_no=33, decl_uid=2748, cgraph_uid=33, symbol_order=34)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_wmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,5u} r3={2d,6u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} 
;;    total ref usage 29{12d,17u,0e} in 9{9 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 18 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_wmsbf4

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,5u} r3={2d,6u} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} 
;;    total ref usage 29{12d,17u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 3 [a3] 8 [a8]
(note 5 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 18 5 19 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:97 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 19 18 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 19 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:49 buf ] [49])
                (const_int 3 [0x3])) [0 MEM[(u1_t *)buf_1(D) + 3B]+0 S1 A8])
        (reg:QI 3 a3 [orig:50 v ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:98 46 {movqi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:SI 8 a8 [orig:43 D.6205 ] [43])
        (lshiftrt:SI (reg/v:SI 3 a3 [orig:50 v ] [50])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:99 53 {lshrsi3}
     (nil))
(insn 9 8 10 2 (set (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:49 buf ] [49])
                (const_int 2 [0x2])) [0 MEM[(u1_t *)buf_1(D) + 2B]+0 S1 A8])
        (reg:QI 8 a8 [orig:43 D.6205 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:99 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [orig:43 D.6205 ] [43])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 8 a8 [orig:45 D.6205 ] [45])
        (lshiftrt:SI (reg/v:SI 3 a3 [orig:50 v ] [50])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:100 53 {lshrsi3}
     (nil))
(insn 11 10 12 2 (set (mem:QI (plus:SI (reg/v/f:SI 2 a2 [orig:49 buf ] [49])
                (const_int 1 [0x1])) [0 MEM[(u1_t *)buf_1(D) + 1B]+0 S1 A8])
        (reg:QI 8 a8 [orig:45 D.6205 ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:100 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [orig:45 D.6205 ] [45])
        (nil)))
(insn 12 11 13 2 (set (reg:SI 3 a3 [orig:47 D.6205 ] [47])
        (lshiftrt:SI (reg/v:SI 3 a3 [orig:50 v ] [50])
            (const_int 24 [0x18]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:101 53 {lshrsi3}
     (nil))
(insn 13 12 21 2 (set (mem:QI (reg/v/f:SI 2 a2 [orig:49 buf ] [49]) [0 *buf_1(D)+0 S1 A8])
        (reg:QI 3 a3 [orig:47 D.6205 ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:101 46 {movqi_internal}
     (nil))
(jump_insn 21 13 20 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:101 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 20 21 16)
(note 16 20 0 NOTE_INSN_DELETED)

;; Function aes_appendMic0 (aes_appendMic0, funcdef_no=39, decl_uid=3442, cgraph_uid=39, symbol_order=40)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


aes_appendMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d,1u} r1={2d,6u} r2={1d,3u} r3={1d,3u} r4={2d,2u} r5={1d} r6={1d} r7={1d} r8={3d} r9={3d} r10={6d,4u} r11={5d,2u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 119{97d,22u,0e} in 12{9 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 9 to worklist
  Adding insn 23 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


aes_appendMic0

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={4d,1u} r1={2d,6u} r2={1d,3u} r3={1d,3u} r4={2d,2u} r5={1d} r6={1d} r7={1d} r8={3d} r9={3d} r10={6d,4u} r11={5d,2u} r12={4d,1u} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 119{97d,22u,0e} in 12{9 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 5 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 23 5 24 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:162 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 24 23 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 24 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 4 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC103") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:163 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_getDevKey") [flags 0x41]  <function_decl 0x140eefe58 os_getDevKey>) [0 os_getDevKey S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:163 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 11 2 (set (reg/f:SI 4 a4 [orig:43 D.6207 ] [43])
        (plus:SI (reg/v/f:SI 2 a2 [orig:46 pdu ] [46])
            (reg/v:SI 3 a3 [orig:47 len ] [47]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 1 {addsi3}
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 13 2 (set (reg:SI 12 a12)
        (zero_extend:SI (reg:HI 3 a3 [orig:47 len ] [47]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 33 {zero_extendhisi2}
     (nil))
(insn 13 12 14 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 2 a2 [orig:46 pdu ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 10 a10)
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (nil))
(call_insn 15 14 16 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(note 16 15 17 2 NOTE_INSN_DELETED)
(insn 17 16 18 2 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 18 17 19 2 (set (reg:SI 10 a10)
        (reg/f:SI 4 a4 [orig:43 D.6207 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 44 {movsi_internal}
     (nil))
(call_insn 19 18 26 2 (call (mem:SI (symbol_ref:SI ("os_wmsbf4") [flags 0x3]  <function_decl 0x140efaa20 os_wmsbf4>) [0 os_wmsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(jump_insn 26 19 25 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:164 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 25 26 22)
(note 22 25 0 NOTE_INSN_DELETED)

;; Function buildJoinRequest (buildJoinRequest, funcdef_no=94, decl_uid=3842, cgraph_uid=94, symbol_order=102)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


buildJoinRequest

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={5d,1u} r1={2d,7u} r2={1d,2u} r3={2d,5u} r4={2d,3u} r5={1d} r6={1d} r7={1d} r8={7d,3u} r9={4d} r10={8d,4u} r11={6d,2u} r12={4d} r13={4d} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 155{128d,27u,0e} in 21{17 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 43 to worklist
  Adding insn 35 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


buildJoinRequest

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={5d,1u} r1={2d,7u} r2={1d,2u} r3={2d,5u} r4={2d,3u} r5={1d} r6={1d} r7={1d} r8={7d,3u} r9={4d} r10={8d,4u} r11={6d,2u} r12={4d} r13={4d} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 155{128d,27u,0e} in 21{17 regular + 4 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 5 1 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 40 5 41 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1818 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 41 40 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 41 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI d (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 332 [0x14c])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1821 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 a3 [48])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC104") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1822 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 9 8 10 2 (set:SI (reg/f:SI 4 a4 [49])
        (plus:SI (reg/f:SI 3 a3 [48])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1822 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 10 9 11 2 (set (mem/c:QI (plus:SI (reg/f:SI 4 a4 [49])
                (const_int 76 [0x4c])) [0 MEM[(u1_t *)&LMIC + 332B]+0 S1 A32])
        (reg:QI 2 a2 [ ftype ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1822 46 {movqi_internal}
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 13 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC105") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1823 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(call_insn 13 12 14 2 (call (mem:SI (symbol_ref:SI ("os_getArtEui") [flags 0x41]  <function_decl 0x140efa000 os_getArtEui>) [0 os_getArtEui S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1823 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 14 13 15 2 NOTE_INSN_DELETED)
(insn 15 14 16 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC106") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1824 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 341 [0x155])))
        (nil)))
(call_insn 16 15 18 2 (call (mem:SI (symbol_ref:SI ("os_getDevEui") [flags 0x41]  <function_decl 0x140efa0d8 os_getDevEui>) [0 os_getDevEui S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1824 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 18 16 19 2 NOTE_INSN_DELETED)
(note 19 18 20 2 NOTE_INSN_DELETED)
(insn 20 19 21 2 (set (reg:SI 11 a11)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [48])
                    (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 33 {zero_extendhisi2}
     (nil))
(insn 21 20 22 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC107") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 349 [0x15d])))
        (nil)))
(call_insn 22 21 23 2 (call (mem:SI (symbol_ref:SI ("os_wlsbf2") [flags 0x3]  <function_decl 0x140efabd0 os_wlsbf2>) [0 os_wlsbf2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1825 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 23 22 24 2 NOTE_INSN_DELETED)
(insn 24 23 25 2 (set (reg:SI 11 a11)
        (const_int 19 [0x13])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1826 44 {movsi_internal}
     (nil))
(insn 25 24 26 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC108") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1826 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(call_insn 26 25 29 2 (call (mem:SI (symbol_ref:SI ("aes_appendMic0") [flags 0x3]  <function_decl 0x100b50798 aes_appendMic0>) [0 aes_appendMic0 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1826 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 29 26 30 2 (set (reg:QI 8 a8 [57])
        (const_int 23 [0x17])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1836 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 23 [0x17])
        (nil)))
(insn 30 29 32 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [49])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 8 a8 [57])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1836 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [57])
        (nil)))
(insn 32 30 34 2 (set (reg:SI 8 a8 [orig:44 D.6210 ] [44])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [48])
                    (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1837 33 {zero_extendhisi2}
     (nil))
(insn 34 32 35 2 (set (reg:SI 8 a8 [60])
        (plus:SI (reg:SI 8 a8 [orig:44 D.6210 ] [44])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1837 1 {addsi3}
     (nil))
(insn 35 34 43 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [48])
                (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32])
        (reg:HI 8 a8 [60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1837 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [60])
        (nil)))
(jump_insn 43 35 42 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1837 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 42 43 38)
(note 38 42 0 NOTE_INSN_DELETED)

;; Function aes_appendMic (aes_appendMic, funcdef_no=38, decl_uid=3438, cgraph_uid=38, symbol_order=39)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


aes_appendMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d,1u} r1={2d,7u} r2={2d,3u} r3={1d,2u} r4={1d,2u} r5={1d,2u} r6={1d,3u} r7={1d,4u} r8={4d} r9={4d} r10={8d,5u} r11={8d,4u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 167{130d,37u,0e} in 20{16 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 44 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 25 to worklist
  Adding insn 17 to worklist
  Adding insn 40 to worklist
  Adding insn 41 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


aes_appendMic

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={5d,1u} r1={2d,7u} r2={2d,3u} r3={1d,2u} r4={1d,2u} r5={1d,2u} r6={1d,3u} r7={1d,4u} r8={4d} r9={4d} r10={8d,5u} r11={8d,4u} r12={7d,3u} r13={5d,1u} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 167{130d,37u,0e} in 20{16 regular + 4 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 11 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 41 11 42 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 42 41 40 2 NOTE_INSN_PROLOGUE_END)
(insn 40 42 3 2 (unspec [
            (const_int 0 [0])
        ] 2) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:154 91 {*unspec_nop}
     (nil))
(note 3 40 4 2 NOTE_INSN_DELETED)
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 10 2 NOTE_INSN_DELETED)
(note 10 5 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg:SI 13 a13)
        (reg:SI 7 a7 [52])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:SI 12 a12)
        (reg:SI 5 a5 [ dndir ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 11 a11)
        (reg:SI 4 a4 [ seqno ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:SI 10 a10)
        (reg:SI 3 a3 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 44 {movsi_internal}
     (nil))
(call_insn 17 16 18 2 (call (mem:SI (symbol_ref:SI ("micB0") [flags 0x3]  <function_decl 0x100b50ca8 micB0>) [0 micB0 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:155 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_DEAD (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(note 18 17 21 2 NOTE_INSN_DELETED)
(note 21 18 22 2 NOTE_INSN_DELETED)
(insn 22 21 23 2 (set (reg:SI 12 a12)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 2 a2 [orig:46 key ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 2 a2 [orig:46 key ] [46])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC109") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("AESKEY") [flags 0x40]  <var_decl 0x140ed93f0 AESKEY>)
        (nil)))
(call_insn 25 24 27 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:156 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 27 25 28 2 (set (reg/f:SI 2 a2 [orig:43 D.6214 ] [43])
        (plus:SI (reg/v/f:SI 6 a6 [orig:50 pdu ] [50])
            (reg:SI 7 a7 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 1 {addsi3}
     (nil))
(note 28 27 29 2 NOTE_INSN_DELETED)
(insn 29 28 30 2 (set (reg:SI 12 a12)
        (zero_extend:SI (reg:HI 7 a7 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 33 {zero_extendhisi2}
     (nil))
(insn 30 29 31 2 (set (reg:SI 11 a11)
        (reg/v/f:SI 6 a6 [orig:50 pdu ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (nil))
(insn 31 30 32 2 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (nil))
(call_insn 32 31 33 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_aes") [flags 0x41]  <function_decl 0x100ae0a20 os_aes>) [0 os_aes S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(note 33 32 34 2 NOTE_INSN_DELETED)
(insn 34 33 35 2 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 35 34 36 2 (set (reg:SI 10 a10)
        (reg/f:SI 2 a2 [orig:43 D.6214 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 44 {movsi_internal}
     (nil))
(call_insn 36 35 44 2 (call (mem:SI (symbol_ref:SI ("os_wmsbf4") [flags 0x3]  <function_decl 0x140efaa20 os_wmsbf4>) [0 os_wmsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(jump_insn 44 36 43 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:158 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 43 44 39)
(note 39 43 0 NOTE_INSN_DELETED)

;; Function os_getBattLevel (os_getBattLevel, funcdef_no=34, decl_uid=2738, cgraph_uid=34, symbol_order=35)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_getBattLevel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 16{10d,6u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 10 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 9 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_getBattLevel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={2d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} 
;;    total ref usage 16{10d,6u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 2 [a2]
(note 3 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 13 3 14 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:106 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 14 13 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 14 5 2 NOTE_INSN_FUNCTION_BEG)
(note 5 2 9 2 NOTE_INSN_DELETED)
(insn 9 5 10 2 (set (reg/i:SI 2 a2)
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:108 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
(insn 10 9 16 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:108 -1
     (nil))
(jump_insn 16 10 15 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:108 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 15 16 12)
(note 12 15 0 NOTE_INSN_DELETED)

;; Function buildDataFrame (buildDataFrame, funcdef_no=89, decl_uid=3823, cgraph_uid=89, symbol_order=97)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 47 n_edges 66 count 47 (    1)


buildDataFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={8d,1u} r1={2d,54u} r2={21d,57u,1e} r3={15d,20u,1e} r4={10d,15u} r5={70d,80u,2e} r6={34d,48u,6e} r7={3d,5u} r8={25d,25u,2e} r9={27d,20u,8e} r10={21d,13u} r11={15d,8u} r12={12d,5u} r13={9d,2u} r14={9d,2u} r15={9d,2u} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} 
;;    total ref usage 793{416d,357u,20e} in 307{300 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 6 [a6]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 7 [a7]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 7 [a7]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 6 [a6]
;; lr  def 	 2 [a2] 5 [a5]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 7 [a7]

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 7 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 8 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 10 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 12 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 14 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 16 17 )->[18]->( 19 22 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 19 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 18 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 22 23 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 24 25 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 26 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 26 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7]

( 28 )->[29]->( 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7]
;; lr  use 	 1 [sp] 7 [a7]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 28 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 30 29 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 4 [a4] 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

( 31 32 )->[33]->( 34 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8]

( 33 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]

( 33 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]

( 35 34 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp] 5 [a5] 8 [a8] 10 [a10]
;; lr  def 	 0 [a0] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

( 36 37 )->[38]->( 39 46 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 0 [a0] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 38 )->[39]->( 40 42 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 7 [a7]

( 39 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 7 [a7]

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 7 [a7]

( 39 40 41 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 42 )->[43]->( 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]

( 42 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]

( 44 43 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 10 [a10]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 38 45 )->[46]->( 1 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 46 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 481 to worklist
  Adding insn 456 to worklist
  Adding insn 40 to worklist
  Adding insn 458 to worklist
  Adding insn 58 to worklist
  Adding insn 45 to worklist
  Adding insn 66 to worklist
  Adding insn 79 to worklist
  Adding insn 73 to worklist
  Adding insn 86 to worklist
  Adding insn 106 to worklist
  Adding insn 100 to worklist
  Adding insn 93 to worklist
  Adding insn 113 to worklist
  Adding insn 144 to worklist
  Adding insn 138 to worklist
  Adding insn 129 to worklist
  Adding insn 120 to worklist
  Adding insn 151 to worklist
  Adding insn 171 to worklist
  Adding insn 165 to worklist
  Adding insn 158 to worklist
  Adding insn 178 to worklist
  Adding insn 185 to worklist
  Adding insn 194 to worklist
  Adding insn 200 to worklist
  Adding insn 205 to worklist
  Adding insn 211 to worklist
  Adding insn 217 to worklist
  Adding insn 237 to worklist
  Adding insn 231 to worklist
  Adding insn 224 to worklist
  Adding insn 244 to worklist
  Adding insn 264 to worklist
  Adding insn 258 to worklist
  Adding insn 251 to worklist
  Adding insn 269 to worklist
  Adding insn 274 to worklist
  Adding insn 277 to worklist
  Adding insn 460 to worklist
  Adding insn 288 to worklist
  Adding insn 314 to worklist
  Adding insn 301 to worklist
  Adding insn 462 to worklist
  Adding insn 336 to worklist
  Adding insn 332 to worklist
  Adding insn 327 to worklist
  Adding insn 342 to worklist
  Adding insn 358 to worklist
  Adding insn 357 to worklist
  Adding insn 353 to worklist
  Adding insn 362 to worklist
  Adding insn 371 to worklist
  Adding insn 367 to worklist
  Adding insn 376 to worklist
  Adding insn 400 to worklist
  Adding insn 396 to worklist
  Adding insn 385 to worklist
  Adding insn 464 to worklist
  Adding insn 414 to worklist
  Adding insn 484 to worklist
  Adding insn 433 to worklist
  Adding insn 430 to worklist
Finished finding needed instructions:
processing block 46 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 432 to worklist
  Adding insn 429 to worklist
  Adding insn 428 to worklist
  Adding insn 427 to worklist
  Adding insn 426 to worklist
  Adding insn 425 to worklist
  Adding insn 424 to worklist
  Adding insn 418 to worklist
  Adding insn 417 to worklist
processing block 45 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 412 to worklist
  Adding insn 411 to worklist
  Adding insn 410 to worklist
  Adding insn 409 to worklist
  Adding insn 408 to worklist
  Adding insn 405 to worklist
  Adding insn 404 to worklist
processing block 43 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 10 to worklist
processing block 44 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 11 to worklist
processing block 42 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 399 to worklist
  Adding insn 395 to worklist
  Adding insn 394 to worklist
  Adding insn 393 to worklist
  Adding insn 388 to worklist
  Adding insn 387 to worklist
  Adding insn 386 to worklist
  Adding insn 384 to worklist
  Adding insn 383 to worklist
  Adding insn 382 to worklist
  Adding insn 380 to worklist
  Adding insn 379 to worklist
processing block 41 lr out =  1 [sp] 2 [a2] 4 [a4] 7 [a7]
  Adding insn 466 to worklist
  Adding insn 467 to worklist
  Adding insn 375 to worklist
processing block 40 lr out =  1 [sp] 2 [a2] 4 [a4] 7 [a7]
  Adding insn 370 to worklist
  Adding insn 366 to worklist
  Adding insn 365 to worklist
  Adding insn 364 to worklist
processing block 39 lr out =  1 [sp] 2 [a2] 4 [a4] 7 [a7]
  Adding insn 361 to worklist
  Adding insn 360 to worklist
processing block 38 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 356 to worklist
  Adding insn 355 to worklist
  Adding insn 352 to worklist
  Adding insn 351 to worklist
  Adding insn 348 to worklist
  Adding insn 346 to worklist
  Adding insn 345 to worklist
processing block 37 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 341 to worklist
  Adding insn 340 to worklist
  Adding insn 338 to worklist
processing block 36 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 335 to worklist
  Adding insn 331 to worklist
  Adding insn 330 to worklist
  Adding insn 326 to worklist
  Adding insn 323 to worklist
  Adding insn 322 to worklist
  Adding insn 319 to worklist
  Adding insn 318 to worklist
processing block 34 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]
  Adding insn 8 to worklist
processing block 35 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]
  Adding insn 9 to worklist
processing block 33 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8]
  Adding insn 313 to worklist
  Adding insn 312 to worklist
  Adding insn 309 to worklist
  Adding insn 307 to worklist
  Adding insn 304 to worklist
  Adding insn 300 to worklist
  Adding insn 299 to worklist
  Adding insn 298 to worklist
processing block 32 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
  Adding insn 7 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
processing block 31 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
  Adding insn 287 to worklist
  Adding insn 285 to worklist
  Adding insn 284 to worklist
  Adding insn 283 to worklist
processing block 29 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 280 to worklist
  Adding insn 279 to worklist
processing block 30 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 6 to worklist
processing block 28 lr out =  1 [sp] 2 [a2] 3 [a3] 7 [a7]
processing block 27 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 273 to worklist
  Adding insn 272 to worklist
processing block 26 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 268 to worklist
processing block 25 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 263 to worklist
  Adding insn 262 to worklist
  Adding insn 259 to worklist
  Adding insn 257 to worklist
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 252 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
processing block 24 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
  Adding insn 243 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
processing block 23 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 232 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
  Adding insn 227 to worklist
  Adding insn 225 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
processing block 22 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
processing block 21 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 468 to worklist
  Adding insn 469 to worklist
  Adding insn 210 to worklist
processing block 20 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 470 to worklist
  Adding insn 471 to worklist
  Adding insn 204 to worklist
processing block 19 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
processing block 18 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
processing block 17 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 186 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
processing block 16 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
processing block 15 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 166 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 161 to worklist
  Adding insn 159 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
processing block 14 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 13 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 480 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 478 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 477 to worklist
processing block 12 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 11 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 101 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 96 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
processing block 10 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
processing block 9 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
processing block 8 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 5 to worklist
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 7 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 4 to worklist
processing block 5 lr out =  1 [sp] 3 [a3] 4 [a4] 7 [a7]
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 472 to worklist
processing block 3 lr out =  1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 30 to worklist
  Adding insn 29 to worklist
processing block 4 lr out =  1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 3 to worklist
processing block 2 lr out =  1 [sp] 3 [a3] 4 [a4] 6 [a6]
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 473 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 474 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
DCE: Deleting insn 479
deleting insn with uid = 479.
starting the processing of deferred insns
ending the processing of deferred insns


buildDataFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={8d,1u} r1={2d,54u} r2={21d,57u,1e} r3={15d,20u,1e} r4={10d,15u} r5={70d,80u,2e} r6={34d,48u,6e} r7={3d,5u} r8={25d,24u,2e} r9={26d,20u} r10={21d,13u} r11={15d,8u} r12={12d,5u} r13={9d,2u} r14={9d,2u} r15={9d,2u} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} 
;;    total ref usage 783{415d,356u,12e} in 306{299 regular + 7 call} insns.
(note 1 0 12 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
(note 12 1 481 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 481 12 482 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1615 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 482 481 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 482 14 2 NOTE_INSN_FUNCTION_BEG)
(insn 14 2 15 2 (set (reg/f:SI 2 a2 [118])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 15 14 17 2 (set (reg:SI 6 a6 [orig:49 D.6223 ] [49])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [118])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [118])
        (nil)))
(note 17 15 474 2 NOTE_INSN_DELETED)
(insn 474 17 18 2 (set (reg:HI 4 a4 [119])
        (const_int 24 [0x18])) 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 24 [0x18])
        (nil)))
(insn 18 474 19 2 (set (reg:SI 4 a4 [orig:52 D.6223 ] [52])
        (and:SI (reg:SI 6 a6 [orig:49 D.6223 ] [49])
            (reg:SI 4 a4 [119]))) 30 {andsi3}
     (nil))
(insn 19 18 21 2 (set (reg:SI 5 a5 [123])
        (plus:SI (reg:SI 4 a4 [orig:52 D.6223 ] [52])
            (const_int -16 [0xfffffffffffffff0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 1 {addsi3}
     (nil))
(insn 21 19 473 2 (set (reg:SI 2 a2 [125])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 473 21 22 2 (set (reg:SI 3 a3 [124])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 22 473 24 2 (set (reg:SI 3 a3 [122])
        (if_then_else:SI (ne (reg:SI 5 a5 [123])
                (const_int 0 [0]))
            (reg:SI 3 a3 [124])
            (reg:SI 2 a2 [125]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 5 a5 [123])
        (expr_list:REG_DEAD (reg:SI 2 a2 [125])
            (expr_list:REG_EQUAL (ne:SI (reg:SI 5 a5 [123])
                    (const_int 0 [0]))
                (nil)))))
(insn 24 22 26 2 (set (reg/v:SI 3 a3 [orig:42 txdata ] [42])
        (zero_extend:SI (reg:QI 3 a3 [122]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 34 {zero_extendqisi2}
     (nil))
(debug_insn 26 24 27 2 (var_location:QI txdata (subreg:QI (reg/v:SI 3 a3 [orig:42 txdata ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1616 -1
     (nil))
(jump_insn 27 26 28 2 (set (pc)
        (if_then_else (eq (reg:SI 4 a4 [orig:52 D.6223 ] [52])
                (const_int 16 [0x10]))
            (label_ref:SI 439)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 56 {*btrue}
     (int_list:REG_BR_PROB 2800 (nil))
 -> 439)
;;  succ:       3 [72.0%]  (FALLTHRU)
;;              4 [28.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 6 [a6]

;; basic block 3, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [72.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 7 [a7]
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 3 (set (reg/f:SI 2 a2 [126])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 30 29 456 3 (set (reg/v:SI 7 a7 [orig:45 dlen ] [45])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [126])
                    (const_int 190 [0xbe])) [0 LMIC.pendTxLen+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [126])
        (nil)))
(jump_insn 456 30 457 3 (set (pc)
        (label_ref 31)) 78 {jump}
     (nil)
 -> 31)
;;  succ:       5 [100.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

(barrier 457 456 439)
;; basic block 4, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [28.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 7 [a7]
(code_label 439 457 438 4 158 "" [1 uses])
(note 438 439 3 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 3 438 31 4 (set (reg/v:SI 7 a7 [orig:45 dlen ] [45])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 44 {movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 6 [a6]
;; lr  def 	 2 [a2] 5 [a5]
(code_label 31 3 32 5 139 "" [1 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (var_location:QI dlen (subreg:QI (reg/v:SI 7 a7 [orig:45 dlen ] [45]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1617 -1
     (nil))
(debug_insn 34 33 36 5 (var_location:SI end (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1621 -1
     (nil))
(note 36 34 472 5 NOTE_INSN_DELETED)
(insn 472 36 38 5 (set (reg:HI 2 a2 [127])
        (const_int 1026 [0x402])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 1026 [0x402])
        (nil)))
(insn 38 472 39 5 (set (reg:SI 2 a2 [130])
        (and:SI (reg:SI 6 a6 [orig:49 D.6223 ] [49])
            (reg:SI 2 a2 [127]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:49 D.6223 ] [49])
        (nil)))
(insn 39 38 40 5 (set (reg:SI 5 a5 [131])
        (const_int 1026 [0x402])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1026 [0x402])
        (nil)))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [130])
                (reg:SI 5 a5 [131]))
            (label_ref:SI 443)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1623 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [131])
        (expr_list:REG_DEAD (reg:SI 2 a2 [130])
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 443)
;;  succ:       6 [28.0%]  (FALLTHRU)
;;              7 [72.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 7 [a7]

;; basic block 6, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [28.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6]
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg/f:SI 2 a2 [132])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 43 42 44 6 (set:SI (reg/f:SI 2 a2 [133])
        (plus:SI (reg/f:SI 2 a2 [132])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 44 43 45 6 (set (reg:QI 5 a5 [134])
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 45 44 48 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [133])
                (const_int 84 [0x54])) [0 LMIC.frame+8 S1 A32])
        (reg:QI 5 a5 [134])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1625 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [134])
        (nil)))
(insn 48 45 51 6 (set (reg:SI 6 a6 [orig:53 D.6225 ] [53])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [133])
                    (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 34 {zero_extendqisi2}
     (nil))
(insn 51 48 52 6 (set (reg:SI 5 a5 [orig:55 D.6225 ] [55])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [133])
                    (const_int 57 [0x39])) [0 LMIC.ping.intvExp+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 34 {zero_extendqisi2}
     (nil))
(insn 52 51 57 6 (set (reg:SI 5 a5 [orig:57 D.6226 ] [57])
        (ashift:SI (reg:SI 5 a5 [orig:55 D.6225 ] [55])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 51 {ashlsi3_internal}
     (nil))
(insn 57 52 58 6 (set (reg:SI 5 a5 [143])
        (ior:SI (reg:SI 6 a6 [orig:53 D.6225 ] [53])
            (reg:SI 5 a5 [orig:57 D.6226 ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:53 D.6225 ] [53])
        (nil)))
(insn 58 57 59 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [133])
                (const_int 85 [0x55])) [0 LMIC.frame+9 S1 A8])
        (reg:QI 5 a5 [143])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1626 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [143])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [133])
            (nil))))
(debug_insn 59 58 5 6 (var_location:SI end (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1627 -1
     (nil))
(insn 5 59 458 6 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1627 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 10 [0xa])
        (nil)))
(jump_insn 458 5 459 6 (set (pc)
        (label_ref 60)) 78 {jump}
     (nil)
 -> 60)
;;  succ:       8 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

(barrier 459 458 443)
;; basic block 7, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [72.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 443 459 442 7 159 "" [1 uses])
(note 442 443 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 442 60 7 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1621 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 60 4 61 8 140 "" [1 uses])
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 63 62 64 8 (set (reg/f:SI 5 a5 [144])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 64 63 65 8 (set:SI (reg/f:SI 5 a5 [145])
        (plus:SI (reg/f:SI 5 a5 [144])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 65 64 66 8 (set (reg:SI 5 a5 [orig:61 D.6225 ] [61])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [145])
                    (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 34 {zero_extendqisi2}
     (nil))
(jump_insn 66 65 67 8 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:61 D.6225 ] [61])
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1631 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:61 D.6225 ] [61])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 80)
;;  succ:       9 [50.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 9, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8]
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 9 (set (reg/f:SI 5 a5 [146])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 69 68 70 9 (set (reg:SI 8 a8 [147])
        (plus:SI (reg/f:SI 5 a5 [146])
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 1 {addsi3}
     (nil))
(insn 70 69 71 9 (set (reg:SI 6 a6 [148])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 71 70 72 9 (set (reg/f:SI 6 a6 [149])
        (plus:SI (reg:SI 8 a8 [147])
            (reg:SI 6 a6 [148]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [147])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 8 a8 [147])
                (const_int 332 [0x14c]))
            (nil))))
(insn 72 71 73 9 (set (reg:QI 8 a8 [150])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 73 72 74 9 (set (mem/j:QI (reg/f:SI 6 a6 [149]) [0 LMIC.frame S1 A16])
        (reg:QI 8 a8 [150])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1632 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [150])
        (expr_list:REG_DEAD (reg/f:SI 6 a6 [149])
            (nil))))
(insn 74 73 75 9 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1633 1 {addsi3}
     (nil))
(debug_insn 75 74 77 9 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1633 -1
     (nil))
(insn 77 75 78 9 (set:SI (reg/f:SI 5 a5 [152])
        (plus:SI (reg/f:SI 5 a5 [146])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1634 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 78 77 79 9 (set (reg:QI 6 a6 [153])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1634 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 79 78 80 9 (set (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [152])
                (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8])
        (reg:QI 6 a6 [153])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1634 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 6 a6 [153])
        (expr_list:REG_DEAD (reg/f:SI 5 a5 [152])
            (nil))))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 10, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 80 79 81 10 141 "" [1 uses])
(note 81 80 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 10 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 83 82 84 10 (set (reg/f:SI 5 a5 [154])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 84 83 85 10 (set:SI (reg/f:SI 5 a5 [155])
        (plus:SI (reg/f:SI 5 a5 [154])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 85 84 86 10 (set (reg:SI 5 a5 [orig:62 D.6225 ] [62])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [155])
                    (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 34 {zero_extendqisi2}
     (nil))
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:62 D.6225 ] [62])
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1638 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 107)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

;; basic block 11, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 11 (set (reg/f:SI 6 a6 [156])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 89 88 90 11 (set (reg:SI 9 a9 [157])
        (plus:SI (reg/f:SI 6 a6 [156])
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 1 {addsi3}
     (nil))
(insn 90 89 91 11 (set (reg:SI 8 a8 [158])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 91 90 92 11 (set (reg/f:SI 9 a9 [159])
        (plus:SI (reg:SI 9 a9 [157])
            (reg:SI 8 a8 [158]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 1 {addsi3}
     (nil))
(insn 92 91 93 11 (set (reg:QI 10 a10 [160])
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 93 92 94 11 (set (mem/j:QI (reg/f:SI 9 a9 [159]) [0 LMIC.frame S1 A8])
        (reg:QI 10 a10 [160])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1639 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [160])
        (expr_list:REG_DEAD (reg/f:SI 9 a9 [159])
            (nil))))
(insn 94 93 96 11 (set (reg:SI 9 a9 [orig:63 D.6226 ] [63])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 1 {addsi3}
     (nil))
(insn 96 94 98 11 (set (reg:SI 9 a9 [162])
        (plus:SI (reg/f:SI 6 a6 [156])
            (reg:SI 9 a9 [orig:63 D.6226 ] [63]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 1 {addsi3}
     (nil))
(insn 98 96 99 11 (set (reg/f:SI 8 a8 [164])
        (plus:SI (reg:SI 9 a9 [162])
            (reg:SI 8 a8 [158]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [162])
        (nil)))
(insn 99 98 100 11 (set (reg:SI 5 a5 [165])
        (and:SI (reg:SI 5 a5 [orig:62 D.6225 ] [62])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 30 {andsi3}
     (nil))
(insn 100 99 101 11 (set (mem/j:QI (reg/f:SI 8 a8 [164]) [0 LMIC.frame S1 A8])
        (reg:QI 5 a5 [165])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1640 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [164])
        (expr_list:REG_DEAD (reg:QI 5 a5 [165])
            (nil))))
(insn 101 100 102 11 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1641 1 {addsi3}
     (nil))
(debug_insn 102 101 104 11 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1641 -1
     (nil))
(insn 104 102 105 11 (set:SI (reg/f:SI 6 a6 [167])
        (plus:SI (reg/f:SI 6 a6 [156])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1642 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 105 104 106 11 (set (reg:QI 5 a5 [168])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1642 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 106 105 107 11 (set (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [167])
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 5 a5 [168])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1642 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 a6 [167])
        (expr_list:REG_DEAD (reg:QI 5 a5 [168])
            (nil))))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 12, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;;              11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 107 106 108 12 142 "" [1 uses])
(note 108 107 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 12 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 110 109 111 12 (set (reg/f:SI 5 a5 [169])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 111 110 112 12 (set:SI (reg/f:SI 5 a5 [170])
        (plus:SI (reg/f:SI 5 a5 [169])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 112 111 113 12 (set (reg:SI 5 a5 [orig:65 D.6225 ] [65])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [170])
                    (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 34 {zero_extendqisi2}
     (nil))
(jump_insn 113 112 114 12 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:65 D.6225 ] [65])
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1645 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:65 D.6225 ] [65])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 145)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 13, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 114 113 115 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 115 114 477 13 NOTE_INSN_DELETED)
(insn 477 115 116 13 (set (reg:SI 5 a5)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 44 {movsi_internal}
     (nil))
(insn 116 477 117 13 (set (reg:SI 6 a6 [172])
        (plus:SI (reg:SI 5 a5)
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5)
        (nil)))
(insn 117 116 118 13 (set (reg:SI 5 a5 [173])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 118 117 119 13 (set (reg/f:SI 6 a6 [174])
        (plus:SI (reg:SI 6 a6 [172])
            (reg:SI 5 a5 [173]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 1 {addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 6 a6 [172])
            (const_int 332 [0x14c]))
        (nil)))
(insn 119 118 120 13 (set (reg:QI 8 a8 [175])
        (const_int 6 [0x6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 120 119 121 13 (set (mem/j:QI (reg/f:SI 6 a6 [174]) [0 LMIC.frame S1 A8])
        (reg:QI 8 a8 [175])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1646 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [175])
        (expr_list:REG_DEAD (reg/f:SI 6 a6 [174])
            (nil))))
(insn 121 120 122 13 (set (reg:SI 6 a6 [orig:66 D.6226 ] [66])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 1 {addsi3}
     (nil))
(call_insn/u 122 121 123 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getBattLevel") [flags 0x3]  <function_decl 0x140efa6c0 os_getBattLevel>) [0 os_getBattLevel S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(note 123 122 478 13 NOTE_INSN_DELETED)
(insn 478 123 126 13 (set (reg:SI 8 a8)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 44 {movsi_internal}
     (nil))
(insn 126 478 128 13 (set (reg:SI 6 a6 [178])
        (plus:SI (reg:SI 8 a8)
            (reg:SI 6 a6 [orig:66 D.6226 ] [66]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 1 {addsi3}
     (nil))
(insn 128 126 129 13 (set (reg/f:SI 6 a6 [180])
        (plus:SI (reg:SI 6 a6 [178])
            (reg:SI 5 a5 [173]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 1 {addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 6 a6 [178])
            (const_int 332 [0x14c]))
        (nil)))
(insn 129 128 130 13 (set (mem/j:QI (reg/f:SI 6 a6 [180]) [0 LMIC.frame S1 A8])
        (reg:QI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1647 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10)
        (expr_list:REG_DEAD (reg/f:SI 6 a6 [180])
            (nil))))
(insn 130 129 132 13 (set (reg:SI 6 a6 [orig:68 D.6226 ] [68])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (nil))
(insn 132 130 133 13 (set:SI (reg/f:SI 8 a8 [182])
        (plus:SI (reg:SI 8 a8 [9])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9)
        (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 133 132 480 13 (set (reg:SI 9 a9 [orig:69 D.6225 ] [69])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [182])
                    (const_int 40 [0x28])) [0 LMIC.margin+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 34 {zero_extendqisi2}
     (nil))
(insn 480 133 135 13 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 44 {movsi_internal}
     (nil))
(insn 135 480 137 13 (set (reg:SI 6 a6 [184])
        (plus:SI (reg:SI 10 a10)
            (reg:SI 6 a6 [orig:68 D.6226 ] [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 137 135 138 13 (set (reg/f:SI 5 a5 [186])
        (plus:SI (reg:SI 6 a6 [184])
            (reg:SI 5 a5 [173]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 6 a6 [184])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 6 a6 [184])
                (const_int 332 [0x14c]))
            (nil))))
(insn 138 137 139 13 (set (mem/j:QI (reg/f:SI 5 a5 [186]) [0 LMIC.frame S1 A8])
        (reg:QI 9 a9 [orig:69 D.6225 ] [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1648 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [orig:69 D.6225 ] [69])
        (expr_list:REG_DEAD (reg/f:SI 5 a5 [186])
            (nil))))
(insn 139 138 140 13 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1649 1 {addsi3}
     (nil))
(debug_insn 140 139 143 13 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1649 -1
     (nil))
(insn 143 140 144 13 (set (reg:QI 5 a5 [189])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1650 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 144 143 145 13 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [182])
                (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16])
        (reg:QI 5 a5 [189])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1650 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [182])
        (expr_list:REG_DEAD (reg:QI 5 a5 [189])
            (nil))))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 14, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;;              13 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 145 144 146 14 143 "" [1 uses])
(note 146 145 147 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 14 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 148 147 149 14 (set (reg/f:SI 5 a5 [190])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 149 148 150 14 (set:SI (reg/f:SI 5 a5 [191])
        (plus:SI (reg/f:SI 5 a5 [190])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 150 149 151 14 (set (reg:SI 5 a5 [orig:70 D.6225 ] [70])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [191])
                    (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 34 {zero_extendqisi2}
     (nil))
(jump_insn 151 150 152 14 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:70 D.6225 ] [70])
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1652 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 172)
;;  succ:       15 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

;; basic block 15, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
(note 152 151 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 154 15 (set (reg/f:SI 6 a6 [192])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 154 153 155 15 (set (reg:SI 9 a9 [193])
        (plus:SI (reg/f:SI 6 a6 [192])
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 1 {addsi3}
     (nil))
(insn 155 154 156 15 (set (reg:SI 8 a8 [194])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 156 155 157 15 (set (reg/f:SI 9 a9 [195])
        (plus:SI (reg:SI 9 a9 [193])
            (reg:SI 8 a8 [194]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 1 {addsi3}
     (nil))
(insn 157 156 158 15 (set (reg:QI 10 a10 [196])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 158 157 159 15 (set (mem/j:QI (reg/f:SI 9 a9 [195]) [0 LMIC.frame S1 A8])
        (reg:QI 10 a10 [196])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1653 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [196])
        (expr_list:REG_DEAD (reg/f:SI 9 a9 [195])
            (nil))))
(insn 159 158 161 15 (set (reg:SI 9 a9 [orig:71 D.6226 ] [71])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 1 {addsi3}
     (nil))
(insn 161 159 163 15 (set (reg:SI 9 a9 [198])
        (plus:SI (reg/f:SI 6 a6 [192])
            (reg:SI 9 a9 [orig:71 D.6226 ] [71]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 1 {addsi3}
     (nil))
(insn 163 161 164 15 (set (reg/f:SI 8 a8 [200])
        (plus:SI (reg:SI 9 a9 [198])
            (reg:SI 8 a8 [194]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [198])
        (nil)))
(insn 164 163 165 15 (set (reg:SI 5 a5 [201])
        (and:SI (reg:SI 5 a5 [orig:70 D.6225 ] [70])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 30 {andsi3}
     (nil))
(insn 165 164 166 15 (set (mem/j:QI (reg/f:SI 8 a8 [200]) [0 LMIC.frame S1 A8])
        (reg:QI 5 a5 [201])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1654 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [200])
        (expr_list:REG_DEAD (reg:QI 5 a5 [201])
            (nil))))
(insn 166 165 167 15 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1655 1 {addsi3}
     (nil))
(debug_insn 167 166 169 15 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1655 -1
     (nil))
(insn 169 167 170 15 (set:SI (reg/f:SI 6 a6 [203])
        (plus:SI (reg/f:SI 6 a6 [192])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1656 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 170 169 171 15 (set (reg:QI 5 a5 [204])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1656 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 171 170 172 15 (set (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [203])
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (reg:QI 5 a5 [204])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1656 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 a6 [203])
        (expr_list:REG_DEAD (reg:QI 5 a5 [204])
            (nil))))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 16, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%] 
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 172 171 173 16 144 "" [1 uses])
(note 173 172 174 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 174 173 175 16 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 175 174 176 16 (set (reg/f:SI 5 a5 [205])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 176 175 177 16 (set:SI (reg/f:SI 5 a5 [206])
        (plus:SI (reg/f:SI 5 a5 [205])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 177 176 178 16 (set (reg:SI 5 a5 [orig:73 D.6225 ] [73])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [206])
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 34 {zero_extendqisi2}
     (nil))
(jump_insn 178 177 179 16 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:73 D.6225 ] [73])
                (const_int 0 [0]))
            (label_ref 188)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1659 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:73 D.6225 ] [73])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 188)
;;  succ:       17 [50.0%]  (FALLTHRU)
;;              18 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 17, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6]
(note 179 178 180 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 180 179 181 17 (set (reg/f:SI 5 a5 [207])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 181 180 182 17 (set (reg:SI 6 a6 [208])
        (plus:SI (reg/f:SI 5 a5 [207])
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 5 a5 [207])
        (nil)))
(insn 182 181 183 17 (set (reg:SI 5 a5 [209])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 183 182 184 17 (set (reg/f:SI 5 a5 [210])
        (plus:SI (reg:SI 6 a6 [208])
            (reg:SI 5 a5 [209]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 6 a6 [208])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 6 a6 [208])
                (const_int 332 [0x14c]))
            (nil))))
(insn 184 183 185 17 (set (reg:QI 6 a6 [211])
        (const_int 18 [0x12])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 18 [0x12])
        (nil)))
(insn 185 184 186 17 (set (mem/j:QI (reg/f:SI 5 a5 [210]) [0 LMIC.frame S1 A8])
        (reg:QI 6 a6 [211])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1660 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 6 a6 [211])
        (expr_list:REG_DEAD (reg/f:SI 5 a5 [210])
            (nil))))
(insn 186 185 187 17 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1661 1 {addsi3}
     (nil))
(debug_insn 187 186 188 17 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1661 -1
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 18, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%] 
;;              17 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 188 187 189 18 145 "" [1 uses])
(note 189 188 190 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 190 189 191 18 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 191 190 192 18 (set (reg/f:SI 5 a5 [212])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 192 191 193 18 (set:SI (reg/f:SI 5 a5 [213])
        (plus:SI (reg/f:SI 5 a5 [212])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 193 192 194 18 (set (reg:SI 5 a5 [orig:74 D.6225 ] [74])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [213])
                    (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 34 {zero_extendqisi2}
     (nil))
(jump_insn 194 193 195 18 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:74 D.6225 ] [74])
                (const_int 0 [0]))
            (label_ref 212)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1664 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:74 D.6225 ] [74])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 212)
;;  succ:       19 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 19, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(note 195 194 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 19 (set (reg/f:SI 5 a5 [214])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 197 196 198 19 (set:SI (reg/f:SI 5 a5 [215])
        (plus:SI (reg/f:SI 5 a5 [214])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 198 197 199 19 (set (reg:SI 5 a5 [orig:75 D.6227 ] [75])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [215])
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 34 {zero_extendqisi2}
     (nil))
(insn 199 198 200 19 (set (reg:SI 5 a5 [orig:216 D.6227 ] [216])
        (sign_extend:SI (reg:QI 5 a5 [orig:75 D.6227 ] [75]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 36 {extendqisi2_internal}
     (nil))
(jump_insn 200 199 201 19 (set (pc)
        (if_then_else (ge (reg:SI 5 a5 [orig:216 D.6227 ] [216])
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1665 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:216 D.6227 ] [216])
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 206)
;;  succ:       20 [27.0%]  (FALLTHRU)
;;              21 [73.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 20, loop depth 0, count 0, freq 1350, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [27.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5] 6 [a6]
(note 201 200 204 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 204 201 471 20 (set (reg:QI 6 a6 [219])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 471 204 470 20 (set (reg/f:SI 5 a5 [217])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 470 471 205 20 (set:SI (reg/f:SI 5 a5 [218])
        (plus:SI (reg/f:SI 5 a5 [217])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 205 470 206 20 (set (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [218])
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 6 a6 [219])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1666 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 6 a6 [219])
        (expr_list:REG_DEAD (reg/f:SI 5 a5 [218])
            (nil))))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 21, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [73.0%] 
;;              20 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5] 6 [a6]
(code_label 206 205 207 21 147 "" [1 uses])
(note 207 206 210 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 210 207 469 21 (set (reg:QI 6 a6 [222])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 469 210 468 21 (set (reg/f:SI 5 a5 [220])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 468 469 211 21 (set:SI (reg/f:SI 5 a5 [221])
        (plus:SI (reg/f:SI 5 a5 [220])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 211 468 212 21 (set (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [221])
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 6 a6 [222])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1667 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 6 a6 [222])
        (expr_list:REG_DEAD (reg/f:SI 5 a5 [221])
            (nil))))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 22, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;;              21 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 212 211 213 22 146 "" [1 uses])
(note 213 212 214 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 22 (set (reg/f:SI 5 a5 [223])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 215 214 216 22 (set:SI (reg/f:SI 5 a5 [224])
        (plus:SI (reg/f:SI 5 a5 [223])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 216 215 217 22 (set (reg:SI 5 a5 [orig:76 D.6225 ] [76])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [224])
                    (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 34 {zero_extendqisi2}
     (nil))
(jump_insn 217 216 218 22 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:76 D.6225 ] [76])
                (const_int 0 [0]))
            (label_ref 238)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1670 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 238)
;;  succ:       23 [50.0%]  (FALLTHRU)
;;              24 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

;; basic block 23, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
(note 218 217 219 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 219 218 220 23 (set (reg/f:SI 6 a6 [225])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 220 219 221 23 (set (reg:SI 9 a9 [226])
        (plus:SI (reg/f:SI 6 a6 [225])
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 1 {addsi3}
     (nil))
(insn 221 220 222 23 (set (reg:SI 8 a8 [227])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 222 221 223 23 (set (reg/f:SI 9 a9 [228])
        (plus:SI (reg:SI 9 a9 [226])
            (reg:SI 8 a8 [227]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 1 {addsi3}
     (nil))
(insn 223 222 224 23 (set (reg:QI 10 a10 [229])
        (const_int 17 [0x11])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 17 [0x11])
        (nil)))
(insn 224 223 225 23 (set (mem/j:QI (reg/f:SI 9 a9 [228]) [0 LMIC.frame S1 A8])
        (reg:QI 10 a10 [229])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1671 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [229])
        (expr_list:REG_DEAD (reg/f:SI 9 a9 [228])
            (nil))))
(insn 225 224 227 23 (set (reg:SI 9 a9 [orig:77 D.6226 ] [77])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 1 {addsi3}
     (nil))
(insn 227 225 229 23 (set (reg:SI 9 a9 [231])
        (plus:SI (reg/f:SI 6 a6 [225])
            (reg:SI 9 a9 [orig:77 D.6226 ] [77]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 1 {addsi3}
     (nil))
(insn 229 227 230 23 (set (reg/f:SI 8 a8 [233])
        (plus:SI (reg:SI 9 a9 [231])
            (reg:SI 8 a8 [227]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [231])
        (nil)))
(insn 230 229 231 23 (set (reg:SI 5 a5 [234])
        (and:SI (reg:SI 5 a5 [orig:76 D.6225 ] [76])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 30 {andsi3}
     (nil))
(insn 231 230 232 23 (set (mem/j:QI (reg/f:SI 8 a8 [233]) [0 LMIC.frame S1 A8])
        (reg:QI 5 a5 [234])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1672 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [233])
        (expr_list:REG_DEAD (reg:QI 5 a5 [234])
            (nil))))
(insn 232 231 233 23 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1673 1 {addsi3}
     (nil))
(debug_insn 233 232 235 23 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1673 -1
     (nil))
(insn 235 233 236 23 (set:SI (reg/f:SI 6 a6 [236])
        (plus:SI (reg/f:SI 6 a6 [225])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1674 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 236 235 237 23 (set (reg:QI 5 a5 [237])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1674 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 237 236 238 23 (set (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [236])
                (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8])
        (reg:QI 5 a5 [237])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1674 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 a6 [236])
        (expr_list:REG_DEAD (reg:QI 5 a5 [237])
            (nil))))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 24, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%] 
;;              23 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 238 237 239 24 148 "" [1 uses])
(note 239 238 240 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 241 24 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 241 240 242 24 (set (reg/f:SI 5 a5 [238])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 242 241 243 24 (set:SI (reg/f:SI 5 a5 [239])
        (plus:SI (reg/f:SI 5 a5 [238])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 243 242 244 24 (set (reg:SI 5 a5 [orig:79 D.6225 ] [79])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [239])
                    (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 34 {zero_extendqisi2}
     (nil))
(jump_insn 244 243 245 24 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:79 D.6225 ] [79])
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1678 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 265)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              26 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

;; basic block 25, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10]
(note 245 244 246 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 246 245 247 25 (set (reg/f:SI 6 a6 [240])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 247 246 248 25 (set (reg:SI 9 a9 [241])
        (plus:SI (reg/f:SI 6 a6 [240])
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 1 {addsi3}
     (nil))
(insn 248 247 249 25 (set (reg:SI 8 a8 [242])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 249 248 250 25 (set (reg/f:SI 9 a9 [243])
        (plus:SI (reg:SI 9 a9 [241])
            (reg:SI 8 a8 [242]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 1 {addsi3}
     (nil))
(insn 250 249 251 25 (set (reg:QI 10 a10 [244])
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))
(insn 251 250 252 25 (set (mem/j:QI (reg/f:SI 9 a9 [243]) [0 LMIC.frame S1 A8])
        (reg:QI 10 a10 [244])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1679 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [244])
        (expr_list:REG_DEAD (reg/f:SI 9 a9 [243])
            (nil))))
(insn 252 251 254 25 (set (reg:SI 9 a9 [orig:80 D.6226 ] [80])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 1 {addsi3}
     (nil))
(insn 254 252 256 25 (set (reg:SI 9 a9 [246])
        (plus:SI (reg/f:SI 6 a6 [240])
            (reg:SI 9 a9 [orig:80 D.6226 ] [80]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 1 {addsi3}
     (nil))
(insn 256 254 257 25 (set (reg/f:SI 8 a8 [248])
        (plus:SI (reg:SI 9 a9 [246])
            (reg:SI 8 a8 [242]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [246])
        (nil)))
(insn 257 256 258 25 (set (reg:SI 5 a5 [249])
        (and:SI (reg:SI 5 a5 [orig:79 D.6225 ] [79])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 30 {andsi3}
     (nil))
(insn 258 257 259 25 (set (mem/j:QI (reg/f:SI 8 a8 [248]) [0 LMIC.frame S1 A8])
        (reg:QI 5 a5 [249])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1680 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [248])
        (expr_list:REG_DEAD (reg:QI 5 a5 [249])
            (nil))))
(insn 259 258 260 25 (set (reg/v:SI 2 a2 [orig:43 end ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1681 1 {addsi3}
     (nil))
(debug_insn 260 259 262 25 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1681 -1
     (nil))
(insn 262 260 263 25 (set:SI (reg/f:SI 6 a6 [251])
        (plus:SI (reg/f:SI 6 a6 [240])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1682 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 263 262 264 25 (set (reg:QI 5 a5 [252])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1682 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 264 263 265 25 (set (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [251])
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (reg:QI 5 a5 [252])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1682 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 a6 [251])
        (expr_list:REG_DEAD (reg:QI 5 a5 [252])
            (nil))))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 26, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 5 [a5]
(code_label 265 264 266 26 149 "" [1 uses])
(note 266 265 267 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 26 (var_location:SI end (reg/v:SI 2 a2 [orig:43 end ] [43])) -1
     (nil))
(insn 268 267 269 26 (set (reg:SI 5 a5 [253])
        (const_int 24 [0x18])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 24 [0x18])
        (nil)))
(jump_insn 269 268 270 26 (set (pc)
        (if_then_else (ge (reg:SI 5 a5 [253])
                (reg/v:SI 2 a2 [orig:43 end ] [43]))
            (label_ref 275)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [253])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 275)
;;  succ:       27 [29.0%]  (FALLTHRU)
;;              28 [71.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 27, loop depth 0, count 0, freq 2900, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [29.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 270 269 271 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 271 270 272 27 NOTE_INSN_DELETED)
(insn 272 271 273 27 (set (reg:SI 11 a11)
        (const_int 1685 [0x695])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 44 {movsi_internal}
     (nil))
(insn 273 272 274 27 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC113") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 274 273 275 27 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1685 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       28 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 28, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [71.0%] 
;;              27 [100.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	
(code_label 275 274 276 28 150 "" [1 uses])
(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(jump_insn 277 276 278 28 (set (pc)
        (if_then_else (eq (reg:SI 4 a4 [orig:52 D.6223 ] [52])
                (const_int 16 [0x10]))
            (label_ref:SI 447)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:52 D.6223 ] [52])
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 447)
;;  succ:       29 [72.0%]  (FALLTHRU)
;;              30 [28.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 7 [a7]

;; basic block 29, loop depth 0, count 0, freq 7200, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [72.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7]
;; lr  use 	 1 [sp] 7 [a7]
;; lr  def 	 4 [a4]
(note 278 277 279 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 279 278 280 29 (set (reg:SI 4 a4 [255])
        (plus:SI (reg/v:SI 7 a7 [orig:45 dlen ] [45])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 1 {addsi3}
     (nil))
(insn 280 279 460 29 (set (reg:SI 4 a4 [orig:46 D.6220 ] [46])
        (zero_extend:SI (reg:QI 4 a4 [255]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 34 {zero_extendqisi2}
     (nil))
(jump_insn 460 280 461 29 (set (pc)
        (label_ref 281)) 78 {jump}
     (nil)
 -> 281)
;;  succ:       31 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

(barrier 461 460 447)
;; basic block 30, loop depth 0, count 0, freq 2800, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [28.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
(code_label 447 461 446 30 160 "" [1 uses])
(note 446 447 6 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 6 446 281 30 (set (reg:SI 4 a4 [orig:46 D.6220 ] [46])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 44 {movsi_internal}
     (nil))
;;  succ:       31 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 31, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [100.0%]  (FALLTHRU)
;;              29 [100.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 4 [a4] 5 [a5] 6 [a6]
(code_label 281 6 282 31 151 "" [1 uses])
(note 282 281 283 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 31 (set (reg:SI 5 a5 [orig:82 D.6225 ] [82])
        (zero_extend:SI (reg:QI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 34 {zero_extendqisi2}
     (nil))
(insn 284 283 285 31 (set (reg:SI 4 a4 [256])
        (plus:SI (reg:SI 4 a4 [orig:46 D.6220 ] [46])
            (reg:SI 5 a5 [orig:82 D.6225 ] [82]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 1 {addsi3}
     (nil))
(insn 285 284 286 31 (set (reg/v:SI 4 a4 [orig:44 flen ] [44])
        (zero_extend:SI (reg:QI 4 a4 [256]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 34 {zero_extendqisi2}
     (nil))
(debug_insn 286 285 287 31 (var_location:QI flen (subreg:QI (reg/v:SI 4 a4 [orig:44 flen ] [44]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1687 -1
     (nil))
(insn 287 286 288 31 (set (reg:SI 6 a6 [257])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1688 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(jump_insn 288 287 289 31 (set (pc)
        (if_then_else (geu (reg:SI 6 a6 [257])
                (reg/v:SI 4 a4 [orig:44 flen ] [44]))
            (label_ref 294)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1688 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 6 a6 [257])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 294)
;;  succ:       32 [50.0%]  (FALLTHRU)
;;              33 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

;; basic block 32, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 3 [a3] 4 [a4]
(note 289 288 290 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 290 289 291 32 (var_location:QI txdata (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1690 -1
     (nil))
(insn 291 290 292 32 (set (reg:SI 4 a4 [258])
        (plus:SI (reg:SI 5 a5 [orig:82 D.6225 ] [82])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1691 1 {addsi3}
     (nil))
(insn 292 291 293 32 (set (reg/v:SI 4 a4 [orig:44 flen ] [44])
        (zero_extend:SI (reg:QI 4 a4 [258]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1691 34 {zero_extendqisi2}
     (nil))
(debug_insn 293 292 7 32 (var_location:QI flen (subreg:QI (reg/v:SI 4 a4 [orig:44 flen ] [44]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1691 -1
     (nil))
(insn 7 293 294 32 (set (reg/v:SI 3 a3 [orig:42 txdata ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1690 44 {movsi_internal}
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]

;; basic block 33, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%] 
;;              32 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6] 8 [a8] 9 [a9]
(code_label 294 7 295 33 152 "" [1 uses])
(note 295 294 296 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 296 295 297 33 (var_location:QI flen (subreg:QI (reg/v:SI 4 a4 [orig:44 flen ] [44]) 0)) -1
     (nil))
(debug_insn 297 296 298 33 (var_location:QI txdata (subreg:QI (reg/v:SI 3 a3 [orig:42 txdata ] [42]) 0)) -1
     (nil))
(insn 298 297 299 33 (set (reg/f:SI 6 a6 [259])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 299 298 300 33 (set:SI (reg/f:SI 6 a6 [260])
        (plus:SI (reg/f:SI 6 a6 [259])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 300 299 301 33 (set (reg:QI 8 a8 [261])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 301 300 304 33 (set (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [260])
                (const_int 76 [0x4c])) [0 LMIC.frame+0 S1 A32])
        (reg:QI 8 a8 [261])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1693 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [261])
        (nil)))
(insn 304 301 307 33 (set (reg:SI 9 a9 [orig:83 D.6225 ] [83])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [260])
                    (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 34 {zero_extendqisi2}
     (nil))
(insn 307 304 308 33 (set (reg:SI 8 a8 [orig:84 D.6225 ] [84])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [260])
                    (const_int 43 [0x2b])) [0 LMIC.adrEnabled+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 34 {zero_extendqisi2}
     (nil))
(note 308 307 309 33 NOTE_INSN_DELETED)
(insn 309 308 312 33 (set (reg:SI 8 a8 [orig:86 D.6221 ] [86])
        (ior:SI (reg:SI 9 a9 [orig:83 D.6225 ] [83])
            (reg:SI 8 a8 [orig:84 D.6225 ] [84]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:83 D.6225 ] [83])
        (nil)))
(insn 312 309 313 33 (set (reg:SI 6 a6 [orig:87 D.6227 ] [87])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [260])
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1695 34 {zero_extendqisi2}
     (nil))
(insn 313 312 314 33 (set (reg:SI 6 a6 [orig:269 D.6227 ] [269])
        (sign_extend:SI (reg:QI 6 a6 [orig:87 D.6227 ] [87]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 36 {extendqisi2_internal}
     (nil))
(jump_insn 314 313 315 33 (set (pc)
        (if_then_else (lt (reg:SI 6 a6 [orig:269 D.6227 ] [269])
                (const_int 0 [0]))
            (label_ref:SI 451)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:269 D.6227 ] [269])
        (int_list:REG_BR_PROB 2700 (nil)))
 -> 451)
;;  succ:       34 [73.0%]  (FALLTHRU)
;;              35 [27.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8]

;; basic block 34, loop depth 0, count 0, freq 7300, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [73.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(note 315 314 8 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 8 315 462 34 (set (reg:SI 10 a10 [orig:47 D.6221 ] [47])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 64 [0x40])
        (nil)))
(jump_insn 462 8 463 34 (set (pc)
        (label_ref 316)) 78 {jump}
     (nil)
 -> 316)
;;  succ:       36 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]

(barrier 463 462 451)
;; basic block 35, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [27.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(code_label 451 463 450 35 161 "" [1 uses])
(note 450 451 9 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 9 450 316 35 (set (reg:SI 10 a10 [orig:47 D.6221 ] [47])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]

;; basic block 36, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              34 [100.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10]
;; lr  use 	 1 [sp] 5 [a5] 8 [a8] 10 [a10]
;; lr  def 	 0 [a0] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 316 9 317 36 153 "" [1 uses])
(note 317 316 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 318 317 319 36 (set (reg/f:SI 9 a9 [270])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 319 318 322 36 (set:SI (reg/f:SI 6 a6 [271])
        (plus:SI (reg/f:SI 9 a9 [270])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 322 319 323 36 (set (reg:SI 8 a8 [274])
        (ior:SI (reg:SI 10 a10 [orig:47 D.6221 ] [47])
            (reg:SI 8 a8 [orig:86 D.6221 ] [86]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 D.6221 ] [47])
        (nil)))
(insn 323 322 326 36 (set (reg:SI 5 a5 [275])
        (plus:SI (reg:SI 5 a5 [orig:82 D.6225 ] [82])
            (const_int -8 [0xfffffffffffffff8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 1 {addsi3}
     (nil))
(insn 326 323 327 36 (set (reg:SI 5 a5 [278])
        (ior:SI (reg:SI 8 a8 [274])
            (reg:SI 5 a5 [275]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [274])
        (nil)))
(insn 327 326 329 36 (set (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [271])
                (const_int 81 [0x51])) [0 LMIC.frame+5 S1 A8])
        (reg:QI 5 a5 [278])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1694 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [278])
        (nil)))
(note 329 327 330 36 NOTE_INSN_DELETED)
(insn 330 329 331 36 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 9 a9 [270])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1697 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [270])
        (nil)))
(insn 331 330 332 36 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC114") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1697 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(call_insn 332 331 335 36 (call (mem:SI (symbol_ref:SI ("os_wlsbf4") [flags 0x3]  <function_decl 0x140efa870 os_wlsbf4>) [0 os_wlsbf4 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1697 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 335 332 336 36 (set (reg:SI 5 a5 [orig:94 D.6225 ] [94])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [271])
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1699 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 6 a6 [271])
        (nil)))
(jump_insn 336 335 337 36 (set (pc)
        (if_then_else (ne (reg:SI 5 a5 [orig:94 D.6225 ] [94])
                (const_int 0 [0]))
            (label_ref 343)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1699 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:94 D.6225 ] [94])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 343)
;;  succ:       37 [50.0%]  (FALLTHRU)
;;              38 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 37, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5] 6 [a6]
(note 337 336 338 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 340 37 (set (reg/f:SI 6 a6 [283])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 340 338 341 37 (set (reg:SI 5 a5 [orig:286 LMIC.seqnoUp ] [286])
        (mem/j/c:SI (plus:SI (reg/f:SI 6 a6 [283])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 6 a6 [283])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (nil)))
(insn 341 340 342 37 (set (reg:SI 5 a5 [orig:285 D.6229 ] [285])
        (plus:SI (reg:SI 5 a5 [orig:286 LMIC.seqnoUp ] [286])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 1 {addsi3}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 6 a6 [283])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (nil)))
(insn 342 341 343 37 (set (mem/j/c:SI (plus:SI (reg/f:SI 6 a6 [283])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (reg:SI 5 a5 [orig:285 D.6229 ] [285])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1700 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 a6 [283])
        (expr_list:REG_DEAD (reg:SI 5 a5 [orig:285 D.6229 ] [285])
            (nil))))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]

;; basic block 38, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%] 
;;              37 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 0 [a0] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 343 342 344 38 154 "" [1 uses])
(note 344 343 345 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 345 344 346 38 (set (reg/f:SI 5 a5 [287])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 346 345 348 38 (set (reg:SI 11 a11 [orig:97 D.6229 ] [97])
        (mem/j/c:SI (plus:SI (reg/f:SI 5 a5 [287])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 5 a5 [287])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (nil)))
(insn 348 346 349 38 (set (reg:SI 11 a11 [289])
        (plus:SI (reg:SI 11 a11 [orig:97 D.6229 ] [97])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 1 {addsi3}
     (nil))
(note 349 348 350 38 NOTE_INSN_DELETED)
(note 350 349 351 38 NOTE_INSN_DELETED)
(insn 351 350 352 38 (set (reg:SI 11 a11)
        (zero_extend:SI (reg:HI 11 a11 [289]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 33 {zero_extendhisi2}
     (nil))
(insn 352 351 353 38 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC115") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 338 [0x152])))
        (nil)))
(call_insn 353 352 355 38 (call (mem:SI (symbol_ref:SI ("os_wlsbf2") [flags 0x3]  <function_decl 0x140efabd0 os_wlsbf2>) [0 os_wlsbf2 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1710 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 355 353 356 38 (set:SI (reg/f:SI 5 a5 [293])
        (plus:SI (reg/f:SI 5 a5 [287])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1713 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 356 355 357 38 (set (reg:QI 6 a6 [294])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1713 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 357 356 358 38 (set (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [293])
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (reg:QI 6 a6 [294])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1713 46 {movqi_internal}
     (nil))
(jump_insn 358 357 359 38 (set (pc)
        (if_then_else (eq (reg/v:SI 3 a3 [orig:42 txdata ] [42])
                (const_int 0 [0]))
            (label_ref 415)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1715 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 415)
;;  succ:       39 [61.0%]  (FALLTHRU)
;;              46 [39.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 39, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [61.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(note 359 358 360 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 39 (set (reg/f:SI 3 a3 [295])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1716 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 361 360 362 39 (set (reg:SI 3 a3 [orig:101 D.6225 ] [101])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [295])
                    (const_int 189 [0xbd])) [0 LMIC.pendTxConf+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1716 34 {zero_extendqisi2}
     (nil))
(jump_insn 362 361 363 39 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:101 D.6225 ] [101])
                (const_int 0 [0]))
            (label_ref 377)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1716 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:101 D.6225 ] [101])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 377)
;;  succ:       40 [50.0%]  (FALLTHRU)
;;              42 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 7 [a7]

;; basic block 40, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
(note 363 362 364 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 364 363 365 40 (set (reg/f:SI 3 a3 [296])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 365 364 366 40 (set:SI (reg/f:SI 3 a3 [297])
        (plus:SI (reg/f:SI 3 a3 [296])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 366 365 367 40 (set (reg:QI 5 a5 [298])
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -128 [0xffffffffffffff80])
        (nil)))
(insn 367 366 370 40 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [297])
                (const_int 76 [0x4c])) [0 LMIC.frame+0 S1 A32])
        (reg:QI 5 a5 [298])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1718 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [298])
        (nil)))
(insn 370 367 371 40 (set (reg:SI 3 a3 [orig:102 D.6225 ] [102])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [297])
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 34 {zero_extendqisi2}
     (nil))
(jump_insn 371 370 372 40 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [orig:102 D.6225 ] [102])
                (const_int 0 [0]))
            (label_ref 377)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:102 D.6225 ] [102])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 377)
;;  succ:       41 [50.0%]  (FALLTHRU)
;;              42 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 7 [a7]

;; basic block 41, loop depth 0, count 0, freq 1525, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [50.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
(note 372 371 375 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 375 372 467 41 (set (reg:QI 5 a5 [303])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 467 375 466 41 (set (reg/f:SI 3 a3 [301])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 466 467 376 41 (set:SI (reg/f:SI 3 a3 [302])
        (plus:SI (reg/f:SI 3 a3 [301])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 376 466 377 41 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [302])
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 5 a5 [303])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1719 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [303])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [302])
            (nil))))
;;  succ:       42 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 7 [a7]

;; basic block 42, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [50.0%] 
;;              40 [50.0%] 
;;              41 [100.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 377 376 378 42 156 "" [2 uses])
(note 378 377 379 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 42 (set (reg/f:SI 3 a3 [304])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 380 379 382 42 (set (reg:SI 6 a6 [orig:103 D.6225 ] [103])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [304])
                    (const_int 188 [0xbc])) [0 LMIC.pendTxPort+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 34 {zero_extendqisi2}
     (nil))
(insn 382 380 383 42 (set (reg:SI 8 a8 [306])
        (plus:SI (reg/f:SI 3 a3 [304])
            (reg/v:SI 2 a2 [orig:43 end ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 1 {addsi3}
     (nil))
(insn 383 382 384 42 (set (reg:SI 5 a5 [307])
        (const_int 332 [0x14c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 332 [0x14c])
        (nil)))
(insn 384 383 385 42 (set (reg/f:SI 5 a5 [308])
        (plus:SI (reg:SI 8 a8 [306])
            (reg:SI 5 a5 [307]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [306])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 8 a8 [306])
                (const_int 332 [0x14c]))
            (nil))))
(insn 385 384 386 42 (set (mem/j:QI (reg/f:SI 5 a5 [308]) [0 LMIC.frame S1 A8])
        (reg:QI 6 a6 [orig:103 D.6225 ] [103])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1721 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 5 a5 [308])
        (nil)))
(insn 386 385 387 42 (set (reg:SI 2 a2 [orig:309 D.6230 ] [309])
        (plus:SI (reg/v:SI 2 a2 [orig:43 end ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 1 {addsi3}
     (nil))
(insn 387 386 388 42 (set (reg/f:SI 5 a5 [310])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC116") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 388 387 389 42 (set (reg/f:SI 2 a2 [orig:106 D.6231 ] [106])
        (plus:SI (reg:SI 2 a2 [orig:309 D.6230 ] [309])
            (reg/f:SI 5 a5 [310]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 1 {addsi3}
     (nil))
(note 389 388 393 42 NOTE_INSN_DELETED)
(insn 393 389 394 42 (set (reg:SI 12 a12)
        (reg/v:SI 7 a7 [orig:45 dlen ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (nil))
(insn 394 393 395 42 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC117") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 191 [0xbf])))
        (nil)))
(insn 395 394 396 42 (set (reg:SI 10 a10)
        (reg/f:SI 2 a2 [orig:106 D.6231 ] [106])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 44 {movsi_internal}
     (nil))
(call_insn 396 395 399 42 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1722 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_RETURNED (reg/f:SI 2 a2 [orig:106 D.6231 ] [106])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
(insn 399 396 400 42 (set (reg:SI 3 a3 [orig:108 D.6225 ] [108])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [304])
                    (const_int 188 [0xbc])) [0 LMIC.pendTxPort+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 34 {zero_extendqisi2}
     (nil))
(jump_insn 400 399 401 42 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [orig:108 D.6225 ] [108])
                (const_int 0 [0]))
            (label_ref:SI 455)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:108 D.6225 ] [108])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 455)
;;  succ:       43 [50.0%]  (FALLTHRU)
;;              44 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 43, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [50.0%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(note 401 400 10 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 10 401 464 43 (set (reg/f:SI 10 a10 [orig:48 D.6222 ] [48])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC110") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(jump_insn 464 10 465 43 (set (pc)
        (label_ref 402)) 78 {jump}
     (nil)
 -> 402)
;;  succ:       45 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]

(barrier 465 464 455)
;; basic block 44, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [50.0%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(code_label 455 465 454 44 162 "" [1 uses])
(note 454 455 11 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 11 454 402 44 (set (reg/f:SI 10 a10 [orig:48 D.6222 ] [48])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC111") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 262 [0x106])))
        (nil)))
;;  succ:       45 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]

;; basic block 45, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [100.0%]  (FALLTHRU)
;;              43 [100.0%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7] 10 [a10]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 402 11 403 45 157 "" [1 uses])
(note 403 402 404 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 404 403 405 45 (set (reg/f:SI 3 a3 [317])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1724 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 405 404 406 45 (set (reg:SI 12 a12 [orig:110 D.6229 ] [110])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [317])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1724 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [317])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (nil)))
(note 406 405 408 45 NOTE_INSN_DELETED)
(insn 408 406 409 45 (set (reg:SI 15 a15)
        (reg/v:SI 7 a7 [orig:45 dlen ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (nil))
(insn 409 408 410 45 (set (reg:SI 14 a14)
        (reg/f:SI 2 a2 [orig:106 D.6231 ] [106])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [orig:106 D.6231 ] [106])
        (nil)))
(insn 410 409 411 45 (set (reg:SI 13 a13)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (nil))
(insn 411 410 412 45 (set (reg:SI 12 a12)
        (plus:SI (reg:SI 12 a12 [orig:110 D.6229 ] [110])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 1 {addsi3}
     (nil))
(insn 412 411 414 45 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [317])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 44 {movsi_internal}
     (nil))
(call_insn 414 412 415 45 (call (mem:SI (symbol_ref:SI ("aes_cipher") [flags 0x3]  <function_decl 0x100b50a20 aes_cipher>) [0 aes_cipher S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1723 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_DEAD (reg:SI 10 a10)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
;;  succ:       46 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 46, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 45, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [39.0%] 
;;              45 [100.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 415 414 416 46 155 "" [1 uses])
(note 416 415 417 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 417 416 418 46 (set (reg/f:SI 2 a2 [320])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC112") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 418 417 419 46 (set (reg:SI 12 a12 [orig:114 D.6229 ] [114])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [320])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [320])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])
        (nil)))
(note 419 418 420 46 NOTE_INSN_DELETED)
(note 420 419 421 46 NOTE_INSN_DELETED)
(note 421 420 423 46 NOTE_INSN_DELETED)
(note 423 421 424 46 NOTE_INSN_DELETED)
(insn 424 423 425 46 (set (reg:SI 15 a15)
        (plus:SI (reg/v:SI 4 a4 [orig:44 flen ] [44])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 1 {addsi3}
     (nil))
(insn 425 424 426 46 (set (reg:SI 14 a14)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC116") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 426 425 427 46 (set (reg:SI 13 a13)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (nil))
(insn 427 426 428 46 (set (reg:SI 12 a12)
        (plus:SI (reg:SI 12 a12 [orig:114 D.6229 ] [114])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 1 {addsi3}
     (nil))
(insn 428 427 429 46 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [320])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (nil))
(insn 429 428 430 46 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC110") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(call_insn 430 429 432 46 (call (mem:SI (symbol_ref:SI ("aes_appendMic") [flags 0x3]  <function_decl 0x100b505e8 aes_appendMic>) [0 aes_appendMic S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1727 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_DEAD (reg:SI 10 a10)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
(insn 432 430 433 46 (set:SI (reg/f:SI 2 a2 [327])
        (plus:SI (reg/f:SI 2 a2 [320])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1740 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 433 432 484 46 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [327])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 4 a4 [orig:44 flen ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1740 46 {movqi_internal}
     (nil))
(jump_insn 484 433 483 46 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1740 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 483 484 475)
(note 475 483 0 NOTE_INSN_DELETED)

;; Function os_crc16 (os_crc16, funcdef_no=35, decl_uid=2756, cgraph_uid=35, symbol_order=36)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


os_crc16

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={1d,1u} r1={2d,12u} r2={2d,3u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,14u} r9={6d,8u} r10={2d,2u} r11={2d,6u} 
;;    total ref usage 75{27d,48u,0e} in 41{41 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 10 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]

( 10 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 8 [a8] 11 [a11]
;; lr  def 	 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

( 8 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 8 [a8] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

( 6 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

( 7 3 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]

( 9 2 )->[10]->( 3 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 3 [a3] 11 [a11]
;; lr  def 	
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]

( 10 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 74 to worklist
  Adding insn 82 to worklist
  Adding insn 76 to worklist
  Adding insn 30 to worklist
  Adding insn 78 to worklist
  Adding insn 56 to worklist
  Adding insn 65 to worklist
  Adding insn 85 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 29 to worklist
processing block 9 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
  Adding insn 58 to worklist
processing block 8 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 5 to worklist
  Adding insn 23 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 11 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 71 to worklist
processing block 10 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


os_crc16

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={1d,1u} r1={2d,12u} r2={2d,3u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,14u} r9={6d,8u} r10={2d,2u} r11={2d,6u} 
;;    total ref usage 75{27d,48u,0e} in 41{41 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 110, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 11 [a11]
(note 8 1 82 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 82 8 83 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:113 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 83 82 4 2 NOTE_INSN_PROLOGUE_END)
(note 4 83 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (var_location:HI remainder (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:114 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI polynomial (const_int 4129 [0x1021])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:115 -1
     (nil))
(debug_insn 12 11 6 2 (var_location:SI i (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 -1
     (nil))
(insn 6 12 7 2 (set (reg/v:SI 11 a11 [orig:43 i ] [43])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 7 6 74 2 (set (reg/v:SI 8 a8 [orig:42 remainder ] [42])
        (reg/v:SI 11 a11 [orig:43 i ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:114 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 74 7 75 2 (set (pc)
        (label_ref 60)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 78 {jump}
     (nil)
 -> 60)
;;  succ:       10 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]

(barrier 75 74 64)
;; basic block 3, loop depth 0, count 0, freq 1111, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [91.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 8 [a8] 11 [a11]
;; lr  def 	 8 [a8] 9 [a9]
(code_label 64 75 15 3 169 "" [1 uses])
(note 15 64 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 3 (set (reg/f:SI 9 a9 [60])
        (plus:SI (reg/v/f:SI 2 a2 [orig:58 data ] [58])
            (reg/v:SI 11 a11 [orig:43 i ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 1 {addsi3}
     (nil))
(insn 17 16 18 3 (set (reg:SI 9 a9 [orig:46 D.6236 ] [46])
        (zero_extend:SI (mem:QI (reg/f:SI 9 a9 [60]) [0 *_8+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 34 {zero_extendqisi2}
     (nil))
(insn 18 17 21 3 (set (reg:SI 9 a9 [orig:48 D.6237 ] [48])
        (ashift:SI (reg:SI 9 a9 [orig:46 D.6236 ] [46])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 51 {ashlsi3_internal}
     (nil))
(note 21 18 22 3 NOTE_INSN_DELETED)
(note 22 21 23 3 NOTE_INSN_DELETED)
(insn 23 22 24 3 (set (reg/v:SI 8 a8 [orig:42 remainder ] [42])
        (xor:SI (reg:SI 9 a9 [orig:48 D.6237 ] [48])
            (reg/v:SI 8 a8 [orig:42 remainder ] [42]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:48 D.6237 ] [48])
        (nil)))
(debug_insn 24 23 25 3 (var_location:HI remainder (subreg:HI (reg/v:SI 8 a8 [orig:42 remainder ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:117 -1
     (nil))
(debug_insn 25 24 5 3 (var_location:QI bit (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 -1
     (nil))
(insn 5 25 76 3 (set (reg/v:SI 9 a9 [orig:44 bit ] [44])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))
(jump_insn 76 5 77 3 (set (pc)
        (label_ref 51)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 78 {jump}
     (nil)
 -> 51)
;;  succ:       8 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

(barrier 77 76 55)
;; basic block 4, loop depth 0, count 0, freq 8889, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [88.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 10 [a10]
(code_label 55 77 28 4 168 "" [1 uses])
(note 28 55 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 4 (set (reg:SI 10 a10 [orig:52 D.6238 ] [52])
        (sign_extend:SI (reg:HI 8 a8 [orig:42 remainder ] [42]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:119 35 {extendhisi2_internal}
     (nil))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ge (reg:SI 10 a10 [orig:52 D.6238 ] [52])
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:119 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:52 D.6238 ] [52])
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 40)
;;  succ:       5 [27.0%]  (FALLTHRU)
;;              6 [73.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

;; basic block 5, loop depth 0, count 0, freq 2400, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [27.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 8 [a8] 10 [a10]
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 34 5 (set (reg:SI 8 a8 [orig:54 D.6237 ] [54])
        (ashift:SI (reg/v:SI 8 a8 [orig:42 remainder ] [42])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 51 {ashlsi3_internal}
     (nil))
(insn 34 32 35 5 (set (reg:SI 10 a10 [66])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC118") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 4129 [0x1021])
        (nil)))
(insn 35 34 36 5 (set (reg:SI 8 a8 [65])
        (xor:SI (reg:SI 8 a8 [orig:54 D.6237 ] [54])
            (reg:SI 10 a10 [66]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [66])
        (nil)))
(insn 36 35 37 5 (set (reg/v:SI 8 a8 [orig:42 remainder ] [42])
        (zero_extend:SI (reg:HI 8 a8 [65]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 33 {zero_extendhisi2}
     (nil))
(debug_insn 37 36 78 5 (var_location:HI remainder (subreg:HI (reg/v:SI 8 a8 [orig:42 remainder ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:120 -1
     (nil))
(jump_insn 78 37 79 5 (set (pc)
        (label_ref 45)) 78 {jump}
     (nil)
 -> 45)
;;  succ:       7 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

(barrier 79 78 40)
;; basic block 6, loop depth 0, count 0, freq 6489, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [73.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 8 [a8]
(code_label 40 79 41 6 166 "" [1 uses])
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg:SI 8 a8 [67])
        (ashift:SI (reg/v:SI 8 a8 [orig:42 remainder ] [42])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:122 51 {ashlsi3_internal}
     (nil))
(insn 43 42 44 6 (set (reg/v:SI 8 a8 [orig:42 remainder ] [42])
        (zero_extend:SI (reg:HI 8 a8 [67]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:122 33 {zero_extendhisi2}
     (nil))
(debug_insn 44 43 45 6 (var_location:HI remainder (subreg:HI (reg/v:SI 8 a8 [orig:42 remainder ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:122 -1
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

;; basic block 7, loop depth 0, count 0, freq 8889, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 9 [a9]
(code_label 45 44 46 7 167 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 7 (var_location:HI remainder (subreg:HI (reg/v:SI 8 a8 [orig:42 remainder ] [42]) 0)) -1
     (nil))
(insn 48 47 49 7 (set (reg:SI 9 a9 [68])
        (plus:SI (reg/v:SI 9 a9 [orig:44 bit ] [44])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 1 {addsi3}
     (nil))
(insn 49 48 50 7 (set (reg/v:SI 9 a9 [orig:44 bit ] [44])
        (zero_extend:SI (reg:QI 9 a9 [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 34 {zero_extendqisi2}
     (nil))
(debug_insn 50 49 51 7 (var_location:QI bit (subreg:QI (reg/v:SI 9 a9 [orig:44 bit ] [44]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;;              3 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	
(code_label 51 50 52 8 165 "" [1 uses])
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 8 (var_location:QI bit (subreg:QI (reg/v:SI 9 a9 [orig:44 bit ] [44]) 0)) -1
     (nil))
(debug_insn 54 53 56 8 (var_location:HI remainder (subreg:HI (reg/v:SI 8 a8 [orig:42 remainder ] [42]) 0)) -1
     (nil))
(jump_insn 56 54 57 8 (set (pc)
        (if_then_else (ne (reg/v:SI 9 a9 [orig:44 bit ] [44])
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:118 56 {*btrue}
     (int_list:REG_BR_PROB 8889 (nil))
 -> 55)
;;  succ:       4 [88.9%] 
;;              9 [11.1%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 11 [a11]

;; basic block 9, loop depth 0, count 0, freq 1111, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [11.1%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 9 (set (reg/v:SI 11 a11 [orig:43 i ] [43])
        (plus:SI (reg/v:SI 11 a11 [orig:43 i ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 1 {addsi3}
     (nil))
(debug_insn 59 58 60 9 (var_location:SI i (reg/v:SI 11 a11 [orig:43 i ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 -1
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]

;; basic block 10, loop depth 0, count 0, freq 1221, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 3 [a3] 11 [a11]
;; lr  def 	
(code_label 60 59 61 10 164 "" [1 uses])
(note 61 60 62 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 10 (var_location:SI i (reg/v:SI 11 a11 [orig:43 i ] [43])) -1
     (nil))
(debug_insn 63 62 65 10 (var_location:HI remainder (subreg:HI (reg/v:SI 8 a8 [orig:42 remainder ] [42]) 0)) -1
     (nil))
(jump_insn 65 63 66 10 (set (pc)
        (if_then_else (ltu (reg/v:SI 11 a11 [orig:43 i ] [43])
                (reg/v:SI 3 a3 [orig:59 len ] [59]))
            (label_ref 64)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:116 58 {*ubtrue}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 64)
;;  succ:       3 [91.0%] 
;;              11 [9.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 11 [a11]

;; basic block 11, loop depth 0, count 0, freq 110, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [9.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
(note 66 65 71 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 71 66 72 11 (set (reg/i:SI 2 a2)
        (reg/v:SI 8 a8 [orig:42 remainder ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:126 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 8 a8 [orig:42 remainder ] [42])
        (nil)))
(insn 72 71 85 11 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:126 -1
     (nil))
(jump_insn 85 72 84 11 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:126 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 84 85 80)
(note 80 84 0 NOTE_INSN_DELETED)

;; Function decodeBeacon (decodeBeacon, funcdef_no=71, decl_uid=3706, cgraph_uid=71, symbol_order=79)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 11 (    1)


decodeBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={9d,4u} r1={2d,19u} r2={16d,18u,2e} r3={5d,10u,2e} r4={4d,13u,2e} r5={1d} r6={1d} r7={1d} r8={19d,11u,1e} r9={9d,1u} r10={20d,20u} r11={11d,3u} r12={8d} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 380{274d,99u,7e} in 82{74 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 2 3 )->[4]->( 8 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 4 )->[5]->( 9 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 5 )->[6]->( 10 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 4 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 5 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 6 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 10 8 7 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 153 to worklist
  Adding insn 19 to worklist
  Adding insn 33 to worklist
  Adding insn 44 to worklist
  Adding insn 94 to worklist
  Adding insn 82 to worklist
  Adding insn 76 to worklist
  Adding insn 70 to worklist
  Adding insn 64 to worklist
  Adding insn 59 to worklist
  Adding insn 54 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 122 to worklist
  Adding insn 117 to worklist
  Adding insn 111 to worklist
  Adding insn 103 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 162 to worklist
  Adding insn 130 to worklist
Finished finding needed instructions:
processing block 8 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 3 to worklist
processing block 9 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 4 to worklist
processing block 10 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 5 to worklist
processing block 7 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 6 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 116 to worklist
  Adding insn 113 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 101 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 61 to worklist
  Adding insn 56 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 150 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4]
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4]
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
processing block 3 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 2 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
DCE: Deleting insn 102
deleting insn with uid = 102.
starting the processing of deferred insns
ending the processing of deferred insns


decodeBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={9d,4u} r1={2d,19u} r2={16d,18u,2e} r3={4d,10u} r4={4d,12u,2e} r5={1d} r6={1d} r7={1d} r8={19d,11u,1e} r9={9d,1u} r10={20d,20u} r11={11d,3u} r12={8d} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 376{273d,98u,5e} in 81{73 regular + 8 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
(note 7 1 153 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 153 7 154 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:998 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 154 153 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 154 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 2 10 2 (set (reg/f:SI 8 a8 [69])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 11 2 (set:SI (reg/f:SI 8 a8 [70])
        (plus:SI (reg/f:SI 8 a8 [69])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 11 10 13 2 (set (reg:SI 8 a8 [orig:43 D.6240 ] [43])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [70])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 34 {zero_extendqisi2}
     (nil))
(insn 13 11 14 2 (set (reg:SI 2 a2 [72])
        (const_int 17 [0x11])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 17 [0x11])
        (nil)))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:43 D.6240 ] [43])
                (reg:SI 2 a2 [72]))
            (label_ref 20)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:43 D.6240 ] [43])
        (expr_list:REG_DEAD (reg:SI 2 a2 [72])
            (int_list:REG_BR_PROB 4877 (nil))))
 -> 20)
;;  succ:       3 [51.2%]  (FALLTHRU)
;;              4 [48.8%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 3, loop depth 0, count 0, freq 5123, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [51.2%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 16 15 17 3 NOTE_INSN_DELETED)
(insn 17 16 18 3 (set (reg:SI 11 a11)
        (const_int 999 [0x3e7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC120") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 19 18 20 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:999 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [48.8%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 20 19 21 4 171 "" [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (var_location:SI d (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 332 [0x14c])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1000 -1
     (nil))
(insn 23 22 24 4 (set (reg/f:SI 8 a8 [74])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 24 23 25 4 (set:SI (reg/f:SI 8 a8 [75])
        (plus:SI (reg/f:SI 8 a8 [74])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 25 24 26 4 (set (reg:SI 2 a2 [orig:44 D.6240 ] [44])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 8 a8 [75])
                    (const_int 83 [0x53])) [0 MEM[(u1_t *)&LMIC + 339B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [75])
        (nil)))
(note 26 25 27 4 NOTE_INSN_DELETED)
(insn 27 26 28 4 (set (reg:SI 11 a11)
        (const_int 7 [0x7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (nil))
(insn 28 27 29 4 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC121") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(call_insn/i 29 28 30 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_crc16") [flags 0x3]  <function_decl 0x140efaca8 os_crc16>) [0 os_crc16 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 30 29 32 4 NOTE_INSN_DELETED)
(insn 32 30 33 4 (set (reg:SI 10 a10 [orig:46 D.6240 ] [46])
        (zero_extend:SI (reg:QI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1003 34 {zero_extendqisi2}
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:44 D.6240 ] [44])
                (reg:SI 10 a10 [orig:46 D.6240 ] [46]))
            (label_ref:SI 135)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1001 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:46 D.6240 ] [46])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:44 D.6240 ] [44])
            (int_list:REG_BR_PROB 6218 (nil))))
 -> 135)
;;  succ:       8 [62.2%] 
;;              5 [37.8%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

;; basic block 5, loop depth 0, count 0, freq 3782, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [37.8%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 35 34 36 5 NOTE_INSN_DELETED)
(insn 36 35 37 5 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC121") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(call_insn/i 37 36 38 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 38 37 39 5 NOTE_INSN_DELETED)
(insn 39 38 40 5 (set (reg:SI 2 a2 [79])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC122") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 16777215 [0xffffff])
        (nil)))
(insn 40 39 41 5 (set (reg/v:SI 10 a10 [orig:48 bcnnetid ] [48])
        (and:SI (reg:SI 10 a10)
            (reg:SI 2 a2 [79]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [79])
        (nil)))
(debug_insn 41 40 42 5 (var_location:SI bcnnetid (reg/v:SI 10 a10 [orig:48 bcnnetid ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1010 -1
     (nil))
(insn 42 41 43 5 (set (reg/f:SI 2 a2 [80])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1011 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 43 42 44 5 (set (reg:SI 2 a2 [orig:49 D.6242 ] [49])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [80])
                (const_int 168 [0xa8])) [0 LMIC.netid+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1011 44 {movsi_internal}
     (nil))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (ne (reg/v:SI 10 a10 [orig:48 bcnnetid ] [48])
                (reg:SI 2 a2 [orig:49 D.6242 ] [49]))
            (label_ref:SI 139)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1011 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:48 bcnnetid ] [48])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:49 D.6242 ] [49])
            (int_list:REG_BR_PROB 968 (nil))))
 -> 139)
;;  succ:       9 [9.7%] 
;;              6 [90.3%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

;; basic block 6, loop depth 0, count 0, freq 3416, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [90.3%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 6 (set (reg/f:SI 4 a4 [81])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC119") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 47 46 49 6 (set:SI (reg/f:SI 3 a3 [82])
        (plus:SI (reg/f:SI 4 a4 [81])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 49 47 150 6 (set (reg:SI 8 a8)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [82])
                    (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 34 {zero_extendqisi2}
     (nil))
(insn 150 49 50 6 (set (reg:QI 2 a2 [83])
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))
(insn 50 150 51 6 (set (reg:SI 2 a2 [85])
        (and:SI (reg:SI 8 a8 [orig:84 LMIC.bcninfo.flags ] [84])
            (reg:SI 2 a2 [83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:84 LMIC.bcninfo.flags ] [84])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 8 a8 [orig:84 LMIC.bcninfo.flags ] [84]) 0)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 51 50 54 6 (set (reg:SI 2 a2 [orig:51 D.6240 ] [51])
        (zero_extend:SI (reg:QI 2 a2 [85]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 34 {zero_extendqisi2}
     (nil))
(insn 54 51 56 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [82])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 2 a2 [orig:51 D.6240 ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1014 46 {movqi_internal}
     (nil))
(insn 56 54 59 6 (set (reg:SI 8 a8 [orig:52 D.6243 ] [52])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [81])
                    (const_int 13 [0xd])) [0 LMIC.snr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1016 34 {zero_extendqisi2}
     (nil))
(insn 59 56 61 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [82])
                (const_int 153 [0x99])) [0 LMIC.bcninfo.snr+0 S1 A8])
        (reg:QI 8 a8 [orig:52 D.6243 ] [52])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1016 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [orig:52 D.6243 ] [52])
        (nil)))
(insn 61 59 64 6 (set (reg:SI 8 a8 [orig:53 D.6243 ] [53])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [81])
                    (const_int 12 [0xc])) [0 LMIC.rssi+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1017 34 {zero_extendqisi2}
     (nil))
(insn 64 61 66 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [82])
                (const_int 152 [0x98])) [0 LMIC.bcninfo.rssi+0 S1 A32])
        (reg:QI 8 a8 [orig:53 D.6243 ] [53])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1017 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [orig:53 D.6243 ] [53])
        (nil)))
(insn 66 64 67 6 (set (reg:SI 9 a9 [orig:54 D.6239 ] [54])
        (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [81])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [81])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (nil)))
(insn 67 66 68 6 (set (reg:SI 8 a8 [95])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC123") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -9024 [0xffffffffffffdcc0])
        (nil)))
(insn 68 67 70 6 (set (reg:SI 8 a8 [orig:55 D.6239 ] [55])
        (plus:SI (reg:SI 9 a9 [orig:54 D.6239 ] [54])
            (reg:SI 8 a8 [95]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:54 D.6239 ] [54])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [81])
                    (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
            (nil))))
(insn 70 68 71 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [81])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 8 a8 [orig:55 D.6239 ] [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1018 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:55 D.6239 ] [55])
        (nil)))
(note 71 70 72 6 NOTE_INSN_DELETED)
(insn 72 71 73 6 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC124") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 335 [0x14f])))
        (nil)))
(call_insn/i 73 72 74 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 74 73 76 6 NOTE_INSN_DELETED)
(insn 76 74 77 6 (set (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [81])
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1019 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 77 76 78 6 (set (reg:QI 8 a8 [99])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 78 77 79 6 (set (reg:SI 2 a2 [100])
        (ior:SI (reg:SI 2 a2 [orig:51 D.6240 ] [51])
            (reg:SI 8 a8 [99]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [99])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 2 a2 [orig:51 D.6240 ] [51])
                (const_int 1 [0x1]))
            (nil))))
(insn 79 78 82 6 (set (reg:SI 2 a2 [orig:57 D.6240 ] [57])
        (zero_extend:SI (reg:QI 2 a2 [100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 34 {zero_extendqisi2}
     (nil))
(insn 82 79 83 6 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [82])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 2 a2 [orig:57 D.6240 ] [57])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1020 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [82])
        (nil)))
(note 83 82 84 6 NOTE_INSN_DELETED)
(insn 84 83 85 6 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC125") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 347 [0x15b])))
        (nil)))
(call_insn/i 85 84 86 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 86 85 88 6 (set (reg:SI 3 a3 [104])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(note 88 86 89 6 NOTE_INSN_DELETED)
(insn 89 88 90 6 (set (reg:SI 11 a11)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (nil))
(insn 90 89 91 6 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC121") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(call_insn/i 91 90 92 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_crc16") [flags 0x3]  <function_decl 0x140efaca8 os_crc16>) [0 os_crc16 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 92 91 94 6 NOTE_INSN_DELETED)
(jump_insn 94 92 95 6 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [104])
                (reg:SI 10 a10))
            (label_ref:SI 143)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1023 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 5588 (nil)))
 -> 143)
;;  succ:       10 [55.9%] 
;;              7 [44.1%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 7, loop depth 0, count 0, freq 1507, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [44.1%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 95 94 96 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 96 95 97 7 NOTE_INSN_DELETED)
(insn 97 96 98 7 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC126") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(call_insn/i 98 97 99 7 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 99 98 101 7 NOTE_INSN_DELETED)
(insn 101 99 103 7 (set (reg:SI 10 a10 [orig:62 D.6239 ] [62])
        (ashiftrt:SI (reg:SI 10 a10)
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 52 {ashrsi3}
     (nil))
(insn 103 101 104 7 (set (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [108])
                (const_int 420 [0x1a4])) [0 LMIC.bcninfo.lat+0 S4 A32])
        (reg:SI 10 a10 [orig:62 D.6239 ] [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1026 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:62 D.6239 ] [62])
        (nil)))
(note 104 103 105 7 NOTE_INSN_DELETED)
(insn 105 104 106 7 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC127") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 343 [0x157])))
        (nil)))
(call_insn/i 106 105 107 7 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 107 106 109 7 NOTE_INSN_DELETED)
(insn 109 107 111 7 (set (reg:SI 10 a10 [orig:65 D.6239 ] [65])
        (ashiftrt:SI (reg:SI 10 a10)
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 52 {ashrsi3}
     (nil))
(insn 111 109 113 7 (set (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [108])
                (const_int 424 [0x1a8])) [0 LMIC.bcninfo.lon+0 S4 A32])
        (reg:SI 10 a10 [orig:65 D.6239 ] [65])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1027 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:65 D.6239 ] [65])
        (nil)))
(insn 113 111 116 7 (set:SI (reg/f:SI 3 a3 [112])
        (plus:SI (reg/f:SI 4 a4 [108])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1028 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 116 113 117 7 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 3 a3 [112])
                    (const_int 84 [0x54])) [0 MEM[(u1_t *)&LMIC + 340B]+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1028 34 {zero_extendqisi2}
     (nil))
(insn 117 116 120 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [112])
                (const_int 160 [0xa0])) [0 LMIC.bcninfo.info+0 S1 A32])
        (reg:QI 4 a4 [orig:115 MEM[(u1_t *)&LMIC + 340B] ] [115])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1028 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [orig:115 MEM[(u1_t *)&LMIC + 340B] ] [115])
        (nil)))
(insn 120 117 121 7 (set (reg:QI 4 a4 [118])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1029 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 121 120 122 7 (set (reg:SI 2 a2 [119])
        (ior:SI (reg:SI 2 a2 [orig:57 D.6240 ] [57])
            (reg:SI 4 a4 [118]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1029 31 {iorsi3}
     (expr_list:REG_EQUAL (ior:SI (reg:SI 2 a2 [orig:57 D.6240 ] [57])
            (const_int 2 [0x2]))
        (nil)))
(insn 122 121 6 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [112])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 2 a2 [119])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1029 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 2 a2 [119])
        (nil)))
(insn 6 122 157 7 (set (reg:SI 2 a2 [orig:42 D.6239 ] [42])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1030 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(insn 157 6 158 7 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 158 157 145 7 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1030 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 145 158 135)
;; basic block 8, loop depth 0, count 0, freq 6218, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [62.2%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 135 145 134 8 173 "" [1 uses])
(note 134 135 3 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 3 134 155 8 (set (reg:SI 2 a2 [orig:42 D.6239 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1008 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 155 3 156 8 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 156 155 147 8 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 147 156 139)
;; basic block 9, loop depth 0, count 0, freq 366, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [9.7%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 139 147 138 9 174 "" [1 uses])
(note 138 139 4 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 4 138 159 9 (set (reg:SI 2 a2 [orig:42 D.6239 ] [42])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1012 44 {movsi_internal}
     (nil))
(insn 159 4 160 9 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 160 159 149 9 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 149 160 143)
;; basic block 10, loop depth 0, count 0, freq 1909, maybe hot
;;  prev block 9, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [55.9%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 143 149 142 10 175 "" [1 uses])
(note 142 143 5 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 5 142 130 10 (set (reg:SI 2 a2 [orig:42 D.6239 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1024 44 {movsi_internal}
     (nil))
(insn 130 5 162 10 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1031 -1
     (nil))
(jump_insn 162 130 161 10 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1031 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 161 162 151)
(note 151 161 0 NOTE_INSN_DELETED)

;; Function getSensitivity (getSensitivity, funcdef_no=44, decl_uid=3131, cgraph_uid=44, symbol_order=49)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


getSensitivity

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={6d,11u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,6u} r9={1d,1u} 
;;    total ref usage 41{19d,22u,0e} in 17{17 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 43 to worklist
  Adding insn 35 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 34 to worklist
  Adding insn 37 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


getSensitivity

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={6d,11u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,6u} r9={1d,1u} 
;;    total ref usage 41{19d,22u,0e} in 17{17 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 5 1 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 40 5 41 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:277 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 41 40 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 41 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:55 rps ] [55])
        (zero_extend:SI (reg:HI 2 a2 [ rps ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:277 33 {zero_extendhisi2}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (var_location:HI params (subreg:HI (reg/v:SI 2 a2 [orig:55 rps ] [55]) 0)) -1
     (nil))
(note 9 7 10 2 NOTE_INSN_DELETED)
(insn 10 9 13 2 (set (reg:SI 8 a8 [orig:53 D.6252 ] [53])
        (and:SI (reg/v:SI 2 a2 [orig:55 rps ] [55])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 30 {andsi3}
     (nil))
(note 13 10 14 2 NOTE_INSN_DELETED)
(insn 14 13 15 2 (set (reg:SI 8 a8 [61])
        (plus:SI (mult:SI (reg:SI 8 a8 [orig:53 D.6252 ] [53])
                (const_int 2 [0x2]))
            (reg:SI 8 a8 [orig:53 D.6252 ] [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 2 {*addx}
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 9 a9 [62])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC128") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table_SENSITIVITY") [flags 0x2]  <var_decl 0x140ed9f30 constant_table_SENSITIVITY>)
        (nil)))
(insn 16 15 17 2 (set (reg/f:SI 8 a8 [orig:43 D.6245 ] [43])
        (plus:SI (reg:SI 8 a8 [61])
            (reg/f:SI 9 a9 [62]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [62])
        (nil)))
(debug_insn 17 16 18 2 (var_location:HI params (subreg:HI (reg/v:SI 2 a2 [orig:55 rps ] [55]) 0)) -1
     (nil))
(note 18 17 20 2 NOTE_INSN_DELETED)
(note 20 18 21 2 NOTE_INSN_DELETED)
(insn 21 20 23 2 (set (reg:SI 2 a2 [orig:51 D.6251 ] [51])
        (zero_extract:SI (reg/v:SI 2 a2 [orig:55 rps ] [55])
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 38 {extzv_internal}
     (nil))
(debug_insn 23 21 24 2 (var_location:SI table (reg/f:SI 8 a8 [orig:43 D.6245 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI index (reg:SI 2 a2 [orig:51 D.6251 ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:278 -1
     (nil))
(insn 25 24 26 2 (set (reg/f:SI 2 a2 [orig:46 D.6248 ] [46])
        (plus:SI (reg/f:SI 8 a8 [orig:43 D.6245 ] [43])
            (reg:SI 2 a2 [orig:51 D.6251 ] [51]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [orig:43 D.6245 ] [43])
        (nil)))
(insn 26 25 29 2 (set (reg:SI 8 a8 [orig:44 D.6246 ] [44])
        (zero_extend:SI (mem:QI (reg/f:SI 2 a2 [orig:46 D.6248 ] [46]) [0 *_7+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [orig:46 D.6248 ] [46])
        (nil)))
(note 29 26 37 2 NOTE_INSN_DELETED)
(insn 37 29 34 2 (set (reg:SI 2 a2 [67])
        (const_int -141 [0xffffffffffffff73])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:279 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -141 [0xffffffffffffff73])
        (nil)))
(insn 34 37 35 2 (set (reg/i:SI 2 a2)
        (plus:SI (reg:SI 8 a8 [orig:44 D.6246 ] [44])
            (reg:SI 2 a2 [67]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:279 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:44 D.6246 ] [44])
        (nil)))
(insn 35 34 43 2 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:279 -1
     (nil))
(jump_insn 43 35 42 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:279 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 42 43 38)
(note 38 42 0 NOTE_INSN_DELETED)

;; Function calcAirTime (calcAirTime, funcdef_no=45, decl_uid=3129, cgraph_uid=45, symbol_order=50)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


calcAirTime

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={1d,2u} r1={2d,19u} r2={12d,22u} r3={12d,17u} r4={1d} r5={1d} r6={1d} r7={1d} r8={15d,22u} r9={9d,9u} r10={1d,4u} r11={3d,6u,1e} r12={3d,5u} 
;;    total ref usage 169{62d,106u,1e} in 89{89 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 12 [a12]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11] 12 [a12]

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]

( 6 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 12 [a12]
;; lr  def 	 3 [a3] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

( 9 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 9 [a9]
;; lr  def 	 3 [a3] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

( 11 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 3 [a3] 9 [a9]
;; lr  def 	 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]

( 14 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8] 10 [a10] 11 [a11]
;; lr  def 	 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 9 [a9]

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 8 [a8] 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp]
;; lr  def 	 11 [a11]
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]

( 17 16 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 18 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 165 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 49 to worklist
  Adding insn 155 to worklist
  Adding insn 64 to worklist
  Adding insn 157 to worklist
  Adding insn 73 to worklist
  Adding insn 79 to worklist
  Adding insn 159 to worklist
  Adding insn 108 to worklist
  Adding insn 161 to worklist
  Adding insn 170 to worklist
  Adding insn 135 to worklist
Finished finding needed instructions:
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 18 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
processing block 16 lr out =  0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 14 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 17 lr out =  0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]
  Adding insn 13 to worklist
processing block 15 lr out =  0 [a0] 1 [sp] 8 [a8] 9 [a9]
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 13 lr out =  0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
processing block 14 lr out =  0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 12 to worklist
processing block 12 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 77 to worklist
processing block 11 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 11 to worklist
processing block 10 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 71 to worklist
  Adding insn 68 to worklist
processing block 8 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 9 to worklist
processing block 9 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
  Adding insn 10 to worklist
processing block 7 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]
  Adding insn 7 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]
  Adding insn 8 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11] 12 [a12]
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11]
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


calcAirTime

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={1d,2u} r1={2d,19u} r2={12d,22u} r3={12d,17u} r4={1d} r5={1d} r6={1d} r7={1d} r8={15d,22u} r9={9d,9u} r10={1d,4u} r11={3d,6u,1e} r12={3d,5u} 
;;    total ref usage 169{62d,106u,1e} in 89{89 regular + 0 call} insns.
(note 1 0 15 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11]
(note 15 1 165 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 165 15 166 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:281 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 166 165 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 166 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(insn 3 4 5 2 (set (reg/v:SI 2 a2 [orig:94 rps ] [94])
        (zero_extend:SI (reg:HI 2 a2 [ rps ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:281 33 {zero_extendhisi2}
     (nil))
(insn 5 3 6 2 (set (reg/v:SI 3 a3 [orig:96 plen ] [96])
        (zero_extend:SI (reg:QI 3 a3 [ plen ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:281 34 {zero_extendqisi2}
     (nil))
(note 6 5 17 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 17 6 18 2 (var_location:HI params (subreg:HI (reg/v:SI 2 a2 [orig:94 rps ] [94]) 0)) -1
     (nil))
(note 18 17 20 2 NOTE_INSN_DELETED)
(note 20 18 21 2 NOTE_INSN_DELETED)
(insn 21 20 22 2 (set (reg:SI 11 a11 [orig:85 D.6260 ] [85])
        (zero_extract:SI (reg/v:SI 2 a2 [orig:94 rps ] [94])
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:349 38 {extzv_internal}
     (nil))
(debug_insn 22 21 23 2 (var_location:QI bw (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:282 -1
     (nil))
(debug_insn 23 22 25 2 (var_location:HI params (subreg:HI (reg/v:SI 2 a2 [orig:94 rps ] [94]) 0)) -1
     (nil))
(note 25 23 26 2 NOTE_INSN_DELETED)
(insn 26 25 27 2 (set (reg:SI 10 a10 [orig:63 D.6259 ] [63])
        (and:SI (reg/v:SI 2 a2 [orig:94 rps ] [94])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:347 30 {andsi3}
     (nil))
(debug_insn 27 26 28 2 (var_location:QI sf (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:283 -1
     (nil))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (ne (reg:SI 10 a10 [orig:63 D.6259 ] [63])
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:284 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 42)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3]
;; lr  use 	 0 [a0] 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 9 [a9]
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg:SI 3 a3 [orig:51 D.6256 ] [51])
        (plus:SI (reg/v:SI 3 a3 [orig:96 plen ] [96])
            (const_int 11 [0xb]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 1 {addsi3}
     (nil))
(insn 31 30 32 3 (set (reg:SI 2 a2 [103])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC130") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:286 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 500000 [0x7a120])
        (nil)))
(insn 32 31 33 3 (set (reg:SI 3 a3 [orig:52 D.6256 ] [52])
        (mult:SI (reg:SI 3 a3 [orig:51 D.6256 ] [51])
            (reg:SI 2 a2 [103]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:286 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [103])
        (nil)))
(insn 33 32 35 3 (set (reg:SI 2 a2 [105])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC131") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 351843721 [0x14f8b589])
        (nil)))
(insn 35 33 37 3 (set (reg:SI 2 a2 [orig:128+4 ] [128])
        (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 3 a3 [orig:52 D.6256 ] [52]))
                    (sign_extend:DI (reg:SI 2 a2 [105])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 7 {mulsi3_highpart}
     (nil))
(insn 37 35 38 3 (set (reg:SI 9 a9 [107])
        (ashiftrt:SI (reg:SI 2 a2 [orig:128+4 ] [128])
            (const_int 12 [0xc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:128+4 ] [128])
        (nil)))
(insn 38 37 39 3 (set (reg:SI 3 a3 [108])
        (ashiftrt:SI (reg:SI 3 a3 [orig:52 D.6256 ] [52])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 52 {ashrsi3}
     (nil))
(insn 39 38 167 3 (set (reg:SI 2 a2 [orig:45 D.6254 ] [45])
        (minus:SI (reg:SI 9 a9 [107])
            (reg:SI 3 a3 [108]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [107])
        (nil)))
(insn 167 39 168 3 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 168 167 154 3 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:285 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 154 168 42)
;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 12 [a12]
(code_label 42 154 43 4 178 "" [1 uses])
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 46 4 (set (reg:SI 12 a12 [orig:54 D.6256 ] [54])
        (plus:SI (reg:SI 10 a10 [orig:63 D.6259 ] [63])
            (const_int 6 [0x6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 1 {addsi3}
     (nil))
(insn 46 44 47 4 (set (reg:SI 12 a12 [110])
        (ashift:SI (reg:SI 12 a12 [orig:54 D.6256 ] [54])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 51 {ashlsi3_internal}
     (nil))
(insn 47 46 48 4 (set (reg/v:SI 12 a12 [orig:56 sfx ] [56])
        (zero_extend:SI (reg:QI 12 a12 [110]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 34 {zero_extendqisi2}
     (nil))
(debug_insn 48 47 49 4 (var_location:QI sfx (subreg:QI (reg/v:SI 12 a12 [orig:56 sfx ] [56]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:288 -1
     (nil))
(jump_insn 49 48 50 4 (set (pc)
        (if_then_else (geu (reg:SI 10 a10 [orig:63 D.6259 ] [63])
                (const_int 5 [0x5]))
            (pc)
            (label_ref:SI 140))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 59 {*ubfalse}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 140)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11] 12 [a12]

;; basic block 5, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(note 50 49 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 50 155 5 (set (reg:SI 8 a8 [orig:46 D.6255 ] [46])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))
(jump_insn 155 7 156 5 (set (pc)
        (label_ref 51)) 78 {jump}
     (nil)
 -> 51)
;;  succ:       7 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]

(barrier 156 155 140)
;; basic block 6, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 140 156 139 6 185 "" [1 uses])
(note 139 140 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 139 51 6 (set (reg:SI 8 a8 [orig:46 D.6255 ] [46])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]

;; basic block 7, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 8 [a8] 12 [a12]
;; lr  def 	 3 [a3] 8 [a8]
(code_label 51 8 52 7 180 "" [1 uses])
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 7 (set (reg:SI 8 a8 [111])
        (minus:SI (reg/v:SI 12 a12 [orig:56 sfx ] [56])
            (reg:SI 8 a8 [orig:46 D.6255 ] [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 4 {subsi3}
     (nil))
(insn 54 53 55 7 (set (reg/v:SI 8 a8 [orig:57 q ] [57])
        (zero_extend:SI (reg:QI 8 a8 [111]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 34 {zero_extendqisi2}
     (nil))
(debug_insn 55 54 56 7 (var_location:QI q (subreg:QI (reg/v:SI 8 a8 [orig:57 q ] [57]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:289 -1
     (nil))
(note 56 55 57 7 NOTE_INSN_DELETED)
(insn 57 56 58 7 (set (reg:SI 3 a3 [orig:61 D.6256 ] [61])
        (minus:SI (mult:SI (reg/v:SI 3 a3 [orig:96 plen ] [96])
                (const_int 8 [0x8]))
            (reg/v:SI 12 a12 [orig:56 sfx ] [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 5 {*subx}
     (expr_list:REG_DEAD (reg/v:SI 12 a12 [orig:56 sfx ] [56])
        (nil)))
(insn 58 57 59 7 (set (reg:SI 3 a3 [orig:62 D.6256 ] [62])
        (plus:SI (reg:SI 3 a3 [orig:61 D.6256 ] [61])
            (const_int 28 [0x1c]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 1 {addsi3}
     (nil))
(debug_insn 59 58 60 7 (var_location:HI params (subreg:HI (reg/v:SI 2 a2 [orig:94 rps ] [94]) 0)) -1
     (nil))
(note 60 59 61 7 NOTE_INSN_DELETED)
(note 61 60 62 7 NOTE_INSN_DELETED)
(note 62 61 63 7 NOTE_INSN_DELETED)
(note 63 62 64 7 NOTE_INSN_DELETED)
(jump_insn 64 63 65 7 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg/v:SI 2 a2 [orig:94 rps ] [94])
                    (const_int 1 [0x1])
                    (const_int 7 [0x7]))
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 144)
;;  succ:       8 [50.0%]  (FALLTHRU)
;;              9 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

;; basic block 8, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(note 65 64 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 65 157 8 (set (reg:SI 9 a9 [orig:47 D.6256 ] [47])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 157 9 158 8 (set (pc)
        (label_ref 66)) 78 {jump}
     (nil)
 -> 66)
;;  succ:       10 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

(barrier 158 157 144)
;; basic block 9, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(code_label 144 158 143 9 186 "" [1 uses])
(note 143 144 10 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 10 143 66 9 (set (reg:SI 9 a9 [orig:47 D.6256 ] [47])
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

;; basic block 10, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 9 [a9]
;; lr  def 	 3 [a3] 9 [a9]
(code_label 66 10 67 10 181 "" [1 uses])
(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 10 (set (reg:SI 3 a3 [orig:64 D.6256 ] [64])
        (plus:SI (reg:SI 9 a9 [orig:47 D.6256 ] [47])
            (reg:SI 3 a3 [orig:62 D.6256 ] [62]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:47 D.6256 ] [47])
        (nil)))
(debug_insn 69 68 70 10 (var_location:HI params (subreg:HI (reg/v:SI 2 a2 [orig:94 rps ] [94]) 0)) -1
     (nil))
(note 70 69 71 10 NOTE_INSN_DELETED)
(insn 71 70 73 10 (set (reg:SI 9 a9 [orig:48 D.6256 ] [48])
        (lshiftrt:SI (reg/v:SI 2 a2 [orig:94 rps ] [94])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:355 53 {lshrsi3}
     (nil))
(jump_insn 73 71 74 10 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [orig:48 D.6256 ] [48])
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 75)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              12 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

;; basic block 11, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(note 74 73 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 74 75 11 (set (reg:SI 9 a9 [orig:48 D.6256 ] [48])
        (const_int 20 [0x14])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 44 {movsi_internal}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]

;; basic block 12, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 3 [a3] 9 [a9]
;; lr  def 	 3 [a3]
(code_label 75 11 76 12 182 "" [1 uses])
(note 76 75 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 12 (set (reg/v:SI 3 a3 [orig:66 tmp ] [66])
        (minus:SI (reg:SI 3 a3 [orig:64 D.6256 ] [64])
            (reg:SI 9 a9 [orig:48 D.6256 ] [48]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:48 D.6256 ] [48])
        (nil)))
(debug_insn 78 77 79 12 (var_location:SI tmp (reg/v:SI 3 a3 [orig:66 tmp ] [66])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:290 -1
     (nil))
(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ge (reg/v:SI 3 a3 [orig:66 tmp ] [66])
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 148))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:291 57 {*bfalse}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 148)
;;  succ:       13 [73.0%]  (FALLTHRU)
;;              14 [27.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]

;; basic block 13, loop depth 0, count 0, freq 4453, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [73.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8]
(note 80 79 82 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 82 80 83 13 (set (reg:SI 3 a3 [orig:68 D.6256 ] [68])
        (plus:SI (reg/v:SI 3 a3 [orig:66 tmp ] [66])
            (reg/v:SI 8 a8 [orig:57 q ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 1 {addsi3}
     (nil))
(insn 83 82 84 13 (set (reg:SI 3 a3 [orig:69 D.6256 ] [69])
        (plus:SI (reg:SI 3 a3 [orig:68 D.6256 ] [68])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 1 {addsi3}
     (nil))
(insn 84 83 85 13 (set (reg/v:SI 8 a8 [orig:70 tmp ] [70])
        (div:SI (reg:SI 3 a3 [orig:69 D.6256 ] [69])
            (reg/v:SI 8 a8 [orig:57 q ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:69 D.6256 ] [69])
        (nil)))
(debug_insn 85 84 86 13 (var_location:SI tmp (reg/v:SI 8 a8 [orig:70 tmp ] [70])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:292 -1
     (nil))
(debug_insn 86 85 87 13 (var_location:HI params (subreg:HI (reg/v:SI 2 a2 [orig:94 rps ] [94]) 0)) -1
     (nil))
(note 87 86 89 13 NOTE_INSN_DELETED)
(note 89 87 90 13 NOTE_INSN_DELETED)
(insn 90 89 91 13 (set (reg:SI 2 a2 [orig:92 D.6261 ] [92])
        (zero_extract:SI (reg/v:SI 2 a2 [orig:94 rps ] [94])
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:351 38 {extzv_internal}
     (nil))
(insn 91 90 92 13 (set (reg:SI 2 a2 [orig:72 D.6256 ] [72])
        (plus:SI (reg:SI 2 a2 [orig:92 D.6261 ] [92])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:293 1 {addsi3}
     (nil))
(insn 92 91 93 13 (set (reg/v:SI 8 a8 [orig:73 tmp ] [73])
        (mult:SI (reg/v:SI 8 a8 [orig:70 tmp ] [70])
            (reg:SI 2 a2 [orig:72 D.6256 ] [72]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:293 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:72 D.6256 ] [72])
        (nil)))
(debug_insn 93 92 94 13 (var_location:SI tmp (reg/v:SI 8 a8 [orig:73 tmp ] [73])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:293 -1
     (nil))
(insn 94 93 95 13 (set (reg/v:SI 8 a8 [orig:43 tmp ] [43])
        (plus:SI (reg/v:SI 8 a8 [orig:73 tmp ] [73])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:294 1 {addsi3}
     (nil))
(debug_insn 95 94 159 13 (var_location:SI tmp (reg/v:SI 8 a8 [orig:43 tmp ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:294 -1
     (nil))
(jump_insn 159 95 160 13 (set (pc)
        (label_ref 96)) 78 {jump}
     (nil)
 -> 96)
;;  succ:       15 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]

(barrier 160 159 148)
;; basic block 14, loop depth 0, count 0, freq 1647, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [27.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 148 160 147 14 187 "" [1 uses])
(note 147 148 12 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 12 147 96 14 (set (reg/v:SI 8 a8 [orig:43 tmp ] [43])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:296 44 {movsi_internal}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]

;; basic block 15, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              13 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8] 10 [a10] 11 [a11]
;; lr  def 	 8 [a8] 9 [a9]
(code_label 96 12 97 15 183 "" [1 uses])
(note 97 96 98 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 15 (var_location:SI tmp (reg/v:SI 8 a8 [orig:43 tmp ] [43])) -1
     (nil))
(insn 99 98 100 15 (set (reg:SI 8 a8 [orig:74 D.6256 ] [74])
        (ashift:SI (reg/v:SI 8 a8 [orig:43 tmp ] [43])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:298 51 {ashlsi3_internal}
     (nil))
(insn 100 99 101 15 (set (reg/v:SI 9 a9 [orig:75 tmp ] [75])
        (plus:SI (reg:SI 8 a8 [orig:74 D.6256 ] [74])
            (const_int 49 [0x31]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:298 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:74 D.6256 ] [74])
        (nil)))
(debug_insn 101 100 102 15 (var_location:SI tmp (reg/v:SI 9 a9 [orig:75 tmp ] [75])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:298 -1
     (nil))
(insn 102 101 104 15 (set (reg:SI 8 a8 [118])
        (minus:SI (reg:SI 10 a10 [orig:63 D.6259 ] [63])
            (reg:SI 11 a11 [orig:85 D.6260 ] [85]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 11 a11 [orig:85 D.6260 ] [85])
        (expr_list:REG_DEAD (reg:SI 10 a10 [orig:63 D.6259 ] [63])
            (nil))))
(insn 104 102 105 15 (set (reg:SI 8 a8 [120])
        (plus:SI (reg:SI 8 a8 [118])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 1 {addsi3}
     (nil))
(insn 105 104 106 15 (set (reg/v:SI 8 a8 [orig:42 sfx ] [42])
        (zero_extend:SI (reg:QI 8 a8 [120]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 34 {zero_extendqisi2}
     (nil))
(debug_insn 106 105 107 15 (var_location:QI sfx (subreg:QI (reg/v:SI 8 a8 [orig:42 sfx ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:308 -1
     (nil))
(debug_insn 107 106 108 15 (var_location:SI div (const_int 15625 [0x3d09])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:309 -1
     (nil))
(jump_insn 108 107 109 15 (set (pc)
        (if_then_else (geu (reg/v:SI 8 a8 [orig:42 sfx ] [42])
                (const_int 5 [0x5]))
            (pc)
            (label_ref:SI 152))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:310 59 {*ubfalse}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 152)
;;  succ:       16 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 9 [a9]

;; basic block 16, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 8 [a8] 11 [a11]
(note 109 108 110 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 16 (set (reg:SI 8 a8 [orig:78 D.6256 ] [78])
        (plus:SI (reg/v:SI 8 a8 [orig:42 sfx ] [42])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 1 {addsi3}
     (nil))
(insn 111 110 112 16 (set (reg:SI 2 a2 [121])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC129") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 15625 [0x3d09])
        (nil)))
(insn 112 111 113 16 (set (reg/v:SI 11 a11 [orig:44 div ] [44])
        (ashiftrt:SI (reg:SI 2 a2 [121])
            (reg:SI 8 a8 [orig:78 D.6256 ] [78]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:78 D.6256 ] [78])
        (expr_list:REG_DEAD (reg:SI 2 a2 [121])
            (nil))))
(debug_insn 113 112 114 16 (var_location:SI div (reg/v:SI 11 a11 [orig:44 div ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:312 -1
     (nil))
(debug_insn 114 113 14 16 (var_location:QI sfx (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:313 -1
     (nil))
(insn 14 114 161 16 (set (reg/v:SI 8 a8 [orig:42 sfx ] [42])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:313 44 {movsi_internal}
     (nil))
(jump_insn 161 14 162 16 (set (pc)
        (label_ref 115)) 78 {jump}
     (nil)
 -> 115)
;;  succ:       18 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]

(barrier 162 161 152)
;; basic block 17, loop depth 0, count 0, freq 3050, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 9 [a9]
;; lr  use 	 1 [sp]
;; lr  def 	 11 [a11]
(code_label 152 162 151 17 188 "" [1 uses])
(note 151 152 13 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 13 151 115 17 (set (reg/v:SI 11 a11 [orig:44 div ] [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC129") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:309 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 15625 [0x3d09])
        (nil)))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]

;; basic block 18, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 17, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]
;; lr  use 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 11 [a11]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8] 9 [a9]
(code_label 115 13 116 18 184 "" [1 uses])
(note 116 115 117 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 18 (var_location:SI div (reg/v:SI 11 a11 [orig:44 div ] [44])) -1
     (nil))
(debug_insn 118 117 119 18 (var_location:QI sfx (subreg:QI (reg/v:SI 8 a8 [orig:42 sfx ] [42]) 0)) -1
     (nil))
(insn 119 118 120 18 (set (reg:SI 8 a8 [orig:80 D.6256 ] [80])
        (ashift:SI (reg/v:SI 9 a9 [orig:75 tmp ] [75])
            (reg/v:SI 8 a8 [orig:42 sfx ] [42]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg/v:SI 9 a9 [orig:75 tmp ] [75])
        (nil)))
(insn 120 119 121 18 (set (reg:SI 2 a2 [122])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC132") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 62500 [0xf424])
        (nil)))
(insn 121 120 122 18 (set (reg:SI 2 a2 [orig:81 D.6256 ] [81])
        (mult:SI (reg:SI 8 a8 [orig:80 D.6256 ] [80])
            (reg:SI 2 a2 [122]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:80 D.6256 ] [80])
        (nil)))
(insn 122 121 123 18 (set (reg:SI 9 a9 [123])
        (lshiftrt:SI (reg/v:SI 11 a11 [orig:44 div ] [44])
            (const_int 31 [0x1f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 53 {lshrsi3}
     (nil))
(insn 123 122 124 18 (set (reg:SI 9 a9 [124])
        (plus:SI (reg:SI 9 a9 [123])
            (reg/v:SI 11 a11 [orig:44 div ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 1 {addsi3}
     (nil))
(insn 124 123 126 18 (set (reg:SI 9 a9 [125])
        (ashiftrt:SI (reg:SI 9 a9 [124])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 52 {ashrsi3}
     (expr_list:REG_EQUAL (div:SI (reg/v:SI 11 a11 [orig:44 div ] [44])
            (const_int 2 [0x2]))
        (nil)))
(insn 126 124 127 18 (set (reg:SI 3 a3 [orig:83 D.6256 ] [83])
        (plus:SI (reg:SI 2 a2 [orig:81 D.6256 ] [81])
            (reg:SI 9 a9 [125]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [125])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:81 D.6256 ] [81])
            (nil))))
(insn 127 126 135 18 (set (reg:SI 2 a2 [orig:45 D.6254 ] [45])
        (div:SI (reg:SI 3 a3 [orig:83 D.6256 ] [83])
            (reg/v:SI 11 a11 [orig:44 div ] [44]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:316 17 {divsi3}
     (expr_list:REG_DEAD (reg/v:SI 11 a11 [orig:44 div ] [44])
        (nil)))
(insn 135 127 170 18 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:317 -1
     (nil))
(jump_insn 170 135 169 18 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:317 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 169 170 163)
(note 163 169 0 NOTE_INSN_DELETED)

;; Function updateTx (updateTx, funcdef_no=62, decl_uid=3661, cgraph_uid=62, symbol_order=70)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


updateTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={6d,1u} r1={2d,12u} r2={3d,6u} r3={7d,15u,1e} r4={6d,9u} r5={2d,2u} r6={5d,8u,1e} r7={1d} r8={9d,6u,1e} r9={8d,3u} r10={8d,9u} r11={8d,3u} r12={7d,2u} r13={6d,1u} r14={6d,1u} r15={6d,1u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 262{180d,79u,3e} in 53{48 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 10 [a10]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 10 [a10]
;; lr  def 	 3 [a3] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 41 to worklist
  Adding insn 33 to worklist
  Adding insn 99 to worklist
  Adding insn 62 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 65 to worklist
  Adding insn 91 to worklist
  Adding insn 84 to worklist
  Adding insn 102 to worklist
Finished finding needed instructions:
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
processing block 5 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 96 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 3 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5]
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 10 [a10]
  Adding insn 56 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


updateTx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={6d,1u} r1={2d,12u} r2={3d,6u} r3={7d,15u,1e} r4={6d,9u} r5={2d,2u} r6={5d,8u,1e} r7={1d} r8={9d,6u,1e} r9={8d,3u} r10={8d,9u} r11={8d,3u} r12={7d,2u} r13={6d,1u} r14={6d,1u} r15={6d,1u} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 262{180d,79u,3e} in 53{48 regular + 5 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 99 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 99 4 100 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:628 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 100 99 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 100 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 3 a3 [67])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 10 2 (set (reg:SI 4 a4 [orig:42 D.6264 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [67])
                    (const_int 162 [0xa2])) [0 LMIC.txChnl+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 34 {zero_extendqisi2}
     (nil))
(insn 10 7 11 2 (set (reg:SI 4 a4 [69])
        (plus:SI (reg:SI 4 a4 [orig:42 D.6264 ] [42])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 1 {addsi3}
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(insn 12 11 13 2 (set (reg/f:SI 4 a4 [71])
        (plus:SI (mult:SI (reg:SI 4 a4 [69])
                (const_int 4 [0x4]))
            (reg/f:SI 3 a3 [67]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 2 {*addx}
     (nil))
(insn 13 12 14 2 (set (reg/v:SI 6 a6 [orig:44 freq ] [44])
        (mem/j:SI (reg/f:SI 4 a4 [71]) [0 LMIC.channelFreq S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [71])
        (nil)))
(debug_insn 14 13 16 2 (var_location:SI freq (reg/v:SI 6 a6 [orig:44 freq ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:629 -1
     (nil))
(note 16 14 19 2 NOTE_INSN_DELETED)
(insn 19 16 20 2 (set:SI (reg/f:SI 4 a4 [74])
        (plus:SI (reg/f:SI 3 a3 [67])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(note 20 19 22 2 NOTE_INSN_DELETED)
(insn 22 20 23 2 (set (reg:SI 11 a11)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [74])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [74])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [67])
                    (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 33 {zero_extendhisi2}
     (nil))
(call_insn/u 24 23 25 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcAirTime") [flags 0x3]  <function_decl 0x100b18e58 calcAirTime>) [0 calcAirTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 25 24 26 2 (set (reg/v:SI 5 a5 [orig:49 airtime ] [49])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 26 25 27 2 (var_location:SI airtime (reg:SI 10 a10 [orig:49 airtime ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:631 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 4 a4 [orig:50 D.6267 ] [50])
        (and:SI (reg/v:SI 6 a6 [orig:44 freq ] [44])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:633 30 {andsi3}
     (nil))
(debug_insn 28 27 29 2 (var_location:SI D#1 (plus:SI (ashift:SI (plus:SI (reg:SI 4 a4 [orig:50 D.6267 ] [50])
                (const_int 4 [0x4]))
            (const_int 3 [0x3]))
        (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:633 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI band (debug_expr:SI D#1)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:633 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 8 a8 [75])
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:634 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))
(insn 31 30 33 2 (set (reg:SI 8 a8 [orig:51 D.6267 ] [51])
        (and:SI (reg/v:SI 6 a6 [orig:44 freq ] [44])
            (reg:SI 8 a8 [75]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:634 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 6 a6 [orig:44 freq ] [44])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [67])
                    (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 6 a6 [orig:44 freq ] [44])
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))
(insn 33 31 35 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [67])
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 8 a8 [orig:51 D.6267 ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:634 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:51 D.6267 ] [51])
        (nil)))
(insn 35 33 36 2 (set (reg:SI 8 a8 [78])
        (plus:SI (reg:SI 4 a4 [orig:50 D.6267 ] [50])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 1 {addsi3}
     (nil))
(note 36 35 37 2 NOTE_INSN_DELETED)
(insn 37 36 39 2 (set (reg:SI 8 a8 [80])
        (plus:SI (mult:SI (reg:SI 8 a8 [78])
                (const_int 8 [0x8]))
            (reg/f:SI 3 a3 [67]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 2 {*addx}
     (nil))
(insn 39 37 41 2 (set (reg:SI 6 a6 [orig:52 D.6268 ] [52])
        (zero_extend:SI (mem/j:QI (plus:SI (reg:SI 8 a8 [80])
                    (const_int 2 [0x2])) [0 MEM[(struct band_t *)&LMIC].bands[_12].txpow+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 34 {zero_extendqisi2}
     (nil))
(insn 41 39 46 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [67])
                (const_int 18 [0x12])) [0 LMIC.txpow+0 S1 A16])
        (reg:QI 6 a6 [orig:52 D.6268 ] [52])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:635 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 6 a6 [orig:52 D.6268 ] [52])
        (nil)))
(insn 46 41 47 2 (set (reg:SI 9 a9 [orig:53 D.6266 ] [53])
        (zero_extend:SI (mem/j:HI (reg:SI 8 a8 [80]) [0 MEM[(struct band_t *)&LMIC].bands[_12].txcap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 33 {zero_extendhisi2}
     (nil))
(insn 47 46 48 2 (set (reg:SI 9 a9 [orig:55 D.6265 ] [55])
        (mult:SI (reg:SI 9 a9 [orig:53 D.6266 ] [53])
            (reg:SI 10 a10 [orig:49 airtime ] [49]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 9 {mulsi3}
     (nil))
(insn 48 47 54 2 (set (reg:SI 9 a9 [orig:56 D.6265 ] [56])
        (plus:SI (reg:SI 9 a9 [orig:55 D.6265 ] [55])
            (reg/v:SI 2 a2 [orig:66 txbeg ] [66]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 1 {addsi3}
     (expr_list:REG_EQUIV (mem/j:SI (plus:SI (reg:SI 8 a8 [80])
                (const_int 4 [0x4])) [0 MEM[(struct band_t *)&LMIC].bands[_12].avail+0 S4 A32])
        (nil)))
(insn 54 48 56 2 (set (mem/j:SI (plus:SI (reg:SI 8 a8 [80])
                (const_int 4 [0x4])) [0 MEM[(struct band_t *)&LMIC].bands[_12].avail+0 S4 A32])
        (reg:SI 9 a9 [orig:56 D.6265 ] [56])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:636 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:56 D.6265 ] [56])
        (expr_list:REG_DEAD (reg:SI 8 a8 [80])
            (nil))))
(insn 56 54 57 2 (set (reg:SI 3 a3 [orig:57 D.6264 ] [57])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [67])
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:637 34 {zero_extendqisi2}
     (nil))
(jump_insn 57 56 58 2 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:57 D.6264 ] [57])
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:637 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 63)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              4 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 10 [a10]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 10 [a10]
;; lr  def 	 3 [a3] 6 [a6]
(note 58 57 59 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 3 (set (reg:SI 3 a3 [orig:59 D.6265 ] [59])
        (ashift:SI (reg:SI 10 a10 [orig:49 airtime ] [49])
            (reg:SI 3 a3 [orig:57 D.6264 ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 51 {ashlsi3_internal}
     (nil))
(insn 60 59 61 3 (set (reg:SI 3 a3 [orig:60 D.6265 ] [60])
        (plus:SI (reg/v:SI 2 a2 [orig:66 txbeg ] [66])
            (reg:SI 3 a3 [orig:59 D.6265 ] [59]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 1 {addsi3}
     (nil))
(insn 61 60 62 3 (set (reg/f:SI 6 a6 [93])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 62 61 63 3 (set (mem/j/c:SI (plus:SI (reg/f:SI 6 a6 [93])
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])
        (reg:SI 3 a3 [orig:60 D.6265 ] [60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:638 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 6 a6 [93])
        (expr_list:REG_DEAD (reg:SI 3 a3 [orig:60 D.6265 ] [60])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 63 62 64 4 190 "" [1 uses])
(note 64 63 65 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 65 64 66 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 82 {call_value_internal}
     (nil)
    (nil))
(note 66 65 67 4 NOTE_INSN_DELETED)
(insn 67 66 68 4 (set (reg/f:SI 6 a6 [94])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 68 67 69 4 (set (reg:SI 3 a3 [95])
        (plus:SI (reg:SI 4 a4 [orig:50 D.6267 ] [50])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 1 {addsi3}
     (nil))
(note 69 68 70 4 NOTE_INSN_DELETED)
(insn 70 69 72 4 (set (reg:SI 3 a3 [97])
        (plus:SI (mult:SI (reg:SI 3 a3 [95])
                (const_int 8 [0x8]))
            (reg/f:SI 6 a6 [94]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 2 {*addx}
     (nil))
(note 72 70 73 4 NOTE_INSN_DELETED)
(insn 73 72 74 4 (set (reg:SI 15 a15)
        (mem/j:SI (plus:SI (reg:SI 3 a3 [97])
                (const_int 4 [0x4])) [0 MEM[(struct band_t *)&LMIC].bands[_12].avail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (nil))
(insn 74 73 75 4 (set (reg:SI 14 a14)
        (reg:SI 4 a4 [orig:50 D.6267 ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (nil))
(insn 75 74 76 4 (set (reg:SI 13 a13)
        (reg/v:SI 5 a5 [orig:49 airtime ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (nil))
(insn 76 75 77 4 (set (reg:SI 12 a12)
        (reg/v:SI 2 a2 [orig:66 txbeg ] [66])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:66 txbeg ] [66])
        (nil)))
(insn 77 76 78 4 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 78 77 79 4 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC135") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC134") [flags 0x2]  <var_decl 0x10192cc60 *.LC134>)
        (nil)))
(call_insn 79 78 81 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:640 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_UNUSED (reg:SI 10 a10)
                            (nil)))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
(insn 81 79 82 4 (set (reg:SI 2 a2 [orig:63 D.6264 ] [63])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 6 a6 [94])
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:641 34 {zero_extendqisi2}
     (nil))
(jump_insn 82 81 83 4 (set (pc)
        (if_then_else (eq (reg:SI 2 a2 [orig:63 D.6264 ] [63])
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:641 56 {*btrue}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 94)
;;  succ:       5 [39.0%]  (FALLTHRU)
;;              6 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 5, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [39.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 83 82 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 84 83 85 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 82 {call_value_internal}
     (nil)
    (nil))
(note 85 84 87 5 NOTE_INSN_DELETED)
(note 87 85 96 5 NOTE_INSN_DELETED)
(insn 96 87 88 5 (set (reg/f:SI 2 a2 [101])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC133") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 88 96 89 5 (set (reg:SI 12 a12)
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [101])
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (nil))
(insn 89 88 90 5 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 90 89 91 5 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC137") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC136") [flags 0x2]  <var_decl 0x10192ccf0 *.LC136>)
        (nil)))
(call_insn 91 90 94 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:642 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 94 91 95 6 189 "" [1 uses])
(note 95 94 102 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 102 95 101 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 101 102 97)
(note 97 101 0 NOTE_INSN_DELETED)

;; Function LMIC_stopPingable (LMIC_stopPingable, funcdef_no=54, decl_uid=3359, cgraph_uid=54, symbol_order=61)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_stopPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} r9={1d,2u} r10={1d,1u,1e} 
;;    total ref usage 23{13d,9u,1e} in 7{7 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 10 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 9 to worklist
  Adding insn 13 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_stopPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} r9={1d,2u} r10={1d,1u,1e} 
;;    total ref usage 23{13d,9u,1e} in 7{7 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10]
(note 3 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 16 3 17 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:515 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 17 16 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 8 2 (set (reg/f:SI 9 a9 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC138") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 5 13 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [44])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 33 {zero_extendhisi2}
     (nil))
(insn 13 8 9 2 (set (reg:HI 8 a8 [46])
        (const_int -1537 [0xfffffffffffff9ff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -1537 [0xfffffffffffff9ff])
        (nil)))
(insn 9 13 10 2 (set (reg:SI 8 a8 [48])
        (and:SI (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
            (reg:SI 8 a8 [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 10 a10 [orig:47 LMIC.opmode ] [47]) 0)
                (const_int -1537 [0xfffffffffffff9ff]))
            (nil))))
(insn 10 9 19 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [44])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [44])
        (expr_list:REG_DEAD (reg:HI 8 a8 [48])
            (nil))))
(jump_insn 19 10 18 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:516 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 18 19 14)
(note 14 18 0 NOTE_INSN_DELETED)

;; Function LMIC_setupBand (LMIC_setupBand, funcdef_no=57, decl_uid=3322, cgraph_uid=57, symbol_order=65)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setupBand

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10]
;;  ref usage 	r0={3d,2u} r1={2d,7u} r2={6d,12u} r3={2d,3u} r4={2d,3u} r5={1d} r6={1d} r7={1d} r8={3d,1u} r9={2d} r10={3d,3u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 103{72d,31u,0e} in 23{21 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 4 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 65 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 46 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 23 to worklist
  Adding insn 70 to worklist
  Adding insn 54 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 9 to worklist
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 10 to worklist
  Adding insn 45 to worklist
  Adding insn 21 to worklist
  Adding insn 62 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 7 to worklist
  Adding insn 5 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setupBand

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10]
;;  ref usage 	r0={3d,2u} r1={2d,7u} r2={6d,12u} r3={2d,3u} r4={2d,3u} r5={1d} r6={1d} r7={1d} r8={3d,1u} r9={2d} r10={3d,3u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 103{72d,31u,0e} in 23{21 regular + 2 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
(note 11 1 65 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 65 11 66 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 66 65 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 66 4 2 NOTE_INSN_DELETED)
(note 4 2 6 2 NOTE_INSN_DELETED)
(note 6 4 3 2 NOTE_INSN_DELETED)
(insn 3 6 5 2 (set (reg/v:SI 2 a2 [orig:48 bandidx ] [48])
        (zero_extend:SI (reg:QI 2 a2 [ bandidx ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 34 {zero_extendqisi2}
     (nil))
(insn 5 3 7 2 (set (reg/v:SI 3 a3 [orig:50 txpow ] [50])
        (zero_extend:SI (reg:QI 3 a3 [ txpow ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 34 {zero_extendqisi2}
     (nil))
(insn 7 5 8 2 (set (reg/v:SI 4 a4 [orig:52 txcap ] [52])
        (zero_extend:SI (reg:HI 4 a4 [ txcap ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:571 33 {zero_extendhisi2}
     (nil))
(note 8 7 13 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 13 8 14 2 (set (pc)
        (if_then_else (ltu (reg/v:SI 2 a2 [orig:48 bandidx ] [48])
                (const_int 4 [0x4]))
            (pc)
            (label_ref:SI 59))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:572 59 {*ubfalse}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 59)
;;  succ:       4 [61.0%] 
;;              3 [39.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 14 17 3 (var_location:SI D#2 (plus:SI (ashift:SI (plus:SI (reg/v:SI 2 a2 [orig:48 bandidx ] [48])
                (const_int 4 [0x4]))
            (const_int 3 [0x3]))
        (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:573 -1
     (nil))
(debug_insn 17 16 19 3 (var_location:SI b (debug_expr:SI D#2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:573 -1
     (nil))
(insn 19 17 20 3 (set (reg:SI 2 a2 [55])
        (plus:SI (reg/v:SI 2 a2 [orig:48 bandidx ] [48])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 1 {addsi3}
     (nil))
(note 20 19 62 3 NOTE_INSN_DELETED)
(insn 62 20 21 3 (set (reg/f:SI 8 a8 [54])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC139") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 21 62 23 3 (set (reg:SI 2 a2 [57])
        (plus:SI (mult:SI (reg:SI 2 a2 [55])
                (const_int 8 [0x8]))
            (reg/f:SI 8 a8 [54]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [54])
        (nil)))
(insn 23 21 28 3 (set (mem/j:QI (plus:SI (reg:SI 2 a2 [57])
                (const_int 2 [0x2])) [0 MEM[(struct band_t *)&LMIC].bands[_5].txpow+0 S1 A16])
        (reg:QI 3 a3 [orig:50 txpow ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:574 46 {movqi_internal}
     (nil))
(insn 28 23 29 3 (set (mem/j:HI (reg:SI 2 a2 [57]) [0 MEM[(struct band_t *)&LMIC].bands[_5].txcap+0 S2 A32])
        (reg:HI 4 a4 [orig:52 txcap ] [52])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:575 45 {movhi_internal}
     (nil))
(call_insn 29 28 30 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:576 82 {call_value_internal}
     (nil)
    (nil))
(note 30 29 36 3 NOTE_INSN_DELETED)
(insn 36 30 37 3 (set (mem/j:SI (plus:SI (reg:SI 2 a2 [57])
                (const_int 4 [0x4])) [0 MEM[(struct band_t *)&LMIC].bands[_5].avail+0 S4 A32])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:576 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(call_insn 37 36 38 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:577 82 {call_value_internal}
     (nil)
    (nil))
(note 38 37 45 3 NOTE_INSN_DELETED)
(insn 45 38 46 3 (set (reg:SI 10 a10 [74])
        (and:SI (reg:SI 10 a10)
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:577 30 {andsi3}
     (nil))
(insn 46 45 10 3 (set (mem/j:QI (plus:SI (reg:SI 2 a2 [57])
                (const_int 3 [0x3])) [0 MEM[(struct band_t *)&LMIC].bands[_5].lastchnl+0 S1 A8])
        (reg:QI 10 a10 [74])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:577 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [74])
        (expr_list:REG_DEAD (reg:SI 2 a2 [57])
            (nil))))
(insn 10 46 67 3 (set (reg:SI 2 a2 [orig:42 D.6272 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:578 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 67 10 68 3 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 68 67 61 3 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:578 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 61 68 59)
;; basic block 4, loop depth 0, count 0, freq 6102, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 59 61 58 4 195 "" [1 uses])
(note 58 59 9 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 9 58 54 4 (set (reg:SI 2 a2 [orig:42 D.6272 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:572 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 54 9 70 4 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:579 -1
     (nil))
(jump_insn 70 54 69 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:579 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 69 70 63)
(note 63 69 0 NOTE_INSN_DELETED)

;; Function LMIC_setupChannel (LMIC_setupChannel, funcdef_no=58, decl_uid=3327, cgraph_uid=58, symbol_order=66)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setupChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,3u} r1={2d,19u} r2={22d,22u} r3={6d,16u,1e} r4={4d,5u} r5={8d,11u} r6={1d} r7={1d} r8={3d,6u,1e} r9={3d,3u} r10={1d,1u} 
;;    total ref usage 140{52d,86u,2e} in 67{67 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

( 2 )->[3]->( 4 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 5 [a5]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 4 )->[5]->( 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 5 [a5] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]

( 6 7 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 5 [a5] 9 [a9] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

( 8 9 )->[10]->( 11 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 10 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 3 )->[12]->( 18 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 5 [a5]
;; lr  def 	 2 [a2] 3 [a3] 5 [a5]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 5 13 10 11 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  def 	 2 [a2] 5 [a5]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]

( 14 15 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 4 [a4] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 2 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 12 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 18 16 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 136 to worklist
  Adding insn 22 to worklist
  Adding insn 27 to worklist
  Adding insn 122 to worklist
  Adding insn 40 to worklist
  Adding insn 48 to worklist
  Adding insn 54 to worklist
  Adding insn 124 to worklist
  Adding insn 64 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 96 to worklist
  Adding insn 88 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 143 to worklist
  Adding insn 104 to worklist
Finished finding needed instructions:
processing block 17 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 12 to worklist
processing block 16 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 95 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 15 lr out =  0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 11 to worklist
processing block 14 lr out =  0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 78 to worklist
  Adding insn 132 to worklist
  Adding insn 76 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 30 to worklist
  Adding insn 29 to worklist
processing block 11 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 10 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 53 to worklist
  Adding insn 51 to worklist
processing block 9 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 49 to worklist
processing block 8 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 7 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 41 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 18 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 13 to worklist
processing block 13 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
processing block 12 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 63 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 21 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 18 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setupChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,3u} r1={2d,19u} r2={22d,22u} r3={6d,16u,1e} r4={4d,5u} r5={8d,11u} r6={1d} r7={1d} r8={3d,6u,1e} r9={3d,3u} r10={1d,1u} 
;;    total ref usage 140{52d,86u,2e} in 67{67 regular + 0 call} insns.
(note 1 0 15 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 8 [a8]
(note 15 1 136 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 136 15 137 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 137 136 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 137 5 2 NOTE_INSN_DELETED)
(note 5 2 7 2 NOTE_INSN_DELETED)
(note 7 5 3 2 NOTE_INSN_DELETED)
(insn 3 7 6 2 (set (reg/v:SI 8 a8 [orig:60 chidx ] [60])
        (zero_extend:SI (reg:QI 2 a2 [ chidx ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 2 a2 [ chidx ])
        (nil)))
(insn 6 3 8 2 (set (reg/v:SI 4 a4 [orig:63 drmap ] [63])
        (zero_extend:SI (reg:HI 4 a4 [ drmap ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 33 {zero_extendhisi2}
     (nil))
(insn 8 6 9 2 (set (reg/v:SI 5 a5 [orig:65 band ] [65])
        (zero_extend:SI (reg:QI 5 a5 [ band ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:581 34 {zero_extendqisi2}
     (nil))
(note 9 8 18 2 NOTE_INSN_FUNCTION_BEG)
(insn 18 9 19 2 (set (reg:SI 2 a2 [68])
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:582 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ltu (reg:SI 2 a2 [68])
                (reg/v:SI 8 a8 [orig:60 chidx ] [60]))
            (label_ref:SI 109)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:582 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [68])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 109)
;;  succ:       17 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 2 [a2]
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 3 (set (reg:SI 2 a2 [orig:69 band ] [69])
        (sign_extend:SI (reg:QI 5 a5 [orig:65 band ] [65]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:584 36 {extendqisi2_internal}
     (nil))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:69 band ] [69])
                (const_int -1 [0xffffffffffffffff]))
            (label_ref 61)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:584 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:69 band ] [69])
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 61)
;;  succ:       4 [28.0%]  (FALLTHRU)
;;              12 [72.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

;; basic block 4, loop depth 0, count 0, freq 1708, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [28.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 5 [a5]
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (set (reg:SI 2 a2 [70])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC140") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -869400000 [0xffffffffcc2e0240])
        (nil)))
(insn 25 24 26 4 (set (reg:SI 2 a2 [orig:46 D.6280 ] [46])
        (plus:SI (reg/v:SI 3 a3 [orig:62 freq ] [62])
            (reg:SI 2 a2 [70]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 1 {addsi3}
     (nil))
(insn 26 25 27 4 (set (reg:SI 5 a5 [71])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC141") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 250000 [0x3d090])
        (nil)))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (ltu (reg:SI 5 a5 [71])
                (reg:SI 2 a2 [orig:46 D.6280 ] [46]))
            (label_ref 34)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:585 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [71])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:46 D.6280 ] [46])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 34)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 5, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:SI 2 a2 [72])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:586 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 30 29 31 5 (set (reg/v:SI 3 a3 [orig:62 freq ] [62])
        (ior:SI (reg/v:SI 3 a3 [orig:62 freq ] [62])
            (reg:SI 2 a2 [72]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:586 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [72])
        (nil)))
(debug_insn 31 30 122 5 (var_location:SI freq (reg/v:SI 3 a3 [orig:62 freq ] [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:586 -1
     (nil))
(jump_insn 122 31 123 5 (set (pc)
        (label_ref 71)) 78 {jump}
     (nil)
 -> 71)
;;  succ:       14 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

(barrier 123 122 34)
;; basic block 6, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 5 [a5] 9 [a9]
(code_label 34 123 35 6 199 "" [1 uses])
(note 35 34 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 6 (set (reg:SI 5 a5 [74])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC142") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -868000000 [0xffffffffcc435f00])
        (nil)))
(insn 37 36 38 6 (set (reg:SI 5 a5 [orig:73 D.6280 ] [73])
        (plus:SI (reg/v:SI 3 a3 [orig:62 freq ] [62])
            (reg:SI 5 a5 [74]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 1 {addsi3}
     (nil))
(insn 38 37 39 6 (set (reg:QI 2 a2 [75])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 39 38 40 6 (set (reg:SI 9 a9 [77])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC143") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 600000 [0x927c0])
        (nil)))
(jump_insn 40 39 118 6 (set (pc)
        (if_then_else (geu (reg:SI 9 a9 [77])
                (reg:SI 5 a5 [orig:73 D.6280 ] [73]))
            (label_ref 42)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [77])
        (expr_list:REG_DEAD (reg:SI 5 a5 [orig:73 D.6280 ] [73])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 42)
;;  succ:       8 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]

;; basic block 7, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 118 40 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 41 118 42 7 (set (reg:QI 2 a2 [75])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]

;; basic block 8, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 5 [a5] 9 [a9] 10 [a10]
(code_label 42 41 119 8 201 "" [1 uses])
(note 119 42 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 43 119 44 8 (set (reg:SI 5 a5 [orig:48 D.6281 ] [48])
        (zero_extend:SI (reg:QI 2 a2 [75]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 2 a2 [75])
        (nil)))
(insn 44 43 45 8 (set (reg:SI 9 a9 [79])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC144") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -869700000 [0xffffffffcc296e60])
        (nil)))
(insn 45 44 46 8 (set (reg:SI 9 a9 [orig:78 D.6280 ] [78])
        (plus:SI (reg/v:SI 3 a3 [orig:62 freq ] [62])
            (reg:SI 9 a9 [79]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 1 {addsi3}
     (nil))
(insn 46 45 47 8 (set (reg:QI 2 a2 [80])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 47 46 48 8 (set (reg:SI 10 a10 [82])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC145") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 300000 [0x493e0])
        (nil)))
(jump_insn 48 47 120 8 (set (pc)
        (if_then_else (geu (reg:SI 10 a10 [82])
                (reg:SI 9 a9 [orig:78 D.6280 ] [78]))
            (label_ref 50)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 10 a10 [82])
        (expr_list:REG_DEAD (reg:SI 9 a9 [orig:78 D.6280 ] [78])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 50)
;;  succ:       10 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

;; basic block 9, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 120 48 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 49 120 50 9 (set (reg:QI 2 a2 [80])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 46 {movqi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

;; basic block 10, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 2 [a2]
(code_label 50 49 121 10 202 "" [1 uses])
(note 121 50 51 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 51 121 52 10 (set (reg:SI 2 a2 [orig:50 D.6281 ] [50])
        (zero_extend:SI (reg:QI 2 a2 [80]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:588 34 {zero_extendqisi2}
     (nil))
(note 52 51 53 10 NOTE_INSN_DELETED)
(insn 53 52 54 10 (set (reg:SI 2 a2 [orig:51 D.6281 ] [51])
        (ior:SI (reg:SI 5 a5 [orig:48 D.6281 ] [48])
            (reg:SI 2 a2 [orig:50 D.6281 ] [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:48 D.6281 ] [48])
        (nil)))
(jump_insn 54 53 55 10 (set (pc)
        (if_then_else (eq (reg:SI 2 a2 [orig:51 D.6281 ] [51])
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:587 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:51 D.6281 ] [51])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 71)
;;  succ:       11 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 11, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
(note 55 54 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 11 (set (reg:SI 2 a2 [84])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:589 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 57 56 58 11 (set (reg/v:SI 3 a3 [orig:62 freq ] [62])
        (ior:SI (reg/v:SI 3 a3 [orig:62 freq ] [62])
            (reg:SI 2 a2 [84]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:589 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [84])
        (nil)))
(debug_insn 58 57 124 11 (var_location:SI freq (reg/v:SI 3 a3 [orig:62 freq ] [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:589 -1
     (nil))
(jump_insn 124 58 125 11 (set (pc)
        (label_ref 71)) 78 {jump}
     (nil)
 -> 71)
;;  succ:       14 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

(barrier 125 124 61)
;; basic block 12, loop depth 0, count 0, freq 4392, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [72.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 2 [a2]
(code_label 61 125 62 12 198 "" [1 uses])
(note 62 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 12 (set (reg:SI 2 a2 [orig:85 band ] [85])
        (sign_extend:SI (reg:QI 5 a5 [orig:65 band ] [65]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:593 36 {extendqisi2_internal}
     (nil))
(jump_insn 64 63 65 12 (set (pc)
        (if_then_else (lt (reg:SI 2 a2 [orig:85 band ] [85])
                (const_int 4 [0x4]))
            (pc)
            (label_ref:SI 113))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:593 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:85 band ] [85])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 113)
;;  succ:       18 [39.0%] 
;;              13 [61.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

;; basic block 13, loop depth 0, count 0, freq 2679, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [61.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 5 [a5]
;; lr  def 	 2 [a2] 3 [a3] 5 [a5]
(note 65 64 66 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 13 (set (reg:SI 2 a2 [86])
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))
(insn 67 66 68 13 (set (reg:SI 3 a3 [orig:44 D.6280 ] [44])
        (and:SI (reg/v:SI 3 a3 [orig:62 freq ] [62])
            (reg:SI 2 a2 [86]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [86])
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 3 a3 [orig:62 freq ] [62])
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 68 67 69 13 (set (reg:SI 5 a5 [orig:45 D.6280 ] [45])
        (sign_extend:SI (reg:QI 5 a5 [orig:65 band ] [65]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 36 {extendqisi2_internal}
     (nil))
(insn 69 68 70 13 (set (reg/v:SI 3 a3 [orig:62 freq ] [62])
        (ior:SI (reg:SI 3 a3 [orig:44 D.6280 ] [44])
            (reg:SI 5 a5 [orig:45 D.6280 ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:45 D.6280 ] [45])
        (nil)))
(debug_insn 70 69 71 13 (var_location:SI freq (reg/v:SI 3 a3 [orig:62 freq ] [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:594 -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 14, loop depth 0, count 0, freq 4387, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
;;              13 [100.0%]  (FALLTHRU)
;;              10 [50.0%] 
;;              11 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  def 	 2 [a2] 5 [a5]
(code_label 71 70 72 14 200 "" [3 uses])
(note 72 71 73 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 76 14 (var_location:SI freq (reg/v:SI 3 a3 [orig:62 freq ] [62])) -1
     (nil))
(insn 76 73 77 14 (set (reg:SI 2 a2 [88])
        (plus:SI (reg/v:SI 8 a8 [orig:60 chidx ] [60])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 1 {addsi3}
     (nil))
(note 77 76 132 14 NOTE_INSN_DELETED)
(insn 132 77 78 14 (set (reg/f:SI 5 a5 [87])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC146") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 78 132 79 14 (set (reg/f:SI 2 a2 [90])
        (plus:SI (mult:SI (reg:SI 2 a2 [88])
                (const_int 4 [0x4]))
            (reg/f:SI 5 a5 [87]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 2 {*addx}
     (nil))
(insn 79 78 80 14 (set (mem/j:SI (reg/f:SI 2 a2 [90]) [0 LMIC.channelFreq S4 A32])
        (reg/v:SI 3 a3 [orig:62 freq ] [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:596 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 3 a3 [orig:62 freq ] [62])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [90])
            (nil))))
(jump_insn 80 79 81 14 (set (pc)
        (if_then_else (ne (reg/v:SI 4 a4 [orig:63 drmap ] [63])
                (const_int 0 [0]))
            (label_ref:SI 82)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 82)
;;  succ:       16 [50.0%] 
;;              15 [50.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]

;; basic block 15, loop depth 0, count 0, freq 2194, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
(note 81 80 11 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 11 81 82 15 (set (reg:SI 4 a4 [orig:43 D.6279 ] [43])
        (const_int 63 [0x3f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 63 [0x3f])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]

;; basic block 16, loop depth 0, count 0, freq 4387, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [50.0%] 
;;              15 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 0 [a0] 1 [sp] 4 [a4] 8 [a8]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4] 8 [a8]
(code_label 82 11 83 16 203 "" [1 uses])
(note 83 82 84 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 16 (set (reg/f:SI 3 a3 [91])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC146") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 85 84 86 16 (set (reg:SI 2 a2 [92])
        (plus:SI (reg/v:SI 8 a8 [orig:60 chidx ] [60])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 1 {addsi3}
     (nil))
(note 86 85 87 16 NOTE_INSN_DELETED)
(insn 87 86 88 16 (set (reg/f:SI 2 a2 [94])
        (plus:SI (mult:SI (reg:SI 2 a2 [92])
                (const_int 2 [0x2]))
            (reg/f:SI 3 a3 [91]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 2 {*addx}
     (nil))
(insn 88 87 89 16 (set (mem/j:HI (reg/f:SI 2 a2 [94]) [0 LMIC.channelDrMap S2 A16])
        (reg:HI 4 a4 [orig:43 D.6279 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:597 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 4 a4 [orig:43 D.6279 ] [43])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [94])
            (nil))))
(insn 89 88 90 16 (set (reg:SI 2 a2 [95])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 90 89 93 16 (set (reg:SI 8 a8 [orig:55 D.6282 ] [55])
        (ashift:SI (reg:SI 2 a2 [95])
            (reg/v:SI 8 a8 [orig:60 chidx ] [60]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 51 {ashlsi3_internal}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 8 a8 [orig:60 chidx ] [60]))
        (nil)))
(insn 93 90 95 16 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [91])
                    (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 33 {zero_extendhisi2}
     (nil))
(insn 95 93 96 16 (set (reg:SI 8 a8 [100])
        (ior:SI (reg:SI 8 a8 [orig:55 D.6282 ] [55])
            (reg:SI 4 a4 [orig:98 LMIC.channelMap ] [98]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 31 {iorsi3}
     (nil))
(insn 96 95 138 16 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [91])
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (reg:HI 8 a8 [100])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:598 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [100])
        (nil)))
(insn 138 96 139 16 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 139 138 129 16 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:599 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 129 139 109)
;; basic block 17, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 109 129 108 17 204 "" [1 uses])
(note 108 109 12 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 12 108 140 17 (set (reg:SI 2 a2 [orig:42 D.6278 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:583 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 140 12 141 17 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 141 140 131 17 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 131 141 113)
;; basic block 18, loop depth 0, count 0, freq 1713, maybe hot
;;  prev block 17, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [39.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 113 131 112 18 205 "" [1 uses])
(note 112 113 13 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 13 112 104 18 (set (reg:SI 2 a2 [orig:42 D.6278 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:593 44 {movsi_internal}
     (nil))
(insn 104 13 143 18 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:600 -1
     (nil))
(jump_insn 143 104 142 18 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:600 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 142 143 134)
(note 134 142 0 NOTE_INSN_DELETED)

;; Function decodeFrame (decodeFrame, funcdef_no=72, decl_uid=3711, cgraph_uid=72, symbol_order=80)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 86 n_edges 133 count 121 (  1.4)


decodeFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={22d,2u} r1={2d,144u,1e} r2={34d,66u} r3={88d,108u,3e} r4={68d,83u,3e} r5={38d,51u,2e} r6={13d,22u,1e} r7={4d,8u,1e} r8={44d,32u,2e} r9={27d,7u,2e} r10={50d,54u,1e} r11={33d,13u} r12={30d,9u} r13={26d,5u} r14={25d,4u} r15={23d,3u} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={21d} r25={21d} r26={21d} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} 
;;    total ref usage 1532{905d,611u,16e} in 517{496 regular + 21 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 6 [a6] 7 [a7]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 3 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 6 4 5 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 7 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 5 [a5] 6 [a6] 7 [a7] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 7 8 9 11 12 16 18 19 20 21 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 9 )->[11]->( 10 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]

( 11 )->[12]->( 10 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 6 [a6] 8 [a8]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 8 [a8] 10 [a10] 11 [a11]

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 7 [a7] 8 [a8]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]

( 15 14 )->[16]->( 10 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10] 11 [a11]
;; lr  def 	 0 [a0] 4 [a4] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 16 )->[17]->( 18 23 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 6 [a6]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 17 )->[18]->( 10 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4] 6 [a6]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 18 )->[19]->( 10 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4] 6 [a6]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 19 )->[20]->( 10 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 20 )->[21]->( 10 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 21 )->[22]->( 27 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

( 17 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3] 6 [a6]
;; lr  def 	 4 [a4] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 25 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

( 26 22 )->[27]->( 29 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

( 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 27 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 28 29 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 30 31 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 33 32 )->[34]->( 69 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 69 )->[35]->( 70 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 4 [a4] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 35 )->[36]->( 70 37 38 53 46 45 56 60 64 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 3 [a3] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

( 36 )->[37]->( 69 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 36 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 38 39 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 3 [a3] 8 [a8] 11 [a11]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]

( 40 41 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]

( 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
;; lr  use 	 1 [sp] 4 [a4] 5 [a5] 11 [a11]
;; lr  def 	 0 [a0] 3 [a3] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 42 43 )->[44]->( 69 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 36 )->[45]->( 69 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 36 )->[46]->( 47 48 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

( 46 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

( 46 47 )->[48]->( 49 50 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

( 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 5 [a5] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

( 48 49 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

( 50 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 3 [a3] 10 [a10]
;; lr  def 	 4 [a4] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 50 51 )->[52]->( 69 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 36 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

( 53 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

( 53 54 )->[55]->( 69 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 36 )->[56]->( 57 59 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]

( 56 )->[57]->( 58 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 4 [a4] 5 [a5] 10 [a10]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 57 )->[58]->( 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 56 57 58 )->[59]->( 69 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 36 )->[60]->( 61 62 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]

( 60 )->[61]->( 63 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

( 60 )->[62]->( 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

( 62 61 )->[63]->( 69 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 36 )->[64]->( 65 68 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

( 64 )->[65]->( 66 67 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 3 [a3] 5 [a5] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

( 65 )->[66]->( 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

( 65 66 )->[67]->( 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 64 67 )->[68]->( 69 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 68 59 34 37 44 45 52 55 63 )->[69]->( 35 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

( 69 36 35 )->[70]->( 71 77 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

( 70 )->[71]->( 72 77 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

( 71 )->[72]->( 73 77 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4] 15 [a15]
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7] 15 [a15]

( 72 )->[73]->( 74 75 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 15 [a15]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 6 [a6] 7 [a7] 15 [a15]

( 73 )->[74]->( 76 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 15 [a15]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]

( 73 )->[75]->( 76 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 15 [a15]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]

( 75 74 )->[76]->( 77 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]
;; lr  use 	 1 [sp] 6 [a6] 10 [a10] 15 [a15]
;; lr  def 	 0 [a0] 2 [a2] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

( 70 72 71 76 )->[77]->( 78 82 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

( 77 )->[78]->( 79 80 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

( 78 )->[79]->( 81 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]

( 78 )->[80]->( 81 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]

( 80 79 )->[81]->( 82 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

( 77 81 )->[82]->( 83 84 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

( 82 )->[83]->( 85 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 82 )->[84]->( 85 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 84 83 )->[85]->( 1 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

( 85 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 43 to worklist
  Adding insn 923 to worklist
  Adding insn 49 to worklist
  Adding insn 812 to worklist
  Adding insn 892 to worklist
  Adding insn 814 to worklist
  Adding insn 893 to worklist
  Adding insn 894 to worklist
  Adding insn 55 to worklist
  Adding insn 59 to worklist
  Adding insn 76 to worklist
  Adding insn 926 to worklist
  Adding insn 925 to worklist
  Adding insn 89 to worklist
  Adding insn 85 to worklist
  Adding insn 79 to worklist
  Adding insn 128 to worklist
  Adding insn 902 to worklist
  Adding insn 901 to worklist
  Adding insn 900 to worklist
  Adding insn 898 to worklist
  Adding insn 130 to worklist
  Adding insn 134 to worklist
  Adding insn 818 to worklist
  Adding insn 906 to worklist
  Adding insn 905 to worklist
  Adding insn 907 to worklist
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 169 to worklist
  Adding insn 173 to worklist
  Adding insn 176 to worklist
  Adding insn 181 to worklist
  Adding insn 185 to worklist
  Adding insn 820 to worklist
  Adding insn 908 to worklist
  Adding insn 196 to worklist
  Adding insn 193 to worklist
  Adding insn 822 to worklist
  Adding insn 909 to worklist
  Adding insn 202 to worklist
  Adding insn 209 to worklist
  Adding insn 215 to worklist
  Adding insn 223 to worklist
  Adding insn 239 to worklist
  Adding insn 232 to worklist
  Adding insn 228 to worklist
  Adding insn 244 to worklist
  Adding insn 258 to worklist
  Adding insn 824 to worklist
  Adding insn 267 to worklist
  Adding insn 279 to worklist
  Adding insn 284 to worklist
  Adding insn 826 to worklist
  Adding insn 331 to worklist
  Adding insn 328 to worklist
  Adding insn 325 to worklist
  Adding insn 340 to worklist
  Adding insn 356 to worklist
  Adding insn 365 to worklist
  Adding insn 373 to worklist
  Adding insn 388 to worklist
  Adding insn 376 to worklist
  Adding insn 828 to worklist
  Adding insn 394 to worklist
  Adding insn 830 to worklist
  Adding insn 402 to worklist
  Adding insn 435 to worklist
  Adding insn 425 to worklist
  Adding insn 440 to worklist
  Adding insn 443 to worklist
  Adding insn 452 to worklist
  Adding insn 460 to worklist
  Adding insn 466 to worklist
  Adding insn 464 to worklist
  Adding insn 832 to worklist
  Adding insn 481 to worklist
  Adding insn 488 to worklist
  Adding insn 834 to worklist
  Adding insn 501 to worklist
  Adding insn 497 to worklist
  Adding insn 494 to worklist
  Adding insn 493 to worklist
  Adding insn 529 to worklist
  Adding insn 528 to worklist
  Adding insn 552 to worklist
  Adding insn 549 to worklist
  Adding insn 561 to worklist
  Adding insn 836 to worklist
  Adding insn 578 to worklist
  Adding insn 838 to worklist
  Adding insn 582 to worklist
  Adding insn 840 to worklist
  Adding insn 588 to worklist
  Adding insn 601 to worklist
  Adding insn 616 to worklist
  Adding insn 612 to worklist
  Adding insn 608 to worklist
  Adding insn 621 to worklist
  Adding insn 664 to worklist
  Adding insn 661 to worklist
  Adding insn 657 to worklist
  Adding insn 675 to worklist
  Adding insn 678 to worklist
  Adding insn 680 to worklist
  Adding insn 683 to worklist
  Adding insn 685 to worklist
  Adding insn 842 to worklist
  Adding insn 698 to worklist
  Adding insn 704 to worklist
  Adding insn 709 to worklist
  Adding insn 844 to worklist
  Adding insn 718 to worklist
  Adding insn 721 to worklist
  Adding insn 846 to worklist
  Adding insn 737 to worklist
  Adding insn 733 to worklist
  Adding insn 730 to worklist
  Adding insn 758 to worklist
  Adding insn 753 to worklist
  Adding insn 749 to worklist
  Adding insn 928 to worklist
  Adding insn 777 to worklist
  Adding insn 769 to worklist
  Adding insn 761 to worklist
Finished finding needed instructions:
processing block 10 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 19 to worklist
  Adding insn 882 to worklist
  Adding insn 883 to worklist
  Adding insn 88 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
processing block 85 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 20 to worklist
  Adding insn 768 to worklist
  Adding insn 767 to worklist
  Adding insn 766 to worklist
  Adding insn 765 to worklist
  Adding insn 764 to worklist
processing block 83 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 736 to worklist
  Adding insn 918 to worklist
  Adding insn 729 to worklist
  Adding insn 849 to worklist
  Adding insn 728 to worklist
  Adding insn 724 to worklist
  Adding insn 723 to worklist
processing block 84 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 757 to worklist
  Adding insn 920 to worklist
  Adding insn 750 to worklist
  Adding insn 919 to worklist
  Adding insn 748 to worklist
  Adding insn 848 to worklist
  Adding insn 747 to worklist
  Adding insn 743 to worklist
  Adding insn 742 to worklist
processing block 82 lr out =  1 [sp] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 917 to worklist
processing block 81 lr out =  1 [sp] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 850 to worklist
  Adding insn 851 to worklist
  Adding insn 717 to worklist
processing block 79 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 17 to worklist
processing block 80 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 18 to worklist
processing block 78 lr out =  1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 916 to worklist
  Adding insn 708 to worklist
  Adding insn 707 to worklist
  Adding insn 706 to worklist
processing block 77 lr out =  1 [sp] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 703 to worklist
  Adding insn 702 to worklist
  Adding insn 701 to worklist
processing block 76 lr out =  1 [sp] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 696 to worklist
  Adding insn 852 to worklist
  Adding insn 695 to worklist
  Adding insn 694 to worklist
  Adding insn 693 to worklist
  Adding insn 915 to worklist
  Adding insn 853 to worklist
processing block 74 lr out =  1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]
  Adding insn 15 to worklist
processing block 75 lr out =  1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]
  Adding insn 16 to worklist
processing block 73 lr out =  1 [sp] 6 [a6] 7 [a7] 15 [a15]
processing block 72 lr out =  1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7] 15 [a15]
  Adding insn 682 to worklist
  Adding insn 914 to worklist
  Adding insn 913 to worklist
processing block 71 lr out =  1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 912 to worklist
processing block 70 lr out =  1 [sp] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 911 to worklist
processing block 37 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 291 to worklist
processing block 44 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 869 to worklist
  Adding insn 870 to worklist
  Adding insn 393 to worklist
processing block 43 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 387 to worklist
  Adding insn 385 to worklist
  Adding insn 383 to worklist
  Adding insn 382 to worklist
  Adding insn 381 to worklist
  Adding insn 378 to worklist
  Adding insn 375 to worklist
processing block 42 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
  Adding insn 372 to worklist
  Adding insn 370 to worklist
  Adding insn 369 to worklist
  Adding insn 368 to worklist
processing block 41 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
  Adding insn 364 to worklist
  Adding insn 871 to worklist
  Adding insn 363 to worklist
  Adding insn 359 to worklist
  Adding insn 358 to worklist
processing block 40 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
  Adding insn 355 to worklist
  Adding insn 354 to worklist
  Adding insn 353 to worklist
  Adding insn 352 to worklist
  Adding insn 348 to worklist
  Adding insn 344 to worklist
processing block 39 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 339 to worklist
  Adding insn 872 to worklist
  Adding insn 338 to worklist
  Adding insn 334 to worklist
  Adding insn 333 to worklist
processing block 38 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 327 to worklist
  Adding insn 873 to worklist
  Adding insn 326 to worklist
  Adding insn 874 to worklist
  Adding insn 875 to worklist
  Adding insn 324 to worklist
  Adding insn 320 to worklist
  Adding insn 318 to worklist
  Adding insn 312 to worklist
  Adding insn 311 to worklist
  Adding insn 310 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 302 to worklist
  Adding insn 300 to worklist
  Adding insn 299 to worklist
  Adding insn 298 to worklist
  Adding insn 297 to worklist
processing block 55 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 502 to worklist
  Adding insn 500 to worklist
  Adding insn 499 to worklist
  Adding insn 492 to worklist
  Adding insn 491 to worklist
processing block 54 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 487 to worklist
  Adding insn 860 to worklist
  Adding insn 486 to worklist
  Adding insn 483 to worklist
processing block 53 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 480 to worklist
  Adding insn 478 to worklist
  Adding insn 477 to worklist
  Adding insn 476 to worklist
  Adding insn 475 to worklist
processing block 52 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 469 to worklist
processing block 51 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 463 to worklist
  Adding insn 462 to worklist
processing block 50 lr out =  1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 459 to worklist
  Adding insn 457 to worklist
  Adding insn 456 to worklist
  Adding insn 455 to worklist
processing block 49 lr out =  1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 451 to worklist
  Adding insn 861 to worklist
  Adding insn 450 to worklist
  Adding insn 446 to worklist
  Adding insn 445 to worklist
processing block 48 lr out =  1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
processing block 47 lr out =  1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 862 to worklist
  Adding insn 863 to worklist
  Adding insn 439 to worklist
processing block 46 lr out =  1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 434 to worklist
  Adding insn 433 to worklist
  Adding insn 432 to worklist
  Adding insn 431 to worklist
  Adding insn 427 to worklist
  Adding insn 864 to worklist
  Adding insn 865 to worklist
  Adding insn 424 to worklist
  Adding insn 419 to worklist
  Adding insn 418 to worklist
  Adding insn 866 to worklist
  Adding insn 415 to worklist
  Adding insn 413 to worklist
  Adding insn 411 to worklist
  Adding insn 410 to worklist
  Adding insn 409 to worklist
processing block 45 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 403 to worklist
  Adding insn 867 to worklist
  Adding insn 868 to worklist
  Adding insn 401 to worklist
processing block 59 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 564 to worklist
processing block 58 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 560 to worklist
  Adding insn 857 to worklist
  Adding insn 559 to worklist
  Adding insn 555 to worklist
  Adding insn 554 to worklist
processing block 57 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 548 to worklist
  Adding insn 547 to worklist
  Adding insn 546 to worklist
  Adding insn 545 to worklist
  Adding insn 543 to worklist
  Adding insn 540 to worklist
  Adding insn 538 to worklist
  Adding insn 537 to worklist
  Adding insn 536 to worklist
  Adding insn 534 to worklist
  Adding insn 533 to worklist
  Adding insn 532 to worklist
processing block 56 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 858 to worklist
  Adding insn 859 to worklist
  Adding insn 527 to worklist
  Adding insn 523 to worklist
  Adding insn 522 to worklist
  Adding insn 520 to worklist
  Adding insn 517 to worklist
  Adding insn 516 to worklist
  Adding insn 513 to worklist
  Adding insn 511 to worklist
  Adding insn 510 to worklist
  Adding insn 509 to worklist
  Adding insn 508 to worklist
processing block 63 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 589 to worklist
  Adding insn 587 to worklist
  Adding insn 586 to worklist
processing block 61 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 13 to worklist
  Adding insn 581 to worklist
processing block 62 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 12 to worklist
processing block 60 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 574 to worklist
  Adding insn 573 to worklist
  Adding insn 856 to worklist
  Adding insn 570 to worklist
processing block 68 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 667 to worklist
processing block 67 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 663 to worklist
  Adding insn 662 to worklist
  Adding insn 854 to worklist
  Adding insn 659 to worklist
  Adding insn 655 to worklist
  Adding insn 654 to worklist
  Adding insn 653 to worklist
  Adding insn 649 to worklist
  Adding insn 808 to worklist
  Adding insn 922 to worklist
  Adding insn 921 to worklist
  Adding insn 642 to worklist
  Adding insn 635 to worklist
  Adding insn 630 to worklist
  Adding insn 629 to worklist
  Adding insn 855 to worklist
  Adding insn 626 to worklist
  Adding insn 625 to worklist
  Adding insn 624 to worklist
processing block 66 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 620 to worklist
  Adding insn 619 to worklist
processing block 65 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 615 to worklist
  Adding insn 611 to worklist
  Adding insn 610 to worklist
  Adding insn 607 to worklist
  Adding insn 606 to worklist
  Adding insn 605 to worklist
  Adding insn 604 to worklist
  Adding insn 603 to worklist
processing block 64 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 596 to worklist
  Adding insn 595 to worklist
processing block 36 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 283 to worklist
  Adding insn 282 to worklist
  Adding insn 876 to worklist
processing block 35 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 278 to worklist
  Adding insn 276 to worklist
  Adding insn 275 to worklist
  Adding insn 274 to worklist
  Adding insn 273 to worklist
processing block 69 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
processing block 34 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 14 to worklist
  Adding insn 266 to worklist
  Adding insn 265 to worklist
processing block 33 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 262 to worklist
  Adding insn 261 to worklist
  Adding insn 260 to worklist
processing block 32 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 253 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
processing block 31 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 877 to worklist
  Adding insn 878 to worklist
  Adding insn 243 to worklist
processing block 30 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 235 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 226 to worklist
processing block 29 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
  Adding insn 222 to worklist
  Adding insn 879 to worklist
  Adding insn 221 to worklist
  Adding insn 218 to worklist
processing block 28 lr out =  1 [sp] 2 [a2] 6 [a6] 7 [a7]
processing block 27 lr out =  1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
processing block 22 lr out =  1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 10 to worklist
processing block 21 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 184 to worklist
processing block 20 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
processing block 19 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 175 to worklist
processing block 18 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
processing block 26 lr out =  1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 11 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 24 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 8 to worklist
processing block 25 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 9 to worklist
processing block 23 lr out =  1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 195 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
processing block 17 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 168 to worklist
  Adding insn 167 to worklist
processing block 16 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 153 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
processing block 14 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]
  Adding insn 7 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
processing block 15 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]
  Adding insn 6 to worklist
processing block 13 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
processing block 12 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 904 to worklist
processing block 11 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
  Adding insn 127 to worklist
  Adding insn 903 to worklist
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 899 to worklist
  Adding insn 880 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 881 to worklist
  Adding insn 110 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 897 to worklist
processing block 9 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 896 to worklist
  Adding insn 64 to worklist
  Adding insn 895 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
processing block 8 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 58 to worklist
processing block 7 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 54 to worklist
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 5 to worklist
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 3 to worklist
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
  Adding insn 4 to worklist
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
  Adding insn 39 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 884 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


decodeFrame

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 7[a7] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13] 14[a14] 15[a15]
;;  ref usage 	r0={22d,2u} r1={2d,144u,1e} r2={34d,66u} r3={88d,108u,3e} r4={68d,83u,3e} r5={38d,51u,2e} r6={13d,22u,1e} r7={4d,8u,1e} r8={44d,32u,2e} r9={27d,7u,2e} r10={50d,54u,1e} r11={33d,13u} r12={30d,9u} r13={26d,5u} r14={25d,4u} r15={23d,3u} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={21d} r25={21d} r26={21d} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} 
;;    total ref usage 1532{905d,611u,16e} in 517{496 regular + 21 call} insns.
(note 1 0 21 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
(note 21 1 923 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 923 21 924 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 64 [0x40])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1035 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -64 [0xffffffffffffffc0])))
        (nil)))
(note 924 923 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 924 23 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 23 2 24 2 (var_location:SI d (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 332 [0x14c])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1036 -1
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 5 a5 [223])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 26 2 (set:SI (reg/f:SI 5 a5 [224])
        (plus:SI (reg/f:SI 5 a5 [223])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 26 25 27 2 (set (reg/v:SI 2 a2 [orig:54 hdr ] [54])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 5 a5 [224])
                    (const_int 76 [0x4c])) [0 MEM[(u1_t *)&LMIC + 332B]+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 34 {zero_extendqisi2}
     (nil))
(debug_insn 27 26 29 2 (var_location:QI hdr (subreg:QI (reg/v:SI 2 a2 [orig:54 hdr ] [54]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1037 -1
     (nil))
(note 29 27 884 2 NOTE_INSN_DELETED)
(insn 884 29 30 2 (set (reg:QI 3 a3 [225])
        (const_int -32 [0xffffffffffffffe0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1038 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -32 [0xffffffffffffffe0])
        (nil)))
(insn 30 884 31 2 (set (reg/v:SI 3 a3 [orig:55 ftype ] [55])
        (and:SI (reg/v:SI 2 a2 [orig:54 hdr ] [54])
            (reg:SI 3 a3 [225]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1038 30 {andsi3}
     (nil))
(debug_insn 31 30 34 2 (var_location:QI ftype (subreg:QI (reg/v:SI 3 a3 [orig:55 ftype ] [55]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1038 -1
     (nil))
(insn 34 31 36 2 (set (reg/v:SI 4 a4 [orig:57 dlen ] [57])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [224])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1039 34 {zero_extendqisi2}
     (nil))
(debug_insn 36 34 39 2 (var_location:SI dlen (reg/v:SI 4 a4 [orig:57 dlen ] [57])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1039 -1
     (nil))
(insn 39 36 40 2 (set (reg:SI 5 a5 [orig:58 D.6293 ] [58])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [224])
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 34 {zero_extendqisi2}
     (nil))
(note 40 39 42 2 NOTE_INSN_DELETED)
(note 42 40 43 2 NOTE_INSN_DELETED)
(jump_insn 43 42 44 2 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 5 a5 [orig:58 D.6293 ] [58])
                    (const_int 1 [0x1])
                    (const_int 0 [0]))
                (const_int 0 [0]))
            (label_ref:SI 782)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 782)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	
(note 44 43 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 45 44 46 3 NOTE_INSN_DELETED)
(note 46 45 48 3 NOTE_INSN_DELETED)
(note 48 46 49 3 NOTE_INSN_DELETED)
(jump_insn 49 48 50 3 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 5 a5 [orig:58 D.6293 ] [58])
                    (const_int 1 [0x1])
                    (const_int 1 [0x1]))
                (const_int 0 [0]))
            (label_ref:SI 786)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:58 D.6293 ] [58])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 786)
;;  succ:       4 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

;; basic block 4, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(note 50 49 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 50 892 4 (set (reg:SI 5 a5)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC152") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC151") [flags 0x2]  <var_decl 0x1019721b0 *.LC151>)
        (nil)))
(insn 892 5 812 4 (set (mem/c:SI (reg/f:SI 1 sp) [0 %sfp+0 S4 A32])
        (reg:SI 5 a5)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5)
        (nil)))
(jump_insn 812 892 813 4 (set (pc)
        (label_ref 51)) 78 {jump}
     (nil)
 -> 51)
;;  succ:       7 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

(barrier 813 812 782)
;; basic block 5, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6]
(code_label 782 813 781 5 250 "" [1 uses])
(note 781 782 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 781 893 5 (set (reg:SI 6 a6)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC150") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC149") [flags 0x2]  <var_decl 0x101972120 *.LC149>)
        (nil)))
(insn 893 4 814 5 (set (mem/c:SI (reg/f:SI 1 sp) [0 %sfp+0 S4 A32])
        (reg:SI 6 a6)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (nil))
(jump_insn 814 893 815 5 (set (pc)
        (label_ref 51)) 78 {jump}
     (nil)
 -> 51)
;;  succ:       7 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

(barrier 815 814 786)
;; basic block 6, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 786 815 785 6 251 "" [1 uses])
(note 785 786 3 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 3 785 894 6 (set (reg:SI 5 a5)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC148") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC147") [flags 0x2]  <var_decl 0x101972090 *.LC147>)
        (nil)))
(insn 894 3 51 6 (set (mem/c:SI (reg/f:SI 1 sp) [0 %sfp+0 S4 A32])
        (reg:SI 5 a5)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5)
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              4 [100.0%] 
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 5 [a5]
(code_label 51 894 52 7 208 "" [2 uses])
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 7 (var_location:SI window (mem/c:SI (reg/f:SI 1 sp) [0 %sfp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1040 -1
     (nil))
(insn 54 53 55 7 (set (reg:SI 5 a5 [238])
        (const_int 11 [0xb])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1041 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 11 [0xb])
        (nil)))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (ge (reg:SI 5 a5 [238])
                (reg/v:SI 4 a4 [orig:57 dlen ] [57]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1041 56 {*btrue}
     (int_list:REG_BR_PROB 2071 (nil))
 -> 77)
;;  succ:       10 [20.7%] 
;;              8 [79.3%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 8, loop depth 0, count 0, freq 7929, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [79.3%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 57 56 58 8 NOTE_INSN_DELETED)
(insn 58 57 59 8 (set (reg:SI 2 a2 [orig:50 D.6290 ] [50])
        (and:SI (reg/v:SI 2 a2 [orig:54 hdr ] [54])
            (const_int 3 [0x3]))) 30 {andsi3}
     (nil))
(jump_insn 59 58 60 8 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:50 D.6290 ] [50])
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1041 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 77)
;;  succ:       10 [39.0%] 
;;              9 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 9, loop depth 0, count 0, freq 4837, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [61.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 5 [a5] 6 [a6] 7 [a7] 8 [a8]
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 9 (set (reg:SI 7 a7 [242])
        (plus:SI (reg/v:SI 3 a3 [orig:55 ftype ] [55])
            (const_int -96 [0xffffffffffffffa0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 1 {addsi3}
     (nil))
(insn 62 61 63 9 (set (reg:SI 8 a8 [243])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 63 62 895 9 (set (reg:SI 5 a5 [244])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 895 63 64 9 (set (reg:SI 6 a6)
        (reg:SI 5 a5 [244])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (nil))
(insn 64 895 896 9 (set (reg:SI 6 a6)
        (if_then_else:SI (ne (reg:SI 7 a7 [242])
                (const_int 0 [0]))
            (reg:SI 8 a8 [243])
            (reg:SI 6 a6))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 7 a7 [242])
        (expr_list:REG_EQUAL (ne:SI (reg:SI 7 a7 [242])
                (const_int 0 [0]))
            (nil))))
(insn 896 64 66 9 (set (reg:SI 7 a7 [241])
        (reg:SI 6 a6)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6)
        (nil)))
(note 66 896 67 9 NOTE_INSN_DELETED)
(insn 67 66 68 9 (set (reg:SI 6 a6 [247])
        (const_int -160 [0xffffffffffffff60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -160 [0xffffffffffffff60])
        (nil)))
(insn 68 67 71 9 (set (reg:SI 6 a6 [248])
        (plus:SI (reg/v:SI 3 a3 [orig:55 ftype ] [55])
            (reg:SI 6 a6 [247]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 1 {addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/v:SI 3 a3 [orig:55 ftype ] [55])
            (const_int -160 [0xffffffffffffff60]))
        (nil)))
(insn 71 68 73 9 (set (reg:SI 5 a5 [246])
        (if_then_else:SI (ne (reg:SI 6 a6 [248])
                (const_int 0 [0]))
            (reg:SI 8 a8 [243])
            (reg:SI 5 a5 [244]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1043 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 8 a8 [243])
        (expr_list:REG_EQUAL (ne:SI (reg:SI 6 a6 [248])
                (const_int 0 [0]))
            (nil))))
(note 73 71 74 9 NOTE_INSN_DELETED)
(note 74 73 75 9 NOTE_INSN_DELETED)
(note 75 74 76 9 NOTE_INSN_DELETED)
(jump_insn 76 75 77 9 (set (pc)
        (if_then_else (eq (and:SI (reg:SI 5 a5 [246])
                    (reg:SI 7 a7 [241]))
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1042 62 {*masktrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 92)
;;  succ:       10 [39.0%]  (FALLTHRU)
;;              11 [61.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 10, loop depth 0, count 0, freq 9781, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [20.7%] 
;;              8 [39.0%] 
;;              9 [39.0%]  (FALLTHRU)
;;              11 [62.2%] 
;;              12 [39.0%] 
;;              16 [39.0%] 
;;              18 [39.0%] 
;;              19 [62.2%] 
;;              20 [39.0%] 
;;              21 [62.2%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 77 76 78 10 209 ("norx") [9 uses])
(note 78 77 79 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(call_insn 79 78 80 10 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 82 {call_value_internal}
     (nil)
    (nil))
(note 80 79 81 10 NOTE_INSN_DELETED)
(note 81 80 82 10 NOTE_INSN_DELETED)
(insn 82 81 83 10 (set (reg:SI 12 a12)
        (mem/c:SI (reg/f:SI 1 sp) [0 %sfp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (nil))
(insn 83 82 84 10 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 84 83 85 10 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC157") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC156") [flags 0x2]  <var_decl 0x101972240 *.LC156>)
        (nil)))
(call_insn 85 84 88 10 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1051 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 88 85 883 10 (set (reg:QI 3 a3 [255])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 883 88 882 10 (set (reg/f:SI 2 a2 [253])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 882 883 89 10 (set:SI (reg/f:SI 2 a2 [254])
        (plus:SI (reg/f:SI 2 a2 [253])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 89 882 19 10 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [254])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 3 a3 [255])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1053 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [254])
        (nil)))
(insn 19 89 925 10 (set (reg:SI 2 a2 [orig:48 D.6289 ] [48])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1054 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 925 19 926 10 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 926 925 817 10 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1054 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 817 926 92)
;; basic block 11, loop depth 0, count 0, freq 2950, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [61.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 92 817 93 11 210 "" [1 uses])
(note 93 92 94 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 94 93 897 11 NOTE_INSN_DELETED)
(insn 897 94 95 11 (set (reg:SI 8 a8)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 44 {movsi_internal}
     (nil))
(insn 95 897 96 11 (set:SI (reg/f:SI 5 a5 [257])
        (plus:SI (reg:SI 8 a8)
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8)
        (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 96 95 97 11 (set (reg:SI 5 a5 [orig:65 D.6293 ] [65])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 5 a5 [257])
                    (const_int 81 [0x51])) [0 MEM[(u1_t *)&LMIC + 337B]+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 34 {zero_extendqisi2}
     (nil))
(debug_insn 97 96 98 11 (var_location:SI fct (zero_extend:SI (subreg:QI (reg:SI 5 a5 [orig:65 D.6293 ] [65]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1058 -1
     (nil))
(note 98 97 99 11 NOTE_INSN_DELETED)
(insn 99 98 100 11 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC158") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(call_insn/i 100 99 101 11 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 101 100 102 11 (set (reg/v:SI 6 a6 [orig:66 addr ] [66])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 102 101 103 11 (var_location:SI addr (reg/v:SI 6 a6 [orig:66 addr ] [66])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1059 -1
     (nil))
(note 103 102 104 11 NOTE_INSN_DELETED)
(insn 104 103 105 11 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC159") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 338 [0x152])))
        (nil)))
(call_insn/i 105 104 108 11 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(debug_insn 108 105 109 11 (var_location:SI seqno (zero_extend:SI (subreg:HI (reg:SI 10 a10 [orig:68 D.6296 ] [68]) 0))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1060 -1
     (nil))
(note 109 108 110 11 NOTE_INSN_DELETED)
(insn 110 109 111 11 (set (reg/v:SI 7 a7 [orig:69 olen ] [69])
        (and:SI (reg:SI 5 a5 [orig:65 D.6293 ] [65])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1061 30 {andsi3}
     (nil))
(debug_insn 111 110 113 11 (var_location:SI olen (reg/v:SI 7 a7 [orig:69 olen ] [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1061 -1
     (nil))
(note 113 111 881 11 NOTE_INSN_DELETED)
(insn 881 113 114 11 (set (reg:QI 8 a8 [262])
        (const_int 32 [0x20])) 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 114 881 898 11 (set (reg:SI 8 a8)
        (and:SI (reg:SI 5 a5 [orig:65 D.6293 ] [65])
            (reg:SI 8 a8 [262]))) 30 {andsi3}
     (nil))
(insn 898 114 116 11 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 4 [0x4])) [0 %sfp+4 S4 A32])
        (reg:SI 8 a8)) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8)
        (nil)))
(insn 116 898 880 11 (set (reg:SI 9 a9 [267])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 880 116 899 11 (set (reg:SI 8 a8 [266])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 899 880 117 11 (set (reg:SI 11 a11)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 4 [0x4])) [0 %sfp+4 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 44 {movsi_internal}
     (nil))
(insn 117 899 119 11 (set (reg:SI 8 a8 [265])
        (if_then_else:SI (ne (reg:SI 11 a11)
                (const_int 0 [0]))
            (reg:SI 8 a8 [266])
            (reg:SI 9 a9 [267]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 9 a9 [267])
            (expr_list:REG_EQUAL (ne:SI (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                            (const_int 4 [0x4])) [0 %sfp+4 S4 A32])
                    (const_int 0 [0]))
                (nil)))))
(insn 119 117 900 11 (set (reg:SI 8 a8)
        (zero_extend:SI (reg:QI 8 a8 [265]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 34 {zero_extendqisi2}
     (nil))
(insn 900 119 121 11 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 16 [0x10])) [0 %sfp+16 S4 A32])
        (reg:SI 8 a8)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8)
        (nil)))
(debug_insn 121 900 122 11 (var_location:SI ackup (mem/c:SI (plus:SI (reg/f:SI 1 sp)
            (const_int 16 [0x10])) [0 %sfp+16 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1062 -1
     (nil))
(insn 122 121 901 11 (set (reg:SI 8 a8)
        (plus:SI (reg/v:SI 7 a7 [orig:69 olen ] [69])
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1063 1 {addsi3}
     (nil))
(insn 901 122 123 11 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 8 [0x8])) [0 %sfp+8 S4 A32])
        (reg:SI 8 a8)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1063 44 {movsi_internal}
     (nil))
(debug_insn 123 901 124 11 (var_location:SI poff (mem/c:SI (plus:SI (reg/f:SI 1 sp)
            (const_int 8 [0x8])) [0 %sfp+8 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1063 -1
     (nil))
(insn 124 123 902 11 (set (reg:SI 4 a4)
        (plus:SI (reg/v:SI 4 a4 [orig:57 dlen ] [57])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1064 1 {addsi3}
     (nil))
(insn 902 124 125 11 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 12 [0xc])) [0 %sfp+12 S4 A32])
        (reg:SI 4 a4)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1064 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4)
        (nil)))
(debug_insn 125 902 903 11 (var_location:SI pend (mem/c:SI (plus:SI (reg/f:SI 1 sp)
            (const_int 12 [0xc])) [0 %sfp+12 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1064 -1
     (nil))
(insn 903 125 127 11 (set (reg:SI 4 a4)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1066 44 {movsi_internal}
     (nil))
(insn 127 903 128 11 (set (reg:SI 11 a11 [orig:74 D.6297 ] [74])
        (mem/j/c:SI (plus:SI (reg:SI 4 a4)
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1066 44 {movsi_internal}
     (nil))
(jump_insn 128 127 129 11 (set (pc)
        (if_then_else (ne (reg/v:SI 6 a6 [orig:66 addr ] [66])
                (reg:SI 11 a11 [orig:74 D.6297 ] [74]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1066 56 {*btrue}
     (int_list:REG_BR_PROB 6218 (nil))
 -> 77)
;;  succ:       10 [62.2%] 
;;              12 [37.8%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]

;; basic block 12, loop depth 0, count 0, freq 1116, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [37.8%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 6 [a6]
(note 129 128 904 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 904 129 130 12 (set (reg:SI 6 a6)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 12 [0xc])) [0 %sfp+12 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1073 44 {movsi_internal}
     (nil))
(jump_insn 130 904 131 12 (set (pc)
        (if_then_else (lt (reg:SI 6 a6)
                (reg:SI 8 a8))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1073 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 77)
;;  succ:       10 [39.0%] 
;;              13 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]

;; basic block 13, loop depth 0, count 0, freq 681, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [61.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 6 [a6] 8 [a8]
;; lr  def 	
(note 131 130 132 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 13 (var_location:SI port (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1080 -1
     (nil))
(debug_insn 133 132 134 13 (var_location:SI replayConf (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1081 -1
     (nil))
(jump_insn 134 133 135 13 (set (pc)
        (if_then_else (ge (reg:SI 8 a8)
                (reg:SI 6 a6))
            (label_ref:SI 790)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1083 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 6 a6)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 790)
;;  succ:       14 [50.0%]  (FALLTHRU)
;;              15 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 8 [a8] 10 [a10] 11 [a11]

;; basic block 14, loop depth 0, count 0, freq 340, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 8 [a8] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 7 [a7] 8 [a8]
;; lr  def 	 4 [a4]
(note 135 134 136 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 136 135 137 14 NOTE_INSN_DELETED)
(debug_insn 137 136 138 14 (var_location:SI poff (plus:SI (reg/v:SI 7 a7 [orig:69 olen ] [69])
        (const_int 9 [0x9]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 -1
     (nil))
(insn 138 137 139 14 (set (reg/f:SI 4 a4 [269])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC160") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 139 138 140 14 (set (reg/f:SI 4 a4 [270])
        (plus:SI (reg/f:SI 4 a4 [269])
            (reg:SI 8 a8))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8)
        (nil)))
(insn 140 139 905 14 (set (reg:SI 4 a4)
        (zero_extend:SI (mem:QI (reg/f:SI 4 a4 [270]) [0 *_61+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 34 {zero_extendqisi2}
     (nil))
(insn 905 140 142 14 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 20 [0x14])) [0 %sfp+20 S4 A32])
        (reg:SI 4 a4)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4)
        (nil)))
(debug_insn 142 905 7 14 (var_location:SI port (mem/c:SI (plus:SI (reg/f:SI 1 sp)
            (const_int 20 [0x14])) [0 %sfp+20 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 -1
     (nil))
(insn 7 142 906 14 (set (reg:SI 4 a4)
        (plus:SI (reg/v:SI 7 a7 [orig:69 olen ] [69])
            (const_int 9 [0x9]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 1 {addsi3}
     (nil))
(insn 906 7 818 14 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 8 [0x8])) [0 %sfp+8 S4 A32])
        (reg:SI 4 a4)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1084 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4)
        (nil)))
(jump_insn 818 906 819 14 (set (pc)
        (label_ref 143)) 78 {jump}
     (nil)
 -> 143)
;;  succ:       16 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]

(barrier 819 818 790)
;; basic block 15, loop depth 0, count 0, freq 341, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [50.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6]
(code_label 790 819 789 15 252 "" [1 uses])
(note 789 790 6 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 6 789 907 15 (set (reg:SI 6 a6)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1080 44 {movsi_internal}
     (nil))
(insn 907 6 143 15 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 20 [0x14])) [0 %sfp+20 S4 A32])
        (reg:SI 6 a6)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1080 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6)
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]

;; basic block 16, loop depth 0, count 0, freq 681, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 7 [a7] 10 [a10] 11 [a11]
;; lr  use 	 1 [sp] 10 [a10] 11 [a11]
;; lr  def 	 0 [a0] 4 [a4] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 143 907 144 16 212 "" [1 uses])
(note 144 143 145 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 16 (var_location:SI port (mem/c:SI (plus:SI (reg/f:SI 1 sp)
            (const_int 20 [0x14])) [0 %sfp+20 S4 A32])) -1
     (nil))
(debug_insn 146 145 147 16 (var_location:SI poff (mem/c:SI (plus:SI (reg/f:SI 1 sp)
            (const_int 8 [0x8])) [0 %sfp+8 S4 A32])) -1
     (nil))
(insn 147 146 148 16 (set (reg/f:SI 4 a4 [271])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 148 147 150 16 (set (reg:SI 6 a6 [orig:79 D.6297 ] [79])
        (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [271])
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 44 {movsi_internal}
     (nil))
(insn 150 148 151 16 (set (reg:SI 10 a10 [273])
        (minus:SI (reg:SI 10 a10 [orig:68 D.6296 ] [68])
            (reg:SI 6 a6 [orig:79 D.6297 ] [79]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 4 {subsi3}
     (nil))
(insn 151 150 153 16 (set (reg:SI 10 a10 [orig:81 D.6296 ] [81])
        (zero_extend:SI (reg:HI 10 a10 [273]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 33 {zero_extendhisi2}
     (nil))
(insn 153 151 154 16 (set (reg/v:SI 6 a6 [orig:83 seqno ] [83])
        (plus:SI (reg:SI 6 a6 [orig:79 D.6297 ] [79])
            (reg:SI 10 a10 [orig:81 D.6296 ] [81]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:81 D.6296 ] [81])
        (nil)))
(debug_insn 154 153 155 16 (var_location:SI seqno (reg/v:SI 6 a6 [orig:83 seqno ] [83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1086 -1
     (nil))
(note 155 154 156 16 NOTE_INSN_DELETED)
(note 156 155 157 16 NOTE_INSN_DELETED)
(insn 157 156 158 16 (set (reg:SI 15 a15)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 12 [0xc])) [0 %sfp+12 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (nil))
(insn 158 157 159 16 (set (reg:SI 14 a14)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC160") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 159 158 160 16 (set (reg:SI 13 a13)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (nil))
(insn 160 159 162 16 (set (reg:SI 12 a12)
        (reg/v:SI 6 a6 [orig:83 seqno ] [83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (nil))
(insn 162 160 163 16 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC153") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(call_insn 163 162 164 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("aes_verifyMic") [flags 0x3]  <function_decl 0x100b50d80 aes_verifyMic>) [0 aes_verifyMic S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
(note 164 163 165 16 NOTE_INSN_DELETED)
(jump_insn 165 164 166 16 (set (pc)
        (if_then_else (eq (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1088 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 77)
;;  succ:       10 [39.0%] 
;;              17 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 17, loop depth 0, count 0, freq 415, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [61.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 6 [a6]
;; lr  def 	 4 [a4]
(note 166 165 167 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 168 17 (set (reg/f:SI 4 a4 [276])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1096 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 168 167 169 17 (set (reg:SI 4 a4 [orig:85 D.6297 ] [85])
        (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [276])
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1096 44 {movsi_internal}
     (nil))
(jump_insn 169 168 170 17 (set (pc)
        (if_then_else (geu (reg/v:SI 6 a6 [orig:83 seqno ] [83])
                (reg:SI 4 a4 [orig:85 D.6297 ] [85]))
            (label_ref 189)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1096 58 {*ubtrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 189)
;;  succ:       18 [50.0%]  (FALLTHRU)
;;              23 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 18, loop depth 0, count 0, freq 208, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4] 6 [a6]
;; lr  def 	
(note 170 169 173 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 173 170 174 18 (set (pc)
        (if_then_else (lt (reg:SI 4 a4 [orig:85 D.6297 ] [85])
                (reg/v:SI 6 a6 [orig:83 seqno ] [83]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1097 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 77)
;;  succ:       10 [39.0%] 
;;              19 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 19, loop depth 0, count 0, freq 127, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [61.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4] 6 [a6]
;; lr  def 	 4 [a4]
(note 174 173 175 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 176 19 (set (reg:SI 4 a4 [orig:88 D.6297 ] [88])
        (plus:SI (reg:SI 4 a4 [orig:85 D.6297 ] [85])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 1 {addsi3}
     (nil))
(jump_insn 176 175 177 19 (set (pc)
        (if_then_else (ne (reg/v:SI 6 a6 [orig:83 seqno ] [83])
                (reg:SI 4 a4 [orig:88 D.6297 ] [88]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 56 {*btrue}
     (int_list:REG_BR_PROB 6218 (nil))
 -> 77)
;;  succ:       10 [62.2%] 
;;              20 [37.8%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 20, loop depth 0, count 0, freq 48, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [37.8%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
(note 177 176 178 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 178 177 179 20 (set (reg/f:SI 4 a4 [277])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 179 178 180 20 (set:SI (reg/f:SI 4 a4 [278])
        (plus:SI (reg/f:SI 4 a4 [277])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 180 179 181 20 (set (reg:SI 4 a4 [orig:89 D.6293 ] [89])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [278])
                    (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 34 {zero_extendqisi2}
     (nil))
(jump_insn 181 180 182 20 (set (pc)
        (if_then_else (eq (reg:SI 4 a4 [orig:89 D.6293 ] [89])
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 77)
;;  succ:       10 [39.0%] 
;;              21 [61.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 21, loop depth 0, count 0, freq 29, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [61.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 4 [a4]
(note 182 181 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 184 182 185 21 (set (reg:SI 4 a4 [280])
        (const_int 160 [0xa0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 160 [0xa0])
        (nil)))
(jump_insn 185 184 188 21 (set (pc)
        (if_then_else (ne (reg/v:SI 3 a3 [orig:55 ftype ] [55])
                (reg:SI 4 a4 [280]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1104 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 3 a3 [orig:55 ftype ] [55])
        (int_list:REG_BR_PROB 6218 (nil)))
 -> 77)
;;  succ:       10 [62.2%] 
;;              22 [37.8%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 22, loop depth 0, count 0, freq 11, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [37.8%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(note 188 185 10 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 10 188 908 22 (set (reg:SI 3 a3)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1113 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 908 10 820 22 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 24 [0x18])) [0 %sfp+24 S4 A32])
        (reg:SI 3 a3)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1113 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3)
        (nil)))
(jump_insn 820 908 821 22 (set (pc)
        (label_ref 203)) 78 {jump}
     (nil)
 -> 203)
;;  succ:       27 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

(barrier 821 820 189)
;; basic block 23, loop depth 0, count 0, freq 208, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3] 6 [a6]
;; lr  def 	 4 [a4] 8 [a8]
(code_label 189 821 190 23 213 "" [1 uses])
(note 190 189 191 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 23 (set (reg:SI 4 a4 [orig:90 D.6297 ] [90])
        (plus:SI (reg/v:SI 6 a6 [orig:83 seqno ] [83])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1122 1 {addsi3}
     (nil))
(insn 192 191 193 23 (set (reg/f:SI 8 a8 [281])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1122 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 193 192 195 23 (set (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [281])
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])
        (reg:SI 4 a4 [orig:90 D.6297 ] [90])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1122 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [281])
        (expr_list:REG_DEAD (reg:SI 4 a4 [orig:90 D.6297 ] [90])
            (nil))))
(insn 195 193 196 23 (set (reg:SI 4 a4 [283])
        (const_int 160 [0xa0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 160 [0xa0])
        (nil)))
(jump_insn 196 195 197 23 (set (pc)
        (if_then_else (ne (reg/v:SI 3 a3 [orig:55 ftype ] [55])
                (reg:SI 4 a4 [283]))
            (label_ref:SI 794)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 4 a4 [283])
        (expr_list:REG_DEAD (reg/v:SI 3 a3 [orig:55 ftype ] [55])
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 794)
;;  succ:       24 [28.0%]  (FALLTHRU)
;;              25 [72.0%] 
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

;; basic block 24, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [28.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
(note 197 196 8 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 8 197 822 24 (set (reg:SI 4 a4 [orig:49 D.6290 ] [49])
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 32 [0x20])
        (nil)))
(jump_insn 822 8 823 24 (set (pc)
        (label_ref 198)) 78 {jump}
     (nil)
 -> 198)
;;  succ:       26 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 823 822 794)
;; basic block 25, loop depth 0, count 0, freq 150, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [72.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 4 [a4]
(code_label 794 823 793 25 253 "" [1 uses])
(note 793 794 9 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 9 793 198 25 (set (reg:SI 4 a4 [orig:49 D.6290 ] [49])
        (reg:SI 2 a2 [orig:50 D.6290 ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (nil))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 26, loop depth 0, count 0, freq 208, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;;              24 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 3 [a3] 4 [a4]
(code_label 198 9 199 26 215 "" [1 uses])
(note 199 198 200 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 200 199 201 26 (set (reg/f:SI 3 a3 [284])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 201 200 202 26 (set:SI (reg/f:SI 3 a3 [285])
        (plus:SI (reg/f:SI 3 a3 [284])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 202 201 11 26 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [285])
                (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32])
        (reg:QI 4 a4 [orig:49 D.6290 ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1125 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [orig:49 D.6290 ] [49])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [285])
            (nil))))
(insn 11 202 909 26 (set (reg:SI 4 a4)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1081 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 909 11 203 26 (set (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 24 [0x18])) [0 %sfp+24 S4 A32])
        (reg:SI 4 a4)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1081 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4)
        (nil)))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

;; basic block 27, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [100.0%]  (FALLTHRU)
;;              22 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(code_label 203 909 204 27 214 "" [1 uses])
(note 204 203 205 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 27 (var_location:SI replayConf (mem/c:SI (plus:SI (reg/f:SI 1 sp)
            (const_int 24 [0x18])) [0 %sfp+24 S4 A32])) -1
     (nil))
(insn 206 205 207 27 (set (reg/f:SI 3 a3 [286])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 207 206 208 27 (set:SI (reg/f:SI 3 a3 [287])
        (plus:SI (reg/f:SI 3 a3 [286])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 208 207 209 27 (set (reg:SI 3 a3 [orig:91 D.6293 ] [91])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [287])
                    (const_int 36 [0x24])) [0 LMIC.dnConf+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 34 {zero_extendqisi2}
     (nil))
(jump_insn 209 208 210 27 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [orig:91 D.6293 ] [91])
                (const_int 0 [0]))
            (label_ref 216)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:91 D.6293 ] [91])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 216)
;;  succ:       29 [50.0%] 
;;              28 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

;; basic block 28, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       27 [50.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	
(note 210 209 211 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 211 210 212 28 NOTE_INSN_DELETED)
(note 212 211 214 28 NOTE_INSN_DELETED)
(note 214 212 215 28 NOTE_INSN_DELETED)
(jump_insn 215 214 216 28 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 5 a5 [orig:65 D.6293 ] [65])
                    (const_int 1 [0x1])
                    (const_int 4 [0x4]))
                (const_int 0 [0]))
            (label_ref 224)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1128 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:65 D.6293 ] [65])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 224)
;;  succ:       29 [50.0%]  (FALLTHRU)
;;              30 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 29, loop depth 0, count 0, freq 164, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       27 [50.0%] 
;;              28 [50.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4] 5 [a5]
(code_label 216 215 217 29 216 "" [1 uses])
(note 217 216 218 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 218 217 221 29 (set (reg/f:SI 4 a4 [292])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 221 218 879 29 (set (reg:SI 5 a5)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 4 a4 [292])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 33 {zero_extendhisi2}
     (nil))
(insn 879 221 222 29 (set (reg:HI 3 a3 [294])
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 222 879 223 29 (set (reg:SI 3 a3 [296])
        (ior:SI (reg:SI 5 a5 [orig:295 LMIC.opmode ] [295])
            (reg:SI 3 a3 [294]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:295 LMIC.opmode ] [295])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 5 a5 [orig:295 LMIC.opmode ] [295]) 0)
                (const_int 16 [0x10]))
            (nil))))
(insn 223 222 224 29 (set (mem/j/c:HI (plus:SI (reg/f:SI 4 a4 [292])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 3 a3 [296])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1129 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [292])
        (expr_list:REG_DEAD (reg:HI 3 a3 [296])
            (nil))))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 30, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [50.0%] 
;;              29 [100.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4]
(code_label 224 223 225 30 217 "" [1 uses])
(note 225 224 226 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 226 225 227 30 (set (reg/f:SI 3 a3 [297])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 227 226 228 30 (set (reg:QI 4 a4 [298])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 228 227 230 30 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [297])
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 4 a4 [298])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 46 {movqi_internal}
     (nil))
(insn 230 228 232 30 (set:SI (reg/f:SI 3 a3 [300])
        (plus:SI (reg/f:SI 3 a3 [297])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 232 230 235 30 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [300])
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 4 a4 [298])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1132 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [298])
        (nil)))
(insn 235 232 237 30 (set (reg:SI 3 a3 [orig:95 D.6301 ] [95])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [300])
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 34 {zero_extendqisi2}
     (nil))
(insn 237 235 238 30 (set (reg:SI 3 a3 [orig:305 D.6301 ] [305])
        (sign_extend:SI (reg:QI 3 a3 [orig:95 D.6301 ] [95]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 36 {extendqisi2_internal}
     (nil))
(insn 238 237 239 30 (set (reg:SI 4 a4 [306])
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -128 [0xffffffffffffff80])
        (nil)))
(jump_insn 239 238 240 30 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:305 D.6301 ] [305])
                (reg:SI 4 a4 [306]))
            (label_ref 245)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1133 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 4 a4 [306])
        (expr_list:REG_DEAD (reg:SI 3 a3 [orig:305 D.6301 ] [305])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 245)
;;  succ:       31 [72.0%]  (FALLTHRU)
;;              32 [28.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 31, loop depth 0, count 0, freq 157, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [72.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4]
(note 240 239 243 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 243 240 878 31 (set (reg:QI 4 a4 [309])
        (const_int -12 [0xfffffffffffffff4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -12 [0xfffffffffffffff4])
        (nil)))
(insn 878 243 877 31 (set (reg/f:SI 3 a3 [307])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 877 878 244 31 (set:SI (reg/f:SI 3 a3 [308])
        (plus:SI (reg/f:SI 3 a3 [307])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 244 877 245 31 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [308])
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 4 a4 [309])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1134 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [309])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [308])
            (nil))))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 32, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [28.0%] 
;;              31 [100.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 245 244 246 32 218 "" [1 uses])
(note 246 245 247 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 32 (set (reg/f:SI 4 a4 [310])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 248 247 249 32 (set (reg:SI 3 a3 [orig:96 D.6301 ] [96])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [310])
                    (const_int 12 [0xc])) [0 LMIC.rssi+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 34 {zero_extendqisi2}
     (nil))
(insn 249 248 250 32 (set (reg:SI 3 a3 [orig:311 D.6300 ] [311])
        (sign_extend:SI (reg:QI 3 a3 [orig:96 D.6301 ] [96]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 36 {extendqisi2_internal}
     (nil))
(insn 250 249 252 32 (set (reg:SI 3 a3 [orig:98 D.6300 ] [98])
        (plus:SI (reg:SI 3 a3 [orig:311 D.6300 ] [311])
            (const_int -64 [0xffffffffffffffc0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 1 {addsi3}
     (nil))
(note 252 250 253 32 NOTE_INSN_DELETED)
(insn 253 252 254 32 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 4 a4 [310])
                    (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [310])
        (nil)))
(call_insn/i 254 253 255 32 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("getSensitivity") [flags 0x3]  <function_decl 0x100b28000 getSensitivity>) [0 getSensitivity S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 255 254 256 32 NOTE_INSN_DELETED)
(insn 256 255 257 32 (set (reg/v:SI 10 a10 [orig:103 m ] [103])
        (minus:SI (reg:SI 3 a3 [orig:98 D.6300 ] [98])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:98 D.6300 ] [98])
        (nil)))
(debug_insn 257 256 258 32 (var_location:SI m (reg/v:SI 10 a10 [orig:103 m ] [103])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1137 -1
     (nil))
(jump_insn 258 257 259 32 (set (pc)
        (if_then_else (lt (reg/v:SI 10 a10 [orig:103 m ] [103])
                (const_int 0 [0]))
            (label_ref 263)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 56 {*btrue}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 263)
;;  succ:       33 [73.0%]  (FALLTHRU)
;;              34 [27.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]

;; basic block 33, loop depth 0, count 0, freq 160, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [73.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2]
(note 259 258 260 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 33 (set (reg:SI 2 a2 [313])
        (const_int 254 [0xfe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 254 [0xfe])
        (nil)))
(insn 261 260 262 33 (set (reg:SI 2 a2 [orig:104 D.6300 ] [104])
        (smin:SI (reg/v:SI 10 a10 [orig:103 m ] [103])
            (reg:SI 2 a2 [313]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 23 {sminsi3}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:103 m ] [103])
        (expr_list:REG_EQUAL (smin:SI (reg/v:SI 10 a10 [orig:103 m ] [103])
                (const_int 254 [0xfe]))
            (nil))))
(insn 262 261 263 33 (set (reg:SI 2 a2 [orig:50 D.6290 ] [50])
        (zero_extend:SI (reg:QI 2 a2 [orig:104 D.6300 ] [104]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 34 {zero_extendqisi2}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 34, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [100.0%]  (FALLTHRU)
;;              32 [27.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 3 [a3]
(code_label 263 262 264 34 219 "" [1 uses])
(note 264 263 265 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 265 264 266 34 (set (reg/f:SI 3 a3 [314])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 266 265 267 34 (set:SI (reg/f:SI 3 a3 [315])
        (plus:SI (reg/f:SI 3 a3 [314])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 267 266 268 34 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [315])
                (const_int 40 [0x28])) [0 LMIC.margin+0 S1 A32])
        (reg:QI 2 a2 [orig:50 D.6290 ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1138 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [315])
        (expr_list:REG_DEAD (reg:QI 2 a2 [orig:50 D.6290 ] [50])
            (nil))))
(debug_insn 268 267 269 34 (var_location:SI opts (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
            (const_int 340 [0x154])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1140 -1
     (nil))
(debug_insn 269 268 14 34 (var_location:SI oidx (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1141 -1
     (nil))
(insn 14 269 824 34 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1141 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 824 14 825 34 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1142 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 825 824 674)
;; basic block 35, loop depth 0, count 0, freq 1381, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       69 [95.5%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 4 [a4] 5 [a5]
(code_label 674 825 272 35 243 "" [1 uses])
(note 272 674 273 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 273 272 274 35 (set (reg:SI 4 a4 [orig:105 D.6298 ] [105])
        (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (nil))
(insn 274 273 275 35 (set (reg/f:SI 3 a3 [316])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 275 274 276 35 (set (reg/f:SI 3 a3 [317])
        (plus:SI (reg/f:SI 3 a3 [316])
            (reg/v:SI 2 a2 [orig:45 oidx ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 1 {addsi3}
     (nil))
(insn 276 275 278 35 (set (reg:SI 3 a3 [orig:107 D.6293 ] [107])
        (zero_extend:SI (mem:QI (reg/f:SI 3 a3 [317]) [0 *_100+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 34 {zero_extendqisi2}
     (nil))
(insn 278 276 279 35 (set (reg:SI 5 a5 [319])
        (const_int 18 [0x12])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 18 [0x12])
        (nil)))
(jump_insn 279 278 807 35 (set (pc)
        (if_then_else (ltu (reg:SI 5 a5 [319])
                (reg:SI 3 a3 [orig:107 D.6293 ] [107]))
            (label_ref 676)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [319])
        (int_list:REG_BR_PROB 555 (nil)))
 -> 676)
;;  succ:       70 [5.5%] 
;;              36 [94.5%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

;; basic block 36, loop depth 0, count 0, freq 1304, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [94.5%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 3 [a3] 5 [a5]
(note 807 279 281 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 281 807 876 36 NOTE_INSN_DELETED)
(insn 876 281 282 36 (set (reg/f:SI 5 a5 [320])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC162") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (insn_list:REG_LABEL_OPERAND 286 (expr_list:REG_EQUIV (label_ref:SI 286)
            (nil))))
(insn 282 876 283 36 (set (reg/f:SI 3 a3 [322])
        (plus:SI (mult:SI (reg:SI 3 a3 [orig:107 D.6293 ] [107])
                (const_int 4 [0x4]))
            (reg/f:SI 5 a5 [320]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 2 {*addx}
     (expr_list:REG_DEAD (reg/f:SI 5 a5 [320])
        (nil)))
(insn 283 282 284 36 (set (reg:SI 3 a3 [323])
        (mem/u/c:SI (reg/f:SI 3 a3 [322]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 44 {movsi_internal}
     (nil))
(jump_insn 284 283 285 36 (parallel [
            (set (pc)
                (reg:SI 3 a3 [323]))
            (use (label_ref 286))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1143 80 {tablejump_internal}
     (expr_list:REG_DEAD (reg:SI 3 a3 [323])
        (nil))
 -> 286)
;;  succ:       70 [5.9%] 
;;              37 [11.8%] 
;;              38 [11.8%] 
;;              53 [11.8%] 
;;              46 [11.8%] 
;;              45 [11.8%] 
;;              56 [11.8%] 
;;              60 [11.8%] 
;;              64 [11.8%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

(barrier 285 284 286)
;; Insn is not within a basic block
(code_label/s 286 285 287 223 "" [3 uses])
;; Insn is not within a basic block
(jump_table_data 287 286 288 (addr_vec:SI [
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 289)
            (label_ref:SI 295)
            (label_ref:SI 473)
            (label_ref:SI 407)
            (label_ref:SI 397)
            (label_ref:SI 506)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 676)
            (label_ref:SI 568)
            (label_ref:SI 593)
        ]))
(barrier 288 287 289)
;; basic block 37, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(code_label 289 288 290 37 222 "" [1 uses])
(note 290 289 291 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 37 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1147 1 {addsi3}
     (nil))
(debug_insn 292 291 826 37 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1147 -1
     (nil))
(jump_insn 826 292 827 37 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1148 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 827 826 295)
;; basic block 38, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 295 827 296 38 224 "" [1 uses])
(note 296 295 297 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 297 296 298 38 (set (reg:SI 3 a3 [orig:324 D.6298 ] [324])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 1 {addsi3}
     (nil))
(insn 298 297 299 38 (set (reg/f:SI 8 a8 [325])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 299 298 300 38 (set (reg/f:SI 3 a3 [orig:109 D.6299 ] [109])
        (plus:SI (reg:SI 3 a3 [orig:324 D.6298 ] [324])
            (reg/f:SI 8 a8 [325]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 1 {addsi3}
     (nil))
(insn 300 299 301 38 (set (reg/v:SI 5 a5 [orig:110 p1 ] [110])
        (zero_extend:SI (mem:QI (reg/f:SI 3 a3 [orig:109 D.6299 ] [109]) [0 *_104+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [orig:109 D.6299 ] [109])
        (nil)))
(debug_insn 301 300 302 38 (var_location:QI p1 (subreg:QI (reg/v:SI 5 a5 [orig:110 p1 ] [110]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1151 -1
     (nil))
(insn 302 301 304 38 (set (reg:SI 10 a10 [orig:111 D.6298 ] [111])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 1 {addsi3}
     (nil))
(note 304 302 305 38 NOTE_INSN_DELETED)
(insn 305 304 306 38 (set (reg:SI 10 a10)
        (plus:SI (reg/f:SI 8 a8 [325])
            (reg:SI 10 a10 [orig:111 D.6298 ] [111]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [325])
        (nil)))
(call_insn/i 306 305 307 38 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 307 306 309 38 NOTE_INSN_DELETED)
(debug_insn 309 307 310 38 (var_location:HI chmap (reg:HI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1152 -1
     (nil))
(insn 310 309 311 38 (set (reg/f:SI 3 a3 [328])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC163") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 344 [0x158])))
        (nil)))
(insn 311 310 312 38 (set (reg/f:SI 4 a4 [329])
        (plus:SI (reg/f:SI 3 a3 [328])
            (reg:SI 2 a2 [orig:105 D.6298 ] [105]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [328])
        (nil)))
(insn 312 311 314 38 (set (reg:SI 8 a8 [orig:116 D.6293 ] [116])
        (zero_extend:SI (mem:QI (reg/f:SI 4 a4 [329]) [0 *_110+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [329])
        (nil)))
(note 314 312 315 38 NOTE_INSN_DELETED)
(note 315 314 316 38 NOTE_INSN_DELETED)
(debug_insn 316 315 317 38 (var_location:QI chpage (subreg:QI (and:SI (reg:SI 8 a8 [orig:116 D.6293 ] [116])
            (const_int -16 [0xfffffffffffffff0])) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1153 -1
     (nil))
(note 317 316 318 38 NOTE_INSN_DELETED)
(insn 318 317 319 38 (set (reg/v:SI 4 a4 [orig:118 uprpt ] [118])
        (and:SI (reg:SI 8 a8 [orig:116 D.6293 ] [116])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1154 30 {andsi3}
     (nil))
(debug_insn 319 318 320 38 (var_location:QI uprpt (subreg:QI (reg/v:SI 4 a4 [orig:118 uprpt ] [118]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1154 -1
     (nil))
(insn 320 319 321 38 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1155 1 {addsi3}
     (nil))
(debug_insn 321 320 324 38 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1155 -1
     (nil))
(insn 324 321 875 38 (set (reg:QI 9 a9 [335])
        (const_int -121 [0xffffffffffffff87])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -121 [0xffffffffffffff87])
        (nil)))
(insn 875 324 874 38 (set (reg/f:SI 3 a3 [333])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 874 875 325 38 (set:SI (reg/f:SI 3 a3 [334])
        (plus:SI (reg/f:SI 3 a3 [333])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 325 874 326 38 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [334])
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (reg:QI 9 a9 [335])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1157 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [335])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [334])
            (nil))))
(insn 326 325 873 38 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 873 326 327 38 (set (reg:QI 10 a10 [330])
        (const_int -16 [0xfffffffffffffff0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -16 [0xfffffffffffffff0])
        (nil)))
(insn 327 873 328 38 (set (reg:SI 10 a10)
        (and:SI (reg:SI 8 a8 [orig:116 D.6293 ] [116])
            (reg:SI 10 a10 [330]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:116 D.6293 ] [116])
        (nil)))
(call_insn 328 327 329 38 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("mapChannels") [flags 0x3]  <function_decl 0x100b7c6c0 mapChannels>) [0 mapChannels S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 329 328 331 38 NOTE_INSN_DELETED)
(jump_insn 331 329 332 38 (set (pc)
        (if_then_else (ne (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref 341)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1159 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 341)
;;  succ:       39 [50.0%]  (FALLTHRU)
;;              40 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 39, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [50.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 8 [a8] 9 [a9]
(note 332 331 333 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 333 332 334 39 (set (reg/f:SI 3 a3 [337])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 334 333 338 39 (set:SI (reg/f:SI 3 a3 [338])
        (plus:SI (reg/f:SI 3 a3 [337])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 338 334 872 39 (set (reg:SI 9 a9)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [338])
                    (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 34 {zero_extendqisi2}
     (nil))
(insn 872 338 339 39 (set (reg:QI 8 a8 [341])
        (const_int -2 [0xfffffffffffffffe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -2 [0xfffffffffffffffe])
        (nil)))
(insn 339 872 340 39 (set (reg:SI 8 a8 [343])
        (and:SI (reg:SI 9 a9 [orig:342 LMIC.ladrAns ] [342])
            (reg:SI 8 a8 [341]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:342 LMIC.ladrAns ] [342])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 9 a9 [orig:342 LMIC.ladrAns ] [342]) 0)
                (const_int -2 [0xfffffffffffffffe]))
            (nil))))
(insn 340 339 341 39 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [338])
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (reg:QI 8 a8 [343])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1160 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [343])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [338])
            (nil))))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 40, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [50.0%] 
;;              39 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 3 [a3] 8 [a8] 11 [a11]
(code_label 341 340 342 40 232 "" [1 uses])
(note 342 341 343 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 343 342 344 40 NOTE_INSN_DELETED)
(insn 344 343 345 40 (set (reg:SI 11 a11 [orig:180 D.6300 ] [180])
        (lshiftrt:SI (reg/v:SI 5 a5 [orig:110 p1 ] [110])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1161 53 {lshrsi3}
     (nil))
(debug_insn 345 344 346 40 (var_location:QI dr (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1161 -1
     (nil))
(debug_insn 346 345 348 40 (var_location:QI dr (clobber (const_int 0 [0]))) -1
     (nil))
(insn 348 346 350 40 (set (reg:SI 8 a8 [orig:158 D.6300 ] [158])
        (plus:SI (reg:SI 11 a11 [orig:180 D.6300 ] [180])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (nil))
(debug_insn 350 348 351 40 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(debug_insn 351 350 352 40 (var_location:SI index (reg:SI 8 a8 [orig:158 D.6300 ] [158])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(insn 352 351 353 40 (set (reg/f:SI 3 a3 [345])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC164") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 353 352 354 40 (set (reg/f:SI 3 a3 [orig:139 D.6303 ] [139])
        (plus:SI (reg:SI 8 a8 [orig:158 D.6300 ] [158])
            (reg/f:SI 3 a3 [345]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:158 D.6300 ] [158])
        (nil)))
(insn 354 353 355 40 (set (reg:SI 8 a8 [orig:131 D.6290 ] [131])
        (zero_extend:SI (mem:QI (reg/f:SI 3 a3 [orig:139 D.6303 ] [139]) [0 *_144+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [orig:139 D.6303 ] [139])
        (nil)))
(insn 355 354 356 40 (set (reg:SI 3 a3 [346])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1162 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 356 355 357 40 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:131 D.6290 ] [131])
                (reg:SI 3 a3 [346]))
            (label_ref 366)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1162 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:131 D.6290 ] [131])
        (expr_list:REG_DEAD (reg:SI 3 a3 [346])
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 366)
;;  succ:       41 [28.0%]  (FALLTHRU)
;;              42 [72.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]

;; basic block 41, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [28.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 8 [a8] 9 [a9]
(note 357 356 358 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 358 357 359 41 (set (reg/f:SI 3 a3 [347])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 359 358 363 41 (set:SI (reg/f:SI 3 a3 [348])
        (plus:SI (reg/f:SI 3 a3 [347])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 363 359 871 41 (set (reg:SI 9 a9)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [348])
                    (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 34 {zero_extendqisi2}
     (nil))
(insn 871 363 364 41 (set (reg:QI 8 a8 [351])
        (const_int -3 [0xfffffffffffffffd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -3 [0xfffffffffffffffd])
        (nil)))
(insn 364 871 365 41 (set (reg:SI 8 a8 [353])
        (and:SI (reg:SI 9 a9 [orig:352 LMIC.ladrAns ] [352])
            (reg:SI 8 a8 [351]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:352 LMIC.ladrAns ] [352])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 9 a9 [orig:352 LMIC.ladrAns ] [352]) 0)
                (const_int -3 [0xfffffffffffffffd]))
            (nil))))
(insn 365 364 366 41 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [348])
                (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8])
        (reg:QI 8 a8 [353])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1163 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [353])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [348])
            (nil))))
;;  succ:       42 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]

;; basic block 42, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [72.0%] 
;;              41 [100.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(code_label 366 365 367 42 233 "" [1 uses])
(note 367 366 368 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 368 367 369 42 (set (reg/f:SI 3 a3 [354])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 369 368 370 42 (set:SI (reg/f:SI 3 a3 [355])
        (plus:SI (reg/f:SI 3 a3 [354])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 370 369 371 42 (set (reg:SI 3 a3 [orig:128 D.6293 ] [128])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [355])
                    (const_int 41 [0x29])) [0 LMIC.ladrAns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 34 {zero_extendqisi2}
     (nil))
(note 371 370 372 42 NOTE_INSN_DELETED)
(insn 372 371 373 42 (set (reg:SI 3 a3 [357])
        (and:SI (reg:SI 3 a3 [orig:128 D.6293 ] [128])
            (const_int 127 [0x7f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 30 {andsi3}
     (nil))
(jump_insn 373 372 374 42 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [357])
                (const_int 7 [0x7]))
            (label_ref 389)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1169 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [357])
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 389)
;;  succ:       43 [13.7%]  (FALLTHRU)
;;              44 [86.3%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]

;; basic block 43, loop depth 0, count 0, freq 21, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [13.7%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 11 [a11]
;; lr  use 	 1 [sp] 4 [a4] 5 [a5] 11 [a11]
;; lr  def 	 0 [a0] 3 [a3] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 374 373 375 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 375 374 376 43 (set (reg/f:SI 3 a3 [358])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1171 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 376 375 377 43 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [358])
                (const_int 174 [0xae])) [0 LMIC.upRepeat+0 S1 A16])
        (reg:QI 4 a4 [orig:118 uprpt ] [118])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1171 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [orig:118 uprpt ] [118])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [358])
            (nil))))
(note 377 376 378 43 NOTE_INSN_DELETED)
(insn 378 377 379 43 (set (reg:SI 5 a5 [orig:130 D.6297 ] [130])
        (and:SI (reg/v:SI 5 a5 [orig:110 p1 ] [110])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 30 {andsi3}
     (nil))
(debug_insn 379 378 380 43 (var_location:SI table (symbol_ref:SI ("constant_table_TXPOWLEVELS") [flags 0x2]  <var_decl 0x140ed9e10 constant_table_TXPOWLEVELS>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 -1
     (nil))
(debug_insn 380 379 381 43 (var_location:SI index (reg:SI 5 a5 [orig:130 D.6297 ] [130])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 -1
     (nil))
(insn 381 380 382 43 (set (reg/f:SI 3 a3 [360])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC165") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:253 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table_TXPOWLEVELS") [flags 0x2]  <var_decl 0x140ed9e10 constant_table_TXPOWLEVELS>)
        (nil)))
(insn 382 381 383 43 (set (reg/f:SI 5 a5 [orig:101 D.6302 ] [101])
        (plus:SI (reg:SI 5 a5 [orig:130 D.6297 ] [130])
            (reg/f:SI 3 a3 [360]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:253 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [360])
        (nil)))
(insn 383 382 384 43 (set (reg:SI 12 a12 [orig:67 D.6295 ] [67])
        (zero_extend:SI (mem:QI (reg/f:SI 5 a5 [orig:101 D.6302 ] [101]) [0 *_93+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:253 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 5 a5 [orig:101 D.6302 ] [101])
        (nil)))
(note 384 383 385 43 NOTE_INSN_DELETED)
(insn 385 384 387 43 (set (reg:SI 12 a12)
        (sign_extend:SI (reg:QI 12 a12 [orig:67 D.6295 ] [67]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 36 {extendqisi2_internal}
     (nil))
(insn 387 385 388 43 (set (reg:SI 10 a10)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 44 {movsi_internal}
     (nil))
(call_insn 388 387 389 43 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1172 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       44 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 44, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [86.3%] 
;;              43 [100.0%]  (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4]
(code_label 389 388 390 44 234 "" [1 uses])
(note 390 389 393 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 393 390 870 44 (set (reg:QI 4 a4 [364])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 870 393 869 44 (set (reg/f:SI 3 a3 [362])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 869 870 394 44 (set:SI (reg/f:SI 3 a3 [363])
        (plus:SI (reg/f:SI 3 a3 [362])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 394 869 828 44 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [363])
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 4 a4 [364])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1174 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [364])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [363])
            (nil))))
(jump_insn 828 394 829 44 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1175 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 829 828 397)
;; basic block 45, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
(code_label 397 829 398 45 227 "" [1 uses])
(note 398 397 401 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 401 398 868 45 (set (reg:QI 4 a4 [367])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 868 401 867 45 (set (reg/f:SI 3 a3 [365])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 867 868 402 45 (set:SI (reg/f:SI 3 a3 [366])
        (plus:SI (reg/f:SI 3 a3 [365])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 402 867 403 45 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [366])
                (const_int 42 [0x2a])) [0 LMIC.devsAns+0 S1 A16])
        (reg:QI 4 a4 [367])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1178 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [367])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [366])
            (nil))))
(insn 403 402 404 45 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1179 1 {addsi3}
     (nil))
(debug_insn 404 403 830 45 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1179 -1
     (nil))
(jump_insn 830 404 831 45 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1180 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 831 830 407)
;; basic block 46, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 407 831 408 46 226 "" [1 uses])
(note 408 407 409 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 409 408 410 46 (set (reg/f:SI 3 a3 [368])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC166") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 341 [0x155])))
        (nil)))
(insn 410 409 411 46 (set (reg/f:SI 3 a3 [369])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (reg/f:SI 3 a3 [368]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 1 {addsi3}
     (nil))
(insn 411 410 412 46 (set (reg:SI 3 a3 [orig:135 D.6293 ] [135])
        (zero_extend:SI (mem:QI (reg/f:SI 3 a3 [369]) [0 *_139+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 34 {zero_extendqisi2}
     (nil))
(note 412 411 413 46 NOTE_INSN_DELETED)
(insn 413 412 414 46 (set (reg/v:SI 3 a3 [orig:136 dr ] [136])
        (and:SI (reg:SI 3 a3 [orig:135 D.6293 ] [135])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 30 {andsi3}
     (nil))
(debug_insn 414 413 415 46 (var_location:QI dr (subreg:QI (reg/v:SI 3 a3 [orig:136 dr ] [136]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1184 -1
     (nil))
(insn 415 414 417 46 (set (reg:SI 4 a4 [orig:137 D.6298 ] [137])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 1 {addsi3}
     (nil))
(note 417 415 866 46 NOTE_INSN_DELETED)
(insn 866 417 418 46 (set (reg/f:SI 10 a10 [371])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 418 866 419 46 (set (reg:SI 10 a10)
        (plus:SI (reg/f:SI 10 a10 [371])
            (reg:SI 4 a4 [orig:137 D.6298 ] [137]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:137 D.6298 ] [137])
        (nil)))
(call_insn/i 419 418 421 46 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(debug_insn 421 419 424 46 (var_location:SI freq (reg/v:SI 10 a10 [orig:140 freq ] [140])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1185 -1
     (nil))
(insn 424 421 865 46 (set (reg:QI 5 a5 [374])
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -128 [0xffffffffffffff80])
        (nil)))
(insn 865 424 864 46 (set (reg/f:SI 4 a4 [372])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 864 865 425 46 (set:SI (reg/f:SI 4 a4 [373])
        (plus:SI (reg/f:SI 4 a4 [372])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 425 864 426 46 (set (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [373])
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 5 a5 [374])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1186 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [374])
        (expr_list:REG_DEAD (reg/f:SI 4 a4 [373])
            (nil))))
(debug_insn 426 425 427 46 (var_location:QI dr (subreg:QI (reg/v:SI 3 a3 [orig:136 dr ] [136]) 0)) -1
     (nil))
(insn 427 426 429 46 (set (reg:SI 5 a5 [orig:218 D.6300 ] [218])
        (plus:SI (reg/v:SI 3 a3 [orig:136 dr ] [136])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 1 {addsi3}
     (nil))
(debug_insn 429 427 430 46 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(debug_insn 430 429 431 46 (var_location:SI index (reg:SI 5 a5 [orig:218 D.6300 ] [218])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:372 -1
     (nil))
(insn 431 430 432 46 (set (reg/f:SI 4 a4 [375])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC164") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 432 431 433 46 (set (reg/f:SI 4 a4 [orig:220 D.6303 ] [220])
        (plus:SI (reg:SI 5 a5 [orig:218 D.6300 ] [218])
            (reg/f:SI 4 a4 [375]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:218 D.6300 ] [218])
        (nil)))
(insn 433 432 434 46 (set (reg:SI 5 a5 [orig:221 D.6290 ] [221])
        (zero_extend:SI (mem:QI (reg/f:SI 4 a4 [orig:220 D.6303 ] [220]) [0 *_264+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [orig:220 D.6303 ] [220])
        (nil)))
(insn 434 433 435 46 (set (reg:SI 4 a4 [376])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1187 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 435 434 436 46 (set (pc)
        (if_then_else (eq (reg:SI 5 a5 [orig:221 D.6290 ] [221])
                (reg:SI 4 a4 [376]))
            (label_ref 441)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1187 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:221 D.6290 ] [221])
        (expr_list:REG_DEAD (reg:SI 4 a4 [376])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 441)
;;  succ:       47 [72.0%]  (FALLTHRU)
;;              48 [28.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

;; basic block 47, loop depth 0, count 0, freq 110, maybe hot
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [72.0%]  (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 5 [a5]
(note 436 435 439 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 439 436 863 47 (set (reg:QI 5 a5 [379])
        (const_int -126 [0xffffffffffffff82])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -126 [0xffffffffffffff82])
        (nil)))
(insn 863 439 862 47 (set (reg/f:SI 4 a4 [377])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 862 863 440 47 (set:SI (reg/f:SI 4 a4 [378])
        (plus:SI (reg/f:SI 4 a4 [377])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 440 862 441 47 (set (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [378])
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 5 a5 [379])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1188 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [379])
        (expr_list:REG_DEAD (reg/f:SI 4 a4 [378])
            (nil))))
;;  succ:       48 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

;; basic block 48, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [28.0%] 
;;              47 [100.0%]  (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	
(code_label 441 440 442 48 235 "" [1 uses])
(note 442 441 443 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(jump_insn 443 442 444 48 (set (pc)
        (if_then_else (eq (reg/v:SI 10 a10 [orig:140 freq ] [140])
                (const_int 0 [0]))
            (label_ref 453)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1189 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 453)
;;  succ:       49 [50.0%]  (FALLTHRU)
;;              50 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

;; basic block 49, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       48 [50.0%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 5 [a5] 8 [a8]
(note 444 443 445 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 445 444 446 49 (set (reg/f:SI 4 a4 [380])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 446 445 450 49 (set:SI (reg/f:SI 4 a4 [381])
        (plus:SI (reg/f:SI 4 a4 [380])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 450 446 861 49 (set (reg:SI 8 a8)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [381])
                    (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 34 {zero_extendqisi2}
     (nil))
(insn 861 450 451 49 (set (reg:QI 5 a5 [384])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 451 861 452 49 (set (reg:SI 5 a5 [386])
        (ior:SI (reg:SI 8 a8 [orig:385 LMIC.dn2Ans ] [385])
            (reg:SI 5 a5 [384]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:385 LMIC.dn2Ans ] [385])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 8 a8 [orig:385 LMIC.dn2Ans ] [385]) 0)
                (const_int 1 [0x1]))
            (nil))))
(insn 452 451 453 49 (set (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [381])
                (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32])
        (reg:QI 5 a5 [386])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1190 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [386])
        (expr_list:REG_DEAD (reg/f:SI 4 a4 [381])
            (nil))))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

;; basic block 50, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       48 [50.0%] 
;;              49 [100.0%]  (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4] 5 [a5]
(code_label 453 452 454 50 236 "" [1 uses])
(note 454 453 455 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 455 454 456 50 (set (reg/f:SI 4 a4 [387])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 456 455 457 50 (set:SI (reg/f:SI 4 a4 [388])
        (plus:SI (reg/f:SI 4 a4 [387])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 457 456 459 50 (set (reg:SI 5 a5 [orig:145 D.6293 ] [145])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 4 a4 [388])
                    (const_int 52 [0x34])) [0 LMIC.dn2Ans+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [388])
        (nil)))
(insn 459 457 460 50 (set (reg:SI 4 a4 [390])
        (const_int 131 [0x83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 131 [0x83])
        (nil)))
(jump_insn 460 459 461 50 (set (pc)
        (if_then_else (ne (reg:SI 5 a5 [orig:145 D.6293 ] [145])
                (reg:SI 4 a4 [390]))
            (label_ref 467)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1191 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:145 D.6293 ] [145])
        (expr_list:REG_DEAD (reg:SI 4 a4 [390])
            (int_list:REG_BR_PROB 7200 (nil))))
 -> 467)
;;  succ:       51 [28.0%]  (FALLTHRU)
;;              52 [72.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]

;; basic block 51, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [28.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 3 [a3] 10 [a10]
;; lr  def 	 4 [a4] 5 [a5]
(note 461 460 462 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 462 461 463 51 (set (reg/f:SI 4 a4 [391])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1192 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 463 462 464 51 (set:SI (reg/f:SI 5 a5 [392])
        (plus:SI (reg/f:SI 4 a4 [391])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1192 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 464 463 466 51 (set (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [392])
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (reg:QI 3 a3 [orig:136 dr ] [136])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1192 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 5 a5 [392])
        (expr_list:REG_DEAD (reg:QI 3 a3 [orig:136 dr ] [136])
            (nil))))
(insn 466 464 467 51 (set (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [391])
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])
        (reg/v:SI 10 a10 [orig:140 freq ] [140])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1193 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:140 freq ] [140])
        (expr_list:REG_DEAD (reg/f:SI 4 a4 [391])
            (nil))))
;;  succ:       52 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 52, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [72.0%] 
;;              51 [100.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(code_label 467 466 468 52 237 "" [1 uses])
(note 468 467 469 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 469 468 470 52 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1198 1 {addsi3}
     (nil))
(debug_insn 470 469 832 52 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1198 -1
     (nil))
(jump_insn 832 470 833 52 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1199 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 833 832 473)
;; basic block 53, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 4 [a4]
(code_label 473 833 474 53 225 "" [1 uses])
(note 474 473 475 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 475 474 476 53 (set (reg:SI 4 a4 [orig:394 D.6298 ] [394])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 1 {addsi3}
     (nil))
(insn 476 475 477 53 (set (reg/f:SI 3 a3 [395])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 477 476 478 53 (set (reg/f:SI 3 a3 [orig:147 D.6299 ] [147])
        (plus:SI (reg:SI 4 a4 [orig:394 D.6298 ] [394])
            (reg/f:SI 3 a3 [395]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:394 D.6298 ] [394])
        (nil)))
(insn 478 477 479 53 (set (reg/v:SI 4 a4 [orig:148 cap ] [148])
        (zero_extend:SI (mem:QI (reg/f:SI 3 a3 [orig:147 D.6299 ] [147]) [0 *_158+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [orig:147 D.6299 ] [147])
        (nil)))
(debug_insn 479 478 480 53 (var_location:QI cap (subreg:QI (reg/v:SI 4 a4 [orig:148 cap ] [148]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1203 -1
     (nil))
(insn 480 479 481 53 (set (reg:SI 3 a3 [396])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1205 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 481 480 482 53 (set (pc)
        (if_then_else (ne (reg/v:SI 4 a4 [orig:148 cap ] [148])
                (reg:SI 3 a3 [396]))
            (label_ref 489)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1205 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [396])
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 489)
;;  succ:       54 [28.0%]  (FALLTHRU)
;;              55 [72.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

;; basic block 54, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [28.0%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5] 8 [a8]
(note 482 481 483 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 483 482 486 54 (set (reg/f:SI 5 a5 [397])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 486 483 860 54 (set (reg:SI 8 a8)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 5 a5 [397])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 33 {zero_extendhisi2}
     (nil))
(insn 860 486 487 54 (set (reg:HI 3 a3 [399])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 487 860 488 54 (set (reg:SI 3 a3 [401])
        (ior:SI (reg:SI 8 a8 [orig:400 LMIC.opmode ] [400])
            (reg:SI 3 a3 [399]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:400 LMIC.opmode ] [400])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 8 a8 [orig:400 LMIC.opmode ] [400]) 0)
                (const_int 64 [0x40]))
            (nil))))
(insn 488 487 489 54 (set (mem/j/c:HI (plus:SI (reg/f:SI 5 a5 [397])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 3 a3 [401])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1206 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 5 a5 [397])
        (expr_list:REG_DEAD (reg:HI 3 a3 [401])
            (nil))))
;;  succ:       55 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

;; basic block 55, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [72.0%] 
;;              54 [100.0%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 489 488 490 55 238 "" [1 uses])
(note 490 489 491 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 491 490 492 55 (set (reg/f:SI 3 a3 [402])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1207 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 492 491 493 55 (set (reg:SI 4 a4 [403])
        (and:SI (reg/v:SI 4 a4 [orig:148 cap ] [148])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1207 30 {andsi3}
     (nil))
(insn 493 492 494 55 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [402])
                (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8])
        (reg:QI 4 a4 [403])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1207 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [403])
        (nil)))
(call_insn 494 493 495 55 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1208 82 {call_value_internal}
     (nil)
    (nil))
(note 495 494 497 55 NOTE_INSN_DELETED)
(insn 497 495 499 55 (set (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [402])
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1208 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 499 497 500 55 (set:SI (reg/f:SI 3 a3 [406])
        (plus:SI (reg/f:SI 3 a3 [402])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1210 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 500 499 501 55 (set (reg:QI 4 a4 [407])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1210 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 501 500 502 55 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [406])
                (const_int 45 [0x2d])) [0 LMIC.dutyCapAns+0 S1 A8])
        (reg:QI 4 a4 [407])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1210 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [407])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [406])
            (nil))))
(insn 502 501 503 55 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1211 1 {addsi3}
     (nil))
(debug_insn 503 502 834 55 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1211 -1
     (nil))
(jump_insn 834 503 835 55 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1213 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 835 834 506)
;; basic block 56, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 506 835 507 56 228 "" [1 uses])
(note 507 506 508 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 508 507 509 56 (set (reg:SI 5 a5 [orig:408 D.6298 ] [408])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 1 {addsi3}
     (nil))
(insn 509 508 510 56 (set (reg/f:SI 3 a3 [409])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 510 509 511 56 (set (reg/f:SI 5 a5 [orig:154 D.6299 ] [154])
        (plus:SI (reg:SI 5 a5 [orig:408 D.6298 ] [408])
            (reg/f:SI 3 a3 [409]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 1 {addsi3}
     (nil))
(insn 511 510 512 56 (set (reg/v:SI 5 a5 [orig:155 chidx ] [155])
        (zero_extend:SI (mem:QI (reg/f:SI 5 a5 [orig:154 D.6299 ] [154]) [0 *_171+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 34 {zero_extendqisi2}
     (nil))
(debug_insn 512 511 513 56 (var_location:QI chidx (subreg:QI (reg/v:SI 5 a5 [orig:155 chidx ] [155]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1217 -1
     (nil))
(insn 513 512 515 56 (set (reg:SI 10 a10 [orig:156 D.6298 ] [156])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 2 [0x2]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 1 {addsi3}
     (nil))
(note 515 513 516 56 NOTE_INSN_DELETED)
(insn 516 515 517 56 (set (reg:SI 10 a10)
        (plus:SI (reg/f:SI 3 a3 [409])
            (reg:SI 10 a10 [orig:156 D.6298 ] [156]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 1 {addsi3}
     (nil))
(call_insn/i 517 516 519 56 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(debug_insn 519 517 520 56 (var_location:SI freq (reg/v:SI 10 a10 [orig:159 freq ] [159])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1218 -1
     (nil))
(insn 520 519 522 56 (set (reg:SI 4 a4 [orig:411 D.6298 ] [411])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 1 {addsi3}
     (nil))
(insn 522 520 523 56 (set (reg/f:SI 3 a3 [orig:161 D.6299 ] [161])
        (plus:SI (reg:SI 4 a4 [orig:411 D.6298 ] [411])
            (reg/f:SI 3 a3 [409]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:411 D.6298 ] [411])
        (nil)))
(insn 523 522 524 56 (set (reg/v:SI 4 a4 [orig:162 drs ] [162])
        (zero_extend:SI (mem:QI (reg/f:SI 3 a3 [orig:161 D.6299 ] [161]) [0 *_178+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [orig:161 D.6299 ] [161])
        (nil)))
(debug_insn 524 523 527 56 (var_location:QI drs (subreg:QI (reg/v:SI 4 a4 [orig:162 drs ] [162]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1219 -1
     (nil))
(insn 527 524 859 56 (set (reg:QI 8 a8 [415])
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -128 [0xffffffffffffff80])
        (nil)))
(insn 859 527 858 56 (set (reg/f:SI 3 a3 [413])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 858 859 528 56 (set:SI (reg/f:SI 3 a3 [414])
        (plus:SI (reg/f:SI 3 a3 [413])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 528 858 529 56 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [414])
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (reg:QI 8 a8 [415])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1220 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [415])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [414])
            (nil))))
(jump_insn 529 528 530 56 (set (pc)
        (if_then_else (eq (reg/v:SI 10 a10 [orig:159 freq ] [159])
                (const_int 0 [0]))
            (label_ref 562)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 56 {*btrue}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 562)
;;  succ:       57 [29.0%]  (FALLTHRU)
;;              59 [71.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]

;; basic block 57, loop depth 0, count 0, freq 44, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [29.0%]  (FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 4 [a4] 5 [a5] 10 [a10]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 530 529 531 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 531 530 532 57 NOTE_INSN_DELETED)
(insn 532 531 533 57 (set (reg:SI 8 a8 [orig:164 D.6300 ] [164])
        (and:SI (reg/v:SI 4 a4 [orig:162 drs ] [162])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 30 {andsi3}
     (nil))
(insn 533 532 534 57 (set (reg:SI 3 a3 [417])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC167") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 65535 [0xffff])
        (nil)))
(insn 534 533 535 57 (set (reg:SI 8 a8 [orig:165 D.6300 ] [165])
        (ashift:SI (reg:SI 3 a3 [417])
            (reg:SI 8 a8 [orig:164 D.6300 ] [164]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 51 {ashlsi3_internal}
     (nil))
(note 535 534 536 57 NOTE_INSN_DELETED)
(insn 536 535 537 57 (set (reg:SI 4 a4 [orig:168 D.6300 ] [168])
        (lshiftrt:SI (reg/v:SI 4 a4 [orig:162 drs ] [162])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 53 {lshrsi3}
     (nil))
(insn 537 536 538 57 (set (reg:SI 9 a9 [419])
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(insn 538 537 540 57 (set (reg:SI 4 a4 [orig:169 D.6300 ] [169])
        (minus:SI (reg:SI 9 a9 [419])
            (reg:SI 4 a4 [orig:168 D.6300 ] [168]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [419])
        (expr_list:REG_EQUAL (minus:SI (const_int 15 [0xf])
                (reg:SI 4 a4 [orig:168 D.6300 ] [168]))
            (nil))))
(insn 540 538 543 57 (set (reg:SI 3 a3 [orig:170 D.6300 ] [170])
        (ashiftrt:SI (reg:SI 3 a3 [417])
            (reg:SI 4 a4 [orig:169 D.6300 ] [169]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 52 {ashrsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:169 D.6300 ] [169])
        (nil)))
(insn 543 540 544 57 (set (reg:SI 12 a12 [423])
        (and:SI (reg:SI 8 a8 [orig:165 D.6300 ] [165])
            (reg:SI 3 a3 [orig:170 D.6300 ] [170]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:165 D.6300 ] [165])
        (expr_list:REG_DEAD (reg:SI 3 a3 [orig:170 D.6300 ] [170])
            (nil))))
(note 544 543 545 57 NOTE_INSN_DELETED)
(insn 545 544 546 57 (set (reg:SI 13 a13)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (nil))
(insn 546 545 547 57 (set (reg:SI 12 a12)
        (zero_extend:SI (reg:HI 12 a12 [423]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 33 {zero_extendhisi2}
     (nil))
(insn 547 546 548 57 (set (reg:SI 11 a11)
        (reg/v:SI 10 a10 [orig:159 freq ] [159])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:159 freq ] [159])
        (nil)))
(insn 548 547 549 57 (set (reg:SI 10 a10)
        (reg/v:SI 5 a5 [orig:155 chidx ] [155])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 5 a5 [orig:155 chidx ] [155])
        (nil)))
(call_insn 549 548 550 57 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_setupChannel") [flags 0x3]  <function_decl 0x100b281b0 LMIC_setupChannel>) [0 LMIC_setupChannel S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(note 550 549 552 57 NOTE_INSN_DELETED)
(jump_insn 552 550 553 57 (set (pc)
        (if_then_else (eq (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref 562)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1221 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 562)
;;  succ:       58 [50.0%]  (FALLTHRU)
;;              59 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 58, loop depth 0, count 0, freq 22, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       57 [50.0%]  (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4] 5 [a5]
(note 553 552 554 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 554 553 555 58 (set (reg/f:SI 3 a3 [426])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 555 554 559 58 (set:SI (reg/f:SI 3 a3 [427])
        (plus:SI (reg/f:SI 3 a3 [426])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 559 555 857 58 (set (reg:SI 5 a5)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [427])
                    (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 34 {zero_extendqisi2}
     (nil))
(insn 857 559 560 58 (set (reg:QI 4 a4 [430])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 560 857 561 58 (set (reg:SI 4 a4 [432])
        (ior:SI (reg:SI 5 a5 [orig:431 LMIC.snchAns ] [431])
            (reg:SI 4 a4 [430]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:431 LMIC.snchAns ] [431])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 5 a5 [orig:431 LMIC.snchAns ] [431]) 0)
                (const_int 3 [0x3]))
            (nil))))
(insn 561 560 562 58 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [427])
                (const_int 46 [0x2e])) [0 LMIC.snchAns+0 S1 A16])
        (reg:QI 4 a4 [432])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1222 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [432])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [427])
            (nil))))
;;  succ:       59 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 59, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [71.0%] 
;;              57 [50.0%] 
;;              58 [100.0%]  (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(code_label 562 561 563 59 239 "" [2 uses])
(note 563 562 564 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 564 563 565 59 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 6 [0x6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1224 1 {addsi3}
     (nil))
(debug_insn 565 564 836 59 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1224 -1
     (nil))
(jump_insn 836 565 837 59 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1225 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 837 836 568)
;; basic block 60, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 568 837 569 60 229 "" [1 uses])
(note 569 568 570 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 570 569 572 60 (set (reg:SI 4 a4 [orig:178 D.6298 ] [178])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 1 {addsi3}
     (nil))
(note 572 570 856 60 NOTE_INSN_DELETED)
(insn 856 572 573 60 (set (reg/f:SI 10 a10 [433])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 573 856 574 60 (set (reg:SI 10 a10)
        (plus:SI (reg/f:SI 10 a10 [433])
            (reg:SI 4 a4 [orig:178 D.6298 ] [178]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:178 D.6298 ] [178])
        (nil)))
(call_insn/i 574 573 576 60 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(debug_insn 576 574 577 60 (var_location:SI freq (reg/v:SI 10 a10 [orig:181 freq ] [181])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1229 -1
     (nil))
(debug_insn 577 576 578 60 (var_location:QI flags (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1230 -1
     (nil))
(jump_insn 578 577 579 60 (set (pc)
        (if_then_else (eq (reg/v:SI 10 a10 [orig:181 freq ] [181])
                (const_int 0 [0]))
            (label_ref:SI 798)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1231 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 798)
;;  succ:       61 [50.0%]  (FALLTHRU)
;;              62 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]

;; basic block 61, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       60 [50.0%]  (FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 3 [a3] 4 [a4]
(note 579 578 580 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 580 579 581 61 (var_location:QI flags (const_int -127 [0xffffffffffffff81])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1232 -1
     (nil))
(insn 581 580 582 61 (set (reg/f:SI 3 a3 [434])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1233 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 582 581 13 61 (set (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [434])
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])
        (reg/v:SI 10 a10 [orig:181 freq ] [181])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1233 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 10 a10 [orig:181 freq ] [181])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [434])
            (nil))))
(insn 13 582 838 61 (set (reg/v:SI 4 a4 [orig:46 flags ] [46])
        (const_int 129 [0x81])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1232 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 129 [0x81])
        (nil)))
(jump_insn 838 13 839 61 (set (pc)
        (label_ref 583)) 78 {jump}
     (nil)
 -> 583)
;;  succ:       63 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

(barrier 839 838 798)
;; basic block 62, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       60 [50.0%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
(code_label 798 839 797 62 254 "" [1 uses])
(note 797 798 12 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 12 797 583 62 (set (reg/v:SI 4 a4 [orig:46 flags ] [46])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1230 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 128 [0x80])
        (nil)))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

;; basic block 63, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       62 [100.0%]  (FALLTHRU)
;;              61 [100.0%] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 2 [a2] 3 [a3]
(code_label 583 12 584 63 240 "" [1 uses])
(note 584 583 585 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 585 584 586 63 (var_location:QI flags (subreg:QI (reg/v:SI 4 a4 [orig:46 flags ] [46]) 0)) -1
     (nil))
(insn 586 585 587 63 (set (reg/f:SI 3 a3 [435])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1238 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 587 586 588 63 (set:SI (reg/f:SI 3 a3 [436])
        (plus:SI (reg/f:SI 3 a3 [435])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1238 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 588 587 589 63 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [436])
                (const_int 55 [0x37])) [0 LMIC.pingSetAns+0 S1 A8])
        (reg:QI 4 a4 [orig:46 flags ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1238 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [orig:46 flags ] [46])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [436])
            (nil))))
(insn 589 588 590 63 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1240 1 {addsi3}
     (nil))
(debug_insn 590 589 840 63 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1240 -1
     (nil))
(jump_insn 840 590 841 63 (set (pc)
        (label_ref 671)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1241 78 {jump}
     (nil)
 -> 671)
;;  succ:       69 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

(barrier 841 840 593)
;; basic block 64, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [11.8%] 
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(code_label 593 841 594 64 230 "" [1 uses])
(note 594 593 595 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 595 594 596 64 (set (reg/f:SI 3 a3 [437])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 596 595 597 64 (set (reg:SI 3 a3 [orig:182 D.6296 ] [182])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [437])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 33 {zero_extendhisi2}
     (nil))
(note 597 596 598 64 NOTE_INSN_DELETED)
(note 598 597 600 64 NOTE_INSN_DELETED)
(note 600 598 601 64 NOTE_INSN_DELETED)
(jump_insn 601 600 602 64 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 3 a3 [orig:182 D.6296 ] [182])
                    (const_int 1 [0x1])
                    (const_int 1 [0x1]))
                (const_int 0 [0]))
            (label_ref 665)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1246 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 665)
;;  succ:       65 [50.0%]  (FALLTHRU)
;;              68 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]

;; basic block 65, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [50.0%]  (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 3 [a3] 5 [a5] 8 [a8] 9 [a9]
(note 602 601 603 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 603 602 604 65 (set (reg/f:SI 5 a5 [442])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC168") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 343 [0x157])))
        (nil)))
(insn 604 603 605 65 (set (reg/f:SI 5 a5 [443])
        (plus:SI (reg:SI 2 a2 [orig:105 D.6298 ] [105])
            (reg/f:SI 5 a5 [442]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 1 {addsi3}
     (nil))
(insn 605 604 606 65 (set (reg:SI 5 a5 [orig:185 D.6293 ] [185])
        (zero_extend:SI (mem:QI (reg/f:SI 5 a5 [443]) [0 *_208+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 34 {zero_extendqisi2}
     (nil))
(insn 606 605 607 65 (set (reg/f:SI 9 a9 [444])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 607 606 608 65 (set:SI (reg/f:SI 8 a8 [445])
        (plus:SI (reg/f:SI 9 a9 [444])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 608 607 610 65 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [445])
                (const_int 140 [0x8c])) [0 LMIC.bcnChnl+0 S1 A32])
        (reg:QI 5 a5 [orig:185 D.6293 ] [185])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1247 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 5 a5 [orig:185 D.6293 ] [185])
        (nil)))
(insn 610 608 611 65 (set (reg:HI 5 a5 [447])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1249 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 611 610 612 65 (set (reg:SI 3 a3 [448])
        (ior:SI (reg:SI 3 a3 [orig:182 D.6296 ] [182])
            (reg:SI 5 a5 [447]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1249 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [447])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 3 a3 [orig:182 D.6296 ] [182])
                (const_int 2 [0x2]))
            (nil))))
(insn 612 611 615 65 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [444])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 3 a3 [448])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1249 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [444])
        (expr_list:REG_DEAD (reg:HI 3 a3 [448])
            (nil))))
(insn 615 612 616 65 (set (reg:SI 3 a3 [orig:187 D.6293 ] [187])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [445])
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [445])
        (nil)))
(jump_insn 616 615 617 65 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [orig:187 D.6293 ] [187])
                (const_int 0 [0]))
            (label_ref 622)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:187 D.6293 ] [187])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 622)
;;  succ:       66 [29.0%]  (FALLTHRU)
;;              67 [71.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

;; basic block 66, loop depth 0, count 0, freq 22, maybe hot
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [29.0%]  (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 617 616 618 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(note 618 617 619 66 NOTE_INSN_DELETED)
(insn 619 618 620 66 (set (reg:SI 11 a11)
        (const_int 1251 [0x4e3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 44 {movsi_internal}
     (nil))
(insn 620 619 621 66 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC169") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 621 620 622 66 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1251 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       67 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]

;; basic block 67, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       65 [71.0%] 
;;              66 [100.0%]  (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 622 621 623 67 242 "" [1 uses])
(note 623 622 624 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 624 623 625 67 (set (reg/f:SI 3 a3 [452])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1253 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 625 624 626 67 (set (reg:SI 5 a5 [orig:188 D.6300 ] [188])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [452])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1253 44 {movsi_internal}
     (nil))
(insn 626 625 628 67 (set (reg:SI 4 a4 [orig:189 D.6298 ] [189])
        (plus:SI (reg:SI 4 a4 [orig:105 D.6298 ] [105])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 1 {addsi3}
     (nil))
(note 628 626 855 67 NOTE_INSN_DELETED)
(insn 855 628 629 67 (set (reg/f:SI 10 a10 [453])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC161") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 340 [0x154])))
        (nil)))
(insn 629 855 630 67 (set (reg:SI 10 a10)
        (plus:SI (reg/f:SI 10 a10 [453])
            (reg:SI 4 a4 [orig:189 D.6298 ] [189]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:189 D.6298 ] [189])
        (nil)))
(call_insn/i 630 629 635 67 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf2") [flags 0x3]  <function_decl 0x140efaaf8 os_rlsbf2>) [0 os_rlsbf2 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 635 630 641 67 (set (reg:SI 4 a4 [457])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC170") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1875000 [0x1c9c38])
        (nil)))
(note 641 635 642 67 NOTE_INSN_DELETED)
(insn 642 641 644 67 (set (reg:SI 11 a11 [orig:512 D.6305+4 ] [512])
        (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 10 a10 [454]))
                    (zero_extend:DI (reg:SI 4 a4 [457])))
                (const_int 32 [0x20])))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 8 {umulsi3_highpart}
     (nil))
(note 644 642 921 67 NOTE_INSN_DELETED)
(insn 921 644 922 67 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC171") [flags 0x2]) [0  S4 A64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (nil))
(insn 922 921 808 67 (set (reg:SI 13 a13)
        (mem/u/c:SI (const:SI (plus:SI (symbol_ref/u:SI ("*.LC171") [flags 0x2])
                    (const_int 4 [0x4]))) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 44 {movsi_internal}
     (nil))
(insn 808 922 649 67 (set (reg:SI 10 a10)
        (mult:SI (reg:SI 10 a10 [454])
            (reg:SI 4 a4 [457]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [457])
        (nil)))
(call_insn/u 649 808 650 67 (set (reg:DI 10 a10)
        (call (mem:SI (symbol_ref:SI ("__divdi3") [flags 0x41]) [0  S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:DI 12 a12)
        (expr_list:REG_UNUSED (reg:SI 11 a11)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (use (reg:DI 12 a12))
        (expr_list (use (reg:DI 10 a10))
            (nil))))
(note 650 649 653 67 NOTE_INSN_DELETED)
(insn 653 650 654 67 (set (reg:SI 10 a10 [orig:196 D.6300 ] [196])
        (plus:SI (reg:SI 5 a5 [orig:188 D.6300 ] [188])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1254 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:188 D.6300 ] [188])
        (nil)))
(insn 654 653 655 67 (set (reg:SI 4 a4 [467])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC172") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1256 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -7999062 [0xffffffffff85f1aa])
        (nil)))
(insn 655 654 657 67 (set (reg:SI 4 a4 [orig:197 D.6300 ] [197])
        (plus:SI (reg:SI 10 a10 [orig:196 D.6300 ] [196])
            (reg:SI 4 a4 [467]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1256 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:196 D.6300 ] [196])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [452])
                    (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
            (nil))))
(insn 657 655 659 67 (set (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [452])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 4 a4 [orig:197 D.6300 ] [197])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1253 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:197 D.6300 ] [197])
        (nil)))
(insn 659 657 854 67 (set:SI (reg/f:SI 3 a3 [470])
        (plus:SI (reg/f:SI 3 a3 [452])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1257 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 854 659 661 67 (set (reg:SI 4 a4 [orig:516 D.6305+4 ] [516])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1257 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 661 854 662 67 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [470])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 4 a4 [orig:516 D.6305+4 ] [516])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1257 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [orig:516 D.6305+4 ] [516])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [470])
            (nil))))
(insn 662 661 663 67 (set (reg:SI 11 a11)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1258 44 {movsi_internal}
     (nil))
(insn 663 662 664 67 (set (reg:SI 10 a10)
        (const_int 30 [0x1e])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1258 44 {movsi_internal}
     (nil))
(call_insn 664 663 665 67 (call (mem:SI (symbol_ref:SI ("calcBcnRxWindowFromMillis") [flags 0x3]  <function_decl 0x100b66870 calcBcnRxWindowFromMillis>) [0 calcBcnRxWindowFromMillis S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1258 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       68 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 68, loop depth 0, count 0, freq 153, maybe hot
;;  prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [50.0%] 
;;              67 [100.0%]  (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(code_label 665 664 666 68 241 "" [1 uses])
(note 666 665 667 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 667 666 668 68 (set (reg/v:SI 2 a2 [orig:45 oidx ] [45])
        (plus:SI (reg/v:SI 2 a2 [orig:45 oidx ] [45])
            (const_int 4 [0x4]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1269 1 {addsi3}
     (nil))
(debug_insn 668 667 671 68 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1269 -1
     (nil))
;;  succ:       69 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 69, loop depth 0, count 0, freq 1446, maybe hot
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       68 [100.0%]  (FALLTHRU,DFS_BACK)
;;              59 [100.0%] 
;;              34 [100.0%] 
;;              37 [100.0%] 
;;              44 [100.0%] 
;;              45 [100.0%] 
;;              52 [100.0%] 
;;              55 [100.0%] 
;;              63 [100.0%] 
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 7 [a7]
;; lr  def 	
(code_label 671 668 672 69 220 "" [8 uses])
(note 672 671 673 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(debug_insn 673 672 675 69 (var_location:SI oidx (reg/v:SI 2 a2 [orig:45 oidx ] [45])) -1
     (nil))
(jump_insn 675 673 676 69 (set (pc)
        (if_then_else (lt (reg/v:SI 2 a2 [orig:45 oidx ] [45])
                (reg/v:SI 7 a7 [orig:69 olen ] [69]))
            (label_ref 674)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1142 56 {*btrue}
     (int_list:REG_BR_PROB 9550 (nil))
 -> 674)
;;  succ:       35 [95.5%] 
;;              70 [4.5%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 6 [a6] 7 [a7]

;; basic block 70, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       69 [4.5%]  (FALLTHRU)
;;              36 [5.9%] 
;;              35 [5.5%] 
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 676 675 677 70 221 "" [12 uses])
(note 677 676 911 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 911 677 678 70 (set (reg:SI 5 a5)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 24 [0x18])) [0 %sfp+24 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1285 44 {movsi_internal}
     (nil))
(jump_insn 678 911 679 70 (set (pc)
        (if_then_else (ne (reg:SI 5 a5)
                (const_int 0 [0]))
            (label_ref 699)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1285 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 699)
;;  succ:       71 [50.0%]  (FALLTHRU)
;;              77 [50.0%] 
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

;; basic block 71, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       70 [50.0%]  (FALLTHRU)
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 679 678 912 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 912 679 680 71 (set (reg:SI 2 a2)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 20 [0x14])) [0 %sfp+20 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 44 {movsi_internal}
     (nil))
(jump_insn 680 912 681 71 (set (pc)
        (if_then_else (lt (reg:SI 2 a2)
                (const_int 0 [0]))
            (label_ref 699)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 56 {*btrue}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 699)
;;  succ:       72 [73.0%]  (FALLTHRU)
;;              77 [27.0%] 
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

;; basic block 72, loop depth 0, count 0, freq 80, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       71 [73.0%]  (FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 4 [a4] 15 [a15]
(note 681 680 913 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 913 681 914 72 (set (reg:SI 3 a3)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 12 [0xc])) [0 %sfp+12 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 44 {movsi_internal}
     (nil))
(insn 914 913 682 72 (set (reg:SI 4 a4)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 8 [0x8])) [0 %sfp+8 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 44 {movsi_internal}
     (nil))
(insn 682 914 683 72 (set (reg:SI 15 a15 [orig:198 D.6300 ] [198])
        (minus:SI (reg:SI 3 a3)
            (reg:SI 4 a4))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4)
        (expr_list:REG_DEAD (reg:SI 3 a3)
            (nil))))
(jump_insn 683 682 684 72 (set (pc)
        (if_then_else (ge (reg:SI 15 a15 [orig:198 D.6300 ] [198])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 699))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1288 57 {*bfalse}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 699)
;;  succ:       73 [73.0%]  (FALLTHRU)
;;              77 [27.0%] 
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7] 15 [a15]

;; basic block 73, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       72 [73.0%]  (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 6 [a6] 7 [a7] 15 [a15]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(note 684 683 685 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(jump_insn 685 684 686 73 (set (pc)
        (if_then_else (lt (reg:SI 2 a2)
                (const_int 1 [0x1]))
            (pc)
            (label_ref:SI 802))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 2 a2)
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 802)
;;  succ:       74 [27.0%]  (FALLTHRU)
;;              75 [73.0%] 
;; lr  out 	 1 [sp] 6 [a6] 7 [a7] 15 [a15]

;; basic block 74, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       73 [27.0%]  (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 15 [a15]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(note 686 685 15 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 15 686 842 74 (set (reg/f:SI 10 a10 [orig:51 D.6291 ] [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC153") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(jump_insn 842 15 843 74 (set (pc)
        (label_ref 687)) 78 {jump}
     (nil)
 -> 687)
;;  succ:       76 [100.0%] 
;; lr  out 	 1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]

(barrier 843 842 802)
;; basic block 75, loop depth 0, count 0, freq 42, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       73 [73.0%] 
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 15 [a15]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(code_label 802 843 801 75 255 "" [1 uses])
(note 801 802 16 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 16 801 687 75 (set (reg/f:SI 10 a10 [orig:51 D.6291 ] [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC154") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 262 [0x106])))
        (nil)))
;;  succ:       76 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]

;; basic block 76, loop depth 0, count 0, freq 58, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       75 [100.0%]  (FALLTHRU)
;;              74 [100.0%] 
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6] 7 [a7] 10 [a10] 15 [a15]
;; lr  use 	 1 [sp] 6 [a6] 10 [a10] 15 [a15]
;; lr  def 	 0 [a0] 2 [a2] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 687 16 688 76 245 "" [1 uses])
(note 688 687 690 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(note 690 688 853 76 NOTE_INSN_DELETED)
(insn 853 690 915 76 (set (reg/f:SI 14 a14 [473])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC160") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(insn 915 853 693 76 (set (reg:SI 5 a5)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 8 [0x8])) [0 %sfp+8 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (nil))
(insn 693 915 694 76 (set (reg:SI 14 a14)
        (plus:SI (reg/f:SI 14 a14 [473])
            (reg:SI 5 a5))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 1 {addsi3}
     (nil))
(insn 694 693 695 76 (set (reg:SI 13 a13)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (nil))
(insn 695 694 852 76 (set (reg:SI 12 a12)
        (reg/v:SI 6 a6 [orig:83 seqno ] [83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (nil))
(insn 852 695 696 76 (set (reg/f:SI 2 a2 [474])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 696 852 698 76 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [474])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [474])
        (nil)))
(call_insn 698 696 699 76 (call (mem:SI (symbol_ref:SI ("aes_cipher") [flags 0x3]  <function_decl 0x100b50a20 aes_cipher>) [0 aes_cipher S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1289 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 15 a15)
        (expr_list:REG_DEAD (reg:SI 14 a14)
            (expr_list:REG_DEAD (reg:SI 13 a13)
                (expr_list:REG_DEAD (reg:SI 12 a12)
                    (expr_list:REG_DEAD (reg:SI 11 a11)
                        (expr_list:REG_DEAD (reg:SI 10 a10)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (expr_list:SI (use (reg:SI 15 a15))
                            (nil))))))))
;;  succ:       77 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

;; basic block 77, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       70 [50.0%] 
;;              72 [27.0%] 
;;              71 [27.0%] 
;;              76 [100.0%]  (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 699 698 700 77 244 "" [3 uses])
(note 700 699 701 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 701 700 702 77 (set (reg/f:SI 2 a2 [475])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 702 701 703 77 (set:SI (reg/f:SI 2 a2 [476])
        (plus:SI (reg/f:SI 2 a2 [475])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 703 702 704 77 (set (reg:SI 2 a2 [orig:202 D.6293 ] [202])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [476])
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 34 {zero_extendqisi2}
     (nil))
(jump_insn 704 703 705 77 (set (pc)
        (if_then_else (eq (reg:SI 2 a2 [orig:202 D.6293 ] [202])
                (const_int 0 [0]))
            (label_ref 719)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1321 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:202 D.6293 ] [202])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 719)
;;  succ:       78 [50.0%]  (FALLTHRU)
;;              82 [50.0%] 
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

;; basic block 78, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       77 [50.0%]  (FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 6 [a6]
(note 705 704 706 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 706 705 707 78 (set (reg/f:SI 2 a2 [477])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 707 706 708 78 (set:SI (reg/f:SI 2 a2 [478])
        (plus:SI (reg/f:SI 2 a2 [477])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 708 707 916 78 (set (reg:SI 2 a2 [orig:204 D.6292 ] [204])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [478])
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 34 {zero_extendqisi2}
     (nil))
(insn 916 708 709 78 (set (reg:SI 6 a6)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 4 [0x4])) [0 %sfp+4 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (nil))
(jump_insn 709 916 710 78 (set (pc)
        (if_then_else (eq (reg:SI 6 a6)
                (const_int 0 [0]))
            (label_ref:SI 806)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 806)
;;  succ:       79 [50.0%]  (FALLTHRU)
;;              80 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]

;; basic block 79, loop depth 0, count 0, freq 55, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       78 [50.0%]  (FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(note 710 709 17 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 17 710 844 79 (set (reg:SI 3 a3 [orig:52 D.6292 ] [52])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 128 [0x80])
        (nil)))
(jump_insn 844 17 845 79 (set (pc)
        (label_ref 711)) 78 {jump}
     (nil)
 -> 711)
;;  succ:       81 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]

(barrier 845 844 806)
;; basic block 80, loop depth 0, count 0, freq 55, maybe hot
;;  prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       78 [50.0%] 
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(code_label 806 845 805 80 256 "" [1 uses])
(note 805 806 18 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 18 805 711 80 (set (reg:SI 3 a3 [orig:52 D.6292 ] [52])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 64 [0x40])
        (nil)))
;;  succ:       81 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]

;; basic block 81, loop depth 0, count 0, freq 109, maybe hot
;;  prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       80 [100.0%]  (FALLTHRU)
;;              79 [100.0%] 
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
(code_label 711 18 712 81 247 "" [1 uses])
(note 712 711 717 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 717 712 851 81 (set (reg:SI 3 a3 [483])
        (ior:SI (reg:SI 3 a3 [orig:52 D.6292 ] [52])
            (reg:SI 2 a2 [orig:204 D.6292 ] [204]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:204 D.6292 ] [204])
        (nil)))
(insn 851 717 850 81 (set (reg/f:SI 2 a2 [479])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 850 851 718 81 (set:SI (reg/f:SI 2 a2 [480])
        (plus:SI (reg/f:SI 2 a2 [479])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 718 850 719 81 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [480])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 3 a3 [483])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1322 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [483])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [480])
            (nil))))
;;  succ:       82 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

;; basic block 82, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       77 [50.0%] 
;;              81 [100.0%]  (FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 719 718 720 82 246 "" [1 uses])
(note 720 719 917 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 917 720 721 82 (set (reg:SI 2 a2)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 20 [0x14])) [0 %sfp+20 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1324 44 {movsi_internal}
     (nil))
(jump_insn 721 917 722 82 (set (pc)
        (if_then_else (ge (reg:SI 2 a2)
                (const_int 0 [0]))
            (label_ref 740)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1324 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2)
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 740)
;;  succ:       83 [27.0%]  (FALLTHRU)
;;              84 [73.0%] 
;; lr  out 	 1 [sp] 5 [a5] 6 [a6] 7 [a7]

;; basic block 83, loop depth 0, count 0, freq 59, maybe hot
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       82 [27.0%]  (FALLTHRU)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
(note 722 721 723 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 723 722 724 83 (set (reg/f:SI 2 a2 [484])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 724 723 728 83 (set:SI (reg/f:SI 2 a2 [485])
        (plus:SI (reg/f:SI 2 a2 [484])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 728 724 849 83 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [485])
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 34 {zero_extendqisi2}
     (nil))
(insn 849 728 729 83 (set (reg:QI 3 a3 [488])
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 729 849 730 83 (set (reg:SI 3 a3 [490])
        (ior:SI (reg:SI 4 a4 [orig:489 LMIC.txrxFlags ] [489])
            (reg:SI 3 a3 [488]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 31 {iorsi3}
     (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 4 a4 [orig:489 LMIC.txrxFlags ] [489]) 0)
            (const_int 32 [0x20]))
        (nil)))
(insn 730 729 918 83 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [485])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 3 a3 [490])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1325 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [490])
        (nil)))
(insn 918 730 733 83 (set (reg:SI 3 a3)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 8 [0x8])) [0 %sfp+8 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1326 44 {movsi_internal}
     (nil))
(insn 733 918 736 83 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [485])
                (const_int 74 [0x4a])) [0 LMIC.dataBeg+0 S1 A16])
        (reg:QI 3 a3)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1326 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3)
        (nil)))
(insn 736 733 737 83 (set (reg:QI 3 a3 [495])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1327 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 737 736 846 83 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [485])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 3 a3 [495])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1327 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [485])
        (nil)))
(jump_insn 846 737 847 83 (set (pc)
        (label_ref 759)) 78 {jump}
     (nil)
 -> 759)
;;  succ:       85 [100.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 847 846 740)
;; basic block 84, loop depth 0, count 0, freq 160, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       82 [73.0%] 
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
(code_label 740 847 741 84 248 "" [1 uses])
(note 741 740 742 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 742 741 743 84 (set (reg/f:SI 2 a2 [496])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC155") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 743 742 747 84 (set:SI (reg/f:SI 2 a2 [497])
        (plus:SI (reg/f:SI 2 a2 [496])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 747 743 848 84 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [497])
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 34 {zero_extendqisi2}
     (nil))
(insn 848 747 748 84 (set (reg:QI 3 a3 [500])
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 748 848 749 84 (set (reg:SI 3 a3 [502])
        (ior:SI (reg:SI 4 a4 [orig:501 LMIC.txrxFlags ] [501])
            (reg:SI 3 a3 [500]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:501 LMIC.txrxFlags ] [501])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:QI 4 a4 [orig:501 LMIC.txrxFlags ] [501]) 0)
                (const_int 16 [0x10]))
            (nil))))
(insn 749 748 919 84 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [497])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 3 a3 [502])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1329 46 {movqi_internal}
     (nil))
(insn 919 749 750 84 (set (reg:SI 5 a5)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 8 [0x8])) [0 %sfp+8 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1330 44 {movsi_internal}
     (nil))
(insn 750 919 753 84 (set (reg:SI 4 a4 [orig:212 D.6293 ] [212])
        (zero_extend:SI (reg:QI 5 a5))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1330 34 {zero_extendqisi2}
     (nil))
(insn 753 750 920 84 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [497])
                (const_int 74 [0x4a])) [0 LMIC.dataBeg+0 S1 A16])
        (reg:QI 4 a4 [orig:212 D.6293 ] [212])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1330 46 {movqi_internal}
     (nil))
(insn 920 753 757 84 (set (reg:SI 6 a6)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 12 [0xc])) [0 %sfp+12 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1331 44 {movsi_internal}
     (nil))
(insn 757 920 758 84 (set (reg:SI 4 a4 [508])
        (minus:SI (reg:SI 6 a6)
            (reg:SI 4 a4 [orig:212 D.6293 ] [212]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1331 4 {subsi3}
     (nil))
(insn 758 757 759 84 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [497])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 4 a4 [508])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1331 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [497])
        (nil)))
;;  succ:       85 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

;; basic block 85, loop depth 0, count 0, freq 219, maybe hot
;;  prev block 84, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       84 [100.0%]  (FALLTHRU)
;;              83 [100.0%] 
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 759 758 760 85 249 "" [1 uses])
(note 760 759 761 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(call_insn 761 760 762 85 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 82 {call_value_internal}
     (nil)
    (nil))
(note 762 761 763 85 NOTE_INSN_DELETED)
(note 763 762 764 85 NOTE_INSN_DELETED)
(insn 764 763 765 85 (set (reg:SI 14 a14)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 16 [0x10])) [0 %sfp+16 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (nil))
(insn 765 764 766 85 (set (reg:SI 13 a13)
        (mem/c:SI (plus:SI (reg/f:SI 1 sp)
                (const_int 20 [0x14])) [0 %sfp+20 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (nil))
(insn 766 765 767 85 (set (reg:SI 12 a12)
        (mem/c:SI (reg/f:SI 1 sp) [0 %sfp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (nil))
(insn 767 766 768 85 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 768 767 769 85 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC174") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC173") [flags 0x2]  <var_decl 0x1019723f0 *.LC173>)
        (nil)))
(call_insn 769 768 20 85 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1334 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 14 a14)
        (expr_list:REG_DEAD (reg:SI 13 a13)
            (expr_list:REG_DEAD (reg:SI 12 a12)
                (expr_list:REG_DEAD (reg:SI 11 a11)
                    (expr_list:REG_UNUSED (reg:SI 10 a10)
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (expr_list:SI (use (reg:SI 14 a14))
                        (nil)))))))
(insn 20 769 777 85 (set (reg:SI 2 a2 [orig:48 D.6289 ] [48])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1336 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 777 20 928 85 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1337 -1
     (nil))
(jump_insn 928 777 927 85 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1337 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]

(barrier 927 928 890)
(note 890 927 0 NOTE_INSN_DELETED)

;; Function LMIC_disableChannel (LMIC_disableChannel, funcdef_no=59, decl_uid=3329, cgraph_uid=59, symbol_order=67)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_disableChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,8u,2e} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,7u} r9={1d,4u} r10={1d,2u} 
;;    total ref usage 49{22d,25u,2e} in 18{18 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 30 to worklist
  Adding insn 19 to worklist
  Adding insn 13 to worklist
  Adding insn 35 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_disableChannel

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={5d,8u,2e} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,7u} r9={1d,4u} r10={1d,2u} 
;;    total ref usage 49{22d,25u,2e} in 18{18 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10]
(note 5 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 5 36 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:602 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 36 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:50 channel ] [50])
        (zero_extend:SI (reg:QI 2 a2 [ channel ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:602 34 {zero_extendqisi2}
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (set (reg/f:SI 9 a9 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC175") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 8 a8 [53])
        (plus:SI (reg/v:SI 2 a2 [orig:50 channel ] [50])
            (const_int 16 [0x10]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 1 {addsi3}
     (nil))
(note 10 9 11 2 NOTE_INSN_DELETED)
(insn 11 10 12 2 (set (reg/f:SI 8 a8 [55])
        (plus:SI (mult:SI (reg:SI 8 a8 [53])
                (const_int 4 [0x4]))
            (reg/f:SI 9 a9 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 2 {*addx}
     (nil))
(insn 12 11 13 2 (set (reg:SI 10 a10 [56])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 13 12 15 2 (set (mem/j:SI (reg/f:SI 8 a8 [55]) [0 LMIC.channelFreq S4 A32])
        (reg:SI 10 a10 [56])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:603 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [55])
        (nil)))
(insn 15 13 16 2 (set (reg:SI 8 a8 [58])
        (plus:SI (reg/v:SI 2 a2 [orig:50 channel ] [50])
            (const_int 64 [0x40]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:604 1 {addsi3}
     (nil))
(note 16 15 17 2 NOTE_INSN_DELETED)
(insn 17 16 19 2 (set (reg/f:SI 8 a8 [60])
        (plus:SI (mult:SI (reg:SI 8 a8 [58])
                (const_int 2 [0x2]))
            (reg/f:SI 9 a9 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:604 2 {*addx}
     (nil))
(insn 19 17 20 2 (set (mem/j:HI (reg/f:SI 8 a8 [60]) [0 LMIC.channelDrMap S2 A16])
        (reg:HI 10 a10 [56])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:604 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 10 a10 [56])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [60])
            (nil))))
(insn 20 19 21 2 (set (reg:SI 8 a8 [62])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 21 20 25 2 (set (reg:SI 2 a2 [orig:45 D.6314 ] [45])
        (ashift:SI (reg:SI 8 a8 [62])
            (reg/v:SI 2 a2 [orig:50 channel ] [50]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 8 a8 [62])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 2 a2 [orig:50 channel ] [50]))
            (nil))))
(insn 25 21 26 2 (set (reg:SI 8 a8 [67])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 26 25 27 2 (set (reg:SI 2 a2 [66])
        (xor:SI (reg:SI 8 a8 [67])
            (reg:SI 2 a2 [orig:45 D.6314 ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 32 {xorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [67])
        (expr_list:REG_EQUAL (not:SI (reg:SI 2 a2 [orig:45 D.6314 ] [45]))
            (nil))))
(insn 27 26 29 2 (set (reg:SI 8 a8)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [52])
                    (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 33 {zero_extendhisi2}
     (nil))
(insn 29 27 30 2 (set (reg:SI 2 a2 [70])
        (and:SI (reg:SI 2 a2 [66])
            (reg:SI 8 a8 [orig:68 LMIC.channelMap ] [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:68 LMIC.channelMap ] [68])
        (nil)))
(insn 30 29 38 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [52])
                (const_int 160 [0xa0])) [0 LMIC.channelMap+0 S2 A32])
        (reg:HI 2 a2 [70])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [52])
        (nil)))
(jump_insn 38 30 37 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:605 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 37 38 33)
(note 33 37 0 NOTE_INSN_DELETED)

;; Function LMIC_enableTracking (LMIC_enableTracking, funcdef_no=92, decl_uid=3355, cgraph_uid=92, symbol_order=100)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_enableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={2d,3u} r1={2d,8u} r2={5d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={5d,4u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 68{45d,23u,0e} in 20{19 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 6 4 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 48 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 23 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 55 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2]
  Adding insn 5 to worklist
processing block 4 lr out =  1 [sp] 2 [a2]
  Adding insn 6 to worklist
processing block 6 lr out =  1 [sp] 2 [a2]
  Adding insn 7 to worklist
processing block 3 lr out =  0 [a0] 1 [sp]
  Adding insn 19 to worklist
  Adding insn 18 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 45 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_enableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={2d,3u} r1={2d,8u} r2={5d,7u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={5d,4u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 68{45d,23u,0e} in 20{19 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 8 1 48 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 48 8 49 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1792 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 49 48 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 49 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:46 tryBcnInfo ] [46])
        (zero_extend:SI (reg:QI 2 a2 [ tryBcnInfo ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1792 34 {zero_extendqisi2}
     (nil))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 4 11 2 (set (reg/f:SI 8 a8 [48])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC176") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 13 2 (set (reg:SI 9 a9 [orig:43 D.6319 ] [43])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [48])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [48])
        (nil)))
(note 13 11 15 2 NOTE_INSN_DELETED)
(note 15 13 45 2 NOTE_INSN_DELETED)
(insn 45 15 16 2 (set (reg:HI 8 a8 [49])
        (const_int 67 [0x43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 67 [0x43])
        (nil)))
(jump_insn 16 45 17 2 (set (pc)
        (if_then_else (ne (and:SI (reg:SI 9 a9 [orig:43 D.6319 ] [43])
                    (reg:SI 8 a8 [49]))
                (const_int 0 [0]))
            (label_ref:SI 36)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1793 62 {*masktrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:43 D.6319 ] [43])
        (expr_list:REG_DEAD (reg:SI 8 a8 [49])
            (int_list:REG_BR_PROB 3900 (nil))))
 -> 36)
;;  succ:       5 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8]
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:SI 8 a8 [53])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC176") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 19 18 20 3 (set:SI (reg/f:SI 8 a8 [54])
        (plus:SI (reg/f:SI 8 a8 [53])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 20 19 21 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [54])
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (reg:QI 2 a2 [orig:46 tryBcnInfo ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [54])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg/v:SI 2 a2 [orig:46 tryBcnInfo ] [46])
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1797 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:46 tryBcnInfo ] [46])
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 40)
;;  succ:       4 [39.0%]  (FALLTHRU)
;;              6 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 2378, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [39.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 23 22 6 4 (call (mem:SI (symbol_ref:SI ("startScan") [flags 0x3]  <function_decl 0x100b50510 startScan>) [0 startScan S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1798 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 6 23 50 4 (set (reg:SI 2 a2 [orig:42 D.6318 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1799 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 50 6 51 4 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 51 50 42 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 42 51 36)
;; basic block 5, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 36 42 35 5 260 "" [1 uses])
(note 35 36 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 35 52 5 (set (reg:SI 2 a2 [orig:42 D.6318 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1794 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 52 5 53 5 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 53 52 44 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 44 53 40)
;; basic block 6, loop depth 0, count 0, freq 3722, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [61.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 40 44 39 6 261 "" [1 uses])
(note 39 40 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 39 31 6 (set (reg:SI 2 a2 [orig:42 D.6318 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1799 44 {movsi_internal}
     (nil))
(insn 31 7 55 6 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1800 -1
     (nil))
(jump_insn 55 31 54 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1800 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 54 55 46)
(note 46 54 0 NOTE_INSN_DELETED)

;; Function LMIC_setPingable (LMIC_setPingable, funcdef_no=55, decl_uid=3361, cgraph_uid=55, symbol_order=62)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)


LMIC_setPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,7u} r2={3d,4u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={8d,7u} r9={2d,5u} r10={3d,2u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 75{48d,26u,1e} in 19{18 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 9 [a9]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 4 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 10 to worklist
  Adding insn 37 to worklist
  Adding insn 26 to worklist
  Adding insn 29 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2]
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 28 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 9 [a9]
  Adding insn 20 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 34 to worklist
  Adding insn 13 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
DCE: Deleting insn 23
deleting insn with uid = 23.
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setPingable

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,7u} r2={3d,4u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,7u} r9={2d,4u} r10={3d,2u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 73{47d,25u,1e} in 18{17 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9] 10 [a10]
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 37 5 38 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:520 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 38 37 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 38 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 9 a9 [49])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC177") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 9 2 (set:SI (reg/f:SI 8 a8 [50])
        (plus:SI (reg/f:SI 9 a9 [49])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 9 8 10 2 (set (reg:SI 2 a2 [51])
        (and:SI (reg:SI 2 a2 [ intvExp ])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 30 {andsi3}
     (nil))
(insn 10 9 13 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [50])
                (const_int 57 [0x39])) [0 LMIC.ping.intvExp+0 S1 A8])
        (reg:QI 2 a2 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:522 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [50])
        (nil)))
(insn 13 10 34 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [49])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 33 {zero_extendhisi2}
     (nil))
(insn 34 13 14 2 (set (reg:HI 8 a8 [53])
        (const_int 1024 [0x400])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 1024 [0x400])
        (nil)))
(insn 14 34 15 2 (set (reg:SI 8 a8 [55])
        (ior:SI (reg:SI 10 a10 [orig:54 LMIC.opmode ] [54])
            (reg:SI 8 a8 [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:54 LMIC.opmode ] [54])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 10 a10 [orig:54 LMIC.opmode ] [54]) 0)
                (const_int 1024 [0x400]))
            (nil))))
(insn 15 14 17 2 (set (reg:SI 8 a8 [orig:44 D.6322 ] [44])
        (zero_extend:SI (reg:HI 8 a8 [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 33 {zero_extendhisi2}
     (nil))
(insn 17 15 18 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [49])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [orig:44 D.6322 ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:523 45 {movhi_internal}
     (nil))
(note 18 17 20 2 NOTE_INSN_DELETED)
(insn 20 18 21 2 (set (reg:SI 8 a8 [59])
        (and:SI (reg:SI 8 a8 [orig:44 D.6322 ] [44])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 30 {andsi3}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [59])
                (const_int 0 [0]))
            (label_ref:SI 32)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [59])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 32)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              5 [39.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 9 [a9]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 2 [a2] 8 [a8]
(note 22 21 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 22 25 3 (set:SI (reg/f:SI 8 a8 [61])
        (plus:SI (reg/f:SI 9 a9 [60])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 25 24 26 3 (set (reg:SI 2 a2 [orig:45 D.6321 ] [45])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [61])
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [61])
        (nil)))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:45 D.6321 ] [45])
                (const_int 0 [0]))
            (label_ref:SI 32)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:526 56 {*btrue}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 32)
;;  succ:       4 [39.0%]  (FALLTHRU)
;;              5 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 4, loop depth 0, count 0, freq 2378, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [39.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:527 44 {movsi_internal}
     (nil))
(call_insn 29 28 32 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_enableTracking") [flags 0x3]  <function_decl 0x100b28bd0 LMIC_enableTracking>) [0 LMIC_enableTracking S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:527 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              2 [39.0%] 
;;              3 [61.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 32 29 33 5 262 "" [2 uses])
(note 33 32 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 40 33 39 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 39 40 35)
(note 35 39 0 NOTE_INSN_DELETED)

;; Function LMIC_startJoining (LMIC_startJoining, funcdef_no=96, decl_uid=3336, cgraph_uid=96, symbol_order=104)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={4d,2u} r1={2d,10u} r2={8d,14u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,6u} r9={7d,4u,1e} r10={6d,3u} r11={5d,2u} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 152{110d,41u,1e} in 35{32 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 0 [a0] 1 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 6 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 72 to worklist
  Adding insn 17 to worklist
  Adding insn 22 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 52 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 77 to worklist
  Adding insn 60 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2]
  Adding insn 3 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 68 to worklist
  Adding insn 45 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 4 lr out =  1 [sp]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 3 lr out =  1 [sp]
  Adding insn 69 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 6 lr out =  1 [sp] 2 [a2]
  Adding insn 4 to worklist
processing block 2 lr out =  0 [a0] 1 [sp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={4d,2u} r1={2d,10u} r2={8d,14u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,6u} r9={7d,4u,1e} r10={6d,3u} r11={5d,2u} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 152{110d,41u,1e} in 35{32 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2]
(note 5 1 72 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 72 5 73 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1846 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 73 72 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 73 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 2 8 2 (set (reg/f:SI 2 a2 [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC178") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1847 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 2 a2 [orig:43 D.6325 ] [43])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [51])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1847 44 {movsi_internal}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:43 D.6325 ] [43])
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1847 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:43 D.6325 ] [43])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 65)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              6 [39.0%] 
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 2 a2 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC178") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 14 3 (set (reg:SI 8 a8 [orig:44 D.6326 ] [44])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [52])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [52])
        (nil)))
(note 14 12 16 3 NOTE_INSN_DELETED)
(note 16 14 69 3 NOTE_INSN_DELETED)
(insn 69 16 17 3 (set (reg:HI 2 a2 [53])
        (const_int 144 [0x90])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 144 [0x90])
        (nil)))
(jump_insn 17 69 18 3 (set (pc)
        (if_then_else (eq (and:SI (reg:SI 8 a8 [orig:44 D.6326 ] [44])
                    (reg:SI 2 a2 [53]))
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 62 {*masktrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:44 D.6326 ] [44])
        (expr_list:REG_DEAD (reg:SI 2 a2 [53])
            (int_list:REG_BR_PROB 7100 (nil))))
 -> 23)
;;  succ:       4 [29.0%]  (FALLTHRU)
;;              5 [71.0%] 
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 1769, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [29.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 19 18 20 4 NOTE_INSN_DELETED)
(insn 20 19 21 4 (set (reg:SI 11 a11)
        (const_int 1849 [0x739])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 44 {movsi_internal}
     (nil))
(insn 21 20 22 4 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC179") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 22 21 23 4 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1849 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 5, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [71.0%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 23 22 24 5 266 "" [1 uses])
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg/f:SI 2 a2 [58])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC178") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1851 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 26 25 27 5 (set (reg:QI 8 a8 [59])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1851 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 27 26 30 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [58])
                (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8])
        (reg:QI 8 a8 [59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1851 46 {movqi_internal}
     (nil))
(insn 30 27 31 5 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [58])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 33 {zero_extendhisi2}
     (nil))
(insn 31 30 32 5 (set (reg:SI 9 a9 [64])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC180") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -6178 [0xffffffffffffe7de])
        (nil)))
(insn 32 31 33 5 (set (reg:SI 9 a9 [63])
        (and:SI (reg:SI 10 a10 [orig:62 LMIC.opmode ] [62])
            (reg:SI 9 a9 [64]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:62 LMIC.opmode ] [62])
        (nil)))
(insn 33 32 35 5 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [58])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 9 a9 [63])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1853 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 9 a9 [63])
        (nil)))
(insn 35 33 37 5 (set:SI (reg/f:SI 9 a9 [66])
        (plus:SI (reg/f:SI 2 a2 [58])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1855 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 37 35 40 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [66])
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 8 a8 [59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1855 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [66])
        (nil)))
(insn 40 37 41 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [58])
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 8 a8 [59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1855 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [59])
        (nil)))
(call_insn 41 40 45 5 (call (mem:SI (symbol_ref:SI ("initJoinLoop") [flags 0x3]  <function_decl 0x100b7ca20 initJoinLoop>) [0 initJoinLoop S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1856 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 45 41 68 5 (set (reg:SI 9 a9)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [58])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 33 {zero_extendhisi2}
     (nil))
(insn 68 45 46 5 (set (reg:HI 8 a8 [72])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 46 68 47 5 (set (reg:SI 8 a8 [74])
        (ior:SI (reg:SI 9 a9 [orig:73 LMIC.opmode ] [73])
            (reg:SI 8 a8 [72]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:73 LMIC.opmode ] [73])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 9 a9 [orig:73 LMIC.opmode ] [73]) 0)
                (const_int 4 [0x4]))
            (nil))))
(insn 47 46 48 5 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [58])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [74])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1857 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [74])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [58])
            (nil))))
(note 48 47 49 5 NOTE_INSN_DELETED)
(note 49 48 50 5 NOTE_INSN_DELETED)
(insn 50 49 51 5 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC181") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("startJoining") [flags 0x3]  <function_decl 0x100bc3948 startJoining>)
        (nil)))
(insn 51 50 52 5 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC182") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 52 51 3 5 (call (mem:SI (symbol_ref:SI ("os_setCallback") [flags 0x41]  <function_decl 0x140efa1b0 os_setCallback>) [0 os_setCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1859 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 3 52 74 5 (set (reg:SI 2 a2 [orig:42 D.6324 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1860 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 74 3 75 5 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 75 74 67 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1860 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 67 75 65)
;; basic block 6, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 65 67 64 6 267 "" [1 uses])
(note 64 65 4 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 4 64 60 6 (set (reg:SI 2 a2 [orig:42 D.6324 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1862 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 60 4 77 6 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1863 -1
     (nil))
(jump_insn 77 60 76 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1863 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 76 77 70)
(note 70 76 0 NOTE_INSN_DELETED)

;; Function engineUpdate (engineUpdate, funcdef_no=102, decl_uid=3377, cgraph_uid=102, symbol_order=110)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


engineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={36d,7u} r1={2d,99u} r2={30d,68u,2e} r3={42d,51u} r4={3d,9u,1e} r5={20d,31u} r6={15d,21u} r7={1d} r8={51d,19u,2e} r9={37d,2u} r10={59d,39u} r11={53d,18u} r12={43d,8u} r13={35d} r14={35d} r15={35d} r18={35d} r19={35d} r20={35d} r21={35d} r22={35d} r23={35d} r24={35d} r25={35d} r26={35d} r27={35d} r28={35d} r29={35d} r30={35d} r31={35d} r32={35d} r33={35d} r34={35d} r35={35d} 
;;    total ref usage 1504{1127d,372u,5e} in 313{278 regular + 35 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 4 [a4] 5 [a5] 6 [a6]

( 0 )->[2]->( 63 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 3 4 )->[6]->( 7 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 6 [a6] 10 [a10]

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 6 [a6] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 6 [a6]

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 6 [a6]

( 7 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 5 [a5]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]

( 6 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]

( 10 9 )->[11]->( 12 48 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

( 14 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 15 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 17 16 )->[18]->( 20 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 18 )->[19]->( 20 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 18 19 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 6 [a6] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 6 [a6]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 19 20 21 )->[22]->( 23 28 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 22 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

( 25 24 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5] 8 [a8]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 26 )->[27]->( 50 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 22 26 )->[28]->( 29 45 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 28 )->[29]->( 30 39 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6]

( 29 )->[30]->( 31 37 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

( 30 )->[31]->( 35 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]

( 35 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 5 [a5] 6 [a6]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 32 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]

( 34 31 )->[35]->( 32 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 35 )->[36]->( 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]

( 30 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]

( 37 36 )->[38]->( 44 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 0 [a0] 3 [a3] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

( 29 )->[39]->( 40 41 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 39 42 )->[40]->( 1 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 39 )->[41]->( 42 43 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 41 )->[42]->( 40 43 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 41 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 3 [a3] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

( 43 38 )->[44]->( 1 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 28 )->[45]->( 62 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 45 )->[46]->( 47 50 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 46 )->[47]->( 50 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 11 )->[48]->( 63 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 46 27 49 47 )->[50]->( 51 57 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 50 )->[51]->( 52 57 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 51 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 52 )->[53]->( 62 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 52 53 )->[54]->( 55 56 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 2 [a2] 3 [a3] 5 [a5] 6 [a6] 8 [a8]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 54 )->[55]->( 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 54 55 )->[56]->( 1 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 50 51 )->[57]->( 58 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

( 57 )->[58]->( 62 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 57 58 )->[59]->( 60 61 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 59 )->[60]->( 1 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 59 )->[61]->( 1 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 45 53 58 )->[62]->( 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 62 2 48 )->[63]->( 1 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

( 63 60 5 40 44 56 61 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }u-1(6){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 21 to worklist
  Adding insn 13 to worklist
  Adding insn 583 to worklist
  Adding insn 32 to worklist
  Adding insn 38 to worklist
  Adding insn 586 to worklist
  Adding insn 40 to worklist
  Adding insn 56 to worklist
  Adding insn 45 to worklist
  Adding insn 62 to worklist
  Adding insn 68 to worklist
  Adding insn 545 to worklist
  Adding insn 84 to worklist
  Adding insn 91 to worklist
  Adding insn 547 to worklist
  Adding insn 98 to worklist
  Adding insn 93 to worklist
  Adding insn 108 to worklist
  Adding insn 103 to worklist
  Adding insn 117 to worklist
  Adding insn 549 to worklist
  Adding insn 137 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 123 to worklist
  Adding insn 120 to worklist
  Adding insn 151 to worklist
  Adding insn 145 to worklist
  Adding insn 157 to worklist
  Adding insn 165 to worklist
  Adding insn 171 to worklist
  Adding insn 180 to worklist
  Adding insn 174 to worklist
  Adding insn 190 to worklist
  Adding insn 192 to worklist
  Adding insn 551 to worklist
  Adding insn 198 to worklist
  Adding insn 553 to worklist
  Adding insn 210 to worklist
  Adding insn 205 to worklist
  Adding insn 200 to worklist
  Adding insn 219 to worklist
  Adding insn 231 to worklist
  Adding insn 226 to worklist
  Adding insn 221 to worklist
  Adding insn 239 to worklist
  Adding insn 555 to worklist
  Adding insn 256 to worklist
  Adding insn 271 to worklist
  Adding insn 557 to worklist
  Adding insn 559 to worklist
  Adding insn 280 to worklist
  Adding insn 277 to worklist
  Adding insn 288 to worklist
  Adding insn 587 to worklist
  Adding insn 295 to worklist
  Adding insn 303 to worklist
  Adding insn 307 to worklist
  Adding insn 313 to worklist
  Adding insn 310 to worklist
  Adding insn 588 to worklist
  Adding insn 354 to worklist
  Adding insn 352 to worklist
  Adding insn 350 to worklist
  Adding insn 340 to worklist
  Adding insn 338 to worklist
  Adding insn 372 to worklist
  Adding insn 365 to worklist
  Adding insn 359 to worklist
  Adding insn 374 to worklist
  Adding insn 565 to worklist
  Adding insn 386 to worklist
  Adding insn 396 to worklist
  Adding insn 405 to worklist
  Adding insn 402 to worklist
  Adding insn 407 to worklist
  Adding insn 412 to worklist
  Adding insn 457 to worklist
  Adding insn 454 to worklist
  Adding insn 450 to worklist
  Adding insn 427 to worklist
  Adding insn 423 to worklist
  Adding insn 419 to worklist
  Adding insn 463 to worklist
  Adding insn 589 to worklist
  Adding insn 474 to worklist
  Adding insn 479 to worklist
  Adding insn 482 to worklist
  Adding insn 496 to worklist
  Adding insn 494 to worklist
  Adding insn 490 to worklist
  Adding insn 485 to worklist
  Adding insn 585 to worklist
  Adding insn 502 to worklist
  Adding insn 500 to worklist
  Adding insn 590 to worklist
  Adding insn 512 to worklist
  Adding insn 524 to worklist
  Adding insn 592 to worklist
Finished finding needed instructions:
processing block 63 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
processing block 62 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 523 to worklist
  Adding insn 522 to worklist
  Adding insn 521 to worklist
processing block 56 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 473 to worklist
  Adding insn 472 to worklist
  Adding insn 471 to worklist
  Adding insn 467 to worklist
  Adding insn 466 to worklist
processing block 55 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 462 to worklist
  Adding insn 461 to worklist
processing block 54 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 456 to worklist
  Adding insn 455 to worklist
  Adding insn 453 to worklist
  Adding insn 447 to worklist
  Adding insn 445 to worklist
  Adding insn 444 to worklist
  Adding insn 439 to worklist
  Adding insn 438 to worklist
  Adding insn 437 to worklist
  Adding insn 433 to worklist
  Adding insn 430 to worklist
  Adding insn 425 to worklist
  Adding insn 421 to worklist
  Adding insn 417 to worklist
  Adding insn 416 to worklist
  Adding insn 415 to worklist
processing block 53 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 411 to worklist
  Adding insn 410 to worklist
  Adding insn 409 to worklist
processing block 52 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
processing block 60 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 501 to worklist
  Adding insn 499 to worklist
processing block 61 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 511 to worklist
  Adding insn 510 to worklist
  Adding insn 509 to worklist
processing block 59 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 495 to worklist
  Adding insn 492 to worklist
  Adding insn 488 to worklist
  Adding insn 487 to worklist
  Adding insn 486 to worklist
processing block 58 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 481 to worklist
processing block 57 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
processing block 51 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 401 to worklist
  Adding insn 400 to worklist
processing block 50 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 391 to worklist
  Adding insn 390 to worklist
processing block 27 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 9 to worklist
  Adding insn 209 to worklist
  Adding insn 576 to worklist
  Adding insn 208 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
processing block 34 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5]
  Adding insn 262 to worklist
processing block 33 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 259 to worklist
  Adding insn 258 to worklist
processing block 32 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 255 to worklist
  Adding insn 254 to worklist
  Adding insn 253 to worklist
  Adding insn 252 to worklist
processing block 44 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 353 to worklist
  Adding insn 351 to worklist
  Adding insn 349 to worklist
  Adding insn 348 to worklist
  Adding insn 346 to worklist
  Adding insn 345 to worklist
  Adding insn 342 to worklist
  Adding insn 336 to worklist
  Adding insn 332 to worklist
  Adding insn 330 to worklist
  Adding insn 329 to worklist
  Adding insn 326 to worklist
  Adding insn 325 to worklist
  Adding insn 324 to worklist
  Adding insn 323 to worklist
  Adding insn 322 to worklist
  Adding insn 318 to worklist
processing block 38 lr out =  1 [sp] 2 [a2] 4 [a4]
  Adding insn 575 to worklist
  Adding insn 279 to worklist
processing block 36 lr out =  1 [sp] 2 [a2] 4 [a4] 10 [a10]
  Adding insn 7 to worklist
processing block 35 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 268 to worklist
  Adding insn 267 to worklist
processing block 31 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5]
  Adding insn 242 to worklist
  Adding insn 241 to worklist
processing block 37 lr out =  1 [sp] 2 [a2] 4 [a4] 10 [a10]
  Adding insn 8 to worklist
processing block 30 lr out =  1 [sp] 2 [a2] 4 [a4]
  Adding insn 234 to worklist
  Adding insn 233 to worklist
processing block 40 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 294 to worklist
  Adding insn 293 to worklist
processing block 43 lr out =  1 [sp] 2 [a2] 4 [a4]
  Adding insn 574 to worklist
  Adding insn 312 to worklist
processing block 42 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 306 to worklist
  Adding insn 305 to worklist
processing block 41 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 302 to worklist
  Adding insn 301 to worklist
  Adding insn 300 to worklist
processing block 39 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 287 to worklist
  Adding insn 286 to worklist
  Adding insn 285 to worklist
processing block 29 lr out =  1 [sp] 2 [a2] 4 [a4] 6 [a6]
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
processing block 47 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 376 to worklist
processing block 46 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
processing block 45 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 367 to worklist
  Adding insn 366 to worklist
  Adding insn 364 to worklist
  Adding insn 363 to worklist
  Adding insn 362 to worklist
processing block 28 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
processing block 26 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 197 to worklist
  Adding insn 196 to worklist
processing block 24 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
  Adding insn 5 to worklist
processing block 25 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
  Adding insn 6 to worklist
processing block 23 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
processing block 22 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 185 to worklist
  Adding insn 184 to worklist
processing block 21 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 4 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
processing block 20 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
processing block 19 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 18 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 156 to worklist
  Adding insn 155 to worklist
processing block 16 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 17 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
processing block 15 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 112 to worklist
  Adding insn 111 to worklist
processing block 13 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 97 to worklist
  Adding insn 96 to worklist
processing block 14 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 107 to worklist
  Adding insn 106 to worklist
processing block 12 lr out =  1 [sp] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 88 to worklist
  Adding insn 577 to worklist
processing block 49 lr out =  1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 10 to worklist
processing block 48 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
processing block 11 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 578 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
processing block 9 lr out =  0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
processing block 8 lr out =  0 [a0] 1 [sp] 4 [a4] 6 [a6]
  Adding insn 67 to worklist
  Adding insn 66 to worklist
processing block 7 lr out =  0 [a0] 1 [sp] 4 [a4] 6 [a6]
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 10 lr out =  0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 3 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 4 [a4] 6 [a6] 10 [a10]
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
  Adding insn 579 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


engineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 6[a6] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={36d,7u} r1={2d,99u} r2={30d,68u,2e} r3={42d,51u} r4={3d,9u,1e} r5={20d,31u} r6={15d,21u} r7={1d} r8={51d,19u,2e} r9={37d,2u} r10={59d,39u} r11={53d,18u} r12={43d,8u} r13={35d} r14={35d} r15={35d} r18={35d} r19={35d} r20={35d} r21={35d} r22={35d} r23={35d} r24={35d} r25={35d} r26={35d} r27={35d} r28={35d} r29={35d} r30={35d} r31={35d} r32={35d} r33={35d} r34={35d} r35={35d} 
;;    total ref usage 1504{1127d,372u,5e} in 313{278 regular + 35 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 11 1 583 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 583 11 584 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2034 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 584 583 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 584 13 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 13 2 14 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 82 {call_value_internal}
     (nil)
    (nil))
(note 14 13 15 2 NOTE_INSN_DELETED)
(insn 15 14 16 2 (set (reg/f:SI 2 a2 [148])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(note 16 15 17 2 NOTE_INSN_DELETED)
(note 17 16 18 2 NOTE_INSN_DELETED)
(insn 18 17 19 2 (set (reg:SI 12 a12)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [148])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 33 {zero_extendhisi2}
     (nil))
(insn 19 18 20 2 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 20 19 21 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC187") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC186") [flags 0x2]  <var_decl 0x1019fc240 *.LC186>)
        (nil)))
(call_insn 21 20 23 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2036 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 23 21 25 2 (set (reg:SI 2 a2 [orig:50 D.6328 ] [50])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [148])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 33 {zero_extendhisi2}
     (nil))
(note 25 23 27 2 NOTE_INSN_DELETED)
(note 27 25 579 2 NOTE_INSN_DELETED)
(insn 579 27 28 2 (set (reg:HI 3 a3 [151])
        (const_int 193 [0xc1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 193 [0xc1])
        (nil)))
(jump_insn 28 579 29 2 (set (pc)
        (if_then_else (ne (and:SI (reg:SI 2 a2 [orig:50 D.6328 ] [50])
                    (reg:SI 3 a3 [151]))
                (const_int 0 [0]))
            (label_ref:SI 527)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2039 62 {*masktrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 527)
;;  succ:       63 [39.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 3 (set (reg/f:SI 3 a3 [155])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 31 30 32 3 (set (reg:SI 3 a3 [orig:53 D.6329 ] [53])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [155])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 44 {movsi_internal}
     (nil))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [orig:53 D.6329 ] [53])
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 56 {*btrue}
     (int_list:REG_BR_PROB 2900 (nil))
 -> 43)
;;  succ:       4 [71.0%]  (FALLTHRU)
;;              6 [29.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 4, loop depth 0, count 0, freq 4331, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [71.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 34 33 35 4 NOTE_INSN_DELETED)
(note 35 34 37 4 NOTE_INSN_DELETED)
(note 37 35 38 4 NOTE_INSN_DELETED)
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 2 a2 [orig:50 D.6328 ] [50])
                    (const_int 1 [0x1])
                    (const_int 2 [0x2]))
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2043 60 {*bittrue}
     (int_list:REG_BR_PROB 7929 (nil))
 -> 43)
;;  succ:       5 [20.7%]  (FALLTHRU)
;;              6 [79.3%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 5, loop depth 0, count 0, freq 897, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [20.7%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 40 39 586 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_startJoining") [flags 0x3]  <function_decl 0x100b28510 LMIC_startJoining>) [0 LMIC_startJoining S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2044 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(jump_insn 586 40 544 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2045 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 544 586 43)
;; basic block 6, loop depth 0, count 0, freq 5203, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [29.0%] 
;;              4 [79.3%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 43 544 44 6 270 "" [2 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 45 44 46 6 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2049 82 {call_value_internal}
     (nil)
    (nil))
(insn 46 45 47 6 (set (reg/v:SI 4 a4 [orig:55 txbeg ] [55])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2049 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 47 46 48 6 (var_location:SI now (reg:SI 10 a10 [orig:55 txbeg ] [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2049 -1
     (nil))
(debug_insn 48 47 49 6 (var_location:SI rxtime (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2050 -1
     (nil))
(debug_insn 49 48 50 6 (var_location:SI txbeg (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2051 -1
     (nil))
(insn 50 49 51 6 (set (reg/f:SI 2 a2 [160])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 51 50 52 6 (set (reg:SI 2 a2 [orig:57 D.6328 ] [57])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [160])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 33 {zero_extendhisi2}
     (nil))
(note 52 51 53 6 NOTE_INSN_DELETED)
(note 53 52 55 6 NOTE_INSN_DELETED)
(note 55 53 56 6 NOTE_INSN_DELETED)
(jump_insn 56 55 57 6 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:57 D.6328 ] [57])
                    (const_int 1 [0x1])
                    (const_int 1 [0x1]))
                (const_int 0 [0]))
            (label_ref:SI 532)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2054 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:57 D.6328 ] [57])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 532)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 6 [a6] 10 [a10]

;; basic block 7, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 6 [a6] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 2 [a2] 3 [a3]
(note 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 7 (set (reg:SI 2 a2 [orig:59 D.6327 ] [59])
        (plus:SI (reg:SI 10 a10 [orig:55 txbeg ] [55])
            (const_int 125 [0x7d]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 1 {addsi3}
     (nil))
(insn 59 58 60 7 (set (reg/f:SI 3 a3 [165])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 60 59 61 7 (set (reg:SI 3 a3 [orig:60 D.6327 ] [60])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [165])
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (nil))
(insn 61 60 62 7 (set (reg:SI 2 a2 [orig:61 D.6327 ] [61])
        (minus:SI (reg:SI 2 a2 [orig:59 D.6327 ] [59])
            (reg:SI 3 a3 [orig:60 D.6327 ] [60]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:60 D.6327 ] [60])
        (nil)))
(jump_insn 62 61 63 7 (set (pc)
        (if_then_else (ge (reg:SI 2 a2 [orig:61 D.6327 ] [61])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 69))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:61 D.6327 ] [61])
        (int_list:REG_BR_PROB 4752 (nil)))
 -> 69)
;;  succ:       8 [52.5%]  (FALLTHRU)
;;              9 [47.5%] 
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 6 [a6]

;; basic block 8, loop depth 0, count 0, freq 1365, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [52.5%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 64 63 65 8 NOTE_INSN_DELETED)
(note 65 64 66 8 NOTE_INSN_DELETED)
(insn 66 65 67 8 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC188") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2056 [0x808])
        (nil)))
(insn 67 66 68 8 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC189") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 68 67 69 8 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2056 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 6 [a6]

;; basic block 9, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [47.5%] 
;;              8 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 5 [a5]
(code_label 69 68 70 9 272 "" [1 uses])
(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 9 (set (reg/f:SI 2 a2 [168])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 72 71 73 9 (set (reg:SI 5 a5 [orig:62 D.6327 ] [62])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [168])
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [168])
        (nil)))
(insn 73 72 74 9 (set (reg/v:SI 5 a5 [orig:42 rxtime ] [42])
        (plus:SI (reg:SI 5 a5 [orig:62 D.6327 ] [62])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 1 {addsi3}
     (nil))
(debug_insn 74 73 545 9 (var_location:SI rxtime (reg/v:SI 5 a5 [orig:42 rxtime ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2057 -1
     (nil))
(jump_insn 545 74 546 9 (set (pc)
        (label_ref 75)) 78 {jump}
     (nil)
 -> 75)
;;  succ:       11 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]

(barrier 546 545 532)
;; basic block 10, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 5 [a5]
(code_label 532 546 531 10 299 "" [1 uses])
(note 531 532 3 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 3 531 75 10 (set (reg/v:SI 5 a5 [orig:42 rxtime ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2050 44 {movsi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]

;; basic block 11, loop depth 0, count 0, freq 5203, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              9 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
(code_label 75 3 76 11 271 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 11 (var_location:SI rxtime (reg/v:SI 5 a5 [orig:42 rxtime ] [42])) -1
     (nil))
(insn 78 77 79 11 (set (reg/f:SI 2 a2 [169])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 79 78 81 11 (set (reg:SI 2 a2 [orig:63 D.6328 ] [63])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [169])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 33 {zero_extendhisi2}
     (nil))
(note 81 79 83 11 NOTE_INSN_DELETED)
(note 83 81 578 11 NOTE_INSN_DELETED)
(insn 578 83 84 11 (set (reg:HI 3 a3 [170])
        (const_int 60 [0x3c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 60 [0x3c])
        (nil)))
(jump_insn 84 578 85 11 (set (pc)
        (if_then_else (eq (and:SI (reg:SI 2 a2 [orig:63 D.6328 ] [63])
                    (reg:SI 3 a3 [170]))
                (const_int 0 [0]))
            (label_ref 380)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2061 62 {*masktrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 380)
;;  succ:       12 [50.0%]  (FALLTHRU)
;;              48 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 12, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3]
(note 85 84 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 87 85 577 12 NOTE_INSN_DELETED)
(insn 577 87 88 12 (set (reg:HI 3 a3 [174])
        (const_int 36 [0x24])) 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 36 [0x24])
        (nil)))
(insn 88 577 89 12 (set (reg:SI 3 a3 [orig:64 D.6328 ] [64])
        (and:SI (reg:SI 2 a2 [orig:63 D.6328 ] [63])
            (reg:SI 3 a3 [174]))) 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:63 D.6328 ] [63])
        (nil)))
(debug_insn 89 88 90 12 (var_location:QI D#3 (ne:QI (subreg:HI (reg:SI 3 a3 [orig:64 D.6328 ] [64]) 0)
        (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2064 -1
     (nil))
(debug_insn 90 89 91 12 (var_location:QI jacc (debug_expr:QI D#3)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2064 -1
     (nil))
(jump_insn 91 90 92 12 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:64 D.6328 ] [64])
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2066 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 101)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

;; basic block 13, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 92 91 93 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 93 92 94 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 82 {call_value_internal}
     (nil)
    (nil))
(note 94 93 95 13 NOTE_INSN_DELETED)
(note 95 94 96 13 NOTE_INSN_DELETED)
(insn 96 95 97 13 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 97 96 98 13 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC191") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC190") [flags 0x2]  <var_decl 0x1019fc2d0 *.LC190>)
        (nil)))
(call_insn 98 97 547 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2067 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(jump_insn 547 98 548 13 (set (pc)
        (label_ref 109)) 78 {jump}
     (nil)
 -> 109)
;;  succ:       15 [100.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

(barrier 548 547 101)
;; basic block 14, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 101 548 102 14 274 "" [1 uses])
(note 102 101 103 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 103 102 104 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 82 {call_value_internal}
     (nil)
    (nil))
(note 104 103 105 14 NOTE_INSN_DELETED)
(note 105 104 106 14 NOTE_INSN_DELETED)
(insn 106 105 107 14 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 107 106 108 14 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC193") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC192") [flags 0x2]  <var_decl 0x1019fc360 *.LC192>)
        (nil)))
(call_insn 108 107 109 14 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2069 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

;; basic block 15, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              13 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 109 108 110 15 275 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg/f:SI 2 a2 [178])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 112 111 113 15 (set (reg:SI 2 a2 [orig:69 D.6328 ] [69])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [178])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 33 {zero_extendhisi2}
     (nil))
(note 113 112 114 15 NOTE_INSN_DELETED)
(note 114 113 116 15 NOTE_INSN_DELETED)
(note 116 114 117 15 NOTE_INSN_DELETED)
(jump_insn 117 116 118 15 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:69 D.6328 ] [69])
                    (const_int 1 [0x1])
                    (const_int 11 [0xb]))
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2072 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:69 D.6328 ] [69])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 140)
;;  succ:       16 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5]

;; basic block 16, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 118 117 119 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 120 16 (set (reg:SI 10 a10)
        (reg/v:SI 4 a4 [orig:55 txbeg ] [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (nil))
(call_insn 120 119 121 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("nextTx") [flags 0x3]  <function_decl 0x100b7c870 nextTx>) [0 nextTx S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 121 120 122 16 (set (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 122 121 123 16 (set (reg/f:SI 8 a8 [183])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 123 122 124 16 (set (mem/j/c:SI (reg/f:SI 8 a8 [183]) [0 LMIC.txend+0 S4 A32])
        (reg:SI 10 a10 [orig:43 txbeg ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 44 {movsi_internal}
     (nil))
(debug_insn 124 123 127 16 (var_location:SI txbeg (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2073 -1
     (nil))
(insn 127 124 128 16 (set (reg:SI 6 a6)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [183])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 33 {zero_extendhisi2}
     (nil))
(insn 128 127 129 16 (set (reg:SI 9 a9 [188])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC195") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 129 128 130 16 (set (reg:SI 9 a9 [187])
        (and:SI (reg:SI 6 a6 [orig:186 LMIC.opmode ] [186])
            (reg:SI 9 a9 [188]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:186 LMIC.opmode ] [186])
        (nil)))
(insn 130 129 131 16 (set (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [183])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 9 a9 [187])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2074 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 9 a9 [187])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [183])
            (nil))))
(call_insn 131 130 132 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 82 {call_value_internal}
     (nil)
    (nil))
(note 132 131 133 16 NOTE_INSN_DELETED)
(note 133 132 134 16 NOTE_INSN_DELETED)
(insn 134 133 135 16 (set (reg:SI 12 a12)
        (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (nil))
(insn 135 134 136 16 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 136 135 137 16 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC197") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC196") [flags 0x2]  <var_decl 0x1019fc3f0 *.LC196>)
        (nil)))
(call_insn 137 136 549 16 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2076 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 549 137 550 16 (set (pc)
        (label_ref 152)) 78 {jump}
     (nil)
 -> 152)
;;  succ:       18 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 550 549 140)
;; basic block 17, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 140 550 141 17 276 "" [1 uses])
(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 17 (set (reg/f:SI 2 a2 [190])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2079 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 143 142 144 17 (set (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
        (mem/j/c:SI (reg/f:SI 2 a2 [190]) [0 LMIC.txend+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2079 44 {movsi_internal}
     (nil))
(debug_insn 144 143 145 17 (var_location:SI txbeg (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2079 -1
     (nil))
(call_insn 145 144 146 17 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 82 {call_value_internal}
     (nil)
    (nil))
(note 146 145 147 17 NOTE_INSN_DELETED)
(note 147 146 148 17 NOTE_INSN_DELETED)
(insn 148 147 149 17 (set (reg:SI 12 a12)
        (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (nil))
(insn 149 148 150 17 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 150 149 151 17 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC199") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC198") [flags 0x2]  <var_decl 0x1019fc480 *.LC198>)
        (nil)))
(call_insn 151 150 152 17 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2081 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

;; basic block 18, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 152 151 153 18 277 "" [1 uses])
(note 153 152 154 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 154 153 155 18 (var_location:SI txbeg (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) -1
     (nil))
(insn 155 154 156 18 (set (reg/f:SI 8 a8 [192])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 156 155 157 18 (set (reg:SI 8 a8 [orig:75 D.6330 ] [75])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [192])
                    (const_int 163 [0xa3])) [0 LMIC.globalDutyRate+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 34 {zero_extendqisi2}
     (nil))
(jump_insn 157 156 158 18 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:75 D.6330 ] [75])
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:75 D.6330 ] [75])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 166)
;;  succ:       20 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

;; basic block 19, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 6 [a6]
(note 158 157 159 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 19 (set (reg/f:SI 6 a6 [193])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 160 159 161 19 (set (reg:SI 6 a6 [orig:76 D.6328 ] [76])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 6 a6 [193])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 33 {zero_extendhisi2}
     (nil))
(note 161 160 162 19 NOTE_INSN_DELETED)
(note 162 161 164 19 NOTE_INSN_DELETED)
(note 164 162 165 19 NOTE_INSN_DELETED)
(jump_insn 165 164 166 19 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 6 a6 [orig:76 D.6328 ] [76])
                    (const_int 1 [0x1])
                    (const_int 8 [0x8]))
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 181)
;;  succ:       20 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 20, loop depth 0, count 0, freq 1951, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 6 [a6] 8 [a8]
(code_label 166 165 167 20 278 "" [1 uses])
(note 167 166 168 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 20 (set (reg/f:SI 6 a6 [198])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 169 168 170 20 (set (reg/v:SI 6 a6 [orig:78 txbeg ] [78])
        (mem/j/c:SI (plus:SI (reg/f:SI 6 a6 [198])
                (const_int 164 [0xa4])) [0 LMIC.globalDutyAvail+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 44 {movsi_internal}
     (nil))
(insn 170 169 171 20 (set (reg:SI 8 a8 [orig:79 D.6327 ] [79])
        (minus:SI (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
            (reg/v:SI 6 a6 [orig:78 txbeg ] [78]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 4 {subsi3}
     (nil))
(jump_insn 171 170 172 20 (set (pc)
        (if_then_else (ge (reg:SI 8 a8 [orig:79 D.6327 ] [79])
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2085 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:79 D.6327 ] [79])
        (int_list:REG_BR_PROB 8688 (nil)))
 -> 181)
;;  succ:       21 [13.1%]  (FALLTHRU)
;;              22 [86.9%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 21, loop depth 0, count 0, freq 256, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [13.1%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 6 [a6]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 172 171 173 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 21 (var_location:SI txbeg (reg/v:SI 6 a6 [orig:78 txbeg ] [78])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2086 -1
     (nil))
(call_insn 174 173 175 21 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 82 {call_value_internal}
     (nil)
    (nil))
(note 175 174 176 21 NOTE_INSN_DELETED)
(note 176 175 177 21 NOTE_INSN_DELETED)
(insn 177 176 178 21 (set (reg:SI 12 a12)
        (reg/v:SI 6 a6 [orig:78 txbeg ] [78])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (nil))
(insn 178 177 179 21 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 179 178 180 21 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC201") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC200") [flags 0x2]  <var_decl 0x1019fc510 *.LC200>)
        (nil)))
(call_insn 180 179 4 21 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2088 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 4 180 181 21 (set (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
        (reg/v:SI 6 a6 [orig:78 txbeg ] [78])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2086 44 {movsi_internal}
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 22, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [50.0%] 
;;              20 [86.9%] 
;;              21 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 181 4 182 22 279 "" [2 uses])
(note 182 181 183 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 22 (var_location:SI txbeg (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) -1
     (nil))
(insn 184 183 185 22 (set (reg/f:SI 8 a8 [200])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 185 184 186 22 (set (reg:SI 8 a8 [orig:81 D.6328 ] [81])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [200])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 33 {zero_extendhisi2}
     (nil))
(note 186 185 187 22 NOTE_INSN_DELETED)
(note 187 186 189 22 NOTE_INSN_DELETED)
(note 189 187 190 22 NOTE_INSN_DELETED)
(jump_insn 190 189 191 22 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 8 a8 [orig:81 D.6328 ] [81])
                    (const_int 1 [0x1])
                    (const_int 1 [0x1]))
                (const_int 0 [0]))
            (label_ref 214)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:81 D.6328 ] [81])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 214)
;;  succ:       23 [50.0%]  (FALLTHRU)
;;              28 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 23, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	
(note 191 190 192 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(jump_insn 192 191 193 23 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:64 D.6328 ] [64])
                (const_int 0 [0]))
            (label_ref:SI 536)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 536)
;;  succ:       24 [50.0%]  (FALLTHRU)
;;              25 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 24, loop depth 0, count 0, freq 651, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(note 193 192 5 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 5 193 551 24 (set (reg:SI 8 a8 [orig:45 D.6327 ] [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC183") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 562500 [0x89544])
        (nil)))
(jump_insn 551 5 552 24 (set (pc)
        (label_ref 194)) 78 {jump}
     (nil)
 -> 194)
;;  succ:       26 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

(barrier 552 551 536)
;; basic block 25, loop depth 0, count 0, freq 651, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 536 552 535 25 300 "" [1 uses])
(note 535 536 6 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 6 535 194 25 (set (reg:SI 8 a8 [orig:45 D.6327 ] [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC184") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 375000 [0x5b8d8])
        (nil)))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]

;; basic block 26, loop depth 0, count 0, freq 1301, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [100.0%]  (FALLTHRU)
;;              24 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 8 [a8]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5] 8 [a8]
;; lr  def 	 8 [a8]
(code_label 194 6 195 26 281 "" [1 uses])
(note 195 194 196 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 26 (set (reg:SI 8 a8 [orig:82 D.6327 ] [82])
        (plus:SI (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
            (reg:SI 8 a8 [orig:45 D.6327 ] [45]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 1 {addsi3}
     (nil))
(insn 197 196 198 26 (set (reg:SI 8 a8 [orig:83 D.6327 ] [83])
        (minus:SI (reg:SI 8 a8 [orig:82 D.6327 ] [82])
            (reg/v:SI 5 a5 [orig:42 rxtime ] [42]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2095 4 {subsi3}
     (nil))
(jump_insn 198 197 199 26 (set (pc)
        (if_then_else (ge (reg:SI 8 a8 [orig:83 D.6327 ] [83])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 214))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2094 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:83 D.6327 ] [83])
        (int_list:REG_BR_PROB 4752 (nil)))
 -> 214)
;;  succ:       27 [52.5%]  (FALLTHRU)
;;              28 [47.5%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 27, loop depth 0, count 0, freq 683, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [52.5%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 199 198 200 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(call_insn 200 199 201 27 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 82 {call_value_internal}
     (nil)
    (nil))
(note 201 200 202 27 NOTE_INSN_DELETED)
(note 202 201 203 27 NOTE_INSN_DELETED)
(insn 203 202 204 27 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 204 203 205 27 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC203") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC202") [flags 0x2]  <var_decl 0x1019fc5a0 *.LC202>)
        (nil)))
(call_insn 205 204 207 27 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2098 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 207 205 208 27 NOTE_INSN_DELETED)
(insn 208 207 576 27 (set (reg:SI 11 a11)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 44 {movsi_internal}
     (nil))
(insn 576 208 209 27 (set (reg:SI 10 a10 [207])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC204") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 132500 [0x20594])
        (nil)))
(insn 209 576 210 27 (set (reg:SI 10 a10)
        (plus:SI (reg/v:SI 5 a5 [orig:42 rxtime ] [42])
            (reg:SI 10 a10 [207]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 1 {addsi3}
     (nil))
(call_insn 210 209 211 27 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2103 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(debug_insn 211 210 9 27 (var_location:SI txbeg (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2104 -1
     (nil))
(insn 9 211 553 27 (set (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2104 44 {movsi_internal}
     (nil))
(jump_insn 553 9 554 27 (set (pc)
        (label_ref 387)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2105 78 {jump}
     (nil)
 -> 387)
;;  succ:       50 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

(barrier 554 553 214)
;; basic block 28, loop depth 0, count 0, freq 1919, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%] 
;;              26 [47.5%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 8 [a8]
(code_label 214 554 215 28 280 "" [2 uses])
(note 215 214 216 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 28 (set (reg:SI 8 a8 [208])
        (const_int -125 [0xffffffffffffff83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -125 [0xffffffffffffff83])
        (nil)))
(insn 217 216 218 28 (set (reg:SI 8 a8 [orig:86 D.6327 ] [86])
        (minus:SI (reg:SI 8 a8 [208])
            (reg/v:SI 4 a4 [orig:55 txbeg ] [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 4 {subsi3}
     (expr_list:REG_EQUAL (minus:SI (const_int -125 [0xffffffffffffff83])
            (reg/v:SI 4 a4 [orig:55 txbeg ] [55]))
        (nil)))
(insn 218 217 219 28 (set (reg:SI 8 a8 [orig:87 D.6327 ] [87])
        (plus:SI (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
            (reg:SI 8 a8 [orig:86 D.6327 ] [86]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 1 {addsi3}
     (nil))
(jump_insn 219 218 220 28 (set (pc)
        (if_then_else (ge (reg:SI 8 a8 [orig:87 D.6327 ] [87])
                (const_int 0 [0]))
            (label_ref 357)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2109 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:87 D.6327 ] [87])
        (int_list:REG_BR_PROB 7300 (nil)))
 -> 357)
;;  succ:       29 [27.0%]  (FALLTHRU)
;;              45 [73.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 29, loop depth 0, count 0, freq 518, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [27.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 220 219 221 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(call_insn 221 220 222 29 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 82 {call_value_internal}
     (nil)
    (nil))
(note 222 221 223 29 NOTE_INSN_DELETED)
(note 223 222 224 29 NOTE_INSN_DELETED)
(insn 224 223 225 29 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 225 224 226 29 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC206") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC205") [flags 0x2]  <var_decl 0x1019fc630 *.LC205>)
        (nil)))
(call_insn 226 225 227 29 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2111 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_UNUSED (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(debug_insn 227 226 228 29 (var_location:SI txbeg (reg/v:SI 4 a4 [orig:55 txbeg ] [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2114 -1
     (nil))
(insn 228 227 229 29 (set (reg/f:SI 2 a2 [210])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2115 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 229 228 230 29 (set (reg/v:SI 2 a2 [orig:46 txdr ] [46])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [210])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2115 34 {zero_extendqisi2}
     (nil))
(debug_insn 230 229 231 29 (var_location:QI txdr (subreg:QI (reg/v:SI 2 a2 [orig:46 txdr ] [46]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2115 -1
     (nil))
(jump_insn 231 230 232 29 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:64 D.6328 ] [64])
                (const_int 0 [0]))
            (label_ref 283)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2117 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:64 D.6328 ] [64])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 283)
;;  succ:       30 [50.0%]  (FALLTHRU)
;;              39 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 6 [a6]

;; basic block 30, loop depth 0, count 0, freq 259, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(note 232 231 233 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 233 232 234 30 (set (reg/f:SI 3 a3 [211])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 234 233 235 30 (set (reg:SI 3 a3 [orig:92 D.6328 ] [92])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [211])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 33 {zero_extendhisi2}
     (nil))
(note 235 234 236 30 NOTE_INSN_DELETED)
(note 236 235 238 30 NOTE_INSN_DELETED)
(note 238 236 239 30 NOTE_INSN_DELETED)
(jump_insn 239 238 240 30 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 3 a3 [orig:92 D.6328 ] [92])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0]))
            (label_ref:SI 541)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2119 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:92 D.6328 ] [92])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 541)
;;  succ:       31 [50.0%]  (FALLTHRU)
;;              37 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

;; basic block 31, loop depth 0, count 0, freq 130, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
(note 240 239 241 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 241 240 242 31 (set (reg/f:SI 3 a3 [216])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2120 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 242 241 243 31 (set (reg/v:SI 5 a5 [orig:51 n ] [51])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [216])
                    (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2120 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [216])
        (nil)))
(debug_insn 243 242 244 31 (var_location:QI dr (subreg:QI (reg/v:SI 2 a2 [orig:46 txdr ] [46]) 0)) -1
     (nil))
(debug_insn 244 243 555 31 (var_location:QI n (subreg:QI (reg/v:SI 5 a5 [orig:51 n ] [51]) 0)) -1
     (nil))
(jump_insn 555 244 556 31 (set (pc)
        (label_ref 263)) 78 {jump}
     (nil)
 -> 263)
;;  succ:       35 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]

(barrier 556 555 270)
;; basic block 32, loop depth 0, count 0, freq 1310, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [91.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 5 [a5] 6 [a6]
(code_label 270 556 247 32 288 "" [1 uses])
(note 247 270 248 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 250 32 (var_location:QI dr (subreg:QI (reg/v:SI 2 a2 [orig:46 txdr ] [46]) 0)) -1
     (nil))
(debug_insn 250 248 251 32 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 251 250 252 32 (var_location:SI index (reg/v:SI 2 a2 [orig:46 txdr ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 252 251 253 32 (set (reg/f:SI 5 a5 [217])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC207") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 253 252 254 32 (set (reg/f:SI 5 a5 [orig:124 D.6332 ] [124])
        (plus:SI (reg/v:SI 2 a2 [orig:46 txdr ] [46])
            (reg/f:SI 5 a5 [217]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (nil))
(insn 254 253 255 32 (set (reg:SI 6 a6 [orig:125 D.6333 ] [125])
        (zero_extend:SI (mem:QI (reg/f:SI 5 a5 [orig:124 D.6332 ] [124]) [0 *_157+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 5 a5 [orig:124 D.6332 ] [124])
        (nil)))
(insn 255 254 256 32 (set (reg:SI 5 a5 [218])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 256 255 257 32 (set (pc)
        (if_then_else (eq (reg:SI 6 a6 [orig:125 D.6333 ] [125])
                (reg:SI 5 a5 [218]))
            (label_ref 260)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:125 D.6333 ] [125])
        (expr_list:REG_DEAD (reg:SI 5 a5 [218])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 260)
;;  succ:       33 [72.0%]  (FALLTHRU)
;;              34 [28.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 33, loop depth 0, count 0, freq 943, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [72.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(note 257 256 258 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 258 257 259 33 (set (reg:SI 2 a2 [219])
        (plus:SI (reg/v:SI 2 a2 [orig:46 txdr ] [46])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (nil))
(insn 259 258 260 33 (set (reg/v:SI 2 a2 [orig:46 txdr ] [46])
        (zero_extend:SI (reg:QI 2 a2 [219]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 34, loop depth 0, count 0, freq 1310, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [28.0%] 
;;              33 [100.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 5 [a5]
(code_label 260 259 261 34 287 "" [1 uses])
(note 261 260 262 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 262 261 263 34 (set (reg/v:SI 5 a5 [orig:51 n ] [51])
        (reg/v:SI 3 a3 [orig:126 n ] [126])) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 3 a3 [orig:126 n ] [126])
        (nil)))
;;  succ:       35 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]

;; basic block 35, loop depth 0, count 0, freq 1439, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [100.0%]  (FALLTHRU,DFS_BACK)
;;              31 [100.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 3 [a3]
(code_label 263 262 264 35 286 "" [1 uses])
(note 264 263 265 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 265 264 266 35 (var_location:QI n (subreg:QI (reg/v:SI 5 a5 [orig:51 n ] [51]) 0)) -1
     (nil))
(debug_insn 266 265 267 35 (var_location:QI dr (subreg:QI (reg/v:SI 2 a2 [orig:46 txdr ] [46]) 0)) -1
     (nil))
(insn 267 266 268 35 (set (reg:SI 3 a3 [220])
        (plus:SI (reg/v:SI 5 a5 [orig:51 n ] [51])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 268 267 269 35 (set (reg/v:SI 3 a3 [orig:126 n ] [126])
        (zero_extend:SI (reg:QI 3 a3 [220]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (nil))
(debug_insn 269 268 271 35 (var_location:QI n (subreg:QI (reg/v:SI 3 a3 [orig:126 n ] [126]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 271 269 537 35 (set (pc)
        (if_then_else (ne (reg/v:SI 5 a5 [orig:51 n ] [51])
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 5 a5 [orig:51 n ] [51])
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 270)
;;  succ:       32 [91.0%] 
;;              36 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 36, loop depth 0, count 0, freq 130, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [9.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(note 537 271 7 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 7 537 557 36 (set (reg/v:SI 10 a10 [orig:44 ftype ] [44])
        (const_int 192 [0xc0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2121 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 192 [0xc0])
        (nil)))
(jump_insn 557 7 558 36 (set (pc)
        (label_ref 272)) 78 {jump}
     (nil)
 -> 272)
;;  succ:       38 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]

(barrier 558 557 541)
;; basic block 37, loop depth 0, count 0, freq 130, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 10 [a10]
(code_label 541 558 540 37 301 "" [1 uses])
(note 540 541 8 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 8 540 272 37 (set (reg/v:SI 10 a10 [orig:44 ftype ] [44])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2123 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]

;; basic block 38, loop depth 0, count 0, freq 259, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [100.0%]  (FALLTHRU)
;;              36 [100.0%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 10 [a10]
;; lr  def 	 0 [a0] 3 [a3] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 272 8 273 38 285 "" [1 uses])
(note 273 272 274 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 274 273 275 38 (var_location:QI ftype (subreg:QI (reg/v:SI 10 a10 [orig:44 ftype ] [44]) 0)) -1
     (nil))
(debug_insn 275 274 277 38 (var_location:QI txdr (subreg:QI (reg/v:SI 2 a2 [orig:46 txdr ] [46]) 0)) -1
     (nil))
(call_insn 277 275 279 38 (call (mem:SI (symbol_ref:SI ("buildJoinRequest") [flags 0x3]  <function_decl 0x100bc3870 buildJoinRequest>) [0 buildJoinRequest S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2125 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 279 277 575 38 (set (reg:SI 5 a5 [222])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC208") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2126 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("jreqDone") [flags 0x3]  <function_decl 0x100bb2bd0 jreqDone>)
        (nil)))
(insn 575 279 280 38 (set (reg/f:SI 3 a3 [221])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2126 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 280 575 559 38 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 3 a3 [221])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 5 a5 [222])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2126 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [222])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [221])
            (nil))))
(jump_insn 559 280 560 38 (set (pc)
        (label_ref 314)) 78 {jump}
     (nil)
 -> 314)
;;  succ:       44 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

(barrier 560 559 283)
;; basic block 39, loop depth 0, count 0, freq 259, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [50.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3] 5 [a5]
(code_label 283 560 284 39 284 "" [1 uses])
(note 284 283 285 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 285 284 286 39 (set (reg/f:SI 3 a3 [223])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 286 285 287 39 (set (reg:SI 3 a3 [orig:89 D.6329 ] [89])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [223])
                (const_int 284 [0x11c])) [0 LMIC.seqnoDn+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 44 {movsi_internal}
     (nil))
(insn 287 286 288 39 (set (reg:SI 5 a5 [224])
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -129 [0xffffffffffffff7f])
        (nil)))
(jump_insn 288 287 289 39 (set (pc)
        (if_then_else (geu (reg:SI 5 a5 [224])
                (reg:SI 3 a3 [orig:89 D.6329 ] [89]))
            (label_ref 298)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2130 58 {*ubtrue}
     (int_list:REG_BR_PROB 7929 (nil))
 -> 298)
;;  succ:       40 [20.7%]  (FALLTHRU)
;;              41 [79.3%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 40, loop depth 0, count 0, freq 83, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [20.7%]  (FALLTHRU)
;;              42 [19.9%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 289 288 290 40 291 ("reset") [1 uses])
(note 290 289 291 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 291 290 292 40 NOTE_INSN_DELETED)
(note 292 291 293 40 NOTE_INSN_DELETED)
(insn 293 292 294 40 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC209") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("runReset") [flags 0x3]  <function_decl 0x100b7ce58 runReset>)
        (nil)))
(insn 294 293 295 40 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 295 294 587 40 (call (mem:SI (symbol_ref:SI ("os_setCallback") [flags 0x41]  <function_decl 0x140efa1b0 os_setCallback>) [0 os_setCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2139 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(jump_insn 587 295 562 40 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2140 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 562 587 298)
;; basic block 41, loop depth 0, count 0, freq 205, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [79.3%] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(code_label 298 562 299 41 290 "" [1 uses])
(note 299 298 300 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 300 299 301 41 (set (reg/f:SI 3 a3 [227])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 301 300 302 41 (set:SI (reg/f:SI 3 a3 [228])
        (plus:SI (reg/f:SI 3 a3 [227])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 302 301 303 41 (set (reg:SI 3 a3 [orig:90 D.6330 ] [90])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [228])
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 34 {zero_extendqisi2}
     (nil))
(jump_insn 303 302 304 41 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [orig:90 D.6330 ] [90])
                (const_int 0 [0]))
            (label_ref 308)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:90 D.6330 ] [90])
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 308)
;;  succ:       42 [71.0%]  (FALLTHRU)
;;              43 [29.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

;; basic block 42, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [71.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(note 304 303 305 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 306 42 (set (reg/f:SI 3 a3 [229])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 306 305 307 42 (set (reg:SI 3 a3 [orig:91 D.6329 ] [91])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [229])
                (const_int 288 [0x120])) [0 LMIC.seqnoUp+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 44 {movsi_internal}
     (nil))
(jump_insn 307 306 308 42 (set (pc)
        (if_then_else (eq (reg:SI 3 a3 [orig:91 D.6329 ] [91])
                (const_int -1 [0xffffffffffffffff]))
            (label_ref 289)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2142 56 {*btrue}
     (int_list:REG_BR_PROB 1991 (nil))
 -> 289)
;;  succ:       40 [19.9%] 
;;              43 [80.1%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 43, loop depth 0, count 0, freq 176, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [29.0%] 
;;              42 [80.1%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 3 [a3] 5 [a5] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 308 307 309 43 292 "" [1 uses])
(note 309 308 310 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(call_insn 310 309 312 43 (call (mem:SI (symbol_ref:SI ("buildDataFrame") [flags 0x3]  <function_decl 0x100bc3360 buildDataFrame>) [0 buildDataFrame S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2151 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 312 310 574 43 (set (reg:SI 5 a5 [231])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC211") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2152 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("updataDone") [flags 0x3]  <function_decl 0x100bc3288 updataDone>)
        (nil)))
(insn 574 312 313 43 (set (reg/f:SI 3 a3 [230])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2152 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 313 574 314 43 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 3 a3 [230])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 5 a5 [231])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2152 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [231])
        (expr_list:REG_DEAD (reg/f:SI 3 a3 [230])
            (nil))))
;;  succ:       44 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

;; basic block 44, loop depth 0, count 0, freq 435, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       43 [100.0%]  (FALLTHRU)
;;              38 [100.0%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 5 [a5] 6 [a6] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 314 313 315 44 289 "" [1 uses])
(note 315 314 316 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 317 44 (var_location:QI txdr (subreg:QI (reg/v:SI 2 a2 [orig:46 txdr ] [46]) 0)) -1
     (nil))
(debug_insn 317 316 318 44 (var_location:QI dr (subreg:QI (reg/v:SI 2 a2 [orig:46 txdr ] [46]) 0)) -1
     (nil))
(insn 318 317 320 44 (set (reg:SI 5 a5 [orig:135 D.6327 ] [135])
        (plus:SI (reg/v:SI 2 a2 [orig:46 txdr ] [46])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (nil))
(debug_insn 320 318 321 44 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 321 320 322 44 (var_location:SI index (reg:SI 5 a5 [orig:135 D.6327 ] [135])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 322 321 323 44 (set (reg/f:SI 3 a3 [232])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC207") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 323 322 324 44 (set (reg/f:SI 3 a3 [orig:137 D.6332 ] [137])
        (plus:SI (reg:SI 5 a5 [orig:135 D.6327 ] [135])
            (reg/f:SI 3 a3 [232]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:135 D.6327 ] [135])
        (nil)))
(insn 324 323 325 44 (set (reg:SI 8 a8 [orig:138 D.6333 ] [138])
        (zero_extend:SI (mem:QI (reg/f:SI 3 a3 [orig:137 D.6332 ] [137]) [0 *_172+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [orig:137 D.6332 ] [137])
        (nil)))
(insn 325 324 326 44 (set (reg/f:SI 3 a3 [233])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2154 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 326 325 327 44 (set (reg:SI 5 a5 [orig:96 D.6330 ] [96])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [233])
                    (const_int 177 [0xb1])) [0 LMIC.errcr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2154 34 {zero_extendqisi2}
     (nil))
(debug_insn 327 326 328 44 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 8 a8 [orig:138 D.6333 ] [138]) 0))) -1
     (nil))
(debug_insn 328 327 329 44 (var_location:QI cr (subreg:QI (reg:SI 5 a5 [orig:96 D.6330 ] [96]) 0)) -1
     (nil))
(insn 329 328 330 44 (set (reg:SI 6 a6 [orig:130 D.6327 ] [130])
        (ashift:SI (reg:SI 5 a5 [orig:96 D.6330 ] [96])
            (const_int 5 [0x5]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 5 a5 [orig:96 D.6330 ] [96])
        (nil)))
(insn 330 329 332 44 (set (reg:HI 5 a5 [234])
        (const_int -97 [0xffffffffffffff9f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -97 [0xffffffffffffff9f])
        (nil)))
(insn 332 330 335 44 (set (reg:SI 5 a5 [236])
        (and:SI (reg:SI 8 a8 [orig:138 D.6333 ] [138])
            (reg:SI 5 a5 [234]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:138 D.6333 ] [138])
        (expr_list:REG_EQUAL (and:SI (reg:SI 8 a8 [orig:138 D.6333 ] [138])
                (const_int -97 [0xffffffffffffff9f]))
            (nil))))
(note 335 332 336 44 NOTE_INSN_DELETED)
(insn 336 335 338 44 (set (reg:SI 5 a5 [orig:133 D.6334 ] [133])
        (ior:SI (reg:SI 5 a5 [236])
            (reg:SI 6 a6 [orig:130 D.6327 ] [130]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:352 31 {iorsi3}
     (nil))
(insn 338 336 340 44 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [233])
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (reg:HI 5 a5 [orig:133 D.6334 ] [133])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2154 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 5 a5 [orig:133 D.6334 ] [133])
        (nil)))
(insn 340 338 342 44 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [233])
                (const_int 17 [0x11])) [0 LMIC.dndr+0 S1 A8])
        (reg:QI 2 a2 [orig:46 txdr ] [46])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2155 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 2 a2 [orig:46 txdr ] [46])
        (nil)))
(insn 342 340 345 44 (set (reg:SI 5 a5 [orig:97 D.6328 ] [97])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [233])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 33 {zero_extendhisi2}
     (nil))
(insn 345 342 346 44 (set (reg:SI 2 a2 [246])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC212") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -2449 [0xfffffffffffff66f])
        (nil)))
(insn 346 345 348 44 (set (reg:SI 5 a5 [245])
        (and:SI (reg:SI 5 a5 [orig:97 D.6328 ] [97])
            (reg:SI 2 a2 [246]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [246])
        (nil)))
(insn 348 346 349 44 (set (reg:SI 2 a2 [249])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC213") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 2176 [0x880])
        (nil)))
(insn 349 348 350 44 (set (reg:SI 2 a2 [248])
        (ior:SI (reg:SI 5 a5 [245])
            (reg:SI 2 a2 [249]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 31 {iorsi3}
     (nil))
(insn 350 349 351 44 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [233])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 2 a2 [248])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2156 45 {movhi_internal}
     (nil))
(insn 351 350 352 44 (set (reg:SI 10 a10)
        (reg/v:SI 4 a4 [orig:55 txbeg ] [55])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2157 44 {movsi_internal}
     (nil))
(call_insn 352 351 353 44 (call (mem:SI (symbol_ref:SI ("updateTx") [flags 0x3]  <function_decl 0x100b7c798 updateTx>) [0 updateTx S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2157 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 353 352 354 44 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2158 44 {movsi_internal}
     (nil))
(call_insn 354 353 588 44 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2158 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 588 354 564 44 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2159 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 564 588 357)
;; basic block 45, loop depth 0, count 0, freq 1401, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [73.0%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 357 564 358 45 283 "" [1 uses])
(note 358 357 359 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(call_insn 359 358 360 45 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 82 {call_value_internal}
     (nil)
    (nil))
(note 360 359 361 45 NOTE_INSN_DELETED)
(note 361 360 362 45 NOTE_INSN_DELETED)
(insn 362 361 363 45 (set (reg:SI 12 a12)
        (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (nil))
(insn 363 362 364 45 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 364 363 365 45 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC215") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC214") [flags 0x2]  <var_decl 0x1019fc6c0 *.LC214>)
        (nil)))
(call_insn 365 364 366 45 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2162 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 366 365 367 45 (set (reg/f:SI 3 a3 [251])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 367 366 368 45 (set (reg:SI 3 a3 [orig:103 D.6328 ] [103])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [251])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 33 {zero_extendhisi2}
     (nil))
(note 368 367 369 45 NOTE_INSN_DELETED)
(note 369 368 371 45 NOTE_INSN_DELETED)
(note 371 369 372 45 NOTE_INSN_DELETED)
(jump_insn 372 371 373 45 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 3 a3 [orig:103 D.6328 ] [103])
                    (const_int 1 [0x1])
                    (const_int 1 [0x1]))
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2165 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 515)
;;  succ:       62 [50.0%] 
;;              46 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 46, loop depth 0, count 0, freq 700, maybe hot
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%]  (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(note 373 372 374 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(jump_insn 374 373 375 46 (set (pc)
        (if_then_else (ne (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
                (const_int 0 [0]))
            (label_ref 387)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2168 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 387)
;;  succ:       47 [50.0%]  (FALLTHRU)
;;              50 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

;; basic block 47, loop depth 0, count 0, freq 350, maybe hot
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [50.0%]  (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2]
(note 375 374 376 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 47 (set (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
        (plus:SI (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2169 1 {addsi3}
     (nil))
(debug_insn 377 376 565 47 (var_location:SI txbeg (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2169 -1
     (nil))
(jump_insn 565 377 566 47 (set (pc)
        (label_ref 387)) 78 {jump}
     (nil)
 -> 387)
;;  succ:       50 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

(barrier 566 565 380)
;; basic block 48, loop depth 0, count 0, freq 2602, maybe hot
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(code_label 380 566 381 48 273 "" [1 uses])
(note 381 380 382 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 382 381 383 48 NOTE_INSN_DELETED)
(note 383 382 385 48 NOTE_INSN_DELETED)
(note 385 383 386 48 NOTE_INSN_DELETED)
(jump_insn 386 385 542 48 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:63 D.6328 ] [63])
                    (const_int 1 [0x1])
                    (const_int 1 [0x1]))
                (const_int 0 [0]))
            (label_ref:SI 527)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2172 60 {*bittrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 527)
;;  succ:       63 [39.0%] 
;;              49 [61.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 49, loop depth 0, count 0, freq 1587, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       48 [61.0%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 542 386 10 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 10 542 387 49 (set (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2051 44 {movsi_internal}
     (nil))
;;  succ:       50 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

;; basic block 50, loop depth 0, count 0, freq 2970, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [50.0%] 
;;              27 [100.0%] 
;;              49 [100.0%]  (FALLTHRU)
;;              47 [100.0%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 3 [a3]
(code_label 387 10 388 50 282 ("checkrx") [3 uses])
(note 388 387 389 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 389 388 390 50 (var_location:SI txbeg (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) -1
     (nil))
(insn 390 389 391 50 (set (reg/f:SI 3 a3 [260])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 391 390 392 50 (set (reg:SI 3 a3 [orig:106 D.6328 ] [106])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [260])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 33 {zero_extendhisi2}
     (nil))
(note 392 391 393 50 NOTE_INSN_DELETED)
(note 393 392 395 50 NOTE_INSN_DELETED)
(note 395 393 396 50 NOTE_INSN_DELETED)
(jump_insn 396 395 397 50 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 3 a3 [orig:106 D.6328 ] [106])
                    (const_int 1 [0x1])
                    (const_int 9 [0x9]))
                (const_int 0 [0]))
            (label_ref 477)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2180 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:106 D.6328 ] [106])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 477)
;;  succ:       51 [29.0%]  (FALLTHRU)
;;              57 [71.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

;; basic block 51, loop depth 0, count 0, freq 861, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [29.0%]  (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 397 396 398 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(note 398 397 399 51 NOTE_INSN_DELETED)
(note 399 398 400 51 NOTE_INSN_DELETED)
(insn 400 399 401 51 (set (reg:SI 11 a11)
        (plus:SI (reg/v:SI 4 a4 [orig:55 txbeg ] [55])
            (const_int 125 [0x7d]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 1 {addsi3}
     (nil))
(insn 401 400 402 51 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC216") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 312 [0x138])))
        (nil)))
(call_insn 402 401 403 51 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("rxschedNext") [flags 0x3]  <function_decl 0x100b66bd0 rxschedNext>) [0 rxschedNext S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 403 402 405 51 NOTE_INSN_DELETED)
(jump_insn 405 403 406 51 (set (pc)
        (if_then_else (eq (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref 477)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2182 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 477)
;;  succ:       52 [50.0%]  (FALLTHRU)
;;              57 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

;; basic block 52, loop depth 0, count 0, freq 431, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       51 [50.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(note 406 405 407 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(jump_insn 407 406 408 52 (set (pc)
        (if_then_else (eq (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
                (const_int 0 [0]))
            (label_ref 413)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 413)
;;  succ:       53 [50.0%]  (FALLTHRU)
;;              54 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

;; basic block 53, loop depth 0, count 0, freq 215, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [50.0%]  (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3]
(note 408 407 409 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 409 408 410 53 (set (reg/f:SI 3 a3 [268])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 410 409 411 53 (set (reg:SI 3 a3 [orig:109 D.6327 ] [109])
        (mem/j/c:SI (plus:SI (reg/f:SI 3 a3 [268])
                (const_int 320 [0x140])) [0 LMIC.ping.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 44 {movsi_internal}
     (nil))
(insn 411 410 412 53 (set (reg:SI 3 a3 [orig:110 D.6327 ] [110])
        (minus:SI (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
            (reg:SI 3 a3 [orig:109 D.6327 ] [109]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 4 {subsi3}
     (nil))
(jump_insn 412 411 413 53 (set (pc)
        (if_then_else (lt (reg:SI 3 a3 [orig:110 D.6327 ] [110])
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2183 56 {*btrue}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 515)
;;  succ:       62 [27.0%] 
;;              54 [73.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 54, loop depth 0, count 0, freq 373, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [50.0%] 
;;              53 [73.0%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 2 [a2] 3 [a3] 5 [a5] 6 [a6] 8 [a8]
(code_label 413 412 414 54 295 "" [1 uses])
(note 414 413 415 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 415 414 416 54 (set (reg/f:SI 2 a2 [269])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 416 415 417 54 (set:SI (reg/f:SI 5 a5 [270])
        (plus:SI (reg/f:SI 2 a2 [269])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 417 416 419 54 (set (reg:SI 3 a3 [orig:111 D.6330 ] [111])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [270])
                    (const_int 59 [0x3b])) [0 LMIC.ping.rxsyms+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 34 {zero_extendqisi2}
     (nil))
(insn 419 417 421 54 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [269])
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 3 a3 [orig:111 D.6330 ] [111])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2185 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [orig:111 D.6330 ] [111])
        (nil)))
(insn 421 419 423 54 (set (reg:SI 3 a3 [orig:112 D.6327 ] [112])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [269])
                (const_int 320 [0x140])) [0 LMIC.ping.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2186 44 {movsi_internal}
     (nil))
(insn 423 421 425 54 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [269])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 3 a3 [orig:112 D.6327 ] [112])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2186 44 {movsi_internal}
     (nil))
(insn 425 423 427 54 (set (reg:SI 6 a6 [orig:113 D.6329 ] [113])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [269])
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2187 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [269])
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])
        (nil)))
(insn 427 425 430 54 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [269])
                (const_int 8 [0x8])) [0 LMIC.freq+0 S4 A32])
        (reg:SI 6 a6 [orig:113 D.6329 ] [113])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2187 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:113 D.6329 ] [113])
        (nil)))
(insn 430 427 431 54 (set (reg:SI 6 a6 [orig:114 D.6330 ] [114])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [270])
                    (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2188 34 {zero_extendqisi2}
     (nil))
(debug_insn 431 430 432 54 (var_location:QI dr (subreg:QI (reg:SI 6 a6 [orig:114 D.6330 ] [114]) 0)) -1
     (nil))
(debug_insn 432 431 433 54 (var_location:QI dr (subreg:QI (reg:SI 6 a6 [orig:114 D.6330 ] [114]) 0)) -1
     (nil))
(insn 433 432 435 54 (set (reg:SI 8 a8 [orig:140 D.6327 ] [140])
        (plus:SI (reg:SI 6 a6 [orig:114 D.6330 ] [114])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:114 D.6330 ] [114])
        (nil)))
(debug_insn 435 433 436 54 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(debug_insn 436 435 437 54 (var_location:SI index (reg:SI 8 a8 [orig:140 D.6327 ] [140])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:365 -1
     (nil))
(insn 437 436 438 54 (set (reg/f:SI 6 a6 [278])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC207") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 438 437 439 54 (set (reg/f:SI 6 a6 [orig:142 D.6332 ] [142])
        (plus:SI (reg:SI 8 a8 [orig:140 D.6327 ] [140])
            (reg/f:SI 6 a6 [278]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:140 D.6327 ] [140])
        (nil)))
(insn 439 438 440 54 (set (reg:SI 6 a6 [orig:143 D.6333 ] [143])
        (zero_extend:SI (mem:QI (reg/f:SI 6 a6 [orig:142 D.6332 ] [142]) [0 *_177+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (nil))
(debug_insn 440 439 441 54 (var_location:HI params (zero_extend:HI (subreg:QI (reg:SI 6 a6 [orig:143 D.6333 ] [143]) 0))) -1
     (nil))
(debug_insn 441 440 442 54 (var_location:SI nocrc (const_int 1 [0x1])) -1
     (nil))
(note 442 441 444 54 NOTE_INSN_DELETED)
(insn 444 442 445 54 (set (reg:SI 8 a8 [281])
        (and:SI (reg:SI 6 a6 [orig:143 D.6333 ] [143])
            (const_int 127 [0x7f]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 6 a6 [orig:143 D.6333 ] [143])
        (nil)))
(insn 445 444 447 54 (set (reg:HI 6 a6 [282])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 447 445 448 54 (set (reg:SI 6 a6 [284])
        (ior:SI (reg:SI 8 a8 [281])
            (reg:SI 6 a6 [282]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [281])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 8 a8 [281])
                (const_int 128 [0x80]))
            (nil))))
(note 448 447 450 54 NOTE_INSN_DELETED)
(insn 450 448 453 54 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [269])
                (const_int 14 [0xe])) [0 LMIC.rps+0 S2 A16])
        (reg:HI 6 a6 [284])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2188 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [269])
        (nil)))
(insn 453 450 454 54 (set (reg:QI 2 a2 [288])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2189 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 454 453 455 54 (set (mem/j/c:QI (plus:SI (reg/f:SI 5 a5 [270])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 2 a2 [288])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2189 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 2 a2 [288])
        (nil)))
(insn 455 454 456 54 (set (reg:SI 3 a3 [orig:115 D.6327 ] [115])
        (minus:SI (reg:SI 3 a3 [orig:112 D.6327 ] [112])
            (reg/v:SI 4 a4 [orig:55 txbeg ] [55]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 4 {subsi3}
     (nil))
(insn 456 455 457 54 (set (reg:SI 3 a3 [orig:116 D.6327 ] [116])
        (plus:SI (reg:SI 3 a3 [orig:115 D.6327 ] [115])
            (const_int 125 [0x7d]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 1 {addsi3}
     (nil))
(jump_insn 457 456 458 54 (set (pc)
        (if_then_else (ge (reg:SI 3 a3 [orig:116 D.6327 ] [116])
                (const_int 0 [0]))
            (label_ref 464)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 56 {*btrue}
     (int_list:REG_BR_PROB 8089 (nil))
 -> 464)
;;  succ:       55 [19.1%]  (FALLTHRU)
;;              56 [80.9%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 55, loop depth 0, count 0, freq 71, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [19.1%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 458 457 459 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(note 459 458 460 55 NOTE_INSN_DELETED)
(note 460 459 461 55 NOTE_INSN_DELETED)
(insn 461 460 462 55 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC217") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 2190 [0x88e])
        (nil)))
(insn 462 461 463 55 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC189") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 463 462 464 55 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2190 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       56 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 56, loop depth 0, count 0, freq 373, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [80.9%] 
;;              55 [100.0%]  (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 464 463 465 56 296 "" [1 uses])
(note 465 464 466 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 466 465 467 56 (set (reg/f:SI 2 a2 [291])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 467 466 468 56 (set (reg:SI 11 a11 [orig:117 D.6327 ] [117])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [291])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (nil))
(note 468 467 469 56 NOTE_INSN_DELETED)
(note 469 468 470 56 NOTE_INSN_DELETED)
(note 470 469 471 56 NOTE_INSN_DELETED)
(insn 471 470 472 56 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC218") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("startRxPing") [flags 0x3]  <function_decl 0x100bc36c0 startRxPing>)
        (nil)))
(insn 472 471 473 56 (set (reg:SI 11 a11)
        (plus:SI (reg:SI 11 a11 [orig:117 D.6327 ] [117])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 1 {addsi3}
     (nil))
(insn 473 472 474 56 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 474 473 589 56 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2191 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 589 474 568 56 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2192 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 568 589 477)
;; basic block 57, loop depth 0, count 0, freq 2539, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       50 [71.0%] 
;;              51 [50.0%] 
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(code_label 477 568 478 57 294 "" [2 uses])
(note 478 477 479 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(jump_insn 479 478 480 57 (set (pc)
        (if_then_else (eq (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
                (const_int 0 [0]))
            (label_ref 483)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2198 56 {*btrue}
     (int_list:REG_BR_PROB 2900 (nil))
 -> 483)
;;  succ:       58 [71.0%]  (FALLTHRU)
;;              59 [29.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]

;; basic block 58, loop depth 0, count 0, freq 1803, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       57 [71.0%]  (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2] 5 [a5]
;; lr  def 	 3 [a3]
(note 480 479 481 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 481 480 482 58 (set (reg:SI 3 a3 [orig:119 D.6327 ] [119])
        (minus:SI (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
            (reg/v:SI 5 a5 [orig:42 rxtime ] [42]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2198 4 {subsi3}
     (nil))
(jump_insn 482 481 483 58 (set (pc)
        (if_then_else (lt (reg:SI 3 a3 [orig:119 D.6327 ] [119])
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2198 56 {*btrue}
     (int_list:REG_BR_PROB 2700 (nil))
 -> 515)
;;  succ:       62 [27.0%] 
;;              59 [73.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 59, loop depth 0, count 0, freq 2053, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       57 [29.0%] 
;;              58 [73.0%]  (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 483 482 484 59 297 "" [1 uses])
(note 484 483 485 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(call_insn 485 484 486 59 (call (mem:SI (symbol_ref:SI ("setBcnRxParams") [flags 0x3]  <function_decl 0x100b7c948 setBcnRxParams>) [0 setBcnRxParams S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2201 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 486 485 487 59 (set (reg/f:SI 2 a2 [295])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC185") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 487 486 488 59 (set:SI (reg/f:SI 3 a3 [296])
        (plus:SI (reg/f:SI 2 a2 [295])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 488 487 490 59 (set (reg:SI 3 a3 [orig:120 D.6330 ] [120])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [296])
                    (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 34 {zero_extendqisi2}
     (nil))
(insn 490 488 492 59 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [295])
                (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32])
        (reg:QI 3 a3 [orig:120 D.6330 ] [120])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2202 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [orig:120 D.6330 ] [120])
        (nil)))
(insn 492 490 494 59 (set (reg:SI 3 a3 [orig:121 D.6327 ] [121])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [295])
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2203 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [295])
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])
        (nil)))
(insn 494 492 495 59 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [295])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])
        (reg:SI 3 a3 [orig:121 D.6327 ] [121])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2203 44 {movsi_internal}
     (nil))
(insn 495 494 496 59 (set (reg:SI 4 a4 [orig:122 D.6327 ] [122])
        (minus:SI (reg/v:SI 4 a4 [orig:55 txbeg ] [55])
            (reg/v:SI 5 a5 [orig:42 rxtime ] [42]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2204 4 {subsi3}
     (nil))
(jump_insn 496 495 497 59 (set (pc)
        (if_then_else (lt (reg:SI 4 a4 [orig:122 D.6327 ] [122])
                (const_int 0 [0]))
            (label_ref 505)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2204 56 {*btrue}
     (int_list:REG_BR_PROB 2699 (nil))
 -> 505)
;;  succ:       60 [73.0%]  (FALLTHRU)
;;              61 [27.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 60, loop depth 0, count 0, freq 1499, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [73.0%]  (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 497 496 499 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 499 497 500 60 (set (reg:SI 3 a3 [301])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC219") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2205 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("processBeacon") [flags 0x3]  <function_decl 0x100bc3e58 processBeacon>)
        (nil)))
(insn 500 499 501 60 (set (mem/f/j/c:SI (plus:SI (reg/f:SI 2 a2 [300])
                (const_int 28 [0x1c])) [0 LMIC.osjob.func+0 S4 A32])
        (reg:SI 3 a3 [301])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2205 44 {movsi_internal}
     (nil))
(insn 501 500 502 60 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2206 44 {movsi_internal}
     (nil))
(call_insn 502 501 585 60 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2206 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 585 502 570 60 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2207 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 570 585 505)
;; basic block 61, loop depth 0, count 0, freq 554, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [27.0%] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 505 570 506 61 298 "" [1 uses])
(note 506 505 507 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(note 507 506 508 61 NOTE_INSN_DELETED)
(note 508 507 509 61 NOTE_INSN_DELETED)
(insn 509 508 510 61 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC220") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("startRxBcn") [flags 0x3]  <function_decl 0x100bc35e8 startRxBcn>)
        (nil)))
(insn 510 509 511 61 (set (reg:SI 11 a11)
        (reg/v:SI 5 a5 [orig:42 rxtime ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (nil))
(insn 511 510 512 61 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 512 511 590 61 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2209 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 590 512 572 61 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2210 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 572 590 515)
;; basic block 62, loop depth 0, count 0, freq 1245, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [50.0%] 
;;              53 [27.0%] 
;;              58 [27.0%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 515 572 516 62 293 ("txdelay") [3 uses])
(note 516 515 517 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 517 516 518 62 (var_location:SI txbeg (reg/v:SI 2 a2 [orig:43 txbeg ] [43])) -1
     (nil))
(note 518 517 519 62 NOTE_INSN_DELETED)
(note 519 518 520 62 NOTE_INSN_DELETED)
(note 520 519 521 62 NOTE_INSN_DELETED)
(insn 521 520 522 62 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC221") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("runEngineUpdate") [flags 0x3]  <function_decl 0x100b7cca8 runEngineUpdate>)
        (nil)))
(insn 522 521 523 62 (set (reg:SI 11 a11)
        (plus:SI (reg/v:SI 2 a2 [orig:43 txbeg ] [43])
            (const_int -125 [0xffffffffffffff83]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 1 {addsi3}
     (nil))
(insn 523 522 524 62 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC210") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 524 523 527 62 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2218 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       63 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

;; basic block 63, loop depth 0, count 0, freq 10000, maybe hot
;; Invalid sum of incoming frequencies 6160, should be 10000
;;  prev block 62, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       62 [100.0%]  (FALLTHRU)
;;              2 [39.0%] 
;;              48 [39.0%] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 527 524 528 63 268 "" [2 uses])
(note 528 527 592 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(jump_insn 592 528 591 63 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6]

(barrier 591 592 581)
(note 581 591 0 NOTE_INSN_DELETED)

;; Function reportEvent (reportEvent, funcdef_no=68, decl_uid=3697, cgraph_uid=68, symbol_order=76)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


reportEvent

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d} r9={2d} r10={3d,1u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 73{64d,9u,0e} in 5{3 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


reportEvent

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 10[a10]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d} r9={2d} r10={3d,1u} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 73{64d,9u,0e} in 5{3 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 13 4 14 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:943 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 14 13 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 14 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (reg:SI 2 a2 [ ev ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:947 44 {movsi_internal}
     (nil))
(call_insn 7 6 8 2 (call (mem:SI (symbol_ref:SI ("onEvent") [flags 0x41]  <function_decl 0x100b50360 onEvent>) [0 onEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:947 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(call_insn 8 7 16 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:948 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 16 8 15 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:948 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 15 16 11)
(note 11 15 0 NOTE_INSN_DELETED)

;; Function onBcnRx (onBcnRx, funcdef_no=90, decl_uid=3830, cgraph_uid=90, symbol_order=98)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


onBcnRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d,3u} r1={2d,15u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={18d,10u,1e} r9={12d,5u,1e} r10={17d,11u,1e} r11={10d,2u} r12={9d,1u} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 305{252d,50u,3e} in 44{36 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 6 3 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 77 to worklist
  Adding insn 79 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 80 to worklist
  Adding insn 44 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 82 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 51 to worklist
Finished finding needed instructions:
processing block 3 lr out =  1 [sp] 2 [a2]
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 74 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
processing block 5 lr out =  1 [sp] 2 [a2]
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 6 lr out =  1 [sp] 2 [a2]
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 73 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 4 lr out =  1 [sp] 2 [a2]
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


onBcnRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={9d,3u} r1={2d,15u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={18d,10u,1e} r9={12d,5u,1e} r10={17d,11u,1e} r11={10d,2u} r12={9d,1u} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 305{252d,50u,3e} in 44{36 regular + 8 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 77 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 77 4 78 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1746 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 78 77 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 78 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1748 44 {movsi_internal}
     (nil))
(call_insn 7 6 8 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1748 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 8 7 9 2 NOTE_INSN_DELETED)
(insn 9 8 10 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC222") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1749 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 10 9 11 2 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1749 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 8 a8 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 12 11 13 2 (set:SI (reg/f:SI 8 a8 [53])
        (plus:SI (reg/f:SI 8 a8 [52])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 13 12 14 2 (set (reg:SI 8 a8 [orig:42 D.6344 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [53])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 34 {zero_extendqisi2}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:42 D.6344 ] [42])
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1750 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:42 D.6344 ] [42])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 26)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 19 3 (set (reg/f:SI 9 a9 [54])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 19 16 74 3 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [54])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 33 {zero_extendhisi2}
     (nil))
(insn 74 19 20 3 (set (reg:HI 8 a8 [56])
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))
(insn 20 74 21 3 (set (reg:SI 8 a8 [58])
        (and:SI (reg:SI 10 a10 [orig:57 LMIC.opmode ] [57])
            (reg:SI 8 a8 [56]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:57 LMIC.opmode ] [57])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 10 a10 [orig:57 LMIC.opmode ] [57]) 0)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 21 20 22 3 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [54])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [58])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1752 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [54])
        (expr_list:REG_DEAD (reg:HI 8 a8 [58])
            (nil))))
(insn 22 21 23 3 (set (reg:SI 10 a10)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1753 44 {movsi_internal}
     (nil))
(call_insn 23 22 79 3 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1753 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 79 23 70 3 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1754 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 70 79 26)
;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 26 70 27 4 304 "" [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 28 27 30 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeBeacon") [flags 0x3]  <function_decl 0x100b7c1b0 decodeBeacon>) [0 decodeBeacon S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1756 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 30 28 31 4 (set (pc)
        (if_then_else (lt (reg:SI 10 a10 [orig:45 D.6346 ] [45])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 47))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1756 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:45 D.6346 ] [45])
        (int_list:REG_BR_PROB 8088 (nil)))
 -> 47)
;;  succ:       5 [19.1%]  (FALLTHRU)
;;              6 [80.9%] 
;; lr  out 	 1 [sp] 2 [a2]

;; basic block 5, loop depth 0, count 0, freq 1166, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [19.1%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg/f:SI 2 a2 [59])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 33 32 34 5 (set:SI (reg/f:SI 8 a8 [60])
        (plus:SI (reg/f:SI 2 a2 [59])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 34 33 35 5 (set (reg:QI 9 a9 [61])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 35 34 36 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [60])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 9 a9 [61])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1758 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [61])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [60])
            (nil))))
(insn 36 35 37 5 (set (reg:SI 10 a10)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1759 44 {movsi_internal}
     (nil))
(call_insn 37 36 38 5 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1759 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 38 37 40 5 NOTE_INSN_DELETED)
(note 40 38 41 5 NOTE_INSN_DELETED)
(insn 41 40 42 5 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC224") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("onBcnRx") [flags 0x3]  <function_decl 0x100bc3510 onBcnRx>)
        (nil)))
(insn 42 41 43 5 (set (reg:SI 11 a11)
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [59])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (nil))
(insn 43 42 44 5 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC222") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 44 43 80 5 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1760 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 80 44 72 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1761 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 72 80 47)
;; basic block 6, loop depth 0, count 0, freq 4934, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.9%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 47 72 48 6 306 "" [1 uses])
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (set (reg:SI 11 a11)
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1766 44 {movsi_internal}
     (nil))
(insn 50 49 51 6 (set (reg:SI 10 a10)
        (const_int 13 [0xd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1766 44 {movsi_internal}
     (nil))
(call_insn 51 50 52 6 (call (mem:SI (symbol_ref:SI ("calcBcnRxWindowFromMillis") [flags 0x3]  <function_decl 0x100b66870 calcBcnRxWindowFromMillis>) [0 calcBcnRxWindowFromMillis S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1766 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 52 51 54 6 (set (reg/f:SI 10 a10 [65])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC223") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 54 52 73 6 (set (reg:SI 9 a9)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 10 a10 [65])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 33 {zero_extendhisi2}
     (nil))
(insn 73 54 55 6 (set (reg:HI 8 a8 [66])
        (const_int -2 [0xfffffffffffffffe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -2 [0xfffffffffffffffe])
        (nil)))
(insn 55 73 56 6 (set (reg:SI 8 a8 [68])
        (and:SI (reg:SI 9 a9 [orig:67 LMIC.opmode ] [67])
            (reg:SI 8 a8 [66]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:67 LMIC.opmode ] [67])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 9 a9 [orig:67 LMIC.opmode ] [67]) 0)
                (const_int -2 [0xfffffffffffffffe]))
            (nil))))
(insn 56 55 60 6 (set (reg:SI 8 a8 [orig:48 D.6345 ] [48])
        (zero_extend:SI (reg:HI 8 a8 [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1767 33 {zero_extendhisi2}
     (nil))
(insn 60 56 61 6 (set (reg:HI 9 a9 [71])
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1768 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 61 60 62 6 (set (reg:SI 8 a8 [72])
        (ior:SI (reg:SI 8 a8 [orig:48 D.6345 ] [48])
            (reg:SI 9 a9 [71]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1768 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [71])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 8 a8 [orig:48 D.6345 ] [48])
                (const_int 2 [0x2]))
            (nil))))
(insn 62 61 63 6 (set (mem/j/c:HI (plus:SI (reg/f:SI 10 a10 [65])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [72])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1768 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 10 a10 [65])
        (expr_list:REG_DEAD (reg:HI 8 a8 [72])
            (nil))))
(insn 63 62 64 6 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1769 44 {movsi_internal}
     (nil))
(call_insn 64 63 82 6 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1769 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 82 64 81 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 81 82 75)
(note 75 81 0 NOTE_INSN_DELETED)

;; Function processBeacon (processBeacon, funcdef_no=99, decl_uid=3860, cgraph_uid=99, symbol_order=107)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


processBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={9d,2u} r1={2d,34u} r2={45d,59u,3e} r3={18d,28u} r4={17d,19u,5e} r5={1d} r6={1d} r7={1d} r8={14d,17u,3e} r9={8d} r10={18d,12u} r11={12d,4u} r12={8d} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 508{322d,175u,11e} in 148{140 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 2 )->[3]->( 4 16 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 3 [a3]

( 4 )->[5]->( 23 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4] 8 [a8]
;; lr  out 	 1 [sp] 3 [a3]

( 6 7 )->[8]->( 9 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 4 [a4]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 9 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 11 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 2 [a2] 4 [a4]
;; lr  out 	 1 [sp] 3 [a3]

( 8 13 )->[14]->( 15 20 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
;; lr  out 	 1 [sp]

( 14 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 4 [a4]

( 2 3 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
;; lr  out 	 1 [sp]

( 16 17 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp]

( 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 14 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 4 [a4]

( 18 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
;; lr  out 	 1 [sp] 4 [a4]

( 15 21 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 22 5 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 23 24 )->[25]->( 1 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 25 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 268 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 30 to worklist
  Adding insn 251 to worklist
  Adding insn 34 to worklist
  Adding insn 51 to worklist
  Adding insn 74 to worklist
  Adding insn 85 to worklist
  Adding insn 99 to worklist
  Adding insn 95 to worklist
  Adding insn 102 to worklist
  Adding insn 109 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 120 to worklist
  Adding insn 116 to worklist
  Adding insn 113 to worklist
  Adding insn 253 to worklist
  Adding insn 138 to worklist
  Adding insn 177 to worklist
  Adding insn 171 to worklist
  Adding insn 166 to worklist
  Adding insn 159 to worklist
  Adding insn 153 to worklist
  Adding insn 184 to worklist
  Adding insn 192 to worklist
  Adding insn 270 to worklist
  Adding insn 201 to worklist
  Adding insn 199 to worklist
  Adding insn 257 to worklist
  Adding insn 222 to worklist
  Adding insn 217 to worklist
  Adding insn 213 to worklist
  Adding insn 232 to worklist
  Adding insn 236 to worklist
  Adding insn 272 to worklist
  Adding insn 240 to worklist
Finished finding needed instructions:
processing block 25 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 239 to worklist
processing block 24 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 235 to worklist
processing block 23 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 227 to worklist
  Adding insn 226 to worklist
processing block 5 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 7 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 22 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 221 to worklist
  Adding insn 219 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
processing block 15 lr out =  1 [sp] 4 [a4]
  Adding insn 4 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
processing block 20 lr out =  1 [sp] 4 [a4]
  Adding insn 6 to worklist
processing block 14 lr out =  1 [sp]
  Adding insn 132 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 263 to worklist
  Adding insn 124 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
processing block 13 lr out =  1 [sp] 3 [a3]
  Adding insn 264 to worklist
  Adding insn 265 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 12 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 101 to worklist
processing block 11 lr out =  1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 98 to worklist
  Adding insn 94 to worklist
processing block 10 lr out =  1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 89 to worklist
  Adding insn 88 to worklist
processing block 9 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
processing block 8 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 7 lr out =  1 [sp] 3 [a3]
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 4 lr out =  1 [sp] 3 [a3]
  Adding insn 29 to worklist
processing block 19 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 259 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
processing block 21 lr out =  1 [sp] 4 [a4]
  Adding insn 5 to worklist
processing block 18 lr out =  1 [sp]
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
processing block 17 lr out =  1 [sp]
  Adding insn 183 to worklist
  Adding insn 260 to worklist
  Adding insn 182 to worklist
  Adding insn 179 to worklist
processing block 16 lr out =  1 [sp]
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 170 to worklist
  Adding insn 261 to worklist
  Adding insn 169 to worklist
  Adding insn 165 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 158 to worklist
  Adding insn 262 to worklist
  Adding insn 157 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 144 to worklist
processing block 3 lr out =  1 [sp] 3 [a3] 4 [a4]
processing block 2 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


processBeacon

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 10[a10] 11[a11]
;;  ref usage 	r0={9d,2u} r1={2d,34u} r2={45d,59u,3e} r3={18d,28u} r4={17d,19u,5e} r5={1d} r6={1d} r7={1d} r8={14d,17u,3e} r9={8d} r10={18d,12u} r11={12d,4u} r12={8d} r13={8d} r14={8d} r15={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} 
;;    total ref usage 508{322d,175u,11e} in 148{140 regular + 8 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
(note 8 1 268 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 268 8 269 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1955 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 269 268 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 269 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 11 2 (set (reg/f:SI 2 a2 [102])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1956 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 3 a3 [orig:45 lasttx ] [45])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [102])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1956 44 {movsi_internal}
     (nil))
(debug_insn 12 11 14 2 (var_location:SI lasttx (reg/v:SI 3 a3 [orig:45 lasttx ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1956 -1
     (nil))
(insn 14 12 15 2 (set:SI (reg/f:SI 2 a2 [104])
        (plus:SI (reg/f:SI 2 a2 [102])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1957 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 15 14 16 2 (set (reg/v:SI 4 a4 [orig:46 flags ] [46])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [104])
                    (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1957 34 {zero_extendqisi2}
     (nil))
(debug_insn 16 15 19 2 (var_location:QI flags (subreg:QI (reg/v:SI 4 a4 [orig:46 flags ] [46]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1957 -1
     (nil))
(insn 19 16 20 2 (set (reg:SI 2 a2 [orig:47 D.6347 ] [47])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [104])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 34 {zero_extendqisi2}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:SI 2 a2 [orig:47 D.6347 ] [47])
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:47 D.6347 ] [47])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 141)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              16 [50.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 22 21 24 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeBeacon") [flags 0x3]  <function_decl 0x100b7c1b0 decodeBeacon>) [0 decodeBeacon S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 24 22 25 3 (set (pc)
        (if_then_else (ge (reg:SI 10 a10 [orig:48 D.6348 ] [48])
                (const_int 1 [0x1]))
            (pc)
            (label_ref 141))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1960 57 {*bfalse}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:48 D.6348 ] [48])
        (int_list:REG_BR_PROB 2700 (nil)))
 -> 141)
;;  succ:       4 [73.0%]  (FALLTHRU)
;;              16 [27.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 4, loop depth 0, count 0, freq 3650, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [73.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 4 [a4]
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (var_location:SI ev (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 -1
     (nil))
(note 27 26 29 4 NOTE_INSN_DELETED)
(insn 29 27 30 4 (set (reg:SI 4 a4 [109])
        (and:SI (reg/v:SI 4 a4 [orig:46 flags ] [46])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1962 30 {andsi3}
     (nil))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ne (reg:SI 4 a4 [109])
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1962 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 4 a4 [109])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 37)
;;  succ:       5 [29.0%]  (FALLTHRU)
;;              6 [71.0%] 
;; lr  out 	 1 [sp] 3 [a3]

;; basic block 5, loop depth 0, count 0, freq 1059, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [29.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1965 44 {movsi_internal}
     (nil))
(insn 33 32 34 5 (set (reg:SI 10 a10)
        (const_int 13 [0xd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1965 44 {movsi_internal}
     (nil))
(call_insn 34 33 7 5 (call (mem:SI (symbol_ref:SI ("calcBcnRxWindowFromMillis") [flags 0x3]  <function_decl 0x100b66870 calcBcnRxWindowFromMillis>) [0 calcBcnRxWindowFromMillis S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1965 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 7 34 251 5 (set (reg/v:SI 4 a4 [orig:42 ev ] [42])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(jump_insn 251 7 252 5 (set (pc)
        (label_ref 223)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1966 78 {jump}
     (nil)
 -> 223)
;;  succ:       23 [100.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

(barrier 252 251 37)
;; basic block 6, loop depth 0, count 0, freq 2591, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [71.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
(code_label 37 252 38 6 309 "" [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 6 (set (reg/f:SI 2 a2 [110])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 40 39 43 6 (set (reg:SI 4 a4 [orig:52 D.6348 ] [52])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [110])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [110])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (nil)))
(insn 43 40 45 6 (set (reg:SI 3 a3 [113])
        (minus:SI (reg/v:SI 3 a3 [orig:45 lasttx ] [45])
            (reg:SI 4 a4 [orig:52 D.6348 ] [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:52 D.6348 ] [52])
        (nil)))
(insn 45 43 46 6 (set (reg:SI 3 a3 [115])
        (plus:SI (reg:SI 3 a3 [113])
            (const_int 4608 [0x1200]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 1 {addsi3}
     (nil))
(insn 46 45 47 6 (set (reg/v:SI 3 a3 [orig:43 drift ] [43])
        (sign_extend:SI (reg:HI 3 a3 [115]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 35 {extendhisi2_internal}
     (nil))
(debug_insn 47 46 49 6 (var_location:HI drift (subreg:HI (reg/v:SI 3 a3 [orig:43 drift ] [43]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1969 -1
     (nil))
(insn 49 47 50 6 (set:SI (reg/f:SI 2 a2 [117])
        (plus:SI (reg/f:SI 2 a2 [110])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1970 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 50 49 51 6 (set (reg:SI 2 a2 [orig:56 D.6347 ] [56])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [117])
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1970 34 {zero_extendqisi2}
     (nil))
(jump_insn 51 50 52 6 (set (pc)
        (if_then_else (eq (reg:SI 2 a2 [orig:56 D.6347 ] [56])
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1970 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 64)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 7, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4] 8 [a8]
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 7 (set (reg/f:SI 4 a4 [118])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 54 53 55 7 (set (reg:SI 8 a8)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 4 a4 [118])
                    (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 4 a4 [118])
        (nil)))
(insn 55 54 56 7 (set (reg:SI 4 a4 [orig:57 D.6351 ] [57])
        (sign_extend:SI (reg:HI 8 a8 [orig:119 LMIC.drift ] [119]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 35 {extendhisi2_internal}
     (nil))
(insn 56 55 57 7 (set (reg:SI 3 a3 [orig:61 D.6348 ] [61])
        (minus:SI (reg/v:SI 3 a3 [orig:43 drift ] [43])
            (reg:SI 4 a4 [orig:57 D.6351 ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:57 D.6351 ] [57])
        (nil)))
(insn 57 56 58 7 (set (reg:SI 2 a2 [orig:63 D.6348 ] [63])
        (plus:SI (reg:SI 2 a2 [orig:56 D.6347 ] [56])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 1 {addsi3}
     (nil))
(insn 58 57 61 7 (set (reg:SI 2 a2 [orig:64 D.6348 ] [64])
        (div:SI (reg:SI 3 a3 [orig:61 D.6348 ] [61])
            (reg:SI 2 a2 [orig:63 D.6348 ] [63]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 17 {divsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:61 D.6348 ] [61])
        (nil)))
(insn 61 58 62 7 (set (reg:SI 2 a2 [122])
        (plus:SI (reg:SI 2 a2 [orig:64 D.6348 ] [64])
            (reg:SI 8 a8 [orig:119 LMIC.drift ] [119]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:119 LMIC.drift ] [119])
        (nil)))
(insn 62 61 63 7 (set (reg/v:SI 3 a3 [orig:43 drift ] [43])
        (sign_extend:SI (reg:HI 2 a2 [122]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 2 a2 [122])
        (nil)))
(debug_insn 63 62 64 7 (var_location:HI drift (subreg:HI (reg/v:SI 3 a3 [orig:43 drift ] [43]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1971 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3]

;; basic block 8, loop depth 0, count 0, freq 2591, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 4 [a4]
(code_label 64 63 65 8 311 "" [1 uses])
(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 8 (var_location:HI drift (subreg:HI (reg/v:SI 3 a3 [orig:43 drift ] [43]) 0)) -1
     (nil))
(insn 67 66 68 8 (set (reg/f:SI 2 a2 [123])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 68 67 69 8 (set:SI (reg/f:SI 2 a2 [124])
        (plus:SI (reg/f:SI 2 a2 [123])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 69 68 70 8 (set (reg:SI 4 a4 [orig:67 D.6347 ] [67])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [124])
                    (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [124])
        (nil)))
(note 70 69 71 8 NOTE_INSN_DELETED)
(note 71 70 73 8 NOTE_INSN_DELETED)
(note 73 71 74 8 NOTE_INSN_DELETED)
(jump_insn 74 73 75 8 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 4 a4 [orig:67 D.6347 ] [67])
                    (const_int 1 [0x1])
                    (const_int 2 [0x2]))
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1973 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 110)
;;  succ:       9 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 9, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 8 [a8]
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 9 (set (reg/f:SI 2 a2 [129])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 77 76 81 9 (set (reg:SI 2 a2)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [129])
                    (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 33 {zero_extendhisi2}
     (nil))
(insn 81 77 82 9 (set (reg:SI 2 a2 [133])
        (minus:SI (reg:SI 2 a2 [orig:130 LMIC.drift ] [130])
            (reg/v:SI 3 a3 [orig:43 drift ] [43]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 4 {subsi3}
     (nil))
(insn 82 81 83 9 (set (reg:SI 2 a2 [orig:72 D.6350 ] [72])
        (zero_extend:SI (reg:HI 2 a2 [133]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 33 {zero_extendhisi2}
     (nil))
(insn 83 82 84 9 (set (reg/v:SI 8 a8 [orig:44 diff ] [44])
        (sign_extend:SI (reg:HI 2 a2 [orig:72 D.6350 ] [72]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 35 {extendhisi2_internal}
     (nil))
(debug_insn 84 83 85 9 (var_location:HI diff (subreg:HI (reg/v:SI 8 a8 [orig:44 diff ] [44]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1974 -1
     (nil))
(jump_insn 85 84 86 9 (set (pc)
        (if_then_else (ge (reg/v:SI 8 a8 [orig:44 diff ] [44])
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 56 {*btrue}
     (int_list:REG_BR_PROB 7300 (nil))
 -> 91)
;;  succ:       10 [27.0%]  (FALLTHRU)
;;              11 [73.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 8 [a8]

;; basic block 10, loop depth 0, count 0, freq 350, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [27.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 8 [a8]
(note 86 85 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 88 86 89 10 (set (reg:SI 2 a2 [135])
        (neg:SI (reg:SI 2 a2 [orig:72 D.6350 ] [72]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 28 {negsi2}
     (nil))
(insn 89 88 90 10 (set (reg/v:SI 8 a8 [orig:44 diff ] [44])
        (sign_extend:SI (reg:HI 2 a2 [135]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 35 {extendhisi2_internal}
     (expr_list:REG_DEAD (reg:HI 2 a2 [135])
        (nil)))
(debug_insn 90 89 91 10 (var_location:HI diff (subreg:HI (reg/v:SI 8 a8 [orig:44 diff ] [44]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1975 -1
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 11, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [73.0%] 
;;              10 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
(code_label 91 90 92 11 313 "" [1 uses])
(note 92 91 93 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 11 (var_location:HI diff (subreg:HI (reg/v:SI 8 a8 [orig:44 diff ] [44]) 0)) -1
     (nil))
(insn 94 93 95 11 (set (reg/f:SI 2 a2 [136])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1976 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 95 94 97 11 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [136])
                (const_int 182 [0xb6])) [0 LMIC.lastDriftDiff+0 S2 A16])
        (reg:HI 8 a8 [orig:44 diff ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1976 45 {movhi_internal}
     (nil))
(note 97 95 98 11 NOTE_INSN_DELETED)
(insn 98 97 99 11 (set (reg:SI 2 a2 [orig:74 D.6351 ] [74])
        (sign_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [136])
                    (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1977 35 {extendhisi2_internal}
     (nil))
(jump_insn 99 98 100 11 (set (pc)
        (if_then_else (ge (reg:SI 2 a2 [orig:74 D.6351 ] [74])
                (reg/v:SI 8 a8 [orig:44 diff ] [44]))
            (label_ref 103)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1977 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:74 D.6351 ] [74])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 103)
;;  succ:       12 [50.0%]  (FALLTHRU)
;;              13 [50.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 12, loop depth 0, count 0, freq 648, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 12 (set (reg/f:SI 2 a2 [139])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1978 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 102 101 103 12 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [139])
                (const_int 184 [0xb8])) [0 LMIC.maxDriftDiff+0 S2 A32])
        (reg:HI 8 a8 [orig:44 diff ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1978 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [orig:44 diff ] [44])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [139])
            (nil))))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 13, loop depth 0, count 0, freq 1296, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%] 
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 2 [a2] 4 [a4]
(code_label 103 102 104 13 314 "" [1 uses])
(note 104 103 107 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 107 104 108 13 (set (reg:QI 2 a2 [142])
        (const_int -9 [0xfffffffffffffff7])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -9 [0xfffffffffffffff7])
        (nil)))
(insn 108 107 265 13 (set (reg:SI 4 a4 [143])
        (and:SI (reg:SI 4 a4 [orig:67 D.6347 ] [67])
            (reg:SI 2 a2 [142]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [142])
        (expr_list:REG_EQUAL (and:SI (reg:SI 4 a4 [orig:67 D.6347 ] [67])
                (const_int -9 [0xfffffffffffffff7]))
            (nil))))
(insn 265 108 264 13 (set (reg/f:SI 2 a2 [140])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 264 265 109 13 (set:SI (reg/f:SI 2 a2 [141])
        (plus:SI (reg/f:SI 2 a2 [140])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 109 264 110 13 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [141])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 4 a4 [143])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1979 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [143])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [141])
            (nil))))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3]

;; basic block 14, loop depth 0, count 0, freq 2591, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%] 
;;              13 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
(code_label 110 109 111 14 312 "" [1 uses])
(note 111 110 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 14 (set (reg/f:SI 2 a2 [144])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1981 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 113 112 115 14 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [144])
                (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32])
        (reg:HI 3 a3 [orig:43 drift ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1981 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 3 a3 [orig:43 drift ] [43])
        (nil)))
(insn 115 113 116 14 (set (reg:QI 4 a4 [146])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 116 115 118 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [144])
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 4 a4 [146])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 46 {movqi_internal}
     (nil))
(insn 118 116 120 14 (set:SI (reg/f:SI 3 a3 [148])
        (plus:SI (reg/f:SI 2 a2 [144])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [144])
        (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 120 118 124 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [148])
                (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8])
        (reg:QI 4 a4 [146])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1982 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 4 a4 [146])
        (nil)))
(insn 124 120 263 14 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [148])
                    (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 34 {zero_extendqisi2}
     (nil))
(insn 263 124 125 14 (set (reg:QI 2 a2 [152])
        (const_int -5 [0xfffffffffffffffb])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -5 [0xfffffffffffffffb])
        (nil)))
(insn 125 263 126 14 (set (reg:SI 2 a2 [154])
        (and:SI (reg:SI 4 a4 [orig:153 LMIC.bcninfo.flags ] [153])
            (reg:SI 2 a2 [152]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:153 LMIC.bcninfo.flags ] [153])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:QI 4 a4 [orig:153 LMIC.bcninfo.flags ] [153]) 0)
                (const_int -5 [0xfffffffffffffffb]))
            (nil))))
(insn 126 125 129 14 (set (reg:SI 2 a2 [orig:77 D.6347 ] [77])
        (zero_extend:SI (reg:QI 2 a2 [154]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 34 {zero_extendqisi2}
     (nil))
(insn 129 126 130 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [148])
                (const_int 154 [0x9a])) [0 LMIC.bcninfo.flags+0 S1 A16])
        (reg:QI 2 a2 [orig:77 D.6347 ] [77])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1983 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [148])
        (nil)))
(note 130 129 132 14 NOTE_INSN_DELETED)
(insn 132 130 133 14 (set (reg:SI 2 a2 [159])
        (and:SI (reg:SI 2 a2 [orig:77 D.6347 ] [77])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 30 {andsi3}
     (nil))
(jump_insn 133 132 134 14 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [159])
                (const_int 0 [0]))
            (label_ref:SI 246)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [159])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 246)
;;  succ:       15 [29.0%]  (FALLTHRU)
;;              20 [71.0%] 
;; lr  out 	 1 [sp]

;; basic block 15, loop depth 0, count 0, freq 752, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [29.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 134 133 135 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 135 134 136 15 NOTE_INSN_DELETED)
(insn 136 135 137 15 (set (reg:SI 11 a11)
        (const_int 1988 [0x7c4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 44 {movsi_internal}
     (nil))
(insn 137 136 138 15 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC226") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 138 137 4 15 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1988 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 4 138 253 15 (set (reg/v:SI 4 a4 [orig:42 ev ] [42])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(jump_insn 253 4 254 15 (set (pc)
        (label_ref 204)) 78 {jump}
     (nil)
 -> 204)
;;  succ:       22 [100.0%] 
;; lr  out 	 1 [sp] 4 [a4]

(barrier 254 253 141)
;; basic block 16, loop depth 0, count 0, freq 6350, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [27.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 141 254 142 16 308 "" [2 uses])
(note 142 141 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 16 (var_location:SI ev (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1990 -1
     (nil))
(insn 144 143 145 16 (set (reg/f:SI 8 a8 [161])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(note 145 144 146 16 NOTE_INSN_DELETED)
(insn 146 145 147 16 (set (reg:SI 3 a3 [orig:80 D.6351 ] [80])
        (sign_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [161])
                    (const_int 180 [0xb4])) [0 LMIC.drift+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 35 {extendhisi2_internal}
     (nil))
(insn 147 146 148 16 (set (reg:SI 2 a2 [163])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC227") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 8000000 [0x7a1200])
        (nil)))
(insn 148 147 150 16 (set (reg:SI 3 a3 [orig:82 D.6348 ] [82])
        (minus:SI (reg:SI 2 a2 [163])
            (reg:SI 3 a3 [orig:80 D.6351 ] [80]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [163])
        (nil)))
(insn 150 148 151 16 (set (reg:SI 2 a2 [orig:165 LMIC.bcninfo.txtime ] [165])
        (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [161])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [161])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (nil)))
(insn 151 150 153 16 (set (reg:SI 3 a3 [orig:83 D.6348 ] [83])
        (plus:SI (reg:SI 3 a3 [orig:82 D.6348 ] [82])
            (reg:SI 2 a2 [orig:165 LMIC.bcninfo.txtime ] [165]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:165 LMIC.bcninfo.txtime ] [165])
        (nil)))
(insn 153 151 157 16 (set (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [161])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (reg:SI 3 a3 [orig:83 D.6348 ] [83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1991 44 {movsi_internal}
     (nil))
(insn 157 153 262 16 (set (reg:SI 4 a4 [orig:171 LMIC.bcninfo.time ] [171])
        (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [161])
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [161])
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])
        (nil)))
(insn 262 157 158 16 (set (reg:SI 2 a2 [169])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 158 262 159 16 (set (reg:SI 2 a2 [orig:170 D.6353 ] [170])
        (plus:SI (reg:SI 4 a4 [orig:171 LMIC.bcninfo.time ] [171])
            (reg:SI 2 a2 [169]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:171 LMIC.bcninfo.time ] [171])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [161])
                    (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])
            (expr_list:REG_EQUAL (plus:SI (reg:SI 4 a4 [orig:171 LMIC.bcninfo.time ] [171])
                    (const_int 128 [0x80]))
                (nil)))))
(insn 159 158 161 16 (set (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [161])
                (const_int 412 [0x19c])) [0 LMIC.bcninfo.time+0 S4 A32])
        (reg:SI 2 a2 [orig:170 D.6353 ] [170])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1992 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:170 D.6353 ] [170])
        (nil)))
(insn 161 159 162 16 (set:SI (reg/f:SI 2 a2 [173])
        (plus:SI (reg/f:SI 8 a8 [161])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [161])
        (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 256 [0x100])))
            (nil))))
(insn 162 161 165 16 (set (reg:SI 8 a8 [orig:86 D.6347 ] [86])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [173])
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 34 {zero_extendqisi2}
     (nil))
(insn 165 162 166 16 (set (reg:SI 8 a8 [176])
        (plus:SI (reg:SI 8 a8 [orig:86 D.6347 ] [86])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 1 {addsi3}
     (nil))
(insn 166 165 168 16 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [173])
                (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8])
        (reg:QI 8 a8 [176])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1993 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [176])
        (nil)))
(note 168 166 169 16 NOTE_INSN_DELETED)
(insn 169 168 261 16 (set (reg:SI 11 a11)
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 44 {movsi_internal}
     (nil))
(insn 261 169 170 16 (set (reg:SI 10 a10 [178])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC228") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 132500 [0x20594])
        (nil)))
(insn 170 261 171 16 (set (reg:SI 10 a10)
        (plus:SI (reg:SI 3 a3 [orig:83 D.6348 ] [83])
            (reg:SI 10 a10 [178]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:83 D.6348 ] [83])
        (nil)))
(call_insn 171 170 174 16 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1995 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 174 171 176 16 (set (reg:SI 2 a2 [orig:89 D.6347 ] [89])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [173])
                    (const_int 53 [0x35])) [0 LMIC.missedBcns+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1996 34 {zero_extendqisi2}
     (nil))
(insn 176 174 177 16 (set (reg:SI 3 a3 [182])
        (const_int 20 [0x14])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1996 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 20 [0x14])
        (nil)))
(jump_insn 177 176 178 16 (set (pc)
        (if_then_else (geu (reg:SI 3 a3 [182])
                (reg:SI 2 a2 [orig:89 D.6347 ] [89]))
            (label_ref 185)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1996 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [182])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:89 D.6347 ] [89])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 185)
;;  succ:       17 [50.0%]  (FALLTHRU)
;;              18 [50.0%] 
;; lr  out 	 1 [sp]

;; basic block 17, loop depth 0, count 0, freq 3175, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 4 [a4]
(note 178 177 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 182 17 (set (reg/f:SI 3 a3 [183])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 182 179 260 17 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [183])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 33 {zero_extendhisi2}
     (nil))
(insn 260 182 183 17 (set (reg:HI 2 a2 [185])
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 183 260 184 17 (set (reg:SI 2 a2 [187])
        (ior:SI (reg:SI 4 a4 [orig:186 LMIC.opmode ] [186])
            (reg:SI 2 a2 [185]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [orig:186 LMIC.opmode ] [186])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 4 a4 [orig:186 LMIC.opmode ] [186]) 0)
                (const_int 32 [0x20]))
            (nil))))
(insn 184 183 185 17 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [183])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 2 a2 [187])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1997 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 3 a3 [183])
        (expr_list:REG_DEAD (reg:HI 2 a2 [187])
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 18, loop depth 0, count 0, freq 6350, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%] 
;;              17 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
(code_label 185 184 186 18 316 "" [1 uses])
(note 186 185 187 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 187 186 188 18 (set (reg/f:SI 2 a2 [188])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 188 187 189 18 (set:SI (reg/f:SI 2 a2 [189])
        (plus:SI (reg/f:SI 2 a2 [188])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 189 188 191 18 (set (reg:SI 2 a2 [orig:92 D.6347 ] [92])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [189])
                    (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 34 {zero_extendqisi2}
     (nil))
(insn 191 189 192 18 (set (reg:SI 3 a3 [191])
        (const_int 100 [0x64])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 100 [0x64])
        (nil)))
(jump_insn 192 191 193 18 (set (pc)
        (if_then_else (geu (reg:SI 3 a3 [191])
                (reg:SI 2 a2 [orig:92 D.6347 ] [92]))
            (label_ref:SI 250)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1998 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [191])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:92 D.6347 ] [92])
            (int_list:REG_BR_PROB 7929 (nil))))
 -> 250)
;;  succ:       19 [20.7%]  (FALLTHRU)
;;              21 [79.3%] 
;; lr  out 	 1 [sp]

;; basic block 19, loop depth 0, count 0, freq 1315, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [20.7%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 193 192 194 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 194 193 197 19 (set (reg/f:SI 3 a3 [192])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 197 194 259 19 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [192])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 33 {zero_extendhisi2}
     (nil))
(insn 259 197 198 19 (set (reg:HI 2 a2 [194])
        (const_int -1571 [0xfffffffffffff9dd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -1571 [0xfffffffffffff9dd])
        (nil)))
(insn 198 259 199 19 (set (reg:SI 2 a2 [196])
        (and:SI (reg:SI 4 a4 [orig:195 LMIC.opmode ] [195])
            (reg:SI 2 a2 [194]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 30 {andsi3}
     (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 4 a4 [orig:195 LMIC.opmode ] [195]) 0)
            (const_int -1571 [0xfffffffffffff9dd]))
        (nil)))
(insn 199 198 200 19 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [192])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 2 a2 [196])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1999 45 {movhi_internal}
     (nil))
(insn 200 199 201 19 (set (reg:SI 10 a10)
        (const_int 11 [0xb])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2000 44 {movsi_internal}
     (nil))
(call_insn 201 200 270 19 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2000 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 270 201 256 19 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2001 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 256 270 246)
;; basic block 20, loop depth 0, count 0, freq 1840, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [71.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
(code_label 246 256 245 20 319 "" [1 uses])
(note 245 246 6 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 6 245 257 20 (set (reg/v:SI 4 a4 [orig:42 ev ] [42])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1961 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(jump_insn 257 6 258 20 (set (pc)
        (label_ref 204)) 78 {jump}
     (nil)
 -> 204)
;;  succ:       22 [100.0%] 
;; lr  out 	 1 [sp] 4 [a4]

(barrier 258 257 250)
;; basic block 21, loop depth 0, count 0, freq 5035, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [79.3%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 4 [a4]
(code_label 250 258 249 21 320 "" [1 uses])
(note 249 250 5 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 5 249 204 21 (set (reg/v:SI 4 a4 [orig:42 ev ] [42])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1990 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 4 [a4]

;; basic block 22, loop depth 0, count 0, freq 7626, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%] 
;;              21 [100.0%]  (FALLTHRU)
;;              20 [100.0%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 204 5 205 22 315 "" [2 uses])
(note 205 204 206 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 22 (var_location:SI ev (reg/v:SI 4 a4 [orig:42 ev ] [42])) -1
     (nil))
(insn 207 206 208 22 (set (reg/f:SI 2 a2 [197])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 208 207 209 22 (set (reg:SI 10 a10 [orig:95 D.6348 ] [95])
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [197])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [197])
                (const_int 404 [0x194])) [0 LMIC.bcninfo.txtime+0 S4 A32])
        (nil)))
(insn 209 208 210 22 (set (reg:SI 3 a3 [198])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC227") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 8000000 [0x7a1200])
        (nil)))
(insn 210 209 211 22 (set (reg:SI 3 a3 [orig:96 D.6348 ] [96])
        (plus:SI (reg:SI 10 a10 [orig:95 D.6348 ] [95])
            (reg:SI 3 a3 [198]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:95 D.6348 ] [95])
        (nil)))
(insn 211 210 212 22 (set (reg:SI 11 a11)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (nil))
(insn 212 211 213 22 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (nil))
(call_insn 213 212 214 22 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("calcRxWindow") [flags 0x3]  <function_decl 0x100b66798 calcRxWindow>) [0 calcRxWindow S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 214 213 215 22 NOTE_INSN_DELETED)
(insn 215 214 217 22 (set (reg:SI 10 a10 [orig:98 D.6348 ] [98])
        (minus:SI (reg:SI 3 a3 [orig:96 D.6348 ] [96])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 4 {subsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:96 D.6348 ] [96])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [197])
                    (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])
            (nil))))
(insn 217 215 219 22 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [197])
                (const_int 400 [0x190])) [0 LMIC.bcnRxtime+0 S4 A32])
        (reg:SI 10 a10 [orig:98 D.6348 ] [98])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2004 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:98 D.6348 ] [98])
        (nil)))
(insn 219 217 221 22 (set (reg:SI 3 a3 [orig:99 D.6347 ] [99])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [197])
                    (const_int 16 [0x10])) [0 LMIC.rxsyms+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2005 34 {zero_extendqisi2}
     (nil))
(insn 221 219 222 22 (set:SI (reg/f:SI 2 a2 [202])
        (plus:SI (reg/f:SI 2 a2 [197])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2005 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 222 221 223 22 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [202])
                (const_int 141 [0x8d])) [0 LMIC.bcnRxsyms+0 S1 A8])
        (reg:QI 3 a3 [orig:99 D.6347 ] [99])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2005 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [202])
        (nil)))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 23, loop depth 0, count 0, freq 8685, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              5 [100.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 223 222 224 23 310 ("rev") [1 uses])
(note 224 223 225 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 23 (var_location:SI ev (reg/v:SI 4 a4 [orig:42 ev ] [42])) -1
     (nil))
(insn 226 225 227 23 (set (reg/f:SI 2 a2 [203])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC225") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 227 226 228 23 (set (reg:SI 2 a2 [orig:100 D.6352 ] [100])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [203])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 33 {zero_extendhisi2}
     (nil))
(note 228 227 229 23 NOTE_INSN_DELETED)
(note 229 228 231 23 NOTE_INSN_DELETED)
(note 231 229 232 23 NOTE_INSN_DELETED)
(jump_insn 232 231 233 23 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:100 D.6352 ] [100])
                    (const_int 1 [0x1])
                    (const_int 9 [0x9]))
                (const_int 0 [0]))
            (label_ref 237)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2011 60 {*bittrue}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 237)
;;  succ:       24 [29.0%]  (FALLTHRU)
;;              25 [71.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 24, loop depth 0, count 0, freq 2519, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [29.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 233 232 234 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 234 233 235 24 NOTE_INSN_DELETED)
(insn 235 234 236 24 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC229") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2012 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 312 [0x138])))
        (nil)))
(call_insn 236 235 237 24 (call (mem:SI (symbol_ref:SI ("rxschedInit") [flags 0x3]  <function_decl 0x100b66a20 rxschedInit>) [0 rxschedInit S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2012 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       25 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 25, loop depth 0, count 0, freq 8685, maybe hot
;;  prev block 24, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [71.0%] 
;;              24 [100.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 237 236 238 25 318 "" [1 uses])
(note 238 237 239 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 239 238 240 25 (set (reg:SI 10 a10)
        (reg/v:SI 4 a4 [orig:42 ev ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2014 44 {movsi_internal}
     (nil))
(call_insn 240 239 272 25 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2014 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 272 240 271 25 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 271 272 266)
(note 266 271 0 NOTE_INSN_DELETED)

;; Function processJoinAccept (processJoinAccept, funcdef_no=78, decl_uid=3776, cgraph_uid=78, symbol_order=86)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 42 n_edges 60 count 47 (  1.1)


processJoinAccept

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={21d,4u} r1={2d,62u} r2={33d,59u,1e} r3={23d,31u,2e} r4={6d,9u,2e} r5={1d} r6={1d} r7={1d} r8={38d,19u,1e} r9={23d,4u} r10={43d,34u,1e} r11={31d,12u} r12={26d,6u} r13={23d,3u} r14={20d} r15={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} 
;;    total ref usage 922{672d,243u,7e} in 205{185 regular + 20 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

( 4 5 )->[6]->( 7 17 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 4 [a4]

( 6 19 )->[7]->( 8 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

( 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 4 [a4]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 4 [a4]

( 8 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 10 11 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 7 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 11 [a11]

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 12 [a12]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]

( 13 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 12 [a12]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]

( 15 14 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp] 11 [a11] 12 [a12]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 6 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 12 [a12]

( 17 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 12 [a12]
;; lr  use 	 1 [sp] 12 [a12]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 17 18 21 )->[19]->( 20 7 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 19 )->[20]->( 41 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

( 18 )->[21]->( 19 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 21 )->[22]->( 27 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 22 )->[23]->( 29 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp]

( 28 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 24 25 )->[26]->( 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 22 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 27 26 )->[28]->( 24 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 28 23 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 29 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 29 30 )->[31]->( 32 38 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 4 [a4]
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

( 31 )->[32]->( 36 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 8 [a8]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 36 )->[33]->( 34 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 3 [a3]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 33 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

( 35 32 )->[36]->( 33 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 4 [a4]

( 31 37 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

( 38 39 )->[40]->( 1 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 20 )->[41]->( 1 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

( 41 16 12 40 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 386 to worklist
  Adding insn 22 to worklist
  Adding insn 31 to worklist
  Adding insn 36 to worklist
  Adding insn 42 to worklist
  Adding insn 51 to worklist
  Adding insn 57 to worklist
  Adding insn 62 to worklist
  Adding insn 75 to worklist
  Adding insn 70 to worklist
  Adding insn 79 to worklist
  Adding insn 391 to worklist
  Adding insn 390 to worklist
  Adding insn 83 to worklist
  Adding insn 99 to worklist
  Adding insn 95 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 359 to worklist
  Adding insn 389 to worklist
  Adding insn 388 to worklist
  Adding insn 107 to worklist
  Adding insn 134 to worklist
  Adding insn 139 to worklist
  Adding insn 148 to worklist
  Adding insn 364 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 158 to worklist
  Adding insn 185 to worklist
  Adding insn 182 to worklist
  Adding insn 180 to worklist
  Adding insn 172 to worklist
  Adding insn 367 to worklist
  Adding insn 200 to worklist
  Adding insn 215 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 369 to worklist
  Adding insn 229 to worklist
  Adding insn 250 to worklist
  Adding insn 243 to worklist
  Adding insn 255 to worklist
  Adding insn 264 to worklist
  Adding insn 371 to worklist
  Adding insn 283 to worklist
  Adding insn 298 to worklist
  Adding insn 301 to worklist
  Adding insn 326 to worklist
  Adding insn 325 to worklist
  Adding insn 319 to worklist
  Adding insn 312 to worklist
  Adding insn 311 to worklist
  Adding insn 307 to worklist
  Adding insn 331 to worklist
  Adding insn 393 to worklist
  Adding insn 392 to worklist
  Adding insn 335 to worklist
  Adding insn 395 to worklist
  Adding insn 343 to worklist
Finished finding needed instructions:
processing block 12 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 7 to worklist
  Adding insn 82 to worklist
processing block 11 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 380 to worklist
  Adding insn 78 to worklist
processing block 10 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 381 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
processing block 9 lr out =  1 [sp] 4 [a4]
  Adding insn 61 to worklist
  Adding insn 60 to worklist
processing block 8 lr out =  1 [sp] 4 [a4]
processing block 16 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 8 to worklist
  Adding insn 106 to worklist
processing block 14 lr out =  1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]
  Adding insn 3 to worklist
processing block 15 lr out =  1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]
  Adding insn 4 to worklist
processing block 13 lr out =  1 [sp] 3 [a3] 4 [a4] 11 [a11]
  Adding insn 97 to worklist
  Adding insn 93 to worklist
  Adding insn 379 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
processing block 7 lr out =  1 [sp] 2 [a2] 4 [a4]
  Adding insn 46 to worklist
  Adding insn 45 to worklist
processing block 41 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 9 to worklist
processing block 20 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4]
processing block 19 lr out =  0 [a0] 1 [sp] 3 [a3] 4 [a4]
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
processing block 26 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
processing block 25 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
processing block 24 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
processing block 35 lr out =  1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 289 to worklist
processing block 34 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 286 to worklist
  Adding insn 285 to worklist
processing block 33 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 282 to worklist
  Adding insn 281 to worklist
  Adding insn 280 to worklist
  Adding insn 279 to worklist
processing block 40 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 10 to worklist
  Adding insn 334 to worklist
processing block 39 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 375 to worklist
  Adding insn 376 to worklist
  Adding insn 330 to worklist
processing block 38 lr out =  1 [sp] 3 [a3] 4 [a4]
  Adding insn 322 to worklist
  Adding insn 318 to worklist
  Adding insn 315 to worklist
  Adding insn 310 to worklist
  Adding insn 309 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 304 to worklist
processing block 37 lr out =  1 [sp] 4 [a4]
  Adding insn 300 to worklist
processing block 36 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 295 to worklist
  Adding insn 294 to worklist
processing block 32 lr out =  1 [sp] 3 [a3] 4 [a4] 8 [a8]
  Adding insn 269 to worklist
  Adding insn 267 to worklist
processing block 31 lr out =  1 [sp] 2 [a2] 4 [a4]
  Adding insn 259 to worklist
  Adding insn 258 to worklist
processing block 30 lr out =  1 [sp]
  Adding insn 254 to worklist
  Adding insn 253 to worklist
processing block 29 lr out =  1 [sp]
  Adding insn 377 to worklist
  Adding insn 245 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
  Adding insn 237 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
processing block 28 lr out =  1 [sp] 2 [a2] 3 [a3]
processing block 27 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 6 to worklist
  Adding insn 5 to worklist
processing block 23 lr out =  1 [sp]
processing block 22 lr out =  1 [sp]
  Adding insn 184 to worklist
  Adding insn 181 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
processing block 21 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
processing block 18 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]
  Adding insn 138 to worklist
  Adding insn 378 to worklist
processing block 17 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 12 [a12]
  Adding insn 129 to worklist
  Adding insn 126 to worklist
  Adding insn 123 to worklist
  Adding insn 384 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
processing block 6 lr out =  0 [a0] 1 [sp] 2 [a2] 4 [a4]
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 5 lr out =  0 [a0] 1 [sp] 4 [a4]
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 4 [a4]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 4 [a4]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 4 [a4]
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
DCE: Deleting insn 385
deleting insn with uid = 385.
starting the processing of deferred insns
ending the processing of deferred insns


processJoinAccept

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12] 13[a13]
;;  ref usage 	r0={21d,4u} r1={2d,62u} r2={33d,59u,1e} r3={23d,31u,2e} r4={6d,8u,2e} r5={1d} r6={1d} r7={1d} r8={37d,19u} r9={23d,4u} r10={43d,34u,1e} r11={31d,12u} r12={26d,6u} r13={23d,3u} r14={20d} r15={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} 
;;    total ref usage 919{671d,242u,6e} in 204{184 regular + 20 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8]
(note 11 1 386 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 386 11 387 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1435 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 387 386 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 387 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 2 14 2 (set (reg/f:SI 2 a2 [100])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 2 a2 [orig:101 LMIC+328 ] [101])
        (mem/c:SI (plus:SI (reg/f:SI 2 a2 [100])
                (const_int 328 [0x148])) [0 LMIC+328 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 8 a8 [102])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC233") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -16711936 [0xffffffffff00ff00])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 8 a8 [orig:47 D.6356 ] [47])
        (and:SI (reg:SI 2 a2 [orig:101 LMIC+328 ] [101])
            (reg:SI 8 a8 [102]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:101 LMIC+328 ] [101])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:47 D.6356 ] [47])
                (const_int 256 [0x100]))
            (label_ref 23)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:47 D.6356 ] [47])
        (int_list:REG_BR_PROB 8629 (nil)))
 -> 23)
;;  succ:       3 [13.7%]  (FALLTHRU)
;;              4 [86.3%] 
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

;; basic block 3, loop depth 0, count 0, freq 1371, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [13.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 19 18 20 3 NOTE_INSN_DELETED)
(insn 20 19 21 3 (set (reg:SI 11 a11)
        (const_int 1436 [0x59c])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 22 21 23 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1436 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [86.3%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 23 22 24 4 322 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg/f:SI 2 a2 [104])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 26 25 27 4 (set (reg:SI 2 a2 [orig:48 D.6357 ] [48])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [104])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 33 {zero_extendhisi2}
     (nil))
(note 27 26 28 4 NOTE_INSN_DELETED)
(note 28 27 30 4 NOTE_INSN_DELETED)
(note 30 28 31 4 NOTE_INSN_DELETED)
(jump_insn 31 30 32 4 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 2 a2 [orig:48 D.6357 ] [48])
                    (const_int 1 [0x1])
                    (const_int 7 [0x7]))
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:48 D.6357 ] [48])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 37)
;;  succ:       5 [29.0%]  (FALLTHRU)
;;              6 [71.0%] 
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

;; basic block 5, loop depth 0, count 0, freq 2900, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [29.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 33 32 34 5 NOTE_INSN_DELETED)
(insn 34 33 35 5 (set (reg:SI 11 a11)
        (const_int 1437 [0x59d])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 44 {movsi_internal}
     (nil))
(insn 35 34 36 5 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 36 35 37 5 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1437 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 4 [a4]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [71.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
(code_label 37 36 38 6 323 "" [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 6 (set (reg/f:SI 8 a8 [110])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 40 39 41 6 (set:SI (reg/f:SI 8 a8 [111])
        (plus:SI (reg/f:SI 8 a8 [110])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 41 40 42 6 (set (reg:SI 2 a2 [orig:51 D.6359 ] [51])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [111])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [111])
        (nil)))
(jump_insn 42 41 43 6 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:51 D.6359 ] [51])
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1439 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 110)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              17 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 4 [a4]

;; basic block 7, loop depth 0, count 0, freq 7989, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;;              19 [61.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 43 42 44 7 325 ("nojoinframe") [1 uses])
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg/f:SI 2 a2 [112])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 46 45 47 7 (set (reg:SI 2 a2 [orig:85 D.6357 ] [85])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [112])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 33 {zero_extendhisi2}
     (nil))
(note 47 46 48 7 NOTE_INSN_DELETED)
(note 48 47 50 7 NOTE_INSN_DELETED)
(note 50 48 51 7 NOTE_INSN_DELETED)
(jump_insn 51 50 52 7 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 2 a2 [orig:85 D.6357 ] [85])
                    (const_int 1 [0x1])
                    (const_int 2 [0x2]))
                (const_int 0 [0]))
            (label_ref 86)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1441 60 {*bittrue}
     (int_list:REG_BR_PROB 2900 (nil))
 -> 86)
;;  succ:       8 [71.0%]  (FALLTHRU)
;;              13 [29.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

;; basic block 8, loop depth 0, count 0, freq 5672, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [71.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 53 52 54 8 NOTE_INSN_DELETED)
(note 54 53 56 8 NOTE_INSN_DELETED)
(note 56 54 57 8 NOTE_INSN_DELETED)
(jump_insn 57 56 58 8 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 2 a2 [orig:85 D.6357 ] [85])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:85 D.6357 ] [85])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 63)
;;  succ:       9 [29.0%]  (FALLTHRU)
;;              10 [71.0%] 
;; lr  out 	 1 [sp] 4 [a4]

;; basic block 9, loop depth 0, count 0, freq 1645, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [29.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 59 58 60 9 NOTE_INSN_DELETED)
(insn 60 59 61 9 (set (reg:SI 11 a11)
        (const_int 1442 [0x5a2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 44 {movsi_internal}
     (nil))
(insn 61 60 62 9 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 62 61 63 9 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1442 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 4 [a4]

;; basic block 10, loop depth 0, count 0, freq 5672, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [71.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3] 8 [a8]
(code_label 63 62 64 10 327 "" [1 uses])
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 68 10 (set (reg/f:SI 2 a2 [122])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 68 65 381 10 (set (reg:SI 3 a3)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [122])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 33 {zero_extendhisi2}
     (nil))
(insn 381 68 69 10 (set (reg:HI 8 a8 [124])
        (const_int -161 [0xffffffffffffff5f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -161 [0xffffffffffffff5f])
        (nil)))
(insn 69 381 70 10 (set (reg:SI 8 a8 [126])
        (and:SI (reg:SI 3 a3 [orig:125 LMIC.opmode ] [125])
            (reg:SI 8 a8 [124]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:125 LMIC.opmode ] [125])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 3 a3 [orig:125 LMIC.opmode ] [125]) 0)
                (const_int -161 [0xffffffffffffff5f]))
            (nil))))
(insn 70 69 72 10 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [122])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [126])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1444 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [126])
        (nil)))
(insn 72 70 74 10 (set (reg:SI 2 a2 [orig:90 D.6359 ] [90])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [122])
                    (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1445 34 {zero_extendqisi2}
     (nil))
(insn 74 72 75 10 (set (reg:SI 3 a3 [129])
        (const_int 9 [0x9])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1445 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 9 [0x9])
        (nil)))
(jump_insn 75 74 76 10 (set (pc)
        (if_then_else (ltu (reg:SI 3 a3 [129])
                (reg:SI 2 a2 [orig:90 D.6359 ] [90]))
            (label_ref 80)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1445 58 {*ubtrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 80)
;;  succ:       11 [61.0%]  (FALLTHRU)
;;              12 [39.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 11, loop depth 0, count 0, freq 3460, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [61.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 3 [a3]
(note 76 75 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 78 76 380 11 (set (reg:SI 2 a2 [131])
        (plus:SI (reg:SI 2 a2 [orig:90 D.6359 ] [90])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1446 1 {addsi3}
     (nil))
(insn 380 78 79 11 (set (reg/f:SI 3 a3 [130])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1446 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 79 380 80 11 (set (mem/j/c:QI (plus:SI (reg/f:SI 3 a3 [130])
                (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16])
        (reg:QI 2 a2 [131])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1446 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 2 a2 [131])
        (nil)))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 12, loop depth 0, count 0, freq 5672, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [39.0%] 
;;              11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 80 79 81 12 328 "" [1 uses])
(note 81 80 82 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 12 (set (reg:SI 10 a10)
        (const_int 9 [0x9])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1447 44 {movsi_internal}
     (nil))
(call_insn 83 82 7 12 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1447 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 7 83 390 12 (set (reg:SI 2 a2 [orig:44 D.6354 ] [44])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1448 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 390 7 391 12 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 391 390 358 12 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1448 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 358 391 86)
;; basic block 13, loop depth 0, count 0, freq 2317, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [29.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 86 358 87 13 326 "" [1 uses])
(note 87 86 89 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 89 87 90 13 (set (reg:HI 3 a3 [133])
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -129 [0xffffffffffffff7f])
        (nil)))
(insn 90 89 379 13 (set (reg:SI 2 a2 [134])
        (and:SI (reg:SI 2 a2 [orig:85 D.6357 ] [85])
            (reg:SI 3 a3 [133]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [133])
        (expr_list:REG_EQUAL (and:SI (reg:SI 2 a2 [orig:85 D.6357 ] [85])
                (const_int -129 [0xffffffffffffff7f]))
            (nil))))
(insn 379 90 91 13 (set (reg/f:SI 3 a3 [132])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 91 379 92 13 (set (mem/j/c:HI (plus:SI (reg/f:SI 3 a3 [132])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 2 a2 [134])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1450 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 2 a2 [134])
        (nil)))
(call_insn 92 91 93 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("nextJoinState") [flags 0x3]  <function_decl 0x100b7cbd0 nextJoinState>) [0 nextJoinState S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1451 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 93 92 94 13 (set (reg/v:SI 2 a2 [orig:93 delay ] [93])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1451 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 94 93 95 13 (var_location:SI delay (reg/v:SI 2 a2 [orig:93 delay ] [93])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1451 -1
     (nil))
(call_insn 95 94 96 13 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 82 {call_value_internal}
     (nil)
    (nil))
(note 96 95 97 13 NOTE_INSN_DELETED)
(insn 97 96 98 13 (set (reg:SI 11 a11 [orig:95 D.6360 ] [95])
        (plus:SI (reg/v:SI 2 a2 [orig:93 delay ] [93])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(note 98 97 99 13 NOTE_INSN_DELETED)
(jump_insn 99 98 100 13 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg/v:SI 2 a2 [orig:93 delay ] [93])
                    (const_int 1 [0x1])
                    (const_int 0 [0]))
                (const_int 0 [0]))
            (label_ref:SI 348)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 60 {*bittrue}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:93 delay ] [93])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 348)
;;  succ:       14 [39.0%]  (FALLTHRU)
;;              15 [61.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 11 [a11]

;; basic block 14, loop depth 0, count 0, freq 904, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [39.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 12 [a12]
(note 100 99 3 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 3 100 359 14 (set (reg/f:SI 12 a12 [orig:45 D.6355 ] [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC230") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("onJoinFailed") [flags 0x3]  <function_decl 0x100bb2360 onJoinFailed>)
        (nil)))
(jump_insn 359 3 360 14 (set (pc)
        (label_ref 101)) 78 {jump}
     (nil)
 -> 101)
;;  succ:       16 [100.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]

(barrier 360 359 348)
;; basic block 15, loop depth 0, count 0, freq 1413, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [61.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 11 [a11]
;; lr  use 	 1 [sp]
;; lr  def 	 12 [a12]
(code_label 348 360 347 15 343 "" [1 uses])
(note 347 348 4 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 4 347 101 15 (set (reg/f:SI 12 a12 [orig:45 D.6355 ] [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC231") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("runEngineUpdate") [flags 0x3]  <function_decl 0x100b7cca8 runEngineUpdate>)
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]

;; basic block 16, loop depth 0, count 0, freq 2317, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 11 [a11] 12 [a12]
;; lr  use 	 1 [sp] 11 [a11] 12 [a12]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 101 4 102 16 330 "" [1 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 103 102 106 16 NOTE_INSN_DELETED)
(insn 106 103 107 16 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC235") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 107 106 8 16 (call (mem:SI (symbol_ref:SI ("os_setTimedCallback") [flags 0x41]  <function_decl 0x140efa288 os_setTimedCallback>) [0 os_setTimedCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1459 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 8 107 388 16 (set (reg:SI 2 a2 [orig:44 D.6354 ] [44])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1463 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 388 8 389 16 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 389 388 362 16 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1463 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 362 389 110)
;; basic block 17, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12]
(code_label 110 362 111 17 324 "" [1 uses])
(note 111 110 112 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 17 (set (reg/f:SI 8 a8 [136])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 113 112 114 17 (set:SI (reg/f:SI 8 a8 [137])
        (plus:SI (reg/f:SI 8 a8 [136])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 114 113 115 17 (set (reg/v:SI 12 a12 [orig:52 hdr ] [52])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [137])
                    (const_int 76 [0x4c])) [0 LMIC.frame+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [137])
        (nil)))
(debug_insn 115 114 116 17 (var_location:QI hdr (subreg:QI (reg/v:SI 12 a12 [orig:52 hdr ] [52]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1465 -1
     (nil))
(debug_insn 116 115 118 17 (var_location:QI dlen (subreg:QI (reg:SI 2 a2 [orig:51 D.6359 ] [51]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1466 -1
     (nil))
(insn 118 116 119 17 (set (reg:SI 3 a3 [orig:54 D.6360 ] [54])
        (plus:SI (reg:SI 2 a2 [orig:51 D.6359 ] [51])
            (const_int -4 [0xfffffffffffffffc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1467 1 {addsi3}
     (nil))
(debug_insn 119 118 120 17 (var_location:SI mic (clobber (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1467 -1
     (nil))
(insn 120 119 121 17 (set (reg:SI 8 a8 [140])
        (plus:SI (reg:SI 2 a2 [orig:51 D.6359 ] [51])
            (const_int -17 [0xffffffffffffffef]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 1 {addsi3}
     (nil))
(insn 121 120 122 17 (set (reg:SI 11 a11 [141])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 122 121 384 17 (set (reg:SI 9 a9 [142])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 384 122 123 17 (set (reg:SI 4 a4)
        (reg:SI 9 a9 [142])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 44 {movsi_internal}
     (nil))
(insn 123 384 125 17 (set (reg:SI 4 a4)
        (if_then_else:SI (ne (reg:SI 8 a8 [140])
                (const_int 0 [0]))
            (reg:SI 11 a11 [141])
            (reg:SI 4 a4))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 8 a8 [140])
        (nil)))
(note 125 123 126 17 NOTE_INSN_DELETED)
(insn 126 125 129 17 (set (reg:SI 10 a10 [145])
        (plus:SI (reg:SI 2 a2 [orig:51 D.6359 ] [51])
            (const_int -33 [0xffffffffffffffdf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 1 {addsi3}
     (nil))
(insn 129 126 131 17 (set (reg:SI 9 a9 [144])
        (if_then_else:SI (ne (reg:SI 10 a10 [145])
                (const_int 0 [0]))
            (reg:SI 11 a11 [141])
            (reg:SI 9 a9 [142]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 67 {movsicc_internal0}
     (expr_list:REG_DEAD (reg:SI 11 a11 [141])
        (expr_list:REG_DEAD (reg:SI 10 a10 [145])
            (expr_list:REG_EQUAL (ne:SI (reg:SI 10 a10 [145])
                    (const_int 0 [0]))
                (nil)))))
(note 131 129 132 17 NOTE_INSN_DELETED)
(note 132 131 133 17 NOTE_INSN_DELETED)
(note 133 132 134 17 NOTE_INSN_DELETED)
(jump_insn 134 133 135 17 (set (pc)
        (if_then_else (ne (and:SI (reg:SI 9 a9 [144])
                    (reg:SI 4 a4 [139]))
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1468 62 {*masktrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [144])
        (expr_list:REG_DEAD (reg:SI 8 a8 [139])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 140)
;;  succ:       19 [50.0%] 
;;              18 [50.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 12 [a12]

;; basic block 18, loop depth 0, count 0, freq 2500, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 12 [a12]
;; lr  use 	 1 [sp] 12 [a12]
;; lr  def 	 8 [a8]
(note 135 134 137 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 137 135 378 18 NOTE_INSN_DELETED)
(insn 378 137 138 18 (set (reg:QI 8 a8 [149])
        (const_int -29 [0xffffffffffffffe3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1469 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -29 [0xffffffffffffffe3])
        (nil)))
(insn 138 378 139 18 (set (reg:SI 8 a8 [151])
        (and:SI (reg/v:SI 12 a12 [orig:52 hdr ] [52])
            (reg:SI 8 a8 [149]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1469 30 {andsi3}
     (expr_list:REG_DEAD (reg/v:SI 12 a12 [orig:52 hdr ] [52])
        (nil)))
(jump_insn 139 138 140 18 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [151])
                (const_int 32 [0x20]))
            (label_ref 152)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1469 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [151])
        (int_list:REG_BR_PROB 1371 (nil)))
 -> 152)
;;  succ:       19 [86.3%]  (FALLTHRU)
;;              21 [13.7%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 19, loop depth 0, count 0, freq 4901, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%] 
;;              18 [86.3%]  (FALLTHRU)
;;              21 [71.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(code_label 140 139 141 19 331 ("badframe") [2 uses])
(note 141 140 142 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 19 (set (reg/f:SI 2 a2 [152])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 143 142 144 19 (set:SI (reg/f:SI 2 a2 [153])
        (plus:SI (reg/f:SI 2 a2 [152])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 144 143 145 19 (set (reg:SI 2 a2 [orig:82 D.6359 ] [82])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [153])
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 34 {zero_extendqisi2}
     (nil))
(note 145 144 147 19 NOTE_INSN_DELETED)
(note 147 145 148 19 NOTE_INSN_DELETED)
(jump_insn 148 147 363 19 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:82 D.6359 ] [82])
                    (const_int 1 [0x1])
                    (const_int 0 [0]))
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1475 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:82 D.6359 ] [82])
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 43)
;;  succ:       20 [39.0%]  (FALLTHRU)
;;              7 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

;; basic block 20, loop depth 0, count 0, freq 1911, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [39.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	
(note 363 148 364 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(jump_insn 364 363 365 20 (set (pc)
        (label_ref 352)) 78 {jump}
     (nil)
 -> 352)
;;  succ:       41 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 3 [a3] 4 [a4]

(barrier 365 364 152)
;; basic block 21, loop depth 0, count 0, freq 343, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [13.7%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 152 365 153 21 332 "" [1 uses])
(note 153 152 154 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 154 153 155 21 NOTE_INSN_DELETED)
(note 155 154 156 21 NOTE_INSN_DELETED)
(insn 156 155 157 21 (set (reg:SI 11 a11)
        (plus:SI (reg:SI 2 a2 [orig:51 D.6359 ] [51])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 1 {addsi3}
     (nil))
(insn 157 156 158 21 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC236") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(call_insn 158 157 159 21 (call (mem:SI (symbol_ref:SI ("aes_encrypt") [flags 0x3]  <function_decl 0x100b50948 aes_encrypt>) [0 aes_encrypt S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1479 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 159 158 160 21 NOTE_INSN_DELETED)
(insn 160 159 161 21 (set (reg:SI 11 a11)
        (reg:SI 3 a3 [orig:54 D.6360 ] [54])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 44 {movsi_internal}
     (nil))
(insn 161 160 162 21 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC237") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 332 [0x14c])))
        (nil)))
(call_insn 162 161 163 21 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("aes_verifyMic0") [flags 0x3]  <function_decl 0x100b50870 aes_verifyMic0>) [0 aes_verifyMic0 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(note 163 162 164 21 NOTE_INSN_DELETED)
(jump_insn 164 163 165 21 (set (pc)
        (if_then_else (eq (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1480 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 140)
;;  succ:       19 [71.0%] 
;;              22 [29.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 22, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [29.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 0 [a0] 3 [a3] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 165 164 166 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 166 165 167 22 NOTE_INSN_DELETED)
(insn 167 166 168 22 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC238") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 339 [0x153])))
        (nil)))
(call_insn/i 168 167 169 22 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 169 168 170 22 NOTE_INSN_DELETED)
(debug_insn 170 169 171 22 (var_location:SI addr (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1486 -1
     (nil))
(insn 171 170 172 22 (set (reg/f:SI 4 a4 [161])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1487 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 172 171 173 22 (set (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [161])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1487 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(note 173 172 174 22 NOTE_INSN_DELETED)
(insn 174 173 175 22 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC239") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 336 [0x150])))
        (nil)))
(call_insn/i 175 174 176 22 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_rlsbf4") [flags 0x3]  <function_decl 0x140efa798 os_rlsbf4>) [0 os_rlsbf4 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 176 175 177 22 NOTE_INSN_DELETED)
(insn 177 176 178 22 (set (reg:SI 3 a3 [163])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC240") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 16777215 [0xffffff])
        (nil)))
(insn 178 177 180 22 (set (reg:SI 10 a10 [orig:66 D.6356 ] [66])
        (and:SI (reg:SI 10 a10)
            (reg:SI 3 a3 [163]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [163])
        (expr_list:REG_EQUIV (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [161])
                    (const_int 168 [0xa8])) [0 LMIC.netid+0 S4 A32])
            (nil))))
(insn 180 178 181 22 (set (mem/j/c:SI (plus:SI (reg/f:SI 4 a4 [161])
                (const_int 168 [0xa8])) [0 LMIC.netid+0 S4 A32])
        (reg:SI 10 a10 [orig:66 D.6356 ] [66])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1488 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:66 D.6356 ] [66])
        (expr_list:REG_DEAD (reg/f:SI 4 a4 [161])
            (nil))))
(insn 181 180 182 22 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1491 44 {movsi_internal}
     (nil))
(call_insn 182 181 184 22 (call (mem:SI (symbol_ref:SI ("initDefaultChannels") [flags 0x3]  <function_decl 0x100b7c288 initDefaultChannels>) [0 initDefaultChannels S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1491 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 184 182 185 22 (set (reg:SI 3 a3 [166])
        (const_int 17 [0x11])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1493 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 17 [0x11])
        (nil)))
(jump_insn 185 184 366 22 (set (pc)
        (if_then_else (ltu (reg:SI 3 a3 [166])
                (reg:SI 2 a2 [orig:51 D.6359 ] [51]))
            (label_ref:SI 356)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1493 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [166])
        (expr_list:REG_DEAD (reg:SI 2 a2 [orig:51 D.6359 ] [51])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 356)
;;  succ:       27 [50.0%] 
;;              23 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 23, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
(note 366 185 367 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(jump_insn 367 366 368 23 (set (pc)
        (label_ref 230)) 78 {jump}
     (nil)
 -> 230)
;;  succ:       29 [100.0%] 
;; lr  out 	 1 [sp]

(barrier 368 367 228)
;; basic block 24, loop depth 0, count 0, freq 248, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [83.3%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 228 368 189 24 336 "" [1 uses])
(note 189 228 191 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 191 189 192 24 (set (reg:SI 10 a10 [167])
        (const_int 320 [0x140])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 320 [0x140])
        (nil)))
(insn 192 191 193 24 (set (reg:SI 10 a10 [168])
        (plus:SI (reg/v:SI 3 a3 [orig:42 dlen ] [42])
            (reg:SI 10 a10 [167]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 1 {addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/v:SI 3 a3 [orig:42 dlen ] [42])
            (const_int 320 [0x140]))
        (nil)))
(insn 193 192 194 24 (set (reg/f:SI 8 a8 [170])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 194 193 195 24 (set (reg:SI 10 a10 [169])
        (plus:SI (reg:SI 10 a10 [168])
            (reg/f:SI 8 a8 [170]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [170])
        (nil)))
(note 195 194 196 24 NOTE_INSN_DELETED)
(insn 196 195 197 24 (set (reg:SI 10 a10)
        (plus:SI (reg:SI 10 a10 [169])
            (const_int 12 [0xc]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 1 {addsi3}
     (nil))
(call_insn/i 197 196 198 24 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("convFreq") [flags 0x3]  <function_decl 0x100b7c5e8 convFreq>) [0 convFreq S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 198 197 199 24 (set (reg/v:SI 4 a4 [orig:69 freq ] [69])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(debug_insn 199 198 200 24 (var_location:SI freq (reg:SI 10 a10 [orig:69 freq ] [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1499 -1
     (nil))
(jump_insn 200 199 201 24 (set (pc)
        (if_then_else (eq (reg:SI 10 a10 [orig:69 freq ] [69])
                (const_int 0 [0]))
            (label_ref 216)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1500 56 {*btrue}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 216)
;;  succ:       25 [29.0%]  (FALLTHRU)
;;              26 [71.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]

;; basic block 25, loop depth 0, count 0, freq 72, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [29.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 10 [a10]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 10 [a10]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 201 200 203 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 203 201 204 25 (set (reg:SI 13 a13)
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(insn 204 203 205 25 (set (reg:SI 12 a12)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(insn 205 204 206 25 (set (reg:SI 11 a11)
        (reg:SI 10 a10 [orig:69 freq ] [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(insn 206 205 207 25 (set (reg:SI 10 a10)
        (reg/v:SI 2 a2 [orig:43 chidx ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 44 {movsi_internal}
     (nil))
(call_insn 207 206 208 25 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_setupChannel") [flags 0x3]  <function_decl 0x100b281b0 LMIC_setupChannel>) [0 LMIC_setupChannel S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1501 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_UNUSED (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(call_insn 208 207 209 25 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 82 {call_value_internal}
     (nil)
    (nil))
(note 209 208 210 25 NOTE_INSN_DELETED)
(note 210 209 211 25 NOTE_INSN_DELETED)
(insn 211 210 212 25 (set (reg:SI 13 a13)
        (reg/v:SI 4 a4 [orig:69 freq ] [69])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 4 a4 [orig:69 freq ] [69])
        (nil)))
(insn 212 211 213 25 (set (reg:SI 12 a12)
        (reg/v:SI 2 a2 [orig:43 chidx ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (nil))
(insn 213 212 214 25 (set (reg:SI 11 a11)
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(insn 214 213 215 25 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC242") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC241") [flags 0x2]  <var_decl 0x101a78360 *.LC241>)
        (nil)))
(call_insn 215 214 216 25 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x140d87af8 printf>) [0 __builtin_printf S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1503 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_UNUSED (reg:SI 10 a10)
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 26, loop depth 0, count 0, freq 248, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [71.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 2 [a2] 3 [a3]
(code_label 216 215 217 26 335 "" [1 uses])
(note 217 216 218 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 218 217 219 26 (set (reg:SI 2 a2 [172])
        (plus:SI (reg/v:SI 2 a2 [orig:43 chidx ] [43])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 1 {addsi3}
     (nil))
(insn 219 218 220 26 (set (reg/v:SI 2 a2 [orig:43 chidx ] [43])
        (zero_extend:SI (reg:QI 2 a2 [172]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 34 {zero_extendqisi2}
     (nil))
(debug_insn 220 219 221 26 (var_location:QI chidx (subreg:QI (reg/v:SI 2 a2 [orig:43 chidx ] [43]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 -1
     (nil))
(insn 221 220 222 26 (set (reg:SI 3 a3 [173])
        (plus:SI (reg/v:SI 3 a3 [orig:42 dlen ] [42])
            (const_int 3 [0x3]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 1 {addsi3}
     (nil))
(insn 222 221 223 26 (set (reg/v:SI 3 a3 [orig:42 dlen ] [42])
        (zero_extend:SI (reg:QI 3 a3 [173]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 34 {zero_extendqisi2}
     (nil))
(debug_insn 223 222 369 26 (var_location:QI dlen (subreg:QI (reg/v:SI 3 a3 [orig:42 dlen ] [42]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 -1
     (nil))
(jump_insn 369 223 370 26 (set (pc)
        (label_ref 224)) 78 {jump}
     (nil)
 -> 224)
;;  succ:       28 [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 370 369 356)
;; basic block 27, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [50.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
(code_label 356 370 355 27 345 "" [1 uses])
(note 355 356 5 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 5 355 6 27 (set (reg/v:SI 2 a2 [orig:43 chidx ] [43])
        (const_int 3 [0x3])) 44 {movsi_internal}
     (nil))
(insn 6 5 224 27 (set (reg/v:SI 3 a3 [orig:42 dlen ] [42])
        (const_int 13 [0xd])) 44 {movsi_internal}
     (nil))
;;  succ:       28 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 28, loop depth 0, count 0, freq 298, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       27 [100.0%]  (FALLTHRU)
;;              26 [100.0%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
(code_label 224 6 225 28 333 "" [1 uses])
(note 225 224 226 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 28 (var_location:QI chidx (subreg:QI (reg/v:SI 2 a2 [orig:43 chidx ] [43]) 0)) -1
     (nil))
(debug_insn 227 226 229 28 (var_location:QI dlen (subreg:QI (reg/v:SI 3 a3 [orig:42 dlen ] [42]) 0)) -1
     (nil))
(jump_insn 229 227 230 28 (set (pc)
        (if_then_else (geu (reg/v:SI 2 a2 [orig:43 chidx ] [43])
                (const_int 8 [0x8]))
            (pc)
            (label_ref 228))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1498 59 {*ubfalse}
     (int_list:REG_BR_PROB 8333 (nil))
 -> 228)
;;  succ:       24 [83.3%] 
;;              29 [16.7%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

;; basic block 29, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [16.7%]  (FALLTHRU)
;;              23 [100.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 230 229 231 29 334 "" [1 uses])
(note 231 230 232 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 232 231 233 29 (set (reg/f:SI 2 a2 [174])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 233 232 234 29 (set (reg:SI 10 a10 [orig:72 D.6357 ] [72])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [174])
                    (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 33 {zero_extendhisi2}
     (nil))
(note 234 233 235 29 NOTE_INSN_DELETED)
(note 235 234 236 29 NOTE_INSN_DELETED)
(note 236 235 237 29 NOTE_INSN_DELETED)
(insn 237 236 238 29 (set (reg:SI 10 a10 [178])
        (plus:SI (reg:SI 10 a10 [orig:72 D.6357 ] [72])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 1 {addsi3}
     (nil))
(note 238 237 239 29 NOTE_INSN_DELETED)
(insn 239 238 240 29 (set (reg:SI 13 a13)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC243") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 262 [0x106])))
        (nil)))
(insn 240 239 241 29 (set (reg:SI 12 a12)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC244") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 246 [0xf6])))
        (nil)))
(insn 241 240 242 29 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC236") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 333 [0x14d])))
        (nil)))
(insn 242 241 243 29 (set (reg:SI 10 a10)
        (zero_extend:SI (reg:HI 10 a10 [178]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 33 {zero_extendhisi2}
     (nil))
(call_insn 243 242 245 29 (call (mem:SI (symbol_ref:SI ("aes_sessKeys") [flags 0x3]  <function_decl 0x100b50bd0 aes_sessKeys>) [0 aes_sessKeys S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1510 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 13 a13)
        (expr_list:REG_DEAD (reg:SI 12 a12)
            (expr_list:REG_DEAD (reg:SI 11 a11)
                (expr_list:REG_DEAD (reg:SI 10 a10)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (expr_list:SI (use (reg:SI 13 a13))
                    (nil))))))
(insn 245 243 247 29 (set (reg:SI 3 a3 [orig:75 D.6357 ] [75])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [174])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 33 {zero_extendhisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [174])
        (nil)))
(note 247 245 249 29 NOTE_INSN_DELETED)
(note 249 247 377 29 NOTE_INSN_DELETED)
(insn 377 249 250 29 (set (reg:HI 2 a2 [181])
        (const_int 36 [0x24])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 36 [0x24])
        (nil)))
(jump_insn 250 377 251 29 (set (pc)
        (if_then_else (ne (and:SI (reg:SI 3 a3 [orig:75 D.6357 ] [75])
                    (reg:SI 2 a2 [181]))
                (const_int 0 [0]))
            (label_ref 256)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 62 {*masktrue}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:75 D.6357 ] [75])
        (expr_list:REG_DEAD (reg:SI 2 a2 [181])
            (int_list:REG_BR_PROB 7100 (nil))))
 -> 256)
;;  succ:       30 [29.0%]  (FALLTHRU)
;;              31 [71.0%] 
;; lr  out 	 1 [sp]

;; basic block 30, loop depth 0, count 0, freq 29, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [29.0%]  (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 251 250 252 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 252 251 253 30 NOTE_INSN_DELETED)
(insn 253 252 254 30 (set (reg:SI 11 a11)
        (const_int 1526 [0x5f6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 44 {movsi_internal}
     (nil))
(insn 254 253 255 30 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC234") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 255 254 256 30 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1526 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       31 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 31, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [71.0%] 
;;              30 [100.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 4 [a4]
(code_label 256 255 257 31 337 "" [1 uses])
(note 257 256 258 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 258 257 259 31 (set (reg/f:SI 2 a2 [186])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 259 258 260 31 (set (reg:SI 4 a4 [orig:77 D.6357 ] [77])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [186])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 33 {zero_extendhisi2}
     (nil))
(note 260 259 261 31 NOTE_INSN_DELETED)
(note 261 260 263 31 NOTE_INSN_DELETED)
(note 263 261 264 31 NOTE_INSN_DELETED)
(jump_insn 264 263 265 31 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 4 a4 [orig:77 D.6357 ] [77])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1527 60 {*bittrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 302)
;;  succ:       32 [50.0%]  (FALLTHRU)
;;              38 [50.0%] 
;; lr  out 	 1 [sp] 2 [a2] 4 [a4]

;; basic block 32, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 3 [a3] 8 [a8]
(note 265 264 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 267 265 269 32 (set (reg/v:SI 3 a3 [orig:49 dr ] [49])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [191])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 34 {zero_extendqisi2}
     (nil))
(insn 269 267 270 32 (set (reg/v:SI 8 a8 [orig:83 n ] [83])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [191])
                    (const_int 178 [0xb2])) [0 LMIC.rejoinCnt+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [191])
        (nil)))
(debug_insn 270 269 271 32 (var_location:QI dr (subreg:QI (reg/v:SI 3 a3 [orig:49 dr ] [49]) 0)) -1
     (nil))
(debug_insn 271 270 371 32 (var_location:QI n (subreg:QI (reg/v:SI 8 a8 [orig:83 n ] [83]) 0)) -1
     (nil))
(jump_insn 371 271 372 32 (set (pc)
        (label_ref 290)) 78 {jump}
     (nil)
 -> 290)
;;  succ:       36 [100.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

(barrier 372 371 297)
;; basic block 33, loop depth 0, count 0, freq 503, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 8 [a8] 9 [a9]
(code_label 297 372 274 33 341 "" [1 uses])
(note 274 297 275 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 277 33 (var_location:QI dr (subreg:QI (reg/v:SI 3 a3 [orig:49 dr ] [49]) 0)) -1
     (nil))
(debug_insn 277 275 278 33 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 278 277 279 33 (var_location:SI index (reg/v:SI 3 a3 [orig:49 dr ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 279 278 280 33 (set (reg/f:SI 8 a8 [193])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC245") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 280 279 281 33 (set (reg/f:SI 8 a8 [orig:55 D.6361 ] [55])
        (plus:SI (reg/v:SI 3 a3 [orig:49 dr ] [49])
            (reg/f:SI 8 a8 [193]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (nil))
(insn 281 280 282 33 (set (reg:SI 9 a9 [orig:97 D.6358 ] [97])
        (zero_extend:SI (mem:QI (reg/f:SI 8 a8 [orig:55 D.6361 ] [55]) [0 *_31+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [orig:55 D.6361 ] [55])
        (nil)))
(insn 282 281 283 33 (set (reg:SI 8 a8 [194])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 283 282 284 33 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [orig:97 D.6358 ] [97])
                (reg:SI 8 a8 [194]))
            (label_ref 287)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:97 D.6358 ] [97])
        (expr_list:REG_DEAD (reg:SI 8 a8 [194])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 287)
;;  succ:       34 [72.0%]  (FALLTHRU)
;;              35 [28.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 34, loop depth 0, count 0, freq 362, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [72.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 3 [a3]
(note 284 283 285 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 285 284 286 34 (set (reg:SI 3 a3 [195])
        (plus:SI (reg/v:SI 3 a3 [orig:49 dr ] [49])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (nil))
(insn 286 285 287 34 (set (reg/v:SI 3 a3 [orig:49 dr ] [49])
        (zero_extend:SI (reg:QI 3 a3 [195]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
;;  succ:       35 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 35, loop depth 0, count 0, freq 503, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [28.0%] 
;;              34 [100.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 8 [a8]
(code_label 287 286 288 35 340 "" [1 uses])
(note 288 287 289 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 35 (set (reg/v:SI 8 a8 [orig:83 n ] [83])
        (reg/v:SI 2 a2 [orig:98 n ] [98])) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 2 a2 [orig:98 n ] [98])
        (nil)))
;;  succ:       36 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4] 8 [a8]

;; basic block 36, loop depth 0, count 0, freq 552, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU,DFS_BACK)
;;              32 [100.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2]
(code_label 290 289 291 36 339 "" [1 uses])
(note 291 290 292 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 292 291 293 36 (var_location:QI n (subreg:QI (reg/v:SI 8 a8 [orig:83 n ] [83]) 0)) -1
     (nil))
(debug_insn 293 292 294 36 (var_location:QI dr (subreg:QI (reg/v:SI 3 a3 [orig:49 dr ] [49]) 0)) -1
     (nil))
(insn 294 293 295 36 (set (reg:SI 2 a2 [196])
        (plus:SI (reg/v:SI 8 a8 [orig:83 n ] [83])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 295 294 296 36 (set (reg/v:SI 2 a2 [orig:98 n ] [98])
        (zero_extend:SI (reg:QI 2 a2 [196]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (nil))
(debug_insn 296 295 298 36 (var_location:QI n (subreg:QI (reg/v:SI 2 a2 [orig:98 n ] [98]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 298 296 299 36 (set (pc)
        (if_then_else (ne (reg/v:SI 8 a8 [orig:83 n ] [83])
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 8 a8 [orig:83 n ] [83])
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 297)
;;  succ:       33 [91.0%] 
;;              37 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

;; basic block 37, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [9.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	 2 [a2]
(note 299 298 300 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 300 299 301 37 (set (reg/f:SI 2 a2 [197])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 301 300 302 37 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [197])
                (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32])
        (reg:QI 3 a3 [orig:49 dr ] [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1529 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [orig:49 dr ] [49])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [197])
            (nil))))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 4 [a4]

;; basic block 38, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%] 
;;              37 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp] 4 [a4]
;; lr  def 	 0 [a0] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 302 301 303 38 338 "" [1 uses])
(note 303 302 304 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 38 (set (reg/f:SI 2 a2 [198])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 305 304 306 38 (set (reg:HI 3 a3 [199])
        (const_int -679 [0xfffffffffffffd59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -679 [0xfffffffffffffd59])
        (nil)))
(insn 306 305 307 38 (set (reg:SI 3 a3 [200])
        (and:SI (reg:SI 4 a4 [orig:77 D.6357 ] [77])
            (reg:SI 3 a3 [199]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 30 {andsi3}
     (expr_list:REG_EQUAL (and:SI (reg:SI 4 a4 [orig:77 D.6357 ] [77])
            (const_int -679 [0xfffffffffffffd59]))
        (nil)))
(insn 307 306 309 38 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [198])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 3 a3 [200])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1531 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 3 a3 [200])
        (nil)))
(insn 309 307 310 38 (set:SI (reg/f:SI 2 a2 [202])
        (plus:SI (reg/f:SI 2 a2 [198])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1532 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 310 309 311 38 (set (reg:QI 3 a3 [203])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1532 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 311 310 312 38 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [202])
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 3 a3 [203])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1532 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [203])
        (nil)))
(call_insn 312 311 315 38 (call (mem:SI (symbol_ref:SI ("stateJustJoined") [flags 0x3]  <function_decl 0x100b7c0d8 stateJustJoined>) [0 stateJustJoined S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1533 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 315 312 318 38 (set (reg:SI 3 a3 [orig:79 D.6359 ] [79])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [202])
                    (const_int 87 [0x57])) [0 LMIC.frame+11 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1534 34 {zero_extendqisi2}
     (nil))
(insn 318 315 319 38 (set (reg:SI 3 a3 [208])
        (and:SI (reg:SI 3 a3 [orig:79 D.6359 ] [79])
            (const_int 15 [0xf]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1534 30 {andsi3}
     (nil))
(insn 319 318 322 38 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [202])
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (reg:QI 3 a3 [208])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1534 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [208])
        (nil)))
(insn 322 319 325 38 (set (reg:SI 3 a3 [orig:81 D.6359 ] [81])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [202])
                    (const_int 88 [0x58])) [0 LMIC.frame+12 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1535 34 {zero_extendqisi2}
     (nil))
(insn 325 322 326 38 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [202])
                (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8])
        (reg:QI 3 a3 [orig:81 D.6359 ] [81])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1535 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [202])
        (nil)))
(jump_insn 326 325 327 38 (set (pc)
        (if_then_else (ne (reg:SI 3 a3 [orig:81 D.6359 ] [81])
                (const_int 0 [0]))
            (label_ref 332)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 332)
;;  succ:       39 [50.0%]  (FALLTHRU)
;;              40 [50.0%] 
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 39, loop depth 0, count 0, freq 50, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [50.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 3 [a3]
(note 327 326 330 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 330 327 376 39 (set (reg:QI 3 a3 [215])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 376 330 375 39 (set (reg/f:SI 2 a2 [213])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC232") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 375 376 331 39 (set:SI (reg/f:SI 2 a2 [214])
        (plus:SI (reg/f:SI 2 a2 [213])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 331 375 332 39 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [214])
                (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8])
        (reg:QI 3 a3 [215])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1536 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [214])
        (nil)))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 3 [a3] 4 [a4]

;; basic block 40, loop depth 0, count 0, freq 99, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [50.0%] 
;;              39 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 332 331 333 40 342 "" [1 uses])
(note 333 332 334 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 40 (set (reg:SI 10 a10)
        (const_int 6 [0x6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1537 44 {movsi_internal}
     (nil))
(call_insn 335 334 10 40 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1537 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 335 392 40 (set (reg:SI 2 a2 [orig:44 D.6354 ] [44])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1538 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 392 10 393 40 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 393 392 374 40 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1538 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 374 393 352)
;; basic block 41, loop depth 0, count 0, freq 1911, maybe hot
;;  prev block 40, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 352 374 351 41 344 "" [1 uses])
(note 351 352 9 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 9 351 343 41 (set (reg:SI 2 a2 [orig:44 D.6354 ] [44])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1476 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 343 9 395 41 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1539 -1
     (nil))
(jump_insn 395 343 394 41 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1539 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]

(barrier 394 395 382)
(note 382 394 0 NOTE_INSN_DELETED)

;; Function processRx1Jacc (processRx1Jacc, funcdef_no=81, decl_uid=3797, cgraph_uid=81, symbol_order=89)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


processRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,5u} r9={2d} r10={3d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 89{71d,18u,0e} in 14{12 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp]

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 34 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 25 to worklist
  Adding insn 37 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp]
processing block 4 lr out =  0 [a0] 1 [sp]
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 30 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  0 [a0] 1 [sp]
processing block 2 lr out =  1 [sp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


processRx1Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,5u} r9={2d} r10={3d,2u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 89{71d,18u,0e} in 14{12 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
(note 4 1 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 34 4 35 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1555 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 35 34 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 35 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 8 a8 [47])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC246") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 8 a8 [48])
        (plus:SI (reg/f:SI 8 a8 [47])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 8 a8 [orig:42 D.6365 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [48])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 34 {zero_extendqisi2}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:42 D.6365 ] [42])
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:42 D.6365 ] [42])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 15)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 11 10 12 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processJoinAccept") [flags 0x3]  <function_decl 0x100bb2438 processJoinAccept>) [0 processJoinAccept S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(note 12 11 14 3 NOTE_INSN_DELETED)
(jump_insn 14 12 15 3 (set (pc)
        (if_then_else (ne (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1556 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 28)
;;  succ:       4 [61.0%]  (FALLTHRU)
;;              5 [39.0%] 
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 8050, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 15 14 16 4 347 "" [1 uses])
(note 16 15 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 19 16 20 4 NOTE_INSN_DELETED)
(note 20 19 21 4 NOTE_INSN_DELETED)
(note 21 20 31 4 NOTE_INSN_DELETED)
(insn 31 21 30 4 (set (reg/f:SI 8 a8 [50])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC246") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 30 31 22 4 (set:SI (reg/f:SI 8 a8 [51])
        (plus:SI (reg/f:SI 8 a8 [50])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 22 30 23 4 (set (reg:SI 12 a12)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [51])
                    (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [51])
        (nil)))
(insn 23 22 24 4 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC247") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx2Jacc") [flags 0x3]  <function_decl 0x100bb2948 setupRx2Jacc>)
        (nil)))
(insn 24 23 25 4 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC248") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 375000 [0x5b8d8])
        (nil)))
(call_insn 25 24 28 4 (call (mem:SI (symbol_ref:SI ("schedRx12") [flags 0x3]  <function_decl 0x100bb2000 schedRx12>) [0 schedRx12 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1557 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [39.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 28 25 29 5 346 "" [1 uses])
(note 29 28 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 37 29 36 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 36 37 32)
(note 32 36 0 NOTE_INSN_DELETED)

;; Function processRx2Jacc (processRx2Jacc, funcdef_no=79, decl_uid=3791, cgraph_uid=79, symbol_order=87)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


processRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,6u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,5u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 55{42d,13u,0e} in 11{10 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9]
;; lr  out 	 1 [sp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 24 to worklist
  Adding insn 14 to worklist
  Adding insn 27 to worklist
  Adding insn 17 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp]
processing block 3 lr out =  1 [sp]
  Adding insn 20 to worklist
  Adding insn 21 to worklist
  Adding insn 13 to worklist
processing block 2 lr out =  1 [sp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


processRx2Jacc

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,6u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,5u} r9={2d,1u} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 55{42d,13u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
(note 4 1 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 24 4 25 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1542 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 25 24 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 25 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 8 a8 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC249") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 8 a8 [45])
        (plus:SI (reg/f:SI 8 a8 [44])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 8 a8 [orig:42 D.6367 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [45])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 34 {zero_extendqisi2}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:42 D.6367 ] [42])
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1543 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:42 D.6367 ] [42])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 15)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              4 [39.0%] 
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9]
(note 10 9 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 10 21 3 (set (reg:QI 9 a9 [48])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 21 13 20 3 (set (reg/f:SI 8 a8 [46])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC249") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 20 21 14 3 (set:SI (reg/f:SI 8 a8 [47])
        (plus:SI (reg/f:SI 8 a8 [46])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 14 20 15 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [47])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 9 a9 [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1544 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [48])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [47])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 15 14 16 4 350 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 17 16 27 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processJoinAccept") [flags 0x3]  <function_decl 0x100bb2438 processJoinAccept>) [0 processJoinAccept S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1545 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(jump_insn 27 17 26 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1545 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 26 27 22)
(note 22 26 0 NOTE_INSN_DELETED)

;; Function onJoinFailed (onJoinFailed, funcdef_no=77, decl_uid=3773, cgraph_uid=77, symbol_order=85)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


onJoinFailed

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 7 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


onJoinFailed

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 12 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 12 4 13 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1428 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 13 12 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1431 44 {movsi_internal}
     (nil))
(call_insn 7 6 15 2 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1431 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 15 7 14 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1431 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 14 15 10)
(note 10 14 0 NOTE_INSN_DELETED)

;; Function startJoining (startJoining, funcdef_no=95, decl_uid=3846, cgraph_uid=95, symbol_order=103)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 7 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


startJoining

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 43{37d,6u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 12 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 12 4 13 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1841 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 13 12 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 13 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 10 a10)
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1842 44 {movsi_internal}
     (nil))
(call_insn 7 6 15 2 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1842 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 15 7 14 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1842 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 14 15 10)
(note 10 14 0 NOTE_INSN_DELETED)

;; Function runEngineUpdate (runEngineUpdate, funcdef_no=67, decl_uid=3694, cgraph_uid=67, symbol_order=75)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


runEngineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 41{36d,5u,0e} in 3{2 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 6 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
starting the processing of deferred insns
ending the processing of deferred insns


runEngineUpdate

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 41{36d,5u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 11 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 11 4 12 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:938 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 12 11 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 12 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 14 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:939 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 14 6 13 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:939 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 13 14 9)
(note 9 13 0 NOTE_INSN_DELETED)

;; Function processPingRx (processPingRx, funcdef_no=97, decl_uid=3852, cgraph_uid=97, symbol_order=105)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


processPingRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={4d,2u} r1={2d,9u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={8d,5u} r9={4d,1u} r10={4d,2u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 116{97d,19u,0e} in 16{13 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 5 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 37 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 39 to worklist
  Adding insn 21 to worklist
  Adding insn 41 to worklist
  Adding insn 26 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp]
  Adding insn 20 to worklist
processing block 5 lr out =  1 [sp]
processing block 3 lr out =  1 [sp]
  Adding insn 33 to worklist
  Adding insn 34 to worklist
  Adding insn 13 to worklist
processing block 2 lr out =  1 [sp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


processPingRx

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={4d,2u} r1={2d,9u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={8d,5u} r9={4d,1u} r10={4d,2u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 116{97d,19u,0e} in 16{13 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
(note 4 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 37 4 38 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1874 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 38 37 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 38 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 8 a8 [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC250") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 8 a8 [46])
        (plus:SI (reg/f:SI 8 a8 [45])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 8 a8 [orig:42 D.6368 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [46])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 34 {zero_extendqisi2}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:42 D.6368 ] [42])
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1875 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:42 D.6368 ] [42])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 24)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 10 9 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 10 34 3 (set (reg:QI 9 a9 [49])
        (const_int 4 [0x4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 34 13 33 3 (set (reg/f:SI 8 a8 [47])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC250") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 33 34 14 3 (set:SI (reg/f:SI 8 a8 [48])
        (plus:SI (reg/f:SI 8 a8 [47])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 14 33 15 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [48])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 9 a9 [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1876 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [49])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [48])
            (nil))))
(call_insn 15 14 16 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeFrame") [flags 0x3]  <function_decl 0x100b7c360 decodeFrame>) [0 decodeFrame S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1877 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(note 16 15 18 3 NOTE_INSN_DELETED)
(jump_insn 18 16 19 3 (set (pc)
        (if_then_else (eq (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1877 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 7929 (nil)))
 -> 24)
;;  succ:       4 [20.7%]  (FALLTHRU)
;;              5 [79.3%] 
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 1036, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [20.7%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:SI 10 a10)
        (const_int 13 [0xd])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1878 44 {movsi_internal}
     (nil))
(call_insn 21 20 39 4 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1878 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 39 21 32 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1879 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 32 39 24)
;; basic block 5, loop depth 0, count 0, freq 8965, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [79.3%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 24 32 25 5 355 "" [2 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(call_insn 26 25 41 5 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1883 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 41 26 40 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 40 41 35)
(note 35 40 0 NOTE_INSN_DELETED)

;; Function processDnData (processDnData, funcdef_no=98, decl_uid=3806, cgraph_uid=98, symbol_order=106)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 50 count 38 (  1.1)


processDnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={12d,6u} r1={2d,46u} r2={37d,44u,1e} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={51d,50u} r9={25d,18u,1e} r10={20d,11u} r11={19d,16u} r12={13d,2u} r13={11d} r14={11d} r15={11d} r18={11d} r19={11d} r20={11d} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} 
;;    total ref usage 610{415d,193u,2e} in 177{166 regular + 11 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 3 )->[4]->( 5 30 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp]

( 4 31 )->[5]->( 6 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 8 [a8]

( 5 )->[6]->( 7 13 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	
;; lr  out 	 1 [sp] 8 [a8]

( 6 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9] 11 [a11]
;; lr  out 	 1 [sp] 9 [a9] 11 [a11]

( 11 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 9 [a9] 10 [a10]
;; lr  out 	 1 [sp] 8 [a8] 11 [a11]

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
;; lr  out 	 1 [sp] 8 [a8] 11 [a11]

( 8 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 9 [a9]
;; lr  out 	 1 [sp] 9 [a9] 11 [a11]

( 10 7 )->[11]->( 8 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 8 [a8] 11 [a11]

( 11 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 6 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp]

( 5 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp]

( 14 13 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 2 [a2]

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp]

( 15 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 1 [sp]

( 17 30 )->[18]->( 19 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp] 8 [a8]

( 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	
;; lr  out 	 1 [sp] 8 [a8]

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 18 19 20 )->[21]->( 22 25 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp]

( 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8] 11 [a11]
;; lr  out 	 1 [sp] 11 [a11]

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
;; lr  out 	 1 [sp] 11 [a11]

( 22 23 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp]

( 21 24 )->[25]->( 26 33 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 8 [a8]

( 25 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 8 [a8]

( 26 )->[27]->( 1 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 26 )->[28]->( 29 34 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp]

( 28 )->[29]->( 1 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2]

( 4 )->[30]->( 31 18 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 30 )->[31]->( 32 5 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 31 )->[32]->( 1 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2]

( 25 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 28 )->[34]->( 1 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2]

( 34 32 12 29 27 33 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 304 to worklist
  Adding insn 21 to worklist
  Adding insn 27 to worklist
  Adding insn 33 to worklist
  Adding insn 35 to worklist
  Adding insn 276 to worklist
  Adding insn 41 to worklist
  Adding insn 63 to worklist
  Adding insn 78 to worklist
  Adding insn 309 to worklist
  Adding insn 308 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 87 to worklist
  Adding insn 83 to worklist
  Adding insn 280 to worklist
  Adding insn 102 to worklist
  Adding insn 110 to worklist
  Adding insn 119 to worklist
  Adding insn 125 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 151 to worklist
  Adding insn 144 to worklist
  Adding insn 157 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 175 to worklist
  Adding insn 168 to worklist
  Adding insn 187 to worklist
  Adding insn 208 to worklist
  Adding insn 206 to worklist
  Adding insn 200 to worklist
  Adding insn 196 to worklist
  Adding insn 214 to worklist
  Adding insn 222 to worklist
  Adding insn 313 to worklist
  Adding insn 312 to worklist
  Adding insn 229 to worklist
  Adding insn 225 to worklist
  Adding insn 239 to worklist
  Adding insn 238 to worklist
  Adding insn 311 to worklist
  Adding insn 310 to worklist
  Adding insn 241 to worklist
  Adding insn 249 to worklist
  Adding insn 246 to worklist
  Adding insn 257 to worklist
  Adding insn 307 to worklist
  Adding insn 306 to worklist
  Adding insn 315 to worklist
  Adding insn 314 to worklist
  Adding insn 317 to worklist
  Adding insn 265 to worklist
Finished finding needed instructions:
processing block 10 lr out =  1 [sp] 9 [a9] 11 [a11]
  Adding insn 69 to worklist
processing block 9 lr out =  1 [sp] 8 [a8] 11 [a11]
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 8 lr out =  1 [sp] 8 [a8] 11 [a11]
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 12 lr out =  1 [sp] 2 [a2]
  Adding insn 3 to worklist
  Adding insn 92 to worklist
  Adding insn 301 to worklist
  Adding insn 91 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
processing block 11 lr out =  1 [sp] 8 [a8] 11 [a11]
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 7 lr out =  1 [sp] 9 [a9] 11 [a11]
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 27 lr out =  1 [sp] 2 [a2]
  Adding insn 4 to worklist
  Adding insn 291 to worklist
  Adding insn 292 to worklist
  Adding insn 228 to worklist
  Adding insn 224 to worklist
processing block 29 lr out =  1 [sp] 2 [a2]
  Adding insn 6 to worklist
processing block 34 lr out =  1 [sp] 2 [a2]
  Adding insn 7 to worklist
processing block 28 lr out =  0 [a0] 1 [sp]
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
processing block 26 lr out =  0 [a0] 1 [sp] 8 [a8]
  Adding insn 217 to worklist
  Adding insn 216 to worklist
processing block 33 lr out =  1 [sp] 2 [a2]
  Adding insn 5 to worklist
processing block 25 lr out =  0 [a0] 1 [sp] 8 [a8]
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
processing block 24 lr out =  0 [a0] 1 [sp]
  Adding insn 207 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
processing block 23 lr out =  1 [sp] 11 [a11]
  Adding insn 190 to worklist
  Adding insn 189 to worklist
processing block 22 lr out =  1 [sp] 11 [a11]
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
processing block 21 lr out =  0 [a0] 1 [sp]
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 167 to worklist
processing block 20 lr out =  1 [sp]
  Adding insn 163 to worklist
  Adding insn 293 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 19 lr out =  1 [sp] 8 [a8]
processing block 18 lr out =  1 [sp] 8 [a8]
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 294 to worklist
  Adding insn 140 to worklist
  Adding insn 138 to worklist
processing block 17 lr out =  1 [sp]
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
processing block 16 lr out =  1 [sp]
  Adding insn 295 to worklist
  Adding insn 296 to worklist
  Adding insn 124 to worklist
processing block 15 lr out =  1 [sp] 2 [a2]
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
processing block 13 lr out =  1 [sp]
  Adding insn 299 to worklist
  Adding insn 300 to worklist
  Adding insn 101 to worklist
processing block 6 lr out =  1 [sp] 8 [a8]
processing block 14 lr out =  1 [sp]
  Adding insn 297 to worklist
  Adding insn 298 to worklist
  Adding insn 109 to worklist
processing block 5 lr out =  1 [sp] 8 [a8]
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 32 lr out =  1 [sp] 2 [a2]
processing block 31 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 253 to worklist
  Adding insn 252 to worklist
  Adding insn 251 to worklist
processing block 30 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 247 to worklist
processing block 4 lr out =  1 [sp]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 3 lr out =  1 [sp]
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  1 [sp]
  Adding insn 11 to worklist
  Adding insn 10 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


processDnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={12d,6u} r1={2d,46u} r2={37d,44u,1e} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={51d,50u} r9={25d,18u,1e} r10={20d,11u} r11={19d,16u} r12={13d,2u} r13={11d} r14={11d} r15={11d} r18={11d} r19={11d} r20={11d} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} 
;;    total ref usage 610{415d,193u,2e} in 177{166 regular + 11 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 4601, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 2 [a2]
(note 8 1 304 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 304 8 305 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1888 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 305 304 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 305 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 2 11 2 (set (reg/f:SI 2 a2 [85])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 2 a2 [orig:43 D.6370 ] [43])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [85])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 33 {zero_extendhisi2}
     (nil))
(note 12 11 13 2 NOTE_INSN_DELETED)
(note 13 12 15 2 NOTE_INSN_DELETED)
(note 15 13 16 2 NOTE_INSN_DELETED)
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 2 a2 [orig:43 D.6370 ] [43])
                    (const_int 1 [0x1])
                    (const_int 7 [0x7]))
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:43 D.6370 ] [43])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 22)
;;  succ:       3 [29.0%]  (FALLTHRU)
;;              4 [71.0%] 
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 1334, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [29.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 17 19 3 NOTE_INSN_DELETED)
(insn 19 18 20 3 (set (reg:SI 11 a11)
        (const_int 1889 [0x761])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 44 {movsi_internal}
     (nil))
(insn 20 19 21 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC252") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC38") [flags 0x2]  <var_decl 0x100f251b0 *.LC38>)
        (nil)))
(call_insn 21 20 22 3 (call (mem:SI (symbol_ref:SI ("hal_failed") [flags 0x41]  <function_decl 0x140eef6c0 hal_failed>) [0 hal_failed S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1889 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 4601, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [71.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
(code_label 22 21 23 4 358 "" [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (set (reg/f:SI 8 a8 [91])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 25 24 26 4 (set:SI (reg/f:SI 8 a8 [92])
        (plus:SI (reg/f:SI 8 a8 [91])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 26 25 27 4 (set (reg:SI 2 a2 [orig:46 D.6371 ] [46])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [92])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [92])
        (nil)))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (ne (reg:SI 2 a2 [orig:46 D.6371 ] [46])
                (const_int 0 [0]))
            (label_ref 244)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1891 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:46 D.6371 ] [46])
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 244)
;;  succ:       5 [71.0%]  (FALLTHRU)
;;              30 [29.0%] 
;; lr  out 	 1 [sp]

;; basic block 5, loop depth 0, count 0, freq 3600, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [71.0%]  (FALLTHRU)
;;              31 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 28 27 29 5 360 ("norx") [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg/f:SI 8 a8 [93])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 31 30 32 5 (set:SI (reg/f:SI 8 a8 [94])
        (plus:SI (reg/f:SI 8 a8 [93])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 32 31 33 5 (set (reg:SI 8 a8 [orig:50 D.6371 ] [50])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [94])
                    (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 34 {zero_extendqisi2}
     (nil))
(jump_insn 33 32 34 5 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:50 D.6371 ] [50])
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1893 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 105)
;;  succ:       6 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 1 [sp] 8 [a8]

;; basic block 6, loop depth 0, count 0, freq 1800, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	
(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 35 34 36 6 (set (pc)
        (if_then_else (ltu (reg:SI 8 a8 [orig:50 D.6371 ] [50])
                (const_int 8 [0x8]))
            (pc)
            (label_ref 97))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1894 59 {*ubfalse}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 97)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              13 [50.0%] 
;; lr  out 	 1 [sp] 8 [a8]

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9] 11 [a11]
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:SI 8 a8 [95])
        (plus:SI (reg:SI 8 a8 [orig:50 D.6371 ] [50])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 1 {addsi3}
     (nil))
(insn 38 37 39 7 (set (reg:SI 8 a8 [orig:51 D.6371 ] [51])
        (zero_extend:SI (reg:QI 8 a8 [95]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 34 {zero_extendqisi2}
     (nil))
(insn 39 38 40 7 (set (reg/f:SI 2 a2 [96])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 40 39 41 7 (set:SI (reg/f:SI 9 a9 [97])
        (plus:SI (reg/f:SI 2 a2 [96])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 41 40 43 7 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [97])
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 8 a8 [orig:51 D.6371 ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1895 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [97])
        (nil)))
(insn 43 41 45 7 (set (reg/v:SI 11 a11 [orig:44 dr ] [44])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [96])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [96])
        (nil)))
(debug_insn 45 43 46 7 (var_location:SI table (symbol_ref:SI ("constant_table_DRADJUST") [flags 0x2]  <var_decl 0x100b69120 constant_table_DRADJUST>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 -1
     (nil))
(debug_insn 46 45 47 7 (var_location:SI index (reg:SI 8 a8 [orig:51 D.6371 ] [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 -1
     (nil))
(insn 47 46 48 7 (set (reg/f:SI 2 a2 [99])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC253") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table_DRADJUST") [flags 0x2]  <var_decl 0x100b69120 constant_table_DRADJUST>)
        (nil)))
(insn 48 47 49 7 (set (reg/f:SI 8 a8 [orig:79 D.6376 ] [79])
        (plus:SI (reg:SI 8 a8 [orig:51 D.6371 ] [51])
            (reg/f:SI 2 a2 [99]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [99])
        (nil)))
(insn 49 48 50 7 (set (reg/v:SI 9 a9 [orig:64 n ] [64])
        (zero_extend:SI (mem:QI (reg/f:SI 8 a8 [orig:79 D.6376 ] [79]) [0 *_77+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [orig:79 D.6376 ] [79])
        (nil)))
(debug_insn 50 49 51 7 (var_location:QI dr (subreg:QI (reg/v:SI 11 a11 [orig:44 dr ] [44]) 0)) -1
     (nil))
(debug_insn 51 50 276 7 (var_location:QI n (subreg:QI (reg/v:SI 9 a9 [orig:64 n ] [64]) 0)) -1
     (nil))
(jump_insn 276 51 277 7 (set (pc)
        (label_ref 70)) 78 {jump}
     (nil)
 -> 70)
;;  succ:       11 [100.0%] 
;; lr  out 	 1 [sp] 9 [a9] 11 [a11]

(barrier 277 276 77)
;; basic block 8, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [91.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 9 [a9] 10 [a10]
(code_label 77 277 54 8 365 "" [1 uses])
(note 54 77 55 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 57 8 (var_location:QI dr (subreg:QI (reg/v:SI 11 a11 [orig:44 dr ] [44]) 0)) -1
     (nil))
(debug_insn 57 55 58 8 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:SI index (reg/v:SI 11 a11 [orig:44 dr ] [44])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 59 58 60 8 (set (reg/f:SI 9 a9 [100])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC254") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 60 59 61 8 (set (reg/f:SI 9 a9 [orig:76 D.6376 ] [76])
        (plus:SI (reg/v:SI 11 a11 [orig:44 dr ] [44])
            (reg/f:SI 9 a9 [100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (nil))
(insn 61 60 62 8 (set (reg:SI 10 a10 [orig:77 D.6377 ] [77])
        (zero_extend:SI (mem:QI (reg/f:SI 9 a9 [orig:76 D.6376 ] [76]) [0 *_72+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [orig:76 D.6376 ] [76])
        (nil)))
(insn 62 61 63 8 (set (reg:SI 9 a9 [101])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 63 62 64 8 (set (pc)
        (if_then_else (eq (reg:SI 10 a10 [orig:77 D.6377 ] [77])
                (reg:SI 9 a9 [101]))
            (label_ref 67)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:77 D.6377 ] [77])
        (expr_list:REG_DEAD (reg:SI 9 a9 [101])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 67)
;;  succ:       9 [72.0%]  (FALLTHRU)
;;              10 [28.0%] 
;; lr  out 	 1 [sp] 8 [a8] 11 [a11]

;; basic block 9, loop depth 0, count 0, freq 6552, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [72.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 9 (set (reg:SI 11 a11 [102])
        (plus:SI (reg/v:SI 11 a11 [orig:44 dr ] [44])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (nil))
(insn 66 65 67 9 (set (reg/v:SI 11 a11 [orig:44 dr ] [44])
        (zero_extend:SI (reg:QI 11 a11 [102]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 8 [a8] 11 [a11]

;; basic block 10, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [28.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8] 11 [a11]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 9 [a9]
(code_label 67 66 68 10 364 "" [1 uses])
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 10 (set (reg/v:SI 9 a9 [orig:64 n ] [64])
        (reg/v:SI 8 a8 [orig:78 n ] [78])) 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 8 a8 [orig:78 n ] [78])
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 1 [sp] 9 [a9] 11 [a11]

;; basic block 11, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [100.0%]  (FALLTHRU,DFS_BACK)
;;              7 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 9 [a9] 11 [a11]
;; lr  use 	 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
(code_label 70 69 71 11 363 "" [1 uses])
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 11 (var_location:QI n (subreg:QI (reg/v:SI 9 a9 [orig:64 n ] [64]) 0)) -1
     (nil))
(debug_insn 73 72 74 11 (var_location:QI dr (subreg:QI (reg/v:SI 11 a11 [orig:44 dr ] [44]) 0)) -1
     (nil))
(insn 74 73 75 11 (set (reg:SI 8 a8 [103])
        (plus:SI (reg/v:SI 9 a9 [orig:64 n ] [64])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 1 {addsi3}
     (nil))
(insn 75 74 76 11 (set (reg/v:SI 8 a8 [orig:78 n ] [78])
        (zero_extend:SI (reg:QI 8 a8 [103]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 34 {zero_extendqisi2}
     (nil))
(debug_insn 76 75 78 11 (var_location:QI n (subreg:QI (reg/v:SI 8 a8 [orig:78 n ] [78]) 0)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 -1
     (nil))
(jump_insn 78 76 79 11 (set (pc)
        (if_then_else (ne (reg/v:SI 9 a9 [orig:64 n ] [64])
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:373 56 {*btrue}
     (expr_list:REG_DEAD (reg/v:SI 9 a9 [orig:64 n ] [64])
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 77)
;;  succ:       8 [91.0%] 
;;              12 [9.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 8 [a8] 11 [a11]

;; basic block 12, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [9.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 82 12 (set (reg:SI 12 a12)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 44 {movsi_internal}
     (nil))
(insn 82 80 83 12 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 44 {movsi_internal}
     (nil))
(call_insn 83 82 84 12 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1896 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 84 83 85 12 (set (reg/f:SI 2 a2 [104])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 85 84 86 12 (set (reg:SI 11 a11)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 44 {movsi_internal}
     (nil))
(insn 86 85 87 12 (set (reg:SI 10 a10)
        (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [104])
                (const_int 4 [0x4])) [0 LMIC.rxtime+0 S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 44 {movsi_internal}
     (nil))
(call_insn 87 86 91 12 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1898 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
(insn 91 87 301 12 (set (reg:SI 9 a9)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [104])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 33 {zero_extendhisi2}
     (nil))
(insn 301 91 92 12 (set (reg:HI 8 a8 [107])
        (const_int -129 [0xffffffffffffff7f])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -129 [0xffffffffffffff7f])
        (nil)))
(insn 92 301 93 12 (set (reg:SI 8 a8 [109])
        (and:SI (reg:SI 9 a9 [orig:108 LMIC.opmode ] [108])
            (reg:SI 8 a8 [107]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:108 LMIC.opmode ] [108])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 9 a9 [orig:108 LMIC.opmode ] [108]) 0)
                (const_int -129 [0xffffffffffffff7f]))
            (nil))))
(insn 93 92 94 12 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [104])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [109])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1899 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [109])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [104])
            (nil))))
(call_insn 94 93 3 12 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1900 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 3 94 308 12 (set (reg:SI 2 a2 [orig:42 D.6369 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1901 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 308 3 309 12 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 309 308 279 12 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1901 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 279 309 97)
;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
(code_label 97 279 98 13 362 "" [1 uses])
(note 98 97 101 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 101 98 300 13 (set (reg:QI 8 a8 [112])
        (const_int 96 [0x60])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 96 [0x60])
        (nil)))
(insn 300 101 299 13 (set (reg/f:SI 2 a2 [110])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 299 300 102 13 (set:SI (reg/f:SI 2 a2 [111])
        (plus:SI (reg/f:SI 2 a2 [110])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 102 299 280 13 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [111])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 8 a8 [112])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1903 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [112])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [111])
            (nil))))
(jump_insn 280 102 281 13 (set (pc)
        (label_ref 111)) 78 {jump}
     (nil)
 -> 111)
;;  succ:       15 [100.0%] 
;; lr  out 	 1 [sp]

(barrier 281 280 105)
;; basic block 14, loop depth 0, count 0, freq 1800, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
(code_label 105 281 106 14 361 "" [1 uses])
(note 106 105 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 109 106 298 14 (set (reg:QI 8 a8 [115])
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 298 109 297 14 (set (reg/f:SI 2 a2 [113])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 297 298 110 14 (set:SI (reg/f:SI 2 a2 [114])
        (plus:SI (reg/f:SI 2 a2 [113])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 110 297 111 14 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [114])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 8 a8 [115])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1906 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [115])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [114])
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 15, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              13 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9]
(code_label 111 110 112 15 367 "" [1 uses])
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 15 (set (reg/f:SI 2 a2 [116])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 114 113 115 15 (set:SI (reg/f:SI 2 a2 [117])
        (plus:SI (reg/f:SI 2 a2 [116])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 115 114 117 15 (set (reg:SI 2 a2 [orig:57 D.6374 ] [57])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [117])
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 34 {zero_extendqisi2}
     (nil))
(insn 117 115 118 15 (set (reg:SI 9 a9 [orig:119 D.6374 ] [119])
        (sign_extend:SI (reg:QI 2 a2 [orig:57 D.6374 ] [57]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 36 {extendqisi2_internal}
     (nil))
(insn 118 117 119 15 (set (reg:SI 8 a8 [120])
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -128 [0xffffffffffffff80])
        (nil)))
(jump_insn 119 118 120 15 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [orig:119 D.6374 ] [119])
                (reg:SI 8 a8 [120]))
            (label_ref 126)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1908 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:119 D.6374 ] [119])
        (expr_list:REG_DEAD (reg:SI 8 a8 [120])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 126)
;;  succ:       16 [72.0%]  (FALLTHRU)
;;              17 [28.0%] 
;; lr  out 	 1 [sp] 2 [a2]

;; basic block 16, loop depth 0, count 0, freq 1944, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [72.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 2 [a2] 8 [a8]
(note 120 119 124 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 124 120 296 16 (set (reg:SI 2 a2 [124])
        (plus:SI (reg:SI 2 a2 [orig:57 D.6374 ] [57])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 1 {addsi3}
     (nil))
(insn 296 124 295 16 (set (reg/f:SI 8 a8 [121])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 295 296 125 16 (set:SI (reg/f:SI 8 a8 [122])
        (plus:SI (reg/f:SI 8 a8 [121])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 125 295 126 16 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [122])
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 2 a2 [124])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1909 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [122])
        (expr_list:REG_DEAD (reg:QI 2 a2 [124])
            (nil))))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 17, loop depth 0, count 0, freq 2700, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [28.0%] 
;;              16 [100.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8]
(code_label 126 125 127 17 368 "" [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 17 (set (reg/f:SI 8 a8 [125])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 129 128 130 17 (set:SI (reg/f:SI 8 a8 [126])
        (plus:SI (reg/f:SI 8 a8 [125])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 130 129 131 17 (set (reg:QI 2 a2 [127])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 131 130 135 17 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [126])
                (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8])
        (reg:QI 2 a2 [127])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 46 {movqi_internal}
     (nil))
(insn 135 131 136 17 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [126])
                (const_int 74 [0x4a])) [0 LMIC.dataBeg+0 S1 A16])
        (reg:QI 2 a2 [127])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1910 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [126])
        (expr_list:REG_DEAD (reg:QI 2 a2 [127])
            (nil))))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 18, loop depth 0, count 0, freq 3367, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              30 [50.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8] 9 [a9]
(code_label 136 135 137 18 369 ("txcomplete") [1 uses])
(note 137 136 138 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 140 18 (set (reg/f:SI 9 a9 [131])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 140 138 294 18 (set (reg:SI 2 a2)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [131])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 33 {zero_extendhisi2}
     (nil))
(insn 294 140 141 18 (set (reg:HI 8 a8 [132])
        (const_int -137 [0xffffffffffffff77])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -137 [0xffffffffffffff77])
        (nil)))
(insn 141 294 142 18 (set (reg:SI 8 a8 [134])
        (and:SI (reg:SI 2 a2 [orig:133 LMIC.opmode ] [133])
            (reg:SI 8 a8 [132]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:133 LMIC.opmode ] [133])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 2 a2 [orig:133 LMIC.opmode ] [133]) 0)
                (const_int -137 [0xffffffffffffff77]))
            (nil))))
(insn 142 141 144 18 (set (reg:SI 8 a8 [orig:62 D.6370 ] [62])
        (zero_extend:SI (reg:HI 8 a8 [134]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 33 {zero_extendhisi2}
     (nil))
(insn 144 142 146 18 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [131])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [orig:62 D.6370 ] [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1912 45 {movhi_internal}
     (nil))
(insn 146 144 147 18 (set:SI (reg/f:SI 9 a9 [137])
        (plus:SI (reg/f:SI 9 a9 [131])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 147 146 148 18 (set (reg:SI 9 a9 [orig:63 D.6371 ] [63])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [137])
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 34 {zero_extendqisi2}
     (nil))
(note 148 147 150 18 NOTE_INSN_DELETED)
(insn 150 148 151 18 (set (reg:SI 9 a9 [140])
        (and:SI (reg:SI 9 a9 [orig:63 D.6371 ] [63])
            (const_int 7 [0x7]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 30 {andsi3}
     (nil))
(jump_insn 151 150 152 18 (set (pc)
        (if_then_else (eq (reg:SI 9 a9 [140])
                (const_int 0 [0]))
            (label_ref 165)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [140])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 165)
;;  succ:       19 [50.0%]  (FALLTHRU)
;;              21 [50.0%] 
;; lr  out 	 1 [sp] 8 [a8]

;; basic block 19, loop depth 0, count 0, freq 1684, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	
(note 152 151 153 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 153 152 154 19 NOTE_INSN_DELETED)
(note 154 153 156 19 NOTE_INSN_DELETED)
(note 156 154 157 19 NOTE_INSN_DELETED)
(jump_insn 157 156 158 19 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 8 a8 [orig:62 D.6370 ] [62])
                    (const_int 1 [0x1])
                    (const_int 12 [0xc]))
                (const_int 0 [0]))
            (label_ref 165)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1913 60 {*bittrue}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 165)
;;  succ:       20 [29.0%]  (FALLTHRU)
;;              21 [71.0%] 
;; lr  out 	 1 [sp] 8 [a8]

;; basic block 20, loop depth 0, count 0, freq 488, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [29.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 158 157 160 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 160 158 161 20 (set (reg:SI 2 a2 [147])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC256") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int -4097 [0xffffffffffffefff])
        (nil)))
(insn 161 160 293 20 (set (reg:SI 8 a8 [146])
        (and:SI (reg:SI 8 a8 [orig:62 D.6370 ] [62])
            (reg:SI 2 a2 [147]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 2 a2 [147])
        (nil)))
(insn 293 161 162 20 (set (reg/f:SI 2 a2 [145])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 162 293 163 20 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [145])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [146])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1914 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [146])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [145])
            (nil))))
(insn 163 162 164 20 (set (reg:SI 10 a10)
        (const_int 15 [0xf])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1915 44 {movsi_internal}
     (nil))
(call_insn 164 163 165 20 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1915 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 21, loop depth 0, count 0, freq 3367, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%] 
;;              19 [71.0%] 
;;              20 [100.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 165 164 166 21 370 "" [2 uses])
(note 166 165 167 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 168 21 (set (reg:SI 10 a10)
        (const_int 10 [0xa])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1917 44 {movsi_internal}
     (nil))
(call_insn 168 167 169 21 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1917 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 169 168 170 21 (set (reg/f:SI 8 a8 [148])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 170 169 171 21 (set:SI (reg/f:SI 8 a8 [149])
        (plus:SI (reg/f:SI 8 a8 [148])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 171 170 173 21 (set (reg:SI 8 a8 [orig:68 D.6374 ] [68])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [149])
                    (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 34 {zero_extendqisi2}
     (nil))
(insn 173 171 174 21 (set (reg:SI 8 a8 [orig:151 D.6374 ] [151])
        (sign_extend:SI (reg:QI 8 a8 [orig:68 D.6374 ] [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 36 {extendqisi2_internal}
     (nil))
(insn 174 173 175 21 (set (reg:SI 2 a2 [152])
        (const_int 24 [0x18])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 24 [0x18])
        (nil)))
(jump_insn 175 174 176 21 (set (pc)
        (if_then_else (ge (reg:SI 2 a2 [152])
                (reg:SI 8 a8 [orig:151 D.6374 ] [151]))
            (label_ref 209)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1920 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:151 D.6374 ] [151])
        (expr_list:REG_DEAD (reg:SI 2 a2 [152])
            (int_list:REG_BR_PROB 5000 (nil))))
 -> 209)
;;  succ:       22 [50.0%]  (FALLTHRU)
;;              25 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 22, loop depth 0, count 0, freq 1684, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2] 8 [a8] 11 [a11]
(note 176 175 177 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 178 22 (set (reg/f:SI 2 a2 [153])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 178 177 179 22 (set (reg:SI 11 a11 [orig:83 D.6378 ] [83])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [153])
                    (const_int 176 [0xb0])) [0 LMIC.datarate+0 S1 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [153])
        (nil)))
(debug_insn 179 178 181 22 (var_location:QI dr (subreg:QI (reg:SI 11 a11 [orig:83 D.6378 ] [83]) 0)) -1
     (nil))
(debug_insn 181 179 182 22 (var_location:SI table (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(debug_insn 182 181 183 22 (var_location:SI index (reg:SI 11 a11 [orig:83 D.6378 ] [83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 -1
     (nil))
(insn 183 182 184 22 (set (reg/f:SI 2 a2 [154])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC254") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("constant_table__DR2RPS_CRC") [flags 0x2]  <var_decl 0x140ed9750 constant_table__DR2RPS_CRC>)
        (nil)))
(insn 184 183 185 22 (set (reg/f:SI 2 a2 [orig:81 D.6376 ] [81])
        (plus:SI (reg:SI 11 a11 [orig:83 D.6378 ] [83])
            (reg/f:SI 2 a2 [154]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 1 {addsi3}
     (nil))
(insn 185 184 186 22 (set (reg:SI 8 a8 [orig:82 D.6377 ] [82])
        (zero_extend:SI (mem:QI (reg/f:SI 2 a2 [orig:81 D.6376 ] [81]) [0 *_80+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/oslmic.h:252 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [orig:81 D.6376 ] [81])
        (nil)))
(insn 186 185 187 22 (set (reg:SI 2 a2 [155])
        (const_int 255 [0xff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(jump_insn 187 186 188 22 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:82 D.6377 ] [82])
                (reg:SI 2 a2 [155]))
            (label_ref 191)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:82 D.6377 ] [82])
        (expr_list:REG_DEAD (reg:SI 2 a2 [155])
            (int_list:REG_BR_PROB 2800 (nil))))
 -> 191)
;;  succ:       23 [72.0%]  (FALLTHRU)
;;              24 [28.0%] 
;; lr  out 	 1 [sp] 11 [a11]

;; basic block 23, loop depth 0, count 0, freq 1212, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [72.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 11 [a11]
(note 188 187 189 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 189 188 190 23 (set (reg:SI 11 a11 [156])
        (plus:SI (reg:SI 11 a11 [orig:83 D.6378 ] [83])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 1 {addsi3}
     (nil))
(insn 190 189 191 23 (set (reg:SI 11 a11 [orig:83 D.6378 ] [83])
        (zero_extend:SI (reg:QI 11 a11 [156]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/include/lorabase.h:370 34 {zero_extendqisi2}
     (nil))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 11 [a11]

;; basic block 24, loop depth 0, count 0, freq 1684, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [28.0%] 
;;              23 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 11 [a11]
;; lr  use 	 1 [sp] 11 [a11]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 191 190 192 24 372 "" [1 uses])
(note 192 191 193 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 193 192 195 24 (set (reg:SI 12 a12)
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 44 {movsi_internal}
     (nil))
(insn 195 193 196 24 (set (reg:SI 10 a10)
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 44 {movsi_internal}
     (nil))
(call_insn 196 195 197 24 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1926 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(insn 197 196 198 24 (set (reg/f:SI 2 a2 [157])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 198 197 199 24 (set:SI (reg/f:SI 8 a8 [158])
        (plus:SI (reg/f:SI 2 a2 [157])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 199 198 200 24 (set (reg:QI 9 a9 [159])
        (const_int 12 [0xc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 12 [0xc])
        (nil)))
(insn 200 199 203 24 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [158])
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 9 a9 [159])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1927 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [159])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [158])
            (nil))))
(insn 203 200 204 24 (set (reg:SI 9 a9)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [157])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 33 {zero_extendhisi2}
     (nil))
(insn 204 203 205 24 (set (reg:SI 8 a8 [164])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC257") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 4128 [0x1020])
        (nil)))
(insn 205 204 206 24 (set (reg:SI 8 a8 [163])
        (ior:SI (reg:SI 9 a9 [orig:162 LMIC.opmode ] [162])
            (reg:SI 8 a8 [164]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:162 LMIC.opmode ] [162])
        (nil)))
(insn 206 205 207 24 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [157])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [163])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1928 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 8 a8 [163])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [157])
            (nil))))
(insn 207 206 208 24 (set (reg:SI 10 a10)
        (const_int 14 [0xe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1929 44 {movsi_internal}
     (nil))
(call_insn 208 207 209 24 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1929 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
;;  succ:       25 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 25, loop depth 0, count 0, freq 3367, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%] 
;;              24 [100.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(code_label 209 208 210 25 371 "" [1 uses])
(note 210 209 211 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 211 210 212 25 (set (reg/f:SI 8 a8 [165])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 212 211 213 25 (set:SI (reg/f:SI 8 a8 [166])
        (plus:SI (reg/f:SI 8 a8 [165])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 213 212 214 25 (set (reg:SI 8 a8 [orig:72 D.6371 ] [72])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [166])
                    (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 34 {zero_extendqisi2}
     (nil))
(jump_insn 214 213 215 25 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:72 D.6371 ] [72])
                (const_int 0 [0]))
            (label_ref:SI 271)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1933 56 {*btrue}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 271)
;;  succ:       26 [61.0%]  (FALLTHRU)
;;              33 [39.0%] 
;; lr  out 	 0 [a0] 1 [sp] 8 [a8]

;; basic block 26, loop depth 0, count 0, freq 2054, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [61.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8]
;; lr  use 	 1 [sp]
;; lr  def 	 2 [a2]
(note 215 214 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 26 (set (reg/f:SI 2 a2 [167])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 217 216 218 26 (set (reg:SI 2 a2 [orig:73 D.6370 ] [73])
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [167])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 33 {zero_extendhisi2}
     (nil))
(note 218 217 219 26 NOTE_INSN_DELETED)
(note 219 218 221 26 NOTE_INSN_DELETED)
(note 221 219 222 26 NOTE_INSN_DELETED)
(jump_insn 222 221 223 26 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 2 a2 [orig:73 D.6370 ] [73])
                    (const_int 1 [0x1])
                    (const_int 1 [0x1]))
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1934 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 2 a2 [orig:73 D.6370 ] [73])
        (int_list:REG_BR_PROB 7929 (nil)))
 -> 232)
;;  succ:       27 [20.7%]  (FALLTHRU)
;;              28 [79.3%] 
;; lr  out 	 0 [a0] 1 [sp] 8 [a8]

;; basic block 27, loop depth 0, count 0, freq 425, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [20.7%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 223 222 224 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 224 223 225 27 (set (reg:SI 10 a10)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1935 44 {movsi_internal}
     (nil))
(call_insn 225 224 228 27 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1935 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 228 225 292 27 (set (reg:QI 8 a8 [174])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 292 228 291 27 (set (reg/f:SI 2 a2 [172])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 291 292 229 27 (set:SI (reg/f:SI 2 a2 [173])
        (plus:SI (reg/f:SI 2 a2 [172])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 229 291 4 27 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [173])
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (reg:QI 8 a8 [174])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1936 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 8 a8 [174])
        (expr_list:REG_DEAD (reg/f:SI 2 a2 [173])
            (nil))))
(insn 4 229 312 27 (set (reg:SI 2 a2 [orig:42 D.6369 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 312 4 313 27 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 313 312 283 27 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 283 313 232)
;; basic block 28, loop depth 0, count 0, freq 1629, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [79.3%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 8 [a8]
;; lr  use 	 1 [sp] 8 [a8]
;; lr  def 	 2 [a2] 8 [a8]
(code_label 232 283 233 28 373 "" [1 uses])
(note 233 232 234 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 235 28 (set (reg:SI 8 a8 [175])
        (plus:SI (reg:SI 8 a8 [orig:72 D.6371 ] [72])
            (const_int -1 [0xffffffffffffffff]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 1 {addsi3}
     (nil))
(insn 235 234 236 28 (set (reg:SI 8 a8 [orig:74 D.6371 ] [74])
        (zero_extend:SI (reg:QI 8 a8 [175]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 34 {zero_extendqisi2}
     (nil))
(insn 236 235 237 28 (set (reg/f:SI 2 a2 [176])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 237 236 238 28 (set:SI (reg/f:SI 2 a2 [177])
        (plus:SI (reg/f:SI 2 a2 [176])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 238 237 239 28 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [177])
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (reg:QI 8 a8 [orig:74 D.6371 ] [74])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [177])
        (nil)))
(jump_insn 239 238 240 28 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:74 D.6371 ] [74])
                (const_int 0 [0]))
            (label_ref:SI 275)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1938 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:74 D.6371 ] [74])
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 275)
;;  succ:       29 [29.0%]  (FALLTHRU)
;;              34 [71.0%] 
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 29, loop depth 0, count 0, freq 472, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [29.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 240 239 241 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(call_insn 241 240 6 29 (call (mem:SI (symbol_ref:SI ("startScan") [flags 0x3]  <function_decl 0x100b50510 startScan>) [0 startScan S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1939 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 6 241 310 29 (set (reg:SI 2 a2 [orig:42 D.6369 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 310 6 311 29 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 311 310 285 29 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 285 311 244)
;; basic block 30, loop depth 0, count 0, freq 1334, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [29.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 244 285 245 30 359 "" [1 uses])
(note 245 244 246 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(call_insn 246 245 247 30 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("decodeFrame") [flags 0x3]  <function_decl 0x100b7c360 decodeFrame>) [0 decodeFrame S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1945 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 247 246 249 30 (set (reg:SI 2 a2 [orig:42 D.6369 ] [42])
        (reg:SI 10 a10)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1945 44 {movsi_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(jump_insn 249 247 250 30 (set (pc)
        (if_then_else (ne (reg:SI 10 a10 [orig:42 D.6369 ] [42])
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1945 56 {*btrue}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;;  succ:       31 [50.0%]  (FALLTHRU)
;;              18 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 31, loop depth 0, count 0, freq 667, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8]
(note 250 249 251 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 252 31 (set (reg/f:SI 8 a8 [179])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC251") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 252 251 253 31 (set:SI (reg/f:SI 8 a8 [180])
        (plus:SI (reg/f:SI 8 a8 [179])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 253 252 254 31 (set (reg:SI 8 a8 [orig:47 D.6371 ] [47])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [180])
                    (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 34 {zero_extendqisi2}
     (nil))
(note 254 253 256 31 NOTE_INSN_DELETED)
(note 256 254 257 31 NOTE_INSN_DELETED)
(jump_insn 257 256 286 31 (set (pc)
        (if_then_else (eq (zero_extract:SI (reg:SI 8 a8 [orig:47 D.6371 ] [47])
                    (const_int 1 [0x1])
                    (const_int 0 [0]))
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1946 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:47 D.6371 ] [47])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 28)
;;  succ:       32 [50.0%]  (FALLTHRU)
;;              5 [50.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 32, loop depth 0, count 0, freq 334, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	
(note 286 257 306 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 306 286 307 32 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 307 306 288 32 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 288 307 271)
;; basic block 33, loop depth 0, count 0, freq 1313, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 [39.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 271 288 270 33 374 "" [1 uses])
(note 270 271 5 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 5 270 314 33 (set (reg:SI 2 a2 [orig:42 D.6369 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (nil))
(insn 314 5 315 33 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 315 314 290 33 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 290 315 275)
;; basic block 34, loop depth 0, count 0, freq 1157, maybe hot
;;  prev block 33, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [71.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 275 290 274 34 375 "" [1 uses])
(note 274 275 7 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 7 274 265 34 (set (reg:SI 2 a2 [orig:42 D.6369 ] [42])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1943 44 {movsi_internal}
     (nil))
(insn 265 7 317 34 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1951 -1
     (nil))
(jump_insn 317 265 316 34 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1951 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 316 317 302)
(note 302 316 0 NOTE_INSN_DELETED)

;; Function processRx1DnData (processRx1DnData, funcdef_no=86, decl_uid=3814, cgraph_uid=86, symbol_order=94)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


processRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,6u} r9={4d,2u} r10={4d,3u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 96{74d,22u,0e} in 17{15 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp]

( 2 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 38 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 30 to worklist
  Adding insn 41 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp]
processing block 4 lr out =  0 [a0] 1 [sp]
  Adding insn 29 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 3 lr out =  0 [a0] 1 [sp]
processing block 2 lr out =  1 [sp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


processRx1DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={7d,6u} r9={4d,2u} r10={4d,3u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 96{74d,22u,0e} in 17{15 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
(note 4 1 38 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 38 4 39 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1597 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 39 38 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 39 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 8 a8 [53])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC258") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 8 a8 [54])
        (plus:SI (reg/f:SI 8 a8 [53])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 8 a8 [orig:42 D.6379 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [54])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 34 {zero_extendqisi2}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:SI 8 a8 [orig:42 D.6379 ] [42])
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:42 D.6379 ] [42])
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 15)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 5000, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 11 10 12 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processDnData") [flags 0x3]  <function_decl 0x100bb2ca8 processDnData>) [0 processDnData S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 82 {call_value_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(note 12 11 14 3 NOTE_INSN_DELETED)
(jump_insn 14 12 15 3 (set (pc)
        (if_then_else (ne (reg:SI 10 a10)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1598 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 33)
;;  succ:       4 [61.0%]  (FALLTHRU)
;;              5 [39.0%] 
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 8050, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 15 14 16 4 377 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:SI 8 a8 [56])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC258") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 4 (set:SI (reg/f:SI 8 a8 [57])
        (plus:SI (reg/f:SI 8 a8 [56])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 19 18 20 4 (set (reg:SI 9 a9 [orig:44 D.6379 ] [44])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [57])
                    (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 34 {zero_extendqisi2}
     (nil))
(insn 20 19 23 4 (set (reg:SI 9 a9 [orig:46 D.6380 ] [46])
        (plus:SI (reg:SI 9 a9 [orig:44 D.6379 ] [44])
            (const_int 1 [0x1]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 1 {addsi3}
     (nil))
(note 23 20 24 4 NOTE_INSN_DELETED)
(note 24 23 26 4 NOTE_INSN_DELETED)
(note 26 24 27 4 NOTE_INSN_DELETED)
(insn 27 26 28 4 (set (reg:SI 12 a12)
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [57])
                    (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 34 {zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [57])
        (nil)))
(insn 28 27 35 4 (set (reg:SI 11 a11)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC259") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("setupRx2DnData") [flags 0x3]  <function_decl 0x100bb2e58 setupRx2DnData>)
        (nil)))
(insn 35 28 29 4 (set (reg:SI 10 a10 [62])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC260") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 62500 [0xf424])
        (nil)))
(insn 29 35 30 4 (set (reg:SI 10 a10)
        (mult:SI (reg:SI 9 a9 [orig:46 D.6380 ] [46])
            (reg:SI 10 a10 [62]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 9 {mulsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [orig:46 D.6380 ] [46])
        (nil)))
(call_insn 30 29 33 4 (call (mem:SI (symbol_ref:SI ("schedRx12") [flags 0x3]  <function_decl 0x100bb2000 schedRx12>) [0 schedRx12 S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1599 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [39.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 33 30 34 5 376 "" [1 uses])
(note 34 33 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 41 34 40 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 40 41 36)
(note 36 40 0 NOTE_INSN_DELETED)

;; Function processRx2DnData (processRx2DnData, funcdef_no=84, decl_uid=3808, cgraph_uid=84, symbol_order=92)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


processRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={4d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={9d,6u} r9={4d,1u} r10={4d,2u} r11={4d,1u} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 118{99d,19u,0e} in 16{13 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 32 to worklist
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 35 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp]
processing block 3 lr out =  1 [sp]
  Adding insn 20 to worklist
  Adding insn 27 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 29 to worklist
  Adding insn 13 to worklist
processing block 2 lr out =  1 [sp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


processRx2DnData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10] 11[a11]
;;  ref usage 	r0={4d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={9d,6u} r9={4d,1u} r10={4d,2u} r11={4d,1u} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 118{99d,19u,0e} in 16{13 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8]
(note 4 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 4 33 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1577 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 33 32 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 33 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 8 a8 [46])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC261") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 6 8 2 (set:SI (reg/f:SI 8 a8 [47])
        (plus:SI (reg/f:SI 8 a8 [46])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 8 a8 [orig:42 D.6382 ] [42])
        (zero_extend:SI (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [47])
                    (const_int 75 [0x4b])) [0 LMIC.dataLen+0 S1 A8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 34 {zero_extendqisi2}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:SI 8 a8 [orig:42 D.6382 ] [42])
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1578 56 {*btrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:42 D.6382 ] [42])
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 22)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 10 9 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 10 29 3 (set (reg:QI 9 a9 [50])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 29 13 28 3 (set (reg/f:SI 8 a8 [48])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC261") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 28 29 14 3 (set:SI (reg/f:SI 8 a8 [49])
        (plus:SI (reg/f:SI 8 a8 [48])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 14 28 15 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 73 [0x49])) [0 LMIC.txrxFlags+0 S1 A8])
        (reg:QI 9 a9 [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1579 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [50])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [49])
            (nil))))
(call_insn 15 14 16 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("os_getTime") [flags 0x41]  <function_decl 0x140efa438 os_getTime>) [0 os_getTime S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 82 {call_value_internal}
     (nil)
    (nil))
(note 16 15 18 3 NOTE_INSN_DELETED)
(note 18 16 19 3 NOTE_INSN_DELETED)
(insn 19 18 27 3 (set (reg:SI 11 a11)
        (const_int 2 [0x2])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 44 {movsi_internal}
     (nil))
(insn 27 19 20 3 (set (reg:SI 8 a8 [52])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC262") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 187500 [0x2dc6c])
        (nil)))
(insn 20 27 21 3 (set (reg:SI 10 a10)
        (plus:SI (reg:SI 10 a10)
            (reg:SI 8 a8 [52]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 8 a8 [52])
        (nil)))
(call_insn 21 20 22 3 (call (mem:SI (symbol_ref:SI ("txDelay") [flags 0x3]  <function_decl 0x100b66d80 txDelay>) [0 txDelay S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1585 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 11 a11)
        (expr_list:REG_DEAD (reg:SI 10 a10)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 22 21 23 4 380 "" [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 24 23 35 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("processDnData") [flags 0x3]  <function_decl 0x100bb2ca8 processDnData>) [0 processDnData S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1587 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(jump_insn 35 24 34 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1587 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 34 35 30)
(note 30 34 0 NOTE_INSN_DELETED)

;; Function LMIC_disableTracking (LMIC_disableTracking, funcdef_no=93, decl_uid=3357, cgraph_uid=93, symbol_order=101)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_disableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,4u} r9={4d,3u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 56{42d,13u,1e} in 11{10 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 21 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 18 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_disableTracking

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,4u} r9={4d,3u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 56{42d,13u,1e} in 11{10 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 3 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 3 22 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1803 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 22 21 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 22 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 8 2 (set (reg/f:SI 8 a8 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC263") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 5 18 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [44])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 33 {zero_extendhisi2}
     (nil))
(insn 18 8 9 2 (set (reg:HI 9 a9 [46])
        (const_int -4 [0xfffffffffffffffc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -4 [0xfffffffffffffffc])
        (nil)))
(insn 9 18 10 2 (set (reg:SI 9 a9 [48])
        (and:SI (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
            (reg:SI 9 a9 [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 10 a10 [orig:47 LMIC.opmode ] [47]) 0)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(insn 10 9 12 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [44])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 9 a9 [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1804 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 9 a9 [48])
        (nil)))
(insn 12 10 13 2 (set:SI (reg/f:SI 8 a8 [50])
        (plus:SI (reg/f:SI 8 a8 [44])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1805 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 13 12 14 2 (set (reg:QI 9 a9 [51])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1805 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 14 13 15 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [50])
                (const_int 54 [0x36])) [0 LMIC.bcninfoTries+0 S1 A16])
        (reg:QI 9 a9 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1805 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [51])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [50])
            (nil))))
(call_insn 15 14 24 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1806 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 24 15 23 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:1806 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 23 24 19)
(note 19 23 0 NOTE_INSN_DELETED)

;; Function LMIC_setAdrMode (LMIC_setAdrMode, funcdef_no=103, decl_uid=3334, cgraph_uid=103, symbol_order=111)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setAdrMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} r9={2d,1u} 
;;    total ref usage 27{14d,13u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 9 [a9]
;; lr  use 	 0 [a0] 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 29 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2]
  Adding insn 14 to worklist
  Adding insn 13 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 9 [a9]
  Adding insn 5 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 9 [a9]
  Adding insn 6 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setAdrMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={2d,2u} r9={2d,1u} 
;;    total ref usage 27{14d,13u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2]
(note 7 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 26 7 27 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2222 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 27 26 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 27 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:43 enabled ] [43])
        (zero_extend:SI (reg:QI 2 a2 [ enabled ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2222 34 {zero_extendqisi2}
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 9 4 10 2 (set (pc)
        (if_then_else (eq (reg/v:SI 2 a2 [orig:43 enabled ] [43])
                (const_int 0 [0]))
            (label_ref:SI 21)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 21)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(note 10 9 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 10 22 3 (set (reg:SI 9 a9 [orig:42 D.6385 ] [42])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 128 [0x80])
        (nil)))
(jump_insn 22 5 23 3 (set (pc)
        (label_ref 11)) 78 {jump}
     (nil)
 -> 11)
;;  succ:       5 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

(barrier 23 22 21)
;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(code_label 21 23 20 4 384 "" [1 uses])
(note 20 21 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 20 11 4 (set (reg:SI 9 a9 [orig:42 D.6385 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 9 [a9]
;; lr  use 	 0 [a0] 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
(code_label 11 6 12 5 383 "" [1 uses])
(note 12 11 13 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 5 (set (reg/f:SI 8 a8 [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC264") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 14 13 15 5 (set:SI (reg/f:SI 8 a8 [46])
        (plus:SI (reg/f:SI 8 a8 [45])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 15 14 29 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [46])
                (const_int 43 [0x2b])) [0 LMIC.adrEnabled+0 S1 A8])
        (reg:QI 9 a9 [orig:42 D.6385 ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [orig:42 D.6385 ] [42])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [46])
            (nil))))
(jump_insn 29 15 28 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2223 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 28 29 24)
(note 24 28 0 NOTE_INSN_DELETED)

;; Function LMIC_setDrTxpow (LMIC_setDrTxpow, funcdef_no=104, decl_uid=3332, cgraph_uid=104, symbol_order=112)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d,2u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 51{39d,12u,0e} in 6{5 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 13 to worklist
  Adding insn 18 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setDrTxpow

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d,2u} r3={1d,2u} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d} r9={1d} r10={2d,1u} r11={2d,1u} r12={2d,1u} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 51{39d,12u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 7 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 18 7 19 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2228 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 19 18 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 19 4 2 NOTE_INSN_DELETED)
(note 4 2 3 2 NOTE_INSN_DELETED)
(note 3 4 5 2 NOTE_INSN_DELETED)
(note 5 3 6 2 NOTE_INSN_DELETED)
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 6 10 2 NOTE_INSN_DELETED)
(insn 10 9 11 2 (set (reg:SI 12 a12)
        (sign_extend:SI (reg:QI 3 a3 [ txpow ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 36 {extendqisi2_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 11 a11)
        (zero_extend:SI (reg:QI 2 a2 [ dr ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 34 {zero_extendqisi2}
     (nil))
(insn 12 11 13 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 44 {movsi_internal}
     (nil))
(call_insn 13 12 21 2 (call (mem:SI (symbol_ref:SI ("setDrTxpow") [flags 0x3]  <function_decl 0x100b7c000 setDrTxpow>) [0 setDrTxpow S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_DEAD (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(jump_insn 21 13 20 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2229 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 20 21 16)
(note 16 20 0 NOTE_INSN_DELETED)

;; Function LMIC_shutdown (LMIC_shutdown, funcdef_no=105, decl_uid=3338, cgraph_uid=105, symbol_order=113)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_shutdown

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,2u} r9={3d,2u} r10={5d,3u,1e} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 83{69d,13u,1e} in 11{9 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 15 to worklist
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 21 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 14 to worklist
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_shutdown

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={3d,1u} r1={2d,5u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,2u} r9={3d,2u} r10={5d,3u,1e} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 83{69d,13u,1e} in 11{9 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 3 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 3 22 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2233 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 22 21 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 22 5 2 NOTE_INSN_FUNCTION_BEG)
(note 5 2 6 2 NOTE_INSN_DELETED)
(insn 6 5 7 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC265") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2234 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 7 6 8 2 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2234 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2235 44 {movsi_internal}
     (nil))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2235 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 13 2 (set (reg/f:SI 9 a9 [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC266") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 13 10 18 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [45])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 33 {zero_extendhisi2}
     (nil))
(insn 18 13 14 2 (set (reg:HI 8 a8 [47])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 14 18 15 2 (set (reg:SI 8 a8 [49])
        (ior:SI (reg:SI 10 a10 [orig:48 LMIC.opmode ] [48])
            (reg:SI 8 a8 [47]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:48 LMIC.opmode ] [48])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 10 a10 [orig:48 LMIC.opmode ] [48]) 0)
                (const_int 64 [0x40]))
            (nil))))
(insn 15 14 24 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [45])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [49])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [45])
        (expr_list:REG_DEAD (reg:HI 8 a8 [49])
            (nil))))
(jump_insn 24 15 23 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2236 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 23 24 19)
(note 19 23 0 NOTE_INSN_DELETED)

;; Function LMIC_reset (LMIC_reset, funcdef_no=106, decl_uid=3342, cgraph_uid=106, symbol_order=114)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_reset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d,1u} r1={2d,8u} r2={4d,10u} r3={4d,5u} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,5u} r9={7d,4u} r10={9d,6u} r11={6d,1u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 200{159d,41u,0e} in 32{27 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 70 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 67 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3]
  Adding insn 61 to worklist
  Adding insn 57 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 32 to worklist
  Adding insn 27 to worklist
  Adding insn 21 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_reset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={6d,1u} r1={2d,8u} r2={4d,10u} r3={4d,5u} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,5u} r9={7d,4u} r10={9d,6u} r11={6d,1u} r12={6d,1u} r13={5d} r14={5d} r15={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} 
;;    total ref usage 200{159d,41u,0e} in 32{27 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 3 1 67 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 67 3 68 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2240 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 68 67 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 68 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2244 44 {movsi_internal}
     (nil))
(call_insn 6 5 7 2 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2244 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(note 7 6 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC267") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2245 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 9 8 10 2 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2245 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 10 9 12 2 (set (reg/f:SI 2 a2 [51])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC268") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(note 12 10 13 2 NOTE_INSN_DELETED)
(insn 13 12 14 2 (set (reg:SI 12 a12)
        (const_int 428 [0x1ac])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 428 [0x1ac])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 11 a11)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:SI 10 a10)
        (reg/f:SI 2 a2 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 44 {movsi_internal}
     (expr_list:REG_EQUAL (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(call_insn 16 15 18 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0x100c87510 memset>) [0 memset S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2247 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (use (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 11 a11))
            (expr_list:SI (use (reg:SI 12 a12))
                (nil)))))
(call_insn 18 16 19 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 82 {call_value_internal}
     (nil)
    (nil))
(note 19 18 21 2 NOTE_INSN_DELETED)
(insn 21 19 22 2 (set (reg:SI 3 a3 [orig:44 D.6392 ] [44])
        (ashift:SI (reg:SI 10 a10)
            (const_int 8 [0x8]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 51 {ashlsi3_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil)))
(call_insn 22 21 23 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("radio_rand1") [flags 0x41]  <function_decl 0x140eef948 radio_rand1>) [0 radio_rand1 S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 82 {call_value_internal}
     (nil)
    (nil))
(note 23 22 27 2 NOTE_INSN_DELETED)
(insn 27 23 28 2 (set (reg:SI 10 a10 [59])
        (ior:SI (reg:SI 3 a3 [orig:44 D.6392 ] [44])
            (reg:SI 10 a10))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 3 a3 [orig:44 D.6392 ] [44])
        (nil)))
(note 28 27 30 2 NOTE_INSN_DELETED)
(insn 30 28 32 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [51])
                (const_int 244 [0xf4])) [0 LMIC.devNonce+0 S2 A32])
        (reg:HI 10 a10 [59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2249 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 10 a10 [59])
        (nil)))
(insn 32 30 33 2 (set (reg:HI 9 a9 [62])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2250 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 33 32 36 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 2 a2 [51])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 9 a9 [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2250 45 {movhi_internal}
     (nil))
(insn 36 33 38 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 2 a2 [51])
                (const_int 177 [0xb1])) [0 LMIC.errcr+0 S1 A8])
        (reg:QI 9 a9 [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2251 46 {movqi_internal}
     (nil))
(insn 38 36 39 2 (set:SI (reg/f:SI 8 a8 [66])
        (plus:SI (reg/f:SI 2 a2 [51])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2252 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 39 38 40 2 (set (reg:QI 3 a3 [67])
        (const_int -128 [0xffffffffffffff80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2252 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -128 [0xffffffffffffff80])
        (nil)))
(insn 40 39 44 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [66])
                (const_int 43 [0x2b])) [0 LMIC.adrEnabled+0 S1 A8])
        (reg:QI 3 a3 [67])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2252 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 3 a3 [67])
        (nil)))
(insn 44 40 46 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [66])
                (const_int 47 [0x2f])) [0 LMIC.dn2Dr+0 S1 A8])
        (reg:QI 9 a9 [62])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2253 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [62])
        (nil)))
(insn 46 44 47 2 (set (reg:SI 3 a3 [72])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC269") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2254 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 869525000 [0x33d3e608])
        (nil)))
(insn 47 46 50 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [51])
                (const_int 304 [0x130])) [0 LMIC.dn2Freq+0 S4 A32])
        (reg:SI 3 a3 [72])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2254 44 {movsi_internal}
     (nil))
(insn 50 47 51 2 (set (reg:QI 9 a9 [75])
        (const_int 1 [0x1])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2255 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 51 50 54 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [66])
                (const_int 39 [0x27])) [0 LMIC.rxDelay+0 S1 A8])
        (reg:QI 9 a9 [75])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2255 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [75])
        (nil)))
(insn 54 51 57 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 2 a2 [51])
                (const_int 324 [0x144])) [0 LMIC.ping.freq+0 S4 A32])
        (reg:SI 3 a3 [72])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2257 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 2 a2 [51])
        (nil)))
(insn 57 54 58 2 (set (reg:QI 2 a2 [80])
        (const_int 3 [0x3])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2258 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 58 57 61 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [66])
                (const_int 56 [0x38])) [0 LMIC.ping.dr+0 S1 A32])
        (reg:QI 2 a2 [80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2258 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 2 a2 [80])
        (nil)))
(insn 61 58 62 2 (set (reg:QI 2 a2 [83])
        (const_int -1 [0xffffffffffffffff])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2259 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 62 61 70 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [66])
                (const_int 57 [0x39])) [0 LMIC.ping.intvExp+0 S1 A8])
        (reg:QI 2 a2 [83])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2259 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [66])
        (nil)))
(jump_insn 70 62 69 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2259 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3]

(barrier 69 70 65)
(note 65 69 0 NOTE_INSN_DELETED)

;; Function runReset (runReset, funcdef_no=69, decl_uid=3700, cgraph_uid=69, symbol_order=77)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


runReset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={4d,1u} r1={2d,6u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d} r9={3d} r10={4d,1u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 99{91d,8u,0e} in 6{3 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 14 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 8 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


runReset

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 10[a10]
;;  ref usage 	r0={4d,1u} r1={2d,6u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d} r9={3d} r10={4d,1u} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 99{91d,8u,0e} in 6{3 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 4 1 14 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 14 4 15 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:952 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 15 14 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 15 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call (mem:SI (symbol_ref:SI ("LMIC_reset") [flags 0x3]  <function_decl 0x100b28798 LMIC_reset>) [0 LMIC_reset S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:954 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(call_insn 7 6 8 2 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("LMIC_startJoining") [flags 0x3]  <function_decl 0x100b28510 LMIC_startJoining>) [0 LMIC_startJoining S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:956 82 {call_value_internal}
     (expr_list:REG_UNUSED (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 8 7 9 2 (set (reg:SI 10 a10)
        (const_int 12 [0xc])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:958 44 {movsi_internal}
     (nil))
(call_insn 9 8 17 2 (call (mem:SI (symbol_ref:SI ("reportEvent") [flags 0x3]  <function_decl 0x100b7cd80 reportEvent>) [0 reportEvent S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:958 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(jump_insn 17 9 16 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:958 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 16 17 12)
(note 12 16 0 NOTE_INSN_DELETED)

;; Function LMIC_init (LMIC_init, funcdef_no=107, decl_uid=3340, cgraph_uid=107, symbol_order=115)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_init

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} r9={1d,1u} 
;;    total ref usage 17{11d,6u,0e} in 5{5 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 7 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 10 to worklist
  Adding insn 6 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_init

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} r9={1d,1u} 
;;    total ref usage 17{11d,6u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9]
(note 3 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 13 3 14 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2276 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 14 13 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 14 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 10 2 (set (reg:HI 9 a9 [43])
        (const_int 64 [0x40])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2277 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 10 6 7 2 (set (reg/f:SI 8 a8 [42])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC270") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2277 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 10 16 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [42])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 9 a9 [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2277 45 {movhi_internal}
     (expr_list:REG_DEAD (reg:HI 9 a9 [43])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [42])
            (nil))))
(jump_insn 16 7 15 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2277 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 15 16 11)
(note 11 15 0 NOTE_INSN_DELETED)

;; Function LMIC_clrTxData (LMIC_clrTxData, funcdef_no=108, decl_uid=3344, cgraph_uid=108, symbol_order=116)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_clrTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={4d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,4u} r9={5d,4u} r10={7d,4u,1e} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 121{99d,21u,1e} in 17{14 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 0 [a0] 1 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 0 [a0] 1 [sp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
;; lr  out 	 1 [sp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 35 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 38 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp]
processing block 3 lr out =  0 [a0] 1 [sp]
  Adding insn 24 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  0 [a0] 1 [sp]
  Adding insn 31 to worklist
  Adding insn 13 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 32 to worklist
  Adding insn 7 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_clrTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={4d,1u} r1={2d,8u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,4u} r9={5d,4u} r10={7d,4u,1e} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} 
;;    total ref usage 121{99d,21u,1e} in 17{14 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10]
(note 3 1 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 35 3 36 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2281 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 36 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 7 2 (set (reg/f:SI 9 a9 [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC271") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 5 32 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [45])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 33 {zero_extendhisi2}
     (nil))
(insn 32 7 8 2 (set (reg:HI 8 a8 [46])
        (const_int -153 [0xffffffffffffff67])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -153 [0xffffffffffffff67])
        (nil)))
(insn 8 32 9 2 (set (reg:SI 8 a8 [48])
        (and:SI (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
            (reg:SI 8 a8 [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 30 {andsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
        (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 10 a10 [orig:47 LMIC.opmode ] [47]) 0)
                (const_int -153 [0xffffffffffffff67]))
            (nil))))
(insn 9 8 11 2 (set (reg:SI 8 a8 [orig:43 D.6397 ] [43])
        (zero_extend:SI (reg:HI 8 a8 [48]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 33 {zero_extendhisi2}
     (nil))
(insn 11 9 13 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [45])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [orig:43 D.6397 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2282 45 {movhi_internal}
     (nil))
(insn 13 11 14 2 (set (reg:QI 10 a10 [51])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2283 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 14 13 16 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 9 a9 [45])
                (const_int 190 [0xbe])) [0 LMIC.pendTxLen+0 S1 A16])
        (reg:QI 10 a10 [51])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2283 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 10 a10 [51])
        (expr_list:REG_DEAD (reg/f:SI 9 a9 [45])
            (nil))))
(note 16 14 18 2 NOTE_INSN_DELETED)
(note 18 16 31 2 NOTE_INSN_DELETED)
(insn 31 18 19 2 (set (reg:HI 9 a9 [52])
        (const_int 5 [0x5])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2284 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(jump_insn 19 31 20 2 (set (pc)
        (if_then_else (ne (and:SI (reg:SI 8 a8 [orig:43 D.6397 ] [43])
                    (reg:SI 9 a9 [52]))
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2284 62 {*masktrue}
     (expr_list:REG_DEAD (reg:SI 9 a9 [52])
        (expr_list:REG_DEAD (reg:SI 8 a8 [orig:43 D.6397 ] [43])
            (int_list:REG_BR_PROB 6102 (nil))))
 -> 29)
;;  succ:       4 [61.0%] 
;;              3 [39.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 3898, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 20 22 3 NOTE_INSN_DELETED)
(insn 22 21 23 3 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC272") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2286 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 20 [0x14])))
        (nil)))
(call_insn 23 22 24 3 (call (mem:SI (symbol_ref:SI ("os_clearCallback") [flags 0x41]  <function_decl 0x140efa360 os_clearCallback>) [0 os_clearCallback S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2286 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 24 23 25 3 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2287 44 {movsi_internal}
     (nil))
(call_insn 25 24 26 3 (call (mem:SI (symbol_ref:SI ("os_radio") [flags 0x41]  <function_decl 0x140efa5e8 os_radio>) [0 os_radio S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2287 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (nil))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(call_insn 26 25 29 3 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2288 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	
(code_label 29 26 30 4 390 "" [1 uses])
(note 30 29 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 38 30 37 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 37 38 33)
(note 33 37 0 NOTE_INSN_DELETED)

;; Function LMIC_setTxData (LMIC_setTxData, funcdef_no=109, decl_uid=3346, cgraph_uid=109, symbol_order=117)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,6u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,6u} r9={3d,3u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 62{44d,17u,1e} in 14{13 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10]
;; lr  out 	 1 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9]
;; lr  out 	 1 [sp]

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 11 to worklist
  Adding insn 32 to worklist
  Adding insn 21 to worklist
  Adding insn 35 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 4 lr out =  1 [sp]
processing block 3 lr out =  1 [sp]
  Adding insn 27 to worklist
  Adding insn 28 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  1 [sp]
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 29 to worklist
  Adding insn 7 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setTxData

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,6u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={6d,6u} r9={3d,3u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 62{44d,17u,1e} in 14{13 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 1 [sp] 8 [a8] 9 [a9] 10 [a10]
(note 3 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 3 33 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2292 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 33 32 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 33 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 7 2 (set (reg/f:SI 9 a9 [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC273") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 7 5 29 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [45])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 33 {zero_extendhisi2}
     (nil))
(insn 29 7 8 2 (set (reg:HI 8 a8 [46])
        (const_int 8 [0x8])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))
(insn 8 29 9 2 (set (reg:SI 8 a8 [48])
        (ior:SI (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
            (reg:SI 8 a8 [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 10 a10 [orig:47 LMIC.opmode ] [47]) 0)
                (const_int 8 [0x8]))
            (nil))))
(insn 9 8 11 2 (set (reg:SI 8 a8 [orig:43 D.6398 ] [43])
        (zero_extend:SI (reg:HI 8 a8 [48]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 33 {zero_extendhisi2}
     (nil))
(insn 11 9 12 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [45])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [orig:43 D.6398 ] [43])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2293 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [45])
        (nil)))
(note 12 11 13 2 NOTE_INSN_DELETED)
(note 13 12 15 2 NOTE_INSN_DELETED)
(note 15 13 16 2 NOTE_INSN_DELETED)
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (zero_extract:SI (reg:SI 8 a8 [orig:43 D.6398 ] [43])
                    (const_int 1 [0x1])
                    (const_int 2 [0x2]))
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2294 60 {*bittrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [orig:43 D.6398 ] [43])
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 22)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              4 [39.0%] 
;; lr  out 	 1 [sp]

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 8 [a8] 9 [a9]
(note 17 16 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 17 28 3 (set (reg:QI 9 a9 [56])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 28 20 27 3 (set (reg/f:SI 8 a8 [54])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC273") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 27 28 21 3 (set:SI (reg/f:SI 8 a8 [55])
        (plus:SI (reg/f:SI 8 a8 [54])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 21 27 22 3 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [55])
                (const_int 72 [0x48])) [0 LMIC.txCnt+0 S1 A32])
        (reg:QI 9 a9 [56])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2295 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [56])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [55])
            (nil))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 22 21 23 4 393 "" [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 24 23 35 4 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2296 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 35 24 34 4 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2296 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 34 35 30)
(note 30 34 0 NOTE_INSN_DELETED)

;; Function LMIC_setTxData2 (LMIC_setTxData2, funcdef_no=110, decl_uid=3351, cgraph_uid=110, symbol_order=118)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setTxData2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,2u} r1={2d,9u} r2={4d,5u} r3={1d,3u} r4={2d,5u} r5={2d,3u} r6={1d} r7={1d} r8={4d,4u} r9={2d} r10={3d,1u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 107{73d,34u,0e} in 22{20 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 8 [a8]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 6 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 55 to worklist
  Adding insn 18 to worklist
  Adding insn 27 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 60 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 10 to worklist
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 11 to worklist
  Adding insn 31 to worklist
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 15 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setTxData2

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={3d,2u} r1={2d,9u} r2={4d,5u} r3={1d,3u} r4={2d,5u} r5={2d,3u} r6={1d} r7={1d} r8={4d,4u} r9={2d} r10={3d,1u} r11={3d,1u} r12={3d,1u} r13={2d} r14={2d} r15={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} 
;;    total ref usage 107{73d,34u,0e} in 22{20 regular + 2 call} insns.
(note 1 0 12 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 1 [sp] 2 [a2] 4 [a4] 5 [a5] 8 [a8]
(note 12 1 55 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 55 12 56 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 56 55 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 56 5 2 NOTE_INSN_DELETED)
(note 5 2 7 2 NOTE_INSN_DELETED)
(note 7 5 3 2 NOTE_INSN_DELETED)
(insn 3 7 6 2 (set (reg/v:SI 2 a2 [orig:45 port ] [45])
        (zero_extend:SI (reg:QI 2 a2 [ port ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 34 {zero_extendqisi2}
     (nil))
(insn 6 3 8 2 (set (reg/v:SI 4 a4 [orig:48 dlen ] [48])
        (zero_extend:SI (reg:QI 4 a4 [ dlen ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 34 {zero_extendqisi2}
     (nil))
(insn 8 6 9 2 (set (reg/v:SI 5 a5 [orig:50 confirmed ] [50])
        (zero_extend:SI (reg:QI 5 a5 [ confirmed ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2301 34 {zero_extendqisi2}
     (nil))
(note 9 8 15 2 NOTE_INSN_FUNCTION_BEG)
(insn 15 9 16 2 (set (reg:SI 8 a8 [53])
        (const_int 52 [0x34])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2302 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 52 [0x34])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ltu (reg:SI 8 a8 [53])
                (reg/v:SI 4 a4 [orig:48 dlen ] [48]))
            (label_ref:SI 50)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2302 58 {*ubtrue}
     (expr_list:REG_DEAD (reg:SI 8 a8 [53])
        (int_list:REG_BR_PROB 400 (nil)))
 -> 50)
;;  succ:       6 [4.0%] 
;;              3 [96.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

;; basic block 3, loop depth 0, count 0, freq 9600, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [96.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 3 [a3]
;; lr  def 	
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 17 19 3 (set (pc)
        (if_then_else (eq (reg/v/f:SI 3 a3 [orig:47 data ] [47])
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2304 56 {*btrue}
     (int_list:REG_BR_PROB 3017 (nil))
 -> 29)
;;  succ:       4 [69.8%]  (FALLTHRU)
;;              5 [30.2%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

;; basic block 4, loop depth 0, count 0, freq 6704, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [69.8%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 3 [a3] 4 [a4]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 20 19 24 4 NOTE_INSN_DELETED)
(insn 24 20 25 4 (set (reg:SI 12 a12)
        (reg/v:SI 4 a4 [orig:48 dlen ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 44 {movsi_internal}
     (nil))
(insn 25 24 26 4 (set (reg:SI 11 a11)
        (reg/v/f:SI 3 a3 [orig:47 data ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 44 {movsi_internal}
     (nil))
(insn 26 25 27 4 (set (reg:SI 10 a10)
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC274") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 44 {movsi_internal}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 191 [0xbf])))
        (nil)))
(call_insn 27 26 29 4 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2305 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

;; basic block 5, loop depth 0, count 0, freq 9600, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [30.2%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 4 [a4] 5 [a5]
;; lr  def 	 0 [a0] 2 [a2] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 29 27 30 5 396 "" [1 uses])
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg/f:SI 8 a8 [59])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC275") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2306 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 32 31 34 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [59])
                (const_int 189 [0xbd])) [0 LMIC.pendTxConf+0 S1 A8])
        (reg:QI 5 a5 [orig:50 confirmed ] [50])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2306 46 {movqi_internal}
     (nil))
(insn 34 32 36 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [59])
                (const_int 188 [0xbc])) [0 LMIC.pendTxPort+0 S1 A32])
        (reg:QI 2 a2 [orig:45 port ] [45])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2307 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 2 a2 [orig:45 port ] [45])
        (nil)))
(insn 36 34 37 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [59])
                (const_int 190 [0xbe])) [0 LMIC.pendTxLen+0 S1 A16])
        (reg:QI 4 a4 [orig:48 dlen ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2308 46 {movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [59])
        (nil)))
(call_insn 37 36 11 5 (call (mem:SI (symbol_ref:SI ("LMIC_setTxData") [flags 0x3]  <function_decl 0x100b28948 LMIC_setTxData>) [0 LMIC_setTxData S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2309 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 11 37 57 5 (set (reg:SI 2 a2 [orig:42 D.6399 ] [42])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2310 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 57 11 58 5 (use (reg/i:SI 2 a2)) -1
     (nil))
(jump_insn 58 57 52 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2310 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 52 58 50)
;; basic block 6, loop depth 0, count 0, freq 400, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [4.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 0 [a0] 1 [sp]
;; lr  def 	 2 [a2]
(code_label 50 52 49 6 397 "" [1 uses])
(note 49 50 10 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 10 49 45 6 (set (reg:SI 2 a2 [orig:42 D.6399 ] [42])
        (const_int -2 [0xfffffffffffffffe])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2303 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int -2 [0xfffffffffffffffe])
        (nil)))
(insn 45 10 60 6 (use (reg/i:SI 2 a2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2311 -1
     (nil))
(jump_insn 60 45 59 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2311 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 59 60 53)
(note 53 59 0 NOTE_INSN_DELETED)

;; Function LMIC_sendAlive (LMIC_sendAlive, funcdef_no=111, decl_uid=3353, cgraph_uid=111, symbol_order=119)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_sendAlive

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d,2u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 51{40d,10u,1e} in 8{7 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 17 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 9 to worklist
  Adding insn 14 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_sendAlive

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d,2u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 51{40d,10u,1e} in 8{7 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 17 3 18 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2315 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 18 17 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 18 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 8 2 (set (reg/f:SI 9 a9 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC276") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 5 14 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [44])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 33 {zero_extendhisi2}
     (nil))
(insn 14 8 9 2 (set (reg:HI 8 a8 [46])
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 9 14 10 2 (set (reg:SI 8 a8 [48])
        (ior:SI (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
            (reg:SI 8 a8 [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 10 a10 [orig:47 LMIC.opmode ] [47]) 0)
                (const_int 16 [0x10]))
            (nil))))
(insn 10 9 11 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [44])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2316 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [44])
        (expr_list:REG_DEAD (reg:HI 8 a8 [48])
            (nil))))
(call_insn 11 10 20 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2317 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 20 11 19 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2317 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 19 20 15)
(note 15 19 0 NOTE_INSN_DELETED)

;; Function LMIC_tryRejoin (LMIC_tryRejoin, funcdef_no=112, decl_uid=3363, cgraph_uid=112, symbol_order=120)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_tryRejoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d,2u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 51{40d,10u,1e} in 8{7 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 17 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp]
  Adding insn 9 to worklist
  Adding insn 14 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_tryRejoin

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp]
;;  regs ever live 	 0[a0] 1[sp] 8[a8] 9[a9] 10[a10]
;;  ref usage 	r0={2d,1u} r1={2d,4u} r2={1d} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={3d,2u} r9={2d,2u} r10={2d,1u,1e} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} 
;;    total ref usage 51{40d,10u,1e} in 8{7 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 1 [sp] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 17 3 18 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2322 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 18 17 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 18 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 8 2 (set (reg/f:SI 9 a9 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC277") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 5 14 2 (set (reg:SI 10 a10)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [44])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 33 {zero_extendhisi2}
     (nil))
(insn 14 8 9 2 (set (reg:HI 8 a8 [46])
        (const_int 32 [0x20])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 9 14 10 2 (set (reg:SI 8 a8 [48])
        (ior:SI (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
            (reg:SI 8 a8 [46]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 10 a10 [orig:47 LMIC.opmode ] [47])
        (expr_list:REG_EQUAL (ior:SI (subreg:SI (reg:HI 10 a10 [orig:47 LMIC.opmode ] [47]) 0)
                (const_int 32 [0x20]))
            (nil))))
(insn 10 9 11 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 9 a9 [44])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2323 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 9 a9 [44])
        (expr_list:REG_DEAD (reg:HI 8 a8 [48])
            (nil))))
(call_insn 11 10 20 2 (call (mem:SI (symbol_ref:SI ("engineUpdate") [flags 0x3]  <function_decl 0x100b50438 engineUpdate>) [0 engineUpdate S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2324 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 20 11 19 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2324 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp]

(barrier 19 20 15)
(note 15 19 0 NOTE_INSN_DELETED)

;; Function LMIC_setSession (LMIC_setSession, funcdef_no=113, decl_uid=3368, cgraph_uid=113, symbol_order=121)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 7 (    1)


LMIC_setSession

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d,1u} r1={2d,11u} r2={1d,2u} r3={1d,2u} r4={3d,5u,1e} r5={1d,3u} r6={1d} r7={1d} r8={9d,8u} r9={5d,1u} r10={11d,7u} r11={6d,2u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 181{136d,44u,1e} in 30{26 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 4 [a4] 8 [a8]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5]

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5]

( 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }u-1(3){ }u-1(4){ }u-1(5){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 66 to worklist
  Adding insn 25 to worklist
  Adding insn 29 to worklist
  Adding insn 39 to worklist
  Adding insn 69 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 44 to worklist
Finished finding needed instructions:
processing block 6 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 59 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
processing block 5 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5]
  Adding insn 38 to worklist
  Adding insn 60 to worklist
  Adding insn 61 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
processing block 4 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5]
processing block 3 lr out =  1 [sp] 2 [a2] 3 [a3] 5 [a5]
  Adding insn 24 to worklist
  Adding insn 62 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
  Adding insn 9 to worklist
DCE: Deleting insn 63
deleting insn with uid = 63.
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setSession

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 3[a3] 4[a4] 5[a5] 8[a8] 9[a9] 10[a10] 11[a11] 12[a12]
;;  ref usage 	r0={5d,1u} r1={2d,11u} r2={1d,2u} r3={1d,2u} r4={3d,5u,1e} r5={1d,3u} r6={1d} r7={1d} r8={9d,7u} r9={5d,1u} r10={10d,7u} r11={6d,2u} r12={6d,2u} r13={4d} r14={4d} r15={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} 
;;    total ref usage 179{135d,43u,1e} in 29{25 regular + 4 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]
;; lr  use 	 1 [sp] 2 [a2] 3 [a3] 4 [a4]
;; lr  def 	 1 [sp] 8 [a8]
(note 7 1 66 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 66 7 67 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2341 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 67 66 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 67 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_DELETED)
(note 6 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:SI 8 a8 [49])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC278") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2342 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 10 9 12 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 168 [0xa8])) [0 LMIC.netid+0 S4 A32])
        (reg:SI 2 a2 [ netid ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2342 44 {movsi_internal}
     (nil))
(insn 12 10 13 2 (set (mem/j/c:SI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 280 [0x118])) [0 LMIC.devaddr+0 S4 A32])
        (reg:SI 3 a3 [ devaddr ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2343 44 {movsi_internal}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg/v/f:SI 4 a4 [orig:47 nwkKey ] [47])
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2344 56 {*btrue}
     (int_list:REG_BR_PROB 1500 (nil))
 -> 27)
;;  succ:       3 [85.0%]  (FALLTHRU)
;;              4 [15.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 8 [a8]
;; lr  use 	 1 [sp] 4 [a4] 8 [a8]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 14 13 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 14 21 3 NOTE_INSN_DELETED)
(note 21 18 22 3 NOTE_INSN_DELETED)
(insn 22 21 23 3 (set (reg:SI 12 a12)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 23 22 62 3 (set (reg:SI 11 a11)
        (reg/v/f:SI 4 a4 [orig:47 nwkKey ] [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:SI 4 a4 [orig:47 nwkKey ] [47])
        (nil)))
(insn 62 23 24 3 (set (reg:SI 4 a4 [53])
        (const_int 246 [0xf6])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 246 [0xf6])
        (nil)))
(insn 24 62 25 3 (set (reg:SI 10 a10)
        (plus:SI (reg/f:SI 8 a8 [51])
            (reg:SI 4 a4 [53]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 1 {addsi3}
     (expr_list:REG_DEAD (reg:SI 4 a4 [53])
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                    (const_int 246 [0xf6])))
            (nil))))
(call_insn 25 24 27 3 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2345 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5]

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	
(code_label 27 25 28 4 401 "" [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg/v/f:SI 5 a5 [orig:48 artKey ] [48])
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2346 56 {*btrue}
     (int_list:REG_BR_PROB 1014 (nil))
 -> 41)
;;  succ:       5 [89.9%]  (FALLTHRU)
;;              6 [10.1%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5]

;; basic block 5, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [89.9%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp] 5 [a5]
;; lr  def 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(note 30 29 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 33 30 35 5 NOTE_INSN_DELETED)
(note 35 33 36 5 NOTE_INSN_DELETED)
(insn 36 35 37 5 (set (reg:SI 12 a12)
        (const_int 16 [0x10])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 16 [0x10])
        (nil)))
(insn 37 36 61 5 (set (reg:SI 11 a11)
        (reg/v/f:SI 5 a5 [orig:48 artKey ] [48])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (nil))
(insn 61 37 60 5 (set (reg/f:SI 10 a10 [59])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC278") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 60 61 38 5 (set:SI (reg/f:SI 10 a10 [60])
        (plus:SI (reg/f:SI 10 a10 [59])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 38 60 39 5 (set (reg:SI 10 a10)
        (plus:SI (reg/f:SI 10 a10 [60])
            (const_int 6 [0x6]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 1 {addsi3}
     (nil))
(call_insn 39 38 41 5 (set (reg:SI 10 a10)
        (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 0x100bc3a20 memcpy>) [0 memcpy S4 A32])
            (const_int 0 [0]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2347 82 {call_value_internal}
     (expr_list:REG_DEAD (reg:SI 12 a12)
        (expr_list:REG_DEAD (reg:SI 11 a11)
            (expr_list:REG_UNUSED (reg:SI 10 a10)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:SI (set (reg:SI 10 a10)
            (reg:SI 10 a10))
        (expr_list:SI (use (reg:SI 10 a10))
            (expr_list:SI (use (reg:SI 11 a11))
                (expr_list:SI (use (reg:SI 12 a12))
                    (nil))))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 5 [a5]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [10.1%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(1){ }}
;; lr  in  	 1 [sp] 2 [a2] 3 [a3] 5 [a5]
;; lr  use 	 1 [sp]
;; lr  def 	 0 [a0] 4 [a4] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
(code_label 41 39 42 6 402 "" [1 uses])
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 6 (set (reg:SI 10 a10)
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2350 44 {movsi_internal}
     (nil))
(call_insn 44 43 45 6 (call (mem:SI (symbol_ref:SI ("initDefaultChannels") [flags 0x3]  <function_decl 0x100b7c288 initDefaultChannels>) [0 initDefaultChannels S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2350 81 {call_internal}
     (expr_list:REG_DEAD (reg:SI 10 a10)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 10 a10))
        (nil)))
(insn 45 44 47 6 (set (reg/f:SI 10 a10 [65])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC278") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 47 45 59 6 (set (reg:SI 4 a4)
        (zero_extend:SI (mem/j/c:HI (plus:SI (reg/f:SI 10 a10 [65])
                    (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 33 {zero_extendhisi2}
     (nil))
(insn 59 47 48 6 (set (reg:HI 8 a8 [66])
        (const_int -679 [0xfffffffffffffd59])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 45 {movhi_internal}
     (expr_list:REG_EQUIV (const_int -679 [0xfffffffffffffd59])
        (nil)))
(insn 48 59 49 6 (set (reg:SI 8 a8 [68])
        (and:SI (reg:SI 4 a4 [orig:67 LMIC.opmode ] [67])
            (reg:SI 8 a8 [66]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 30 {andsi3}
     (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:HI 4 a4 [orig:67 LMIC.opmode ] [67]) 0)
            (const_int -679 [0xfffffffffffffd59]))
        (nil)))
(insn 49 48 53 6 (set (reg:SI 8 a8 [orig:43 D.6409 ] [43])
        (zero_extend:SI (reg:HI 8 a8 [68]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2353 33 {zero_extendhisi2}
     (nil))
(insn 53 49 54 6 (set (reg:SI 9 a9 [72])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC279") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2354 44 {movsi_internal}
     (expr_list:REG_EQUIV (const_int 2048 [0x800])
        (nil)))
(insn 54 53 55 6 (set (reg:SI 8 a8 [71])
        (ior:SI (reg:SI 8 a8 [orig:43 D.6409 ] [43])
            (reg:SI 9 a9 [72]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2354 31 {iorsi3}
     (expr_list:REG_DEAD (reg:SI 9 a9 [72])
        (nil)))
(insn 55 54 56 6 (set (mem/j/c:HI (plus:SI (reg/f:SI 10 a10 [65])
                (const_int 172 [0xac])) [0 LMIC.opmode+0 S2 A32])
        (reg:HI 8 a8 [71])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2354 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 10 a10 [65])
        (expr_list:REG_DEAD (reg:HI 8 a8 [71])
            (nil))))
(call_insn 56 55 69 6 (call (mem:SI (symbol_ref:SI ("stateJustJoined") [flags 0x3]  <function_decl 0x100b7c0d8 stateJustJoined>) [0 stateJustJoined S4 A32])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2355 81 {call_internal}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(jump_insn 69 56 68 6 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2355 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5]

(barrier 68 69 64)
(note 64 68 0 NOTE_INSN_DELETED)

;; Function LMIC_setLinkCheckMode (LMIC_setLinkCheckMode, funcdef_no=114, decl_uid=3370, cgraph_uid=114, symbol_order=122)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setLinkCheckMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,4u} r9={3d,2u} 
;;    total ref usage 33{17d,16u,0e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 9 [a9]
;; lr  use 	 0 [a0] 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
;; lr  out 	 1 [sp] 2 [a2]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 32 to worklist
  Adding insn 26 to worklist
  Adding insn 35 to worklist
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 5 lr out =  1 [sp] 2 [a2]
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 3 lr out =  0 [a0] 1 [sp] 2 [a2] 9 [a9]
  Adding insn 5 to worklist
processing block 4 lr out =  0 [a0] 1 [sp] 2 [a2] 9 [a9]
  Adding insn 6 to worklist
processing block 2 lr out =  0 [a0] 1 [sp] 2 [a2]
  Adding insn 28 to worklist
  Adding insn 29 to worklist
  Adding insn 11 to worklist
  Adding insn 3 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setLinkCheckMode

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8] 9[a9]
;;  ref usage 	r0={1d,1u} r1={2d,6u} r2={2d,3u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={4d,4u} r9={3d,2u} 
;;    total ref usage 33{17d,16u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 2 [a2] 8 [a8] 9 [a9]
(note 7 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 7 33 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2372 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 33 32 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 33 3 2 NOTE_INSN_DELETED)
(insn 3 2 4 2 (set (reg/v:SI 2 a2 [orig:43 enabled ] [43])
        (zero_extend:SI (reg:QI 2 a2 [ enabled ]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2372 34 {zero_extendqisi2}
     (nil))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 29 2 (set (reg:QI 9 a9 [47])
        (const_int 0 [0])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 46 {movqi_internal}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 29 11 28 2 (set (reg/f:SI 8 a8 [45])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC280") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 28 29 12 2 (set:SI (reg/f:SI 8 a8 [46])
        (plus:SI (reg/f:SI 8 a8 [45])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 12 28 13 2 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [46])
                (const_int 38 [0x26])) [0 LMIC.adrChanged+0 S1 A16])
        (reg:QI 9 a9 [47])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2373 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [47])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [46])
            (nil))))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg/v:SI 2 a2 [orig:43 enabled ] [43])
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 56 {*btrue}
     (int_list:REG_BR_PROB 6100 (nil))
 -> 25)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(note 14 13 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 14 26 3 (set (reg:SI 9 a9 [orig:42 D.6416 ] [42])
        (const_int 244 [0xf4])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 244 [0xf4])
        (nil)))
(jump_insn 26 5 27 3 (set (pc)
        (label_ref 15)) 78 {jump}
     (nil)
 -> 15)
;;  succ:       5 [100.0%] 
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

(barrier 27 26 25)
;; basic block 4, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 1 [sp]
;; lr  def 	 9 [a9]
(code_label 25 27 24 4 405 "" [1 uses])
(note 24 25 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 24 15 4 (set (reg:SI 9 a9 [orig:42 D.6416 ] [42])
        (const_int 128 [0x80])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 44 {movsi_internal}
     (expr_list:REG_EQUAL (const_int 128 [0x80])
        (nil)))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 0 [a0] 1 [sp] 2 [a2] 9 [a9]

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2] 9 [a9]
;; lr  use 	 0 [a0] 1 [sp] 9 [a9]
;; lr  def 	 8 [a8]
(code_label 15 6 16 5 404 "" [1 uses])
(note 16 15 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (set (reg/f:SI 8 a8 [48])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC280") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 18 17 19 5 (set:SI (reg/f:SI 8 a8 [49])
        (plus:SI (reg/f:SI 8 a8 [48])
            (const_int 256 [0x100]))) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 1 {addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
                (const_int 256 [0x100])))
        (nil)))
(insn 19 18 35 5 (set (mem/j/c:QI (plus:SI (reg/f:SI 8 a8 [49])
                (const_int 37 [0x25])) [0 LMIC.adrAckReq+0 S1 A8])
        (reg:QI 9 a9 [orig:42 D.6416 ] [42])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 46 {movqi_internal}
     (expr_list:REG_DEAD (reg:QI 9 a9 [orig:42 D.6416 ] [42])
        (expr_list:REG_DEAD (reg/f:SI 8 a8 [49])
            (nil))))
(jump_insn 35 19 34 5 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2374 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 34 35 30)
(note 30 34 0 NOTE_INSN_DELETED)

;; Function LMIC_setClockError (LMIC_setClockError, funcdef_no=115, decl_uid=3372, cgraph_uid=115, symbol_order=123)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


LMIC_setClockError

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;; lr  out 	 0 [a0] 1 [sp] 2 [a2]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 8 [a8]
;; lr  out 	 1 [sp] 2 [a2]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(1){ }u-1(2){ }}
;; lr  in  	 1 [sp] 2 [a2]
;; lr  use 	 1 [sp] 2 [a2]
;; lr  def 	
;; lr  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 8 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
processing block 2 lr out =  1 [sp] 2 [a2]
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LMIC_setClockError

Dataflow summary:
;;  invalidated by call 	 0 [a0] 8 [a8] 9 [a9] 10 [a10] 11 [a11] 12 [a12] 13 [a13] 14 [a14] 15 [a15] 18 [b0] 19 [f0] 20 [f1] 21 [f2] 22 [f3] 23 [f4] 24 [f5] 25 [f6] 26 [f7] 27 [f8] 28 [f9] 29 [f10] 30 [f11] 31 [f12] 32 [f13] 33 [f14] 34 [f15] 35 [acc]
;;  hardware regs used 	 1 [sp]
;;  regular block artificial uses 	 1 [sp]
;;  eh block artificial uses 	 1 [sp] 17 [argp]
;;  entry block defs 	 0 [a0] 1 [sp] 2 [a2] 3 [a3] 4 [a4] 5 [a5] 6 [a6] 7 [a7]
;;  exit block uses 	 1 [sp] 2 [a2]
;;  regs ever live 	 0[a0] 1[sp] 2[a2] 8[a8]
;;  ref usage 	r0={1d,1u} r1={2d,3u} r2={1d,2u} r3={1d} r4={1d} r5={1d} r6={1d} r7={1d} r8={1d,1u} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(1){ }}
;; lr  in  	 0 [a0] 1 [sp] 2 [a2]
;; lr  use 	 0 [a0] 1 [sp] 2 [a2]
;; lr  def 	 1 [sp] 8 [a8]
(note 5 1 13 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 13 5 14 2 (set (reg/f:SI 1 sp)
        (unspec_volatile:SI [
                (const_int 32 [0x20])
            ] 2)) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2380 83 {entry}
     (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 sp)
            (plus:SI (reg/f:SI 1 sp)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))
(note 14 13 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 14 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 8 a8 [44])
        (mem/u/c:SI (symbol_ref/u:SI ("*.LC281") [flags 0x2]) [0  S4 A32])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2381 44 {movsi_internal}
     (expr_list:REG_EQUIV (symbol_ref:SI ("LMIC")  <var_decl 0x140ed97e0 LMIC>)
        (nil)))
(insn 8 7 16 2 (set (mem/j/c:HI (plus:SI (reg/f:SI 8 a8 [44])
                (const_int 186 [0xba])) [0 LMIC.clockError+0 S2 A16])
        (reg:HI 2 a2 [ error ])) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2381 45 {movhi_internal}
     (expr_list:REG_DEAD (reg/f:SI 8 a8 [44])
        (nil)))
(jump_insn 16 8 15 2 (parallel [
            (return)
            (use (reg:SI 0 a0))
        ]) /Users/martinschmidli/esp/projects/atas-node2-lora/components/lmic/./lmic.c:2381 84 {return}
     (expr_list:REG_DEAD (reg:SI 0 a0)
        (nil))
 -> return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 1 [sp] 2 [a2]

(barrier 15 16 11)
(note 11 15 0 NOTE_INSN_DELETED)
