{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465196395263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465196395263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 14:59:55 2016 " "Processing started: Mon Jun 06 14:59:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465196395263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465196395263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecInterp -c DecInterp " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecInterp -c DecInterp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465196395263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1465196395505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_da_data.v 1 1 " "Found 1 design units, including 1 entities, in source file out_da_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_da_data " "Found entity 1: out_da_data" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_dds " "Found entity 1: sin_dds" {  } { { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_add.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_add " "Found entity 1: wave_add" {  } { { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix_fir_65.v 1 1 " "Found 1 design units, including 1 entities, in source file radix_fir_65.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix_fir_65 " "Found entity 1: radix_fir_65" {  } { { "radix_fir_65.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/radix_fir_65.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file data_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_fir " "Found entity 1: data_fir" {  } { { "data_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/data_fir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_1_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_1_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_1_Verilog " "Found entity 1: hdec_1_Verilog" {  } { { "fir/hdec_1_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_1_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_2_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_2_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_2_Verilog " "Found entity 1: hdec_2_Verilog" {  } { { "fir/hdec_2_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_2_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_3_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_3_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_3_Verilog " "Found entity 1: hdec_3_Verilog" {  } { { "fir/hdec_3_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_3_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_4_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_4_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_4_Verilog " "Found entity 1: hdec_4_Verilog" {  } { { "fir/hdec_4_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_4_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_5_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_5_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_5_Verilog " "Found entity 1: hdec_5_Verilog" {  } { { "fir/hdec_5_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_5_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_6_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_6_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_6_Verilog " "Found entity 1: hdec_6_Verilog" {  } { { "fir/hdec_6_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_6_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_7_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_7_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_7_Verilog " "Found entity 1: hdec_7_Verilog" {  } { { "fir/hdec_7_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_7_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/hdec_8_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/hdec_8_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdec_8_Verilog " "Found entity 1: hdec_8_Verilog" {  } { { "fir/hdec_8_Verilog.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/fir/hdec_8_Verilog.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395589 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIR_OUT_SIZE data_fir.v 7 decimation.v(7) " "Verilog HDL macro warning at decimation.v(7): overriding existing definition for macro \"FIR_OUT_SIZE\", which was defined in \"data_fir.v\", line 7" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 7 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1465196395591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimation " "Found entity 1: decimation" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polypase_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file polypase_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 polypase_fir " "Found entity 1: polypase_fir" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpolation.v 1 1 " "Found 1 design units, including 1 entities, in source file interpolation.v" { { "Info" "ISGN_ENTITY_NAME" "1 interpolation " "Found entity 1: interpolation" {  } { { "interpolation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/interpolation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "out_da_data " "Elaborating entity \"out_da_data\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465196395672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_fir data_fir:fir1 " "Elaborating entity \"data_fir\" for hierarchy \"data_fir:fir1\"" {  } { { "out_da_data.v" "fir1" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 data_fir.v(39) " "Verilog HDL assignment warning at data_fir.v(39): truncated value with size 23 to match size of target (8)" {  } { { "data_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/data_fir.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465196395818 "|out_da_data|data_fir:fir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_add data_fir:fir1\|wave_add:iadd1 " "Elaborating entity \"wave_add\" for hierarchy \"data_fir:fir1\|wave_add:iadd1\"" {  } { { "data_fir.v" "iadd1" { Text "E:/matlab/lesson/8.SDR/VERILOG/data_fir.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_dds data_fir:fir1\|wave_add:iadd1\|sin_dds:i1 " "Elaborating entity \"sin_dds\" for hierarchy \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\"" {  } { { "wave_add.v" "i1" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1 " "Elaborating entity \"rom\" for hierarchy \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\"" {  } { { "sin_dds.v" "rom_inst1" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196395897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinwave.mif " "Parameter \"init_file\" = \"sinwave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395898 ""}  } { { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465196395898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7d91 " "Found entity 1: altsyncram_7d91" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465196395968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465196395968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7d91 data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated " "Elaborating entity \"altsyncram_7d91\" for hierarchy \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196395969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix_fir_65 data_fir:fir1\|radix_fir_65:fir1 " "Elaborating entity \"radix_fir_65\" for hierarchy \"data_fir:fir1\|radix_fir_65:fir1\"" {  } { { "data_fir.v" "fir1" { Text "E:/matlab/lesson/8.SDR/VERILOG/data_fir.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "polypase_fir polypase_fir:fir2 " "Elaborating entity \"polypase_fir\" for hierarchy \"polypase_fir:fir2\"" {  } { { "out_da_data.v" "fir2" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 polypase_fir.v(142) " "Verilog HDL assignment warning at polypase_fir.v(142): truncated value with size 23 to match size of target (8)" {  } { { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465196396290 "|out_da_data|polypase_fir:fir2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_1_Verilog polypase_fir:fir2\|hdec_1_Verilog:hn1 " "Elaborating entity \"hdec_1_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_1_Verilog:hn1\"" {  } { { "polypase_fir.v" "hn1" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_2_Verilog polypase_fir:fir2\|hdec_2_Verilog:hn2 " "Elaborating entity \"hdec_2_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_2_Verilog:hn2\"" {  } { { "polypase_fir.v" "hn2" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_3_Verilog polypase_fir:fir2\|hdec_3_Verilog:hn3 " "Elaborating entity \"hdec_3_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_3_Verilog:hn3\"" {  } { { "polypase_fir.v" "hn3" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_4_Verilog polypase_fir:fir2\|hdec_4_Verilog:hn4 " "Elaborating entity \"hdec_4_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_4_Verilog:hn4\"" {  } { { "polypase_fir.v" "hn4" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_5_Verilog polypase_fir:fir2\|hdec_5_Verilog:hn5 " "Elaborating entity \"hdec_5_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_5_Verilog:hn5\"" {  } { { "polypase_fir.v" "hn5" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_6_Verilog polypase_fir:fir2\|hdec_6_Verilog:hn6 " "Elaborating entity \"hdec_6_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_6_Verilog:hn6\"" {  } { { "polypase_fir.v" "hn6" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_7_Verilog polypase_fir:fir2\|hdec_7_Verilog:hn7 " "Elaborating entity \"hdec_7_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_7_Verilog:hn7\"" {  } { { "polypase_fir.v" "hn7" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdec_8_Verilog polypase_fir:fir2\|hdec_8_Verilog:hn8 " "Elaborating entity \"hdec_8_Verilog\" for hierarchy \"polypase_fir:fir2\|hdec_8_Verilog:hn8\"" {  } { { "polypase_fir.v" "hn8" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimation decimation:fir3 " "Elaborating entity \"decimation\" for hierarchy \"decimation:fir3\"" {  } { { "out_da_data.v" "fir3" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 decimation.v(142) " "Verilog HDL assignment warning at decimation.v(142): truncated value with size 23 to match size of target (8)" {  } { { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465196396682 "|out_da_data|decimation:fir3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpolation interpolation:fir4 " "Elaborating entity \"interpolation\" for hierarchy \"interpolation:fir4\"" {  } { { "out_da_data.v" "fir4" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465196396745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 interpolation.v(127) " "Verilog HDL assignment warning at interpolation.v(127): truncated value with size 23 to match size of target (8)" {  } { { "interpolation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/interpolation.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465196396751 "|out_da_data|interpolation:fir4"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "interpolation:fir4\|wave_add:iadd2\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"interpolation:fir4\|wave_add:iadd2\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 48 0 0 } } { "interpolation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/interpolation.v" 46 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "interpolation:fir4\|wave_add:iadd2\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"interpolation:fir4\|wave_add:iadd2\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 39 0 0 } } { "interpolation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/interpolation.v" 46 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|interpolation:fir4|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "decimation:fir3\|wave_add:iadd2\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"decimation:fir3\|wave_add:iadd2\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 48 0 0 } } { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 30 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "decimation:fir3\|wave_add:iadd2\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"decimation:fir3\|wave_add:iadd2\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 39 0 0 } } { "decimation.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/decimation.v" 30 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|decimation:fir3|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "polypase_fir:fir2\|wave_add:iadd2\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"polypase_fir:fir2\|wave_add:iadd2\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 48 0 0 } } { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 31 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "polypase_fir:fir2\|wave_add:iadd2\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"polypase_fir:fir2\|wave_add:iadd2\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 39 0 0 } } { "polypase_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/polypase_fir.v" 31 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|polypase_fir:fir2|wave_add:iadd2|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fir:fir1\|wave_add:iadd1\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i2\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 48 0 0 } } { "data_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/data_fir.v" 29 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i2|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\] " "Synthesized away node \"data_fir:fir1\|wave_add:iadd1\|sin_dds:i1\|rom:rom_inst1\|altsyncram:altsyncram_component\|altsyncram_7d91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7d91.tdf" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/db/altsyncram_7d91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/rom.v" 81 0 0 } } { "sin_dds.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/sin_dds.v" 53 0 0 } } { "wave_add.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/wave_add.v" 39 0 0 } } { "data_fir.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/data_fir.v" 29 0 0 } } { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196397449 "|out_da_data|data_fir:fir1|wave_add:iadd1|sin_dds:i1|rom:rom_inst1|altsyncram:altsyncram_component|altsyncram_7d91:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1465196397449 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1465196397449 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DA_value\[0\] GND " "Pin \"DA_value\[0\]\" is stuck at GND" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465196408257 "|out_da_data|DA_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA_value\[1\] GND " "Pin \"DA_value\[1\]\" is stuck at GND" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465196408257 "|out_da_data|DA_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA_value\[2\] GND " "Pin \"DA_value\[2\]\" is stuck at GND" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465196408257 "|out_da_data|DA_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA_value\[3\] GND " "Pin \"DA_value\[3\]\" is stuck at GND" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465196408257 "|out_da_data|DA_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA_value\[4\] GND " "Pin \"DA_value\[4\]\" is stuck at GND" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465196408257 "|out_da_data|DA_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA_value\[5\] GND " "Pin \"DA_value\[5\]\" is stuck at GND" {  } { { "out_da_data.v" "" { Text "E:/matlab/lesson/8.SDR/VERILOG/out_da_data.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465196408257 "|out_da_data|DA_value[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465196408257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465196409822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "206 " "206 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465196415683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465196417966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465196417966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12833 " "Implemented 12833 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465196420392 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465196420392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12756 " "Implemented 12756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465196420392 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1465196420392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465196420392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465196420436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 15:00:20 2016 " "Processing ended: Mon Jun 06 15:00:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465196420436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465196420436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465196420436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465196420436 ""}
