This folder contains three small verification projects of SystemVerilog testbench, which are done when I was learning SV.
