<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>openadc_interface_light</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_CFG_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_CFG_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_CFG_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_CFG_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_CFG_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_BLKS_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_blks_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_blks_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_blks_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_blks_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_blks_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_BLKS_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_CFG_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_CFG_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_CFG_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cfg_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_CFG_AXI_CLK.ASSOCIATED_BUSIF">S_CFG_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_CFG_AXI_CLK.ASSOCIATED_RESET">s_cfg_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_BLKS_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_blks_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_BLKS_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_BLKS_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_blks_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_BLKS_AXIS_CLK.ASSOCIATED_BUSIF">M_BLKS_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_BLKS_AXIS_CLK.ASSOCIATED_RESET">m_blks_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_CFG_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_CFG_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_CFG_AXI.S_CFG_AXI_REG.OFFSET_BASE_PARAM">C_S_CFG_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_CFG_AXI.S_CFG_AXI_REG.OFFSET_HIGH_PARAM">C_S_CFG_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>openadc_interface_light_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b571cdaf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>openadc_interface_light_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b571cdaf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fc662467</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d4565289</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>gain</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gain_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>over_range</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_CFG_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_CFG_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_CFG_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_CFG_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_CFG_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cfg_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_blks_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_blks_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_blks_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_blks_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_BLKS_AXIS_TDATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_blks_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_BLKS_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_blks_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_blks_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_CFG_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S CFG AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_CFG_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_CFG_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S CFG AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_CFG_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_BLKS_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M BLKS AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_BLKS_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_BLKS_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M BLKS AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_BLKS_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_165ed04b</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/adc_capture.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/openadc_interface_light_v1_0_S_CFG_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/openadc_interface_light_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c0091979</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/adc_capture.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/openadc_interface_light_v1_0_S_CFG_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/openadc_interface_light_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/openadc_interface_light_v1_0/data/openadc_interface_light.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/openadc_interface_light_v1_0/data/openadc_interface_light.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/openadc_interface_light_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/openadc_interface_light_v1_0/src/openadc_interface_light.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/openadc_interface_light_v1_0/src/openadc_interface_light.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/openadc_interface_light_v1_0/src/openadc_interface_light_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/openadc_interface_light_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d4565289</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Simplified OpenADC interface</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_CFG_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S CFG AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_CFG_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_CFG_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_CFG_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S CFG AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_CFG_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_CFG_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_CFG_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S CFG AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_CFG_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_CFG_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_CFG_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S CFG AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_CFG_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_CFG_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_BLKS_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M BLKS AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_BLKS_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_165ed04b" spirit:order="7">64</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_BLKS_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_BLKS_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M BLKS AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_BLKS_AXIS_START_COUNT" spirit:order="8" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">openadc_interface_light_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>openadc_interface_light_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-11-20T16:26:50Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15abf966_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f75f9ce_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b3d836_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcc7260_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd52ee5_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e957cf_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f725a9a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99b052f_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6cd508_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0a0aa3_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd31d0_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391d1215_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155718ae_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baf4cf1_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23583608_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfaf013_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72569edc_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d61d52_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f47a07b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714c7353_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343bed1a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e3ba37_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a269c87_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1778c13b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f74ba7_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3566b780_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38021e4a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190b3949_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da3db30_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f9f269_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25faebde_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7408540_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d10211_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5f4618_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b54d37_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5531e9e9_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71888400_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4754eb2e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b6725_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7b4fe0_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69df296d_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aaf51f9_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a452602_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1305de34_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1bacee_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c11dae5_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1bc2ca_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dbb626_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26122a7e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439f44b4_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac0b42_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c5f2c_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac810ae_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3178f87b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fe11df_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbc6f7b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6d0ba8_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5487fb4_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640acb6a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da3f1ef_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5badbf0c_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c02401c_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da3a8a1_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5729a622_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b345056_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419d8fca_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594b257e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451f235e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f33726_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e073ef0_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b147ae_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ef9140_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450ff6a9_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfa0014_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40deb938_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b4fc45_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39deae5b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f05d8b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688f0b1b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f251431_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547b084b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10054343_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aabead6_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ce3106_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75321d04_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bcbe88_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12511b07_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482690ac_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4501aaf7_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6420747a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d00532c_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e41911_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cf594_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570893d4_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd7eec1_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165d9f71_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311388b9_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f03dddd_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580464c8_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1670909a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee80bdf_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acba75a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150310de_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65915133_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df3bc_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d48f3f_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f12826a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4acede_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ab75d_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20408601_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f988087_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bbd738_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317e8668_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34beb57c_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63809f06_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc2665c_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd7c922_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63332d_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d75f8b9_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e29f4e8_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11070772_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7360a99b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd49d41_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5dfb38_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413821b0_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf87ce5_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c979dcc_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d4cd36_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366ecb1a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2b63e9_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a914052_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e54adbc_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbf70ef_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c2356d_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638005ea_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730bf893_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e140820_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3f3bb_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2b5180_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5665652_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e658a9e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff32eca_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f483b06_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f20e70d_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45daf1c5_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba64909_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380b0584_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e86123e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9ad457_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2604f3a8_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7bc0a3_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef25ed8_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5588051f_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23174208_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76168c7d_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fad585_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19712eb0_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3095cd90_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e29ad78_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e0a528_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61265625_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605bd307_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1b4c8a_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb479ad_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6713f1b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308e2c01_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51dd9a24_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39651cca_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71122534_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8b4923_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f96018f_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce9cf44_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf3fc02_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc72d8e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e29925c_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738504c7_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722c72e1_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300d7da9_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321cdb81_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccd296b_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6a1e9e_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b817579_ARCHIVE_LOCATION">/home/bakry/projects/GMU/fobos-proj/new_adc_scope/vivado/ip_repo/openadc_interface_light_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1b71a799"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="2aa046a5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5f9299c5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e3ec0116"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="124532ea"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d80d7094"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
