
# Pipelined 8-Input Adder Tree

### **Author**: Dulipudi Laashmith Sanjay  
### **College**: Vasireddy Venkatadri Institute of Technology (VVIT)  
### **Tool Used**: Xilinx Vivado 2025.1  

 ğŸ“Œ Project Overview

This project implements a **3-stage pipelined adder tree** to sum **8 unsigned 8-bit inputs** efficiently.  
Pipelining improves throughput by processing new inputs every clock cycle, even while previous additions are still being computed.

The final design simulates successfully in Vivado and is fully synthesizable for FPGA implementation.

 ğŸ“Œ Objective

âœ… **Without Pipelining** â†’ The next set of inputs must wait until the entire addition finishes.  
âœ… **With Pipelining** â†’ New inputs can be processed **every clock cycle**, increasing throughput.

 ğŸ“Œ Block Diagram (Logical Pipeline Flow)


     Stage 1                Stage 2                Stage 3


(8 Inputs â†’ 4 Adders)   (4 Partial Sums â†’ 2 Adders)   (Final Adder)

in0 â”€â”                        s0\_reg â”€â”
â”œâ”€â–º\[Adder]â”€â–º s0 â”€â–º\[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
in1 â”€â”˜                                â”‚
â”‚
in2 â”€â”                        s1\_reg â”€â”¤
â”œâ”€â–º\[Adder]â”€â–º s1 â”€â–º\[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
in3 â”€â”˜                                â”‚
â”‚
in4 â”€â”                        s2\_reg â”€â”
â”œâ”€â–º\[Adder]â”€â–º s2 â”€â–º\[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
in5 â”€â”˜                                â”‚
â–¼
in6 â”€â”                        s3\_reg â”€â”˜      p0\_reg â”€â”
â”œâ”€â–º\[Adder]â”€â–º s3 â”€â–º\[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”œâ”€â–º\[Adder]â”€â–º final\_sum\_reg
in7 â”€â”˜                                â”‚      p1\_reg â”€â”˜
â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   p0 = s0\_reg + s1\_reg  â”‚
â”‚   p1 = s2\_reg + s3\_reg  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜


- **DFFs** (pipeline registers) store intermediate results between stages, allowing new inputs every clock.

 ğŸ“Œ File Structure


/src
â”œâ”€â”€ adder\_8bit.v
â”œâ”€â”€ dff\_8bit.v
â”œâ”€â”€ stage1\_adder.v
â”œâ”€â”€ stage2\_adder.v
â”œâ”€â”€ stage3\_adder.v
â””â”€â”€ pipelined\_adder.v   <-- Top Module

/sim
â”œâ”€â”€ tb\_adder\_8bit.v
â”œâ”€â”€ tb\_dff\_8bit.v
â”œâ”€â”€ tb\_stage1\_adder.v
â”œâ”€â”€ tb\_stage2\_adder.v
â”œâ”€â”€ tb\_stage3\_adder.v
â””â”€â”€ tb\_pipelined\_adder.v  <-- Final Simulation

 ğŸ“Œ Simulation Results

âœ… **Vivado Behavioral Simulation Console Output**  


\===========================================================
Pipelined 8-Input Adder Tree Simulation (CLEAN TEST CASES)
==========================================================

## Time | s0  s1  s2  s3 | p0   p1  | Final

0ns |   0   0   0   0 |   0    0 |   0
15ns |   3   7  11  15 |   0    0 |   0
25ns |  30  70 110 150 |  10   26 |   0
35ns |   0   0   0   0 | 100    4 |   0
45ns |  15  35  55  75 |   0    0 |  36
55ns | 254 254 254 254 |  50  130 | 104
65ns | 254 254 254 254 | 252  252 |   0
75ns | 254 254 254 254 | 252  252 | 180
85ns | 254 254 254 254 | 252  252 | 248
---------------------------------------

Simulation Completed âœ…


 ğŸ“Œ Key Learnings

- **Pipelining** increases **throughput** by overlapping computations.
- **DFFs** hold intermediate sums at each stage.
- The final sum is available after **3 clock cycles latency**, but new inputs can be processed **every cycle**.
- Overflow wraps naturally due to 8-bit arithmetic.
