{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575380982561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575380982564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 07:49:42 2019 " "Processing started: Tue Dec 03 07:49:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575380982564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575380982564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_360 -c Serial_360 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_360 -c Serial_360" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575380982565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575380983161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575380983162 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Serial_360.v(294) " "Verilog HDL Module Instantiation warning at Serial_360.v(294): ignored dangling comma in List of Port Connections" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 294 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1575381000486 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Serial_360.v(406) " "Verilog HDL information at Serial_360.v(406): always construct contains both blocking and non-blocking assignments" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 406 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575381000486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_360.v 5 5 " "Found 5 design units, including 5 entities, in source file serial_360.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_360 " "Found entity 1: Serial_360" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575381000492 ""} { "Info" "ISGN_ENTITY_NAME" "2 UARTSend " "Found entity 2: UARTSend" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575381000492 ""} { "Info" "ISGN_ENTITY_NAME" "3 UARTRX " "Found entity 3: UARTRX" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575381000492 ""} { "Info" "ISGN_ENTITY_NAME" "4 SetParameters " "Found entity 4: SetParameters" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575381000492 ""} { "Info" "ISGN_ENTITY_NAME" "5 StoreData " "Found entity 5: StoreData" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575381000492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575381000492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Serial_360.v(268) " "Verilog HDL Instantiation warning at Serial_360.v(268): instance has no name" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 268 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575381000501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Serial_360.v(294) " "Verilog HDL Instantiation warning at Serial_360.v(294): instance has no name" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 294 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575381000503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Serial_360 " "Elaborating entity \"Serial_360\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575381000572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Serial_360.v(138) " "Verilog HDL assignment warning at Serial_360.v(138): truncated value with size 10 to match size of target (9)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381000586 "|Serial_360"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Serial_360.v(164) " "Verilog HDL assignment warning at Serial_360.v(164): truncated value with size 32 to match size of target (9)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381000611 "|Serial_360"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Serial_360.v(166) " "Verilog HDL assignment warning at Serial_360.v(166): truncated value with size 32 to match size of target (11)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381000611 "|Serial_360"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Serial_360.v(196) " "Verilog HDL assignment warning at Serial_360.v(196): truncated value with size 32 to match size of target (11)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381000647 "|Serial_360"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTSend UARTSend:UARTSend_Inst " "Elaborating entity \"UARTSend\" for hierarchy \"UARTSend:UARTSend_Inst\"" {  } { { "Serial_360.v" "UARTSend_Inst" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575381001254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Serial_360.v(459) " "Verilog HDL assignment warning at Serial_360.v(459): truncated value with size 32 to match size of target (5)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001257 "|Serial_360|UARTSend:UARTSend_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTRX UARTRX:UARTRX_Inst " "Elaborating entity \"UARTRX\" for hierarchy \"UARTRX:UARTRX_Inst\"" {  } { { "Serial_360.v" "UARTRX_Inst" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575381001276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Serial_360.v(607) " "Verilog HDL assignment warning at Serial_360.v(607): truncated value with size 32 to match size of target (5)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001279 "|Serial_360|UARTRX:UARTRX_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetParameters SetParameters:comb_16670 " "Elaborating entity \"SetParameters\" for hierarchy \"SetParameters:comb_16670\"" {  } { { "Serial_360.v" "comb_16670" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575381001302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Serial_360.v(679) " "Verilog HDL assignment warning at Serial_360.v(679): truncated value with size 32 to match size of target (8)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001302 "|Serial_360|SetParameters:comb_16670"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreData StoreData:comb_16671 " "Elaborating entity \"StoreData\" for hierarchy \"StoreData:comb_16671\"" {  } { { "Serial_360.v" "comb_16671" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575381001333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(919) " "Verilog HDL assignment warning at Serial_360.v(919): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001338 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(928) " "Verilog HDL assignment warning at Serial_360.v(928): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001338 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(939) " "Verilog HDL assignment warning at Serial_360.v(939): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001338 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(993) " "Verilog HDL assignment warning at Serial_360.v(993): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001413 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(1002) " "Verilog HDL assignment warning at Serial_360.v(1002): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001413 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(1036) " "Verilog HDL assignment warning at Serial_360.v(1036): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001468 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(1045) " "Verilog HDL assignment warning at Serial_360.v(1045): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001468 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Serial_360.v(1056) " "Verilog HDL assignment warning at Serial_360.v(1056): truncated value with size 32 to match size of target (10)" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575381001469 "|Serial_360|StoreData:comb_16671"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575381039682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575381069555 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575381084188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/output_files/Serial_360.map.smsg " "Generated suppressed messages file C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/output_files/Serial_360.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575381084764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575381085652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575381085652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button1 " "No output dependent on input pin \"Button1\"" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575381087152 "|Serial_360|Button1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button2 " "No output dependent on input pin \"Button2\"" {  } { { "Serial_360.v" "" { Text "C:/Users/Matt/Documents/FPGA code/Serial_360/Serial_360/Serial_360.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575381087152 "|Serial_360|Button2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575381087152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15038 " "Implemented 15038 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575381087153 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575381087153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15014 " "Implemented 15014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575381087153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575381087153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575381087196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 07:51:27 2019 " "Processing ended: Tue Dec 03 07:51:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575381087196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575381087196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575381087196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575381087196 ""}
