 Accepted by EIA                                                        SFF-8436 Rev 4.8                                                SFF Committee                                                SFF-8436                                           Specification for                                
QSFP+ 10 Gbs 4X PLUGGABLE TRANSCEIVER                    
QSFP + 10 Gbs 4X可插拔收发器

Standardized as EIA-964 at Rev 4.8 dated October 31, 2013   This specification was submitted as a project to the Electronic Industries Alliance, and was Expired at that time.  EIA standards can be purchased from http://global.ihs.com/                                           Continuing Activity  Follow on development to SFF-8436 has been divided into multiple projects so that individual aspects can be pursued separately and on different schedules.  SFF-8024 is the Rosetta Stone which describes the correlation between specifications.        SFF-8024  SFF Committee Cross Reference to Industry Product Names        SFF-8635  QSFP+ 10 Gb/s 4X Pluggable Transceiver Solution (QSFP10)       SFF-8636  Common Management Interface       SFF-8661  QSFP+ 28 Gb/s 4X Pluggable Module       SFF-8662  QSFP+ 28 Gb/s 4X Connector (Style A)       SFF-8663  QSFP+ 28 Gb/s Cage (Style A)       SFF-8665  QSFP+ 28 Gb/s 4X Pluggable Transceiver Solution (QSFP28)       SFF-8672  QSFP+ 28 Gb/s 4X Connector (Style B)       SFF-8679  QSFP+ 4X Electrical Specification       SFF-8682  QSFP+ 14 Gb/s 4X Connector       SFF-8683  QSFP+ 14 Gb/s Cage       SFF-8685  QSFP+ 14 Gb/s 4X Pluggable Transceiver Solution (QSFP14)      QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 1  SFF specifications are available at http://www.snia.org/sff/specifications                                   or ftp://ftp.seagate.com/sff                  This specification was developed by the SFF Committee prior to it             becoming the SFF TA (Technology Affiliate) TWG (Technical Working                 Group) of SNIA (Storage Networking Industry Association).      The information below should be used instead of the equivalent herein.  POINTS OF CONTACT:         Chairman SFF TA TWG        Email: SFF-Chair@snia.org    If you are interested in participating in the activities of the SFF TWG, the membership application can be found at:    http://www.snia.org/sff/join  The complete list of SFF Specifications which have been completed or are currently being worked on can be found at:    http://www.snia.org/sff/specifications/SFF-8000.TXT  The operations which complement the SNIA's TWG Policies & Procedures to guide the SFF TWG can be found at:    http://www.snia.org/sff/specifications/SFF-8032.PDF   Suggestions for improvement of this specification will be welcome, they should be submitted to:    http://www.snia.org/feedback    Accepted by EIA                                                        SFF-8436 Rev 4.8   SFF Committee documentation may be purchased in electronic form.  SFF specifications are available at ftp://ftp.seagate.com/sff                                                SFF Committee                                                SFF-8436                                           Specification for                                QSFP+ 10 Gbs 4X PLUGGABLE TRANSCEIVER                                      Rev 4.8   October 31, 2013   Secretariat: SFF Committee  Abstract: This specification defines the electrical (copper), the optical and the mechanical characteristics of the pluggable Quad SFP+ Module/direct attach cable plug and connector.  This document provides a common specification for systems manufacturers, system integrators, and suppliers of drives. This is an internal working document of the SFF Committee, an industry ad hoc group. This specification is intended to supersede INF-8438 by adding support for 10Gbps data rates and updates to the mechanical specification  This specification is made available for public review, and written comments are solicited from readers. Comments received by the members will be considered for inclusion in future revisions of this specification.  Support: This specification is supported by the identified member companies of the SFF Committee.   POINTS OF CONTACT:    Tom Palkert                               I. Dal Allan   Technical Editor                          Chairman   Luxtera                                       SFF Committee   2320 Camino Vida Roble                    14426 Black Walnut Court   Carlsbad  CA 92011                        Saratoga, CA 95070   Ph: 952-200-8542                          Ph: 408-867-6630   tpalkert at luxtera dot com               endlcom at acm dot org      QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 2  Accepted by EIA SFF-8436 Rev 4.8                   EXPRESSION OF SUPPORT BY MANUFACTURERS  The following member companies of the SFF Committee voted in favor of this industry specification.                 Amphenol                Cinch                EMC                Emulex                ENDL                ETRI                FCI                Finisar                Hewlett Packard                HGST                JDS Uniphase                Lotes Tech                Luxtera                Mellanox                Molex                NetApp                NetLogic uSyst                Oclaro                Panduit                Sumitomo                Sun Microsystems                TE Connectivity                Volex   The following member companies of the SFF Committee voted against this industry specification.                 Avago                QLogic   The following member companies of the SFF Committee voted to abstain on this industry specification.                 Dell Computer                Foxconn                Intel                LSI                Luxshare-ICT                Sandisk                Seagate                Toshiba                Xyratex   The user's attention is called to the possibility that implementation to this Specification may require use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith. Members of the SFF Committee which advise that a patent exists are required to provide a statement of willingness to grant a license under these rights on reasonable and non-discriminatory terms and conditions to applicants desiring to obtain such a license.   QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 3  Accepted by EIA SFF-8436 Rev 4.8   Change History:  Changes from Revision 3.5 to 3.6:  Section 1.1: Added descriptions for clauses 4 thru 7  Section 3: Table 1 and 2: Added X to 10GFC column to match the 10GBE column. Changed 'The overall package dimension shall conform to the indicated dimensions and tolerances and the mounting features.' to: The overall package dimension shall conform to the indicated dimensions and tolerances indicated in clause 5. The mounting features... Changed from 'The electrical and optical specifications shall be compatible with….' to 'The electrical and optical specifications may be compatible with …..' Section 3 page 10 line 19: Add: ‘"For speeds above 6Gb/s the compliance board methodology of IEEE802.3ba, FC-PI4 and SFF8431 should be used.   Measurements taken with QSFP+ compliance boards should be corrected for any difference between the loss of these compliance boards and the loss of the compliance boards specified in the standard.’  Section 4: 4.1.1.2: changed 'post' to 'asserting "low"’ 4.1.1.5:  Added the following text: 'The INTL pin is de-asserted “High” when byte 2 bit 0 (Data Not Ready)is read unless a flag is set (see 7.6.1.2).' 4.1.3.1: Changed 'Clause 6.6.5.2' to 'Clause 7.6.5.2' 4.1.3.2: Changed " For operation above 6Gbps see the appropriate specification for required voltage swings. Note: for 10G Ethernet reference SFF-8431. For 40G Ethernet operation reference 802.3ba." to "For operation above 6 GBd see the appropriate specification, e.g. 802.3ba, FC-PI-4, FC-PI-5 or the InfiniBand specification.  For 10G Ethernet, see SFF-8431." Deleted ‘(absolute value)’ after ‘1600mv’. 4.2.1:  Change "… filtering shown in Figure 4", to "… filtering equivalent to that shown in Figure 4". 4.2.1: In Table 6, added a reference to Figure 5 in the Condition column for Sustained peak current at hot plug ... & Module Maximum Current Inrush.... 4.2.1: At line 9, add a sentence "It is recommended that the 22 uF capacitors each have an equivalent series resistance of 0.22 ohm."  Section 5: 5.1: Updated the two bottom images to show the same keying structure as the two top images (modules). 5.3: Enlarged the scale of Fig. 8 to make it easier to read the dimensions and notes. Figure 8: Added missing dimensions at the bottom of figure. 5.3.1: Figure 10: Change pad width from ‘0.60 +/-0.03’ to ‘0.55 -0, +0.08’ Figure 10 detail 2: Change the tolerances from ‘0.08 +/- 0.015’ to ‘0.10 +/-0.05’. Figure 14: Deleted the MX1 product code Figure 17A and 17B: Changed the dimension in section Y-Y from ‘.2mm’ to ‘2.0 mm’.  5.10: Updated IEC-xxx reference to IEC 61754-20.  Updated TIA reference for dual LC to TIA/EIA-604-10A.  Section 7: 7.1:Added the following text: 'This QSFP+ specification is based on the INF8438 specification however it is not backward compatible.   Address 128 Page00 is used to indicate the use of the QSFP+ memory map rather than the QSFP memory map.' 7.2.1: Changed reference from ‘clause 3.1.2’ to ‘clause 4.1.2’. 7.4: Changed reference from ‘clause 6.6’ to ‘clause 7.6’ ; changed reference from ‘clause 3.1.1.1’ to ‘clause 4.1.1.1’ ; changed reference from ‘clause 3.1.2’ to ‘clause 4.1.2’. 7.6:  Changed the last byte designation in page 00 from ‘126’ to ‘128’ 7.6: Changed ‘Page 03 is required if byte 2, bit 2 in the lower page is set high’ to ‘Page 03 is required if byte 2, bit 2 in the lower page is low.’   QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 4  Accepted by EIA SFF-8436 Rev 4.8  7.6.1: Consolidated 3 columns in tables 17-47: single column now reads: Passive copper, active copper and active optical. 7.6.1.2: Added: 'These flags may be masked. (See 7.6.1.6) ' 7.6.1.4: Changed reference from ‘clause 6.6.1.3’ to ‘clause 7.6.1.3’ Table 24: Address 88: changed ‘RX’ to ‘TX’ 7.6.2 Table 29: Added to byte 146 "Link length supported for 50/125 um fiber (OM4), units of 2 m) when Byte 147 declares 850 nm VCSEL as defined in Table 37." Table 38: Changed reserved bytes from ‘7-4 to ‘7-5’. Added 'Reserved for' in front of FDR for bit 3 and in front of EDR for bit 4 Table 41: Address 220 changed from ‘FEC BER’ to ‘reserved’ Table 43: Added references to table 44. Table 45: For Address 226 - 239, in the Description column, changed the entry (2 Bytes) to (14 Bytes). Table 46: address 208-223: Changed byte column from ‘8’ to ‘16’. 7.6.5.2: changed ‘clause 3.1.3’ to ‘clause 4.1.3’  Changes from revision 3.6 to 3.7:  Changed the title from ‘Qsfp+ Copper And Optical Modules’ to ‘QSFP+ 10 Gbs 4X Pluggable Transceiver’  Section 2: 2.1 and 2.2: Added references.  Section 4: 4.1.1.5: The host needs to read both byte 2 and the flag field after completion of reset. Defined bit 0 of Byte 6 in Table 20 to be Initialization complete Flag.  Designated Byte 103 bit 0 as the mask bit for Initialization complete flag.  4.3: Added ‘Where ESD performance is not otherwise specified, e.g. in the InfiniBand specification,’  Section 5: 5.3: Figure 9: Added ‘component free area’ to drawing 5.3.1: Figure 10: The accepted Rev 3.6 comment to change pad width from „0.60 +/-0.03‟ to „0.55 -0, +0.08‟" was not implemented in Fig 10.  Added LPMode Deassert time to Table 15              Parameter  Symbol  Max  Unit                               Conditions     LPMode Deassert Time  toff_LPMode    300 ms         Time for deassertion of LPMode (Vin:                                                          LPMode=Vil) until module until the                                                              module is fully functional3   Changes from revision 3.7 to 3.8: - Editorial review of formatting and font consistency throughout. - Bitmapped figures 24-29 were reconstructed as tables. - Identified figures that have been patched by Text Boxes need to be re-drawn.  Changes from revision 3.8 to 3.9: - Replaced Figure 30 - Corrected sub-levels in Section 7.5 - Deleted bitmapped figures 24-29 which had been left for comparison in 3.8  Changes from revision 3.9 to 4.0: - Changed 'Module Maximum Current with LPMode Pin asserted' and 'Module Maximum Current with LPMode Pin deasserted' to 'Maximum instantaneous current with LPMode asserted' and  QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 5  Accepted by EIA SFF-8436 Rev 4.8  'Maximum instantaneous current with LPMode deasserted' - Changed "The QSFP+ module and  host contacts with exception of the module and host high speed signal contacts shall withstand 1000 V electrostatic discharge ..." to "The QSFP+ module and host high speed signal contacts shall withstand 1000 V electrostatic discharge ..." - In Table 8 change the definition for datum B from, "Centerline of bezel" to "Inside surface of bezel". - In Figure 10 (top-left corner) changed from  "0.55 -0 + 0.08", back to, "0.60 +/- 0.13 x 45° 2 PLACES" - In Table 15, for LPMode Deassert Time, add a reference in the conditions column to a new note, Note 5, and add to the table "Note 5. Does not apply to Power Level 1 devices." - In Table 25, for byte 103, change bit column entry from '3 - 0' to '3 - 1'. Changes from revision 4.0 to 4.1: - Global change to improve legibility: subscripts replaced with regular fonts - Renumbered 7.5.3.4 to 7.5.3.3 - Added SFF-8472 to 2.1 References and deleted 7.6 "APPLICABLE DOCUMENTS" paragraph - Reorganized 2.1 References into a list - Reserved Table 33 Byte 133 bits 3-0 and Byte 134 bits 7-4 Changes from revision 4.1 to 4.2: - Figures 7, 8, 9, 10, 11, 12, 13A, 13B, 17A & 17B redrawn - Pad width on Figure 10 changed back to 0.60±0.03 from 0.55±0.08 Changes from revision 4.2 to 4.3: - Figure 8 redrawn     Note 4 was clarified     Note 9 re higher wattage models added     length of transceiver outside of cage restored to the 20 Max of the MSA - Figure 9 redrawn     Corrected Section B-B drafting error on dimensioning of Component Free Area     Added R 0.3 Max, 2 Plc to two radii (needed for hard stop to function properly)     Reversed crosshatching of Section J-J to clarify latch point and surface areas - Figure 17A redrawn     Note 9 re higher wattage models added - Figure 19 redrawn     Re-dimensioned thermal contact area to coincide with opening in top of cage August 20 - Figure 10 redrawn     Note re solder mask was incomplete To be verified - Figure 17A     As redrawn includes three sets of dimensions which include that of 17B.     Figure 17B deleted and Figure 17A renumbered as Figure 17. Change from Revision 4.3 to 4.4: - Table 30 Identifier Values and Table 34 Encoding Values modified to point to SFF-8024 as the reference for later values and codes. Change from Revision 4.4 to 4.5 - ACK and NACK modified per user request (Figures 27, 28, 29) - Verified that Figure 17A was comprehensive, deleted 17B, and renamed 17A as 17. Change from Revision 4.5 to 4.6 - Removed Ref from upper left of Figure 17 (valid for only one of the configurations) - Moved notes from body to below figure. Change from Revision 4.6 to 4.7 - Corrected editorial error on Figure 28 and Figure 29 (Host NACK to Device ACK) Change from Revision 4.7 to 4.8 - Replaced Figure 8, Figure 9, Figure 13A, Figure 17, and Figure 19 with improved   drawings - Updated Table 9 Latch Retention spec from 180N to 125N    QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 6  Accepted by EIA SFF-8436 Rev 4.8  Foreword  The development work on this specification was done by the SFF Committee, an industry group. The membership of the committee since its formation in August 1990 has included a mix of companies which are leaders across the industry.  When 2 1/2" diameter disk drives were introduced, there was no commonality on external dimensions e.g. physical size, mounting locations, connector type, and connector location, between vendors.  The first use of these disk drives was in specific applications such as laptop portable computers and system integrators worked individually with vendors to develop the packaging. The result was wide diversity, and incompatibility.  The problems faced by integrators, device suppliers, and component suppliers led to the formation of the SFF Committee as an industry ad hoc group to address the marketing and engineering considerations of the emerging new technology.  During the development of the form factor definitions, other activities were suggested because participants in the SFF Committee faced more problems than the physical form factors of disk drives. In November 1992, the charter was expanded to address any issues of general interest and concern to the storage industry. The SFF Committee became a forum for resolving industry issues that are either not addressed by the standards process or need an immediate solution.  Those companies which have agreed to support a specification are identified in the first pages of each SFF Specification. Industry consensus is not an essential requirement to publish an SFF Specification because it is recognized that in an emerging product area, there is room for more than one approach. By making the documentation on competing proposals available, an integrator can examine the alternatives available and select the product that is felt to be most suitable.  SFF Committee meetings are held during T10 weeks (see www.t10.org), and Specific Subject Working Groups are held at the convenience of the participants. Material presented at SFF Committee meetings becomes public domain, and there are no restrictions on the open mailing of material presented at committee meetings.  Most of the specifications developed by the SFF Committee have either been incorporated into standards or adopted as standards by EIA (Electronic Industries Association), ANSI (American National Standards Institute) and IEC (International Electrotechnical Commission).  If you are interested in participating or wish to follow the activities of the SFF Committee, the signup for membership and/or documentation can be found at:         www.sffcommittee.com/ie/join.html  The complete list of SFF Specifications which have been completed or are currently being worked on by the SFF Committee can be found at:         ftp://ftp.seagate.com/sff/SFF-8000.TXT  If you wish to know more about the SFF Committee, the principles which guide the activities can be found at:         ftp://ftp.seagate.com/sff/SFF-8032.TXT  Suggestions for improvement of this specification will be welcome. They should be sent to the SFF Committee, 14426 Black Walnut Ct, Saratoga, CA 95070.   QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 7  Accepted by EIA SFF-8436 Rev 4.8                                            TABLE OF CONTENTS   1.    Scope                                                                                       10   1.1     Description of Clauses ....................................................... 10 2.    References                                                                                  10   2.1     Industry Documents ........................................................... 10   2.2     SFF Specifications ........................................................... 10   2.3     Sources ...................................................................... 10   2.4    Conventions ................................................................... 11 3  Introduction                                                                                   12 4 Electrical Specification                                                                        14   4.1 Electrical Connector............................................................. 14      4.1.1 Low Speed Electrical Hardware Pins........................................... 18       4.1.1.1 ModSelL................................................................... 19       4.1.1.2 ResetL.................................................................... 19       4.1.1.3 LPMode.................................................................... 19      4.1.2 Low Speed Electrical Specification........................................... 20      4.1.3 High Speed Electrical Specification.......................................... 21       4.1.3.1 Rx(n)(p/n)................................................................ 21       4.1.3.2 Tx(n)(p/n)................................................................ 21   4.2 Power Requirements............................................................... 22      4.2.1 Host Board Power Supply Filtering............................................ 22   4.3 ESD.............................................................................. 24 5 Mechanical and Board Definition                                                                 25   5.1 Introduction..................................................................... 25   5.2 QSFP+ Datums and Component Alignment............................................. 25   5.3 QSFP+ Module Mechanical Package Dimensions....................................... 27      5.3.1     Mating of QSFP+ Module PCB to QSFP+ Electrical Connector ................. 30   5.4 Host PCB Layout.................................................................. 31      5.4.1 Insertion, Extraction and Retention Forces for QSFP+ Modules................. 32   5.5 Color Coding and Labeling of QSFP+ Modules....................................... 33   5.6 Bezel for Systems Using QSFP+ Modules............................................ 33      5.6.1 Bezel for the Thru Bezel Cage Assembly Version............................... 34      5.6.2 Bezel for the Behind the Bezel Cage Assembly Version......................... 35   5.7 QSFP+ Electrical Connector Mechanical............................................ 36   5.8 Individual QSFP+ Cage Assembly Versions.......................................... 37      5.8.1 QSFP+ Heat Sink Clip Dimensions.............................................. 40      5.8.2 QSFP+ Heat Sink Dimensions................................................... 40      5.8.3 Light Pipes.................................................................. 41   5.9 Dust / EMI Cover................................................................. 42   5.10 Optical Interface............................................................... 42 6 Environmental and Thermal                                                                       45   6.1 Thermal Requirements............................................................. 45 7 Management Interface                                                                            45   7.1 Introduction..................................................................... 45   7.2 Timing Specification............................................................. 45      7.2.1 Introduction................................................................. 45      7.2.2 Management Interface Timing Specification.................................... 45      7.2.3 Serial Interface Protocol.................................................... 46       7.2.3.1 Management Timing Parameters.............................................. 47   7.3 Memory Interaction Specifications................................................ 47      7.3.1 Timing for Soft Control and Status Functions................................. 48   7.4 Device Addressing and Operation.................................................. 50   7.5 Read/Write Functionality......................................................... 52      7.5.1 QSFP+ Memory Address Counter (Read AND Write Operations)..................... 52      7.5.2 Read Operations.............................................................. 52       7.5.2.1  Current Address Read..................................................... 52       7.5.2.2  Random Read.............................................................. 53  QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 8  Accepted by EIA SFF-8436 Rev 4.8        7.5.2.3  Sequential Read.......................................................... 54       7.5.2.4 Sequential Read from Random Start Address................................. 55      7.5.3  Write Operations............................................................ 56       7.5.3.1 BYTE Write................................................................ 56       7.5.3.2  Sequential Write......................................................... 57       7.5.3.3  Acknowledge Polling...................................................... 58   7.6 QSFP+ Memory Map................................................................. 58      7.6.1 Lower Memory Map............................................................. 60       7.6.1.1 Status Indicator Bits..................................................... 60       7.6.1.2 Interrupt Flags........................................................... 61       7.6.1.3 Module Monitors........................................................... 65       7.6.1.4 Channel Monitoring........................................................ 66       7.6.1.5 Control Bytes............................................................. 68       7.6.1.6 Module and Channel Masks.................................................. 69       7.6.1.7 Rate Select (Byte 87-88).................................................. 70       7.6.1.8 Password Entry and change................................................. 72      7.6.2 Upper Memory Map Page 00h.................................................... 72       7.6.2.1 Identifier (Address 128).................................................. 74       7.6.2.2 Extended Identifier (Address 129)......................................... 74       7.6.2.3 Connector (Address 130)................................................... 75       7.6.2.4 Specification compliance (Address 131-138)................................ 75       7.6.2.5 Encoding (Address 139).................................................... 77       7.6.2.6 BR, nominal (Address 140)................................................. 77       7.6.2.7 Extended RateSelect Compliance (Address 141).............................. 77       7.6.2.8 Length (Standard SM Fiber)-km (Address 142)............................... 78       7.6.2.9 Length (OM3) (Address 143)................................................ 78       7.6.2.10 Length (OM2) (Address 144)............................................... 78       7.6.2.11 Length (OM1) (Address 145)............................................... 78       7.6.2.12 Cable Assembly Length (Copper or active cable) (Address 146)............. 78       7.6.2.13 Device Tech (Address 147)................................................ 78       7.6.2.14 Vendor Name (Address 148-163)............................................ 79       7.6.2.15 Extended Module Codes (Address 164)...................................... 79       7.6.2.16 Vendor OUI (Address 165-167)............................................. 80       7.6.2.17 Vendor PN (Address 168-183).............................................. 80       7.6.2.18 Vendor Rev (Address 184-185)............................................. 80       7.6.2.19 Wavelength (Address 186-187)............................................. 80       7.6.2.20 Wavelength Tolerance (Address 188-189)................................... 80       7.6.2.21 Max Case Temp (Address 190).............................................. 81       7.6.2.22 CC_BASE (Address 191).................................................... 81       7.6.2.23 Options (Address 192-195)................................................ 81       7.6.2.24 Vendor SN (Address 196-211).............................................. 82       7.6.2.25 Date Code (Address 212-219).............................................. 82       7.6.2.26 Diagnostic Monitoring Type (Address 220)................................. 83       7.6.2.27 Enhanced Options (Address 221)........................................... 83       7.6.2.28 CC_EXT (Address 223)..................................................... 84       7.6.2.29 Vendor Specific (Address 224-255)........................................ 84      7.6.3 Upper Memory Map Page 01h.................................................... 85      7.6.4 User Writable and Vendor Specific Memory..................................... 85      7.6.5 Upper Memory Page 03h........................................................ 85       7.6.5.1 Module and Channel Thresholds............................................. 85       7.6.5.2 Optional Channel Controls................................................. 87       7.6.5.3 Channel Monitor Masks..................................................... 88     QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 9  Accepted by EIA SFF-8436 Rev 4.8    SFF Committee --         
QSFP+ 10 Gbs 4X Pluggable Transceiver
QSFP + 10 Gbs 4X可插拔收发器
  
1. Scope 
In an effort to broaden the applications for storage devices, an ad hoc industry group of companies representing system integrators, peripheral suppliers, and component suppliers decided to address the issues involved.  The SFF Committee was formed in August, 1990 and the first working document was introduced in January, 1991.  
1.1     Description of Clauses 
Clause 1 contains the Scope and Purpose  
Clause 2 contains Referenced and Related Standards and SFF Specifications  
Clause 3 begins the specification  
Clause 4 contains electrical specifications  
Clause 5 contains mechanical specifications and printed circuit board recommendations  
Clause 6 contains environmental and thermal considerations  
Clause 7 is a description of the management interface and management register contents.  
2. References 
The SFF Committee activities support the requirements of the storage industry, and it is involved with several standards.  2.1     Industry Documents 
The following interface standards and specifications are relevant to this Specification.   
- GR-253-CORE  
- IEEE Std 802.3-2012  
- InfiniBand Architecture Specifications  
- FC-PI-2  
- FC-PI-3  
- FC-PI-4  
- SAS 2.0/2.1  
- INF-8438  QSFP (Quad SFP)  4 Gbs 4X Transceiver  
- SFF-8636  Shielded Cables Common Management Interface  
- SFF-8431  SFP+ (Chapter 3 high speed serial interface)  
- SFF-8472  Diagnostic Monitoring Interface for Optical Transceivers  
2.2     SFF Specifications  
There are several projects active within the SFF Committee. The complete list of specifications which have been completed or are still being worked on are listed in the specification at ftp://ftp.seagate.com/sff/SFF-8000.TXT  
2.3     Sources Those who join the SFF Committee as an Observer or Member receive electronic copies of the minutes and SFF specifications (http://www.sffcommittee.com/ie/join.html).  Copies of ANSI standards may be purchased from the InterNational Committee for Information Technology Standards (http://tinyurl.com/c4psg). Copies of SFF, ASC T10 (SCSI), T11 (Fibre Channel) and T13 (ATA/SATA) standards and standards still in development are available on the HPE version of CD_Access (http://tinyurl.com/85fts).  
2.4 Conventions 
The ISO convention of numbering is used i.e., the thousands and higher multiples are separated by a space and a period is used as the decimal point. This is equivalent to the English/American convention of a comma and a period. 
范围
为了扩大存储设备的应用范围，代表系统集成商，外围供应商和组件供应商的特设行业组织决定解决所涉及的问题。 SFF委员会成立于1990年8月，第一份工作文件于1991年1月推出。
1.1条款说明
第1条包含范围和目的
条款2包含参考和相关标准和SFF规范
条款3开始规范
第4条包含电气规格
条款5包含机械规格和印刷电路板的建议
第6条包含环境和热量考虑
条款7是对管理接口和管理寄存器内容的描述。
参考文献
SFF委员会活动支持存储行业的要求，涉及多个标准。 2.1行业文件
以下接口标准和规范与本规范相关。
- GR-253-CORE
- IEEE标准802.3-2012
- InfiniBand架构规范
- FC-PI-2
- FC-PI-3
- FC-PI-4
- SAS 2.0 / 2.1
- INF-8438 QSFP（Quad SFP）4 Gbs 4X收发器
- SFF-8636屏蔽电缆通用管理接口
- SFF-8431 SFP +（第3章高速串行接口）
- SFF-8472光收发器诊断监控接口
2.2 SFF规格
SFF委员会内有若干项目活跃。规范中已完成或仍在处理的完整列表，请参见规范中的ftp://ftp.seagate.com/sff/SFF-8000.TXT
2.3来源作为观察员或会员加入SFF委员会的人员将收到会议记录和SFF规范的电子副本（http://www.sffcommittee.com/ie/join.html）。 ANSI标准的副本可以从国际信息技术标准委员会（http://tinyurl.com/c4psg）购买。尚未开发的SFF，ASC T10（SCSI），T11（光纤通道）和T13（ATA / SATA）标准和标准的副本可在HPE版本的CD_Access（http://tinyurl.com/85fts）上获得。
2.4公约
使用ISO编号惯例，即，数千和更高的倍数由空格隔开，而周期用作小数点。这相当于英美美国公约和逗号。



                            American French                         ISO                                  0.6              0,6               0.6                              1,000            1 000             1 000                         1,323,462.9       1 323 462,9       1 323 462.9      
3  Introduction 
This Specification covers the following items:   
a) electrical interfaces (including pinouts for data control, status, configuration and test signals) and the electrical connector and recommended host PCB layout requirements.   
b) management interfaces encompassing features from the current SFP MSA and includes specific multi-data rate and multi-protocol implementations.   
c) optical interfaces (including the optical connector receptacle and mating fiber optic connector plug and recommended breakout cable assembly.) The optical specifications are left to the applicable standards for each protocol.   
d) mechanical including package outline with latching detail and optical connector receptacle detail, electrical connector mechanical details for both the module and host PCB halves, front panel cut-out recommended dimensions and a blocking key solution to prevent damage from XFP modules.   
e) thermal requirements (case temperatures)  
f) electromagnetic interference (EMI) recommendations(including necessary shielding features to seal the OEM chassis front panel output with and without the QSFP+ module installed in the cage.)   
g) electrostatic discharge (ESD) requirements solely to the extent disclosed in the Specification where the sole purpose of such disclosure is to enable products to operate, connect or communicate as defined within the Specifications.  

The overall package dimension shall conform to the indicated dimensions and tolerances indicated in clause 5.The mounting features shall be located such that the products are mechanically interchangeable with the cage and connector system. In addition, the overall dimensions and mounting requirements for the cage and connector system on a circuit board shall be configured such that the products are mechanically and electrically interchangeable and the overall dimensions and insertion requirements for the optical connector and corresponding fiber optic cable plug shall be such that the products are mechanically and optically interchangeable.  The electrical and optical specifications may be compatible with those enumerated in the ITU-T Recommendation G.957 (STM-1, STM-4 and STM-16), Telcordia Technologies GR-253-CORE (OC-3, OC-12, OC-48 and OC-192), Ethernet IEEE 802.3 (Gigabit, 10Gigabit and 40Gigabit Ethernet), InfiniBand Architecture Specifications (SDR, DDR and QDR), SFF-8431,  or Fibre Channel-PI-3/4 (2GFC, 4GFC, 8GFC) and 10GFC. Electrical and optical specifications may be compatible with standards under development.  The Specifications will provide a common solution for combined four-channel ports that support SONET/SDH and/or Ethernet and/or InfiniBand and/or Fibre Channel specifications. This specification encompasses design(s) capable of supporting multimode, single mode Modules, passive copper, active copper and active optical cables.    
3介绍
本规范涵盖以下内容：
a）电接口（包括用于数据控制，状态，配置和测试信号的引脚分配）以及电连接器和推荐的主机PCB布局要求。
b）包含来自当前SFP MSA的特征的管理接口，并且包括特定的多数据速率和多协议实现。
c）光学接口（包括光学连接器插座和配对光纤连接器插头以及推荐的分支电缆组件）。光学规范仅供各协议的适用标准使用。
d）机械包括具有锁定细节和光学连接器插座细节的封装外形，用于模块和主机PCB半部的电连接器机械细节，前面板切割推荐尺寸和阻止关键解决方案，以防止XFP模块损坏。
e）热要求（外壳温度）
f）电磁干扰（EMI）建议（包括必要的屏蔽功能，以密封OEM机箱前面板输出，带和不带QSFP +模块安装在保持架中。）
g）静电放电（ESD）要求仅在本规范中公开的范围内，其中这种披露的唯一目的是使产品能够按照规范中的规定进行操作，连接或通信。

总体包装尺寸应符合第5节所示的指示尺寸和公差。安装特征应位于使产品与笼和连接器系统机械互换。此外，电路板上的笼和连接器系统的总体尺寸和安装要求应配置为使产品机械和电气可互换，并且光连接器和相应光纤电缆插头的总体尺寸和插入要求应为使得产品在机械和光学上可互换。电气和光学规范可能与ITU-T G.957建议书（STM-1，STM-4和STM-16），Telcordia Technologies GR-253-CORE（OC-3，OC-12， OC-48和OC-192），以太网IEEE 802.3（千兆，10千兆和40千兆以太网），InfiniBand架构规范（SDR，DDR和QDR），SFF-8431或光纤通道PI-3/4（2GFC，4GFC， 8GFC）和10GFC。电气和光学规格可能与正在开发的标准兼容。该规范将为支持SONET / SDH和/或以太网和/或InfiniBand和/或光纤通道规范的组合四通道端口提供通用解决方案。该规范涵盖能够支持多模，单模模块，无源铜，有源铜缆和有源光缆的设计。


QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 12  Accepted by EIA SFF-8436 Rev 4.8                                Table 1 - Multimode Fiber Applications           Fiber IEE 802.3                      Fibre Channel- FC-PI-      InfiniBand                     Type                       2/3/4          Distance Core          1G   10   40   2      4     8      10     SDR DDR QDR                     Diameter    E    GE   GE   GFC    GFC   GFC    GFC                     MHZ*km          275m       62.5/200 X          220m       62.5/160 X          26m        62.5/160  X     X          33m        62.5/200  X     X          150m       62.5/200    X          75m        62.5/200        X          70m        62.5/200     X          50m        62.5/200         X          21m        62.5/200      X          550m       50/500 X          500m       50/400 X          66m        50/400  X     X          82m        50/500  X     X          300m       50/2000  X     X          300m       50/500    X          150m       50/500     X          125m       50/500        X          75m        50/500         X          50m        50/500      X          200m       50/2000    X    X          380m       50/2000     X          150m       50/2000      X   X          100m       50/2000   X       X          150m       50/4700   X                               Table 2 – Single mode Fiber Applications                                 IEEE 802.3     Fibre Channel FC-PI-       InfiniBand                                                2/3/4          Distance Fiber         1    10   40   2      4     8      10     SDR DDR      QDR                     type        GE   GE   GE   GFC    GFC   GFC    GFC          1.4km SM                        X          2km        SM          4km                       X          10km       SM          X X X X X X X X X X          30km       SM               X     X          40km       SM               X     X   
An application reference Model, See Figure 1, shows the high-speed data interface between an ASIC (SerDes) and the QSFP+ module. Only one data channel of the interface is shown for simplicity. Either parallel MPO or duplex LC fiber connectors can be used for the optical interface.      
应用参考模型（见图1）显示了ASIC（SerDes）和QSFP +模块之间的高速数据接口。 为简单起见，仅显示了接口的一个数据通道。 光接口可以使用并行MPO或双工LC光纤连接器。

QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 13  Accepted by EIA SFF-8436 Rev 4.8                                  Figure 1 – Application Reference Model   
QSFP+ reference points for 6Gb/s and lower speeds are as follows:  
A: Host ASIC transmitter output at ASIC package pin on a DUT board  
B: Host ASIC transmitter output across the Host Board and Host Edge Card connector at the Module Card Edge interface  
B’: Host ASIC transmitter output across the Host Board at Host Edge Card Connector  
C: QSFP+ receiver output at the Module Card Edge interface  
C’: QSFP+ receiver output at Host Edge Card Connector  
D: QSFP+ receiver output at Host ASIC package receiver input pin on a DUT board  
Note: For speeds above 6Gb/s the compliance board methodology of IEEE802.3ba, FC-PI4 and SFF8431 should be used.   Measurements taken with QSFP+ compliance boards should be corrected for any difference between the loss of these compliance boards and the loss of the compliance boards specified in the standard.   
4 Electrical Specification 
This clause contains pin definition data for the QSFP+ Module. The pin definition data is generic for gigabit -per-second datacom applications such as Fibre Channel and Gigabit Ethernet and SONET/ATM applications. Compliance Points for high-speed signal electrical measurements are defined in Figure 1. Compliance Points for all other electrical signals are at comparable points at the host edge card connector.  
4.1 Electrical Connector Figure 2 shows the signal symbols and contact numbering for the QSFP+ Module edge connector. The diagram shows the module PCB edge as a top and bottom view. There are 38 contacts intended for high speed, low speed signals, power and ground connections. Table 3 provides more information about each of the 38 contacts.  For EMI protection the signals to the connector should be shut off when the QSFP+ Module is removed. Standard board layout practices such as connections to Vcc and GND with Vias, use of short and equal-length differential signal lines, use of microstrip-lines and 50 Ohm terminations are recommended. The chassis ground (case common) of the QSFP+ module should be isolated from the module’s circuit ground, GND, to provide the equipment designer flexibility regarding connections between external electromagnetic interference shields and circuit ground, GND, of the module.
6Gb / s和更低速度的QSFP +参考点如下：
A：在DUT板上的ASIC封装引脚上的主机ASIC发送器输出
B：主机ASIC发送器输出通过主板和主机边缘卡连接器在模块卡边缘接口
B'：主机ASIC发送器通过主机板在主机端口卡连接器输出
C：模块卡边缘接口的QSFP +接收器输出
C'：主机边缘卡连接器上的QSFP +接收器输出
D：在主板上的QSFP +接收器输出在DUT板上的接收器输入引脚
注意：对于6Gb / s以上的速度，应使用IEEE802.3ba，FC-PI4和SFF8431的合规板方法。在符合标准委员会的损失与标准中规定的合规委员会的损失之间有任何差异，应对QSFP +合规委员会进行的测量进行更正。
4电气规格
本节包含QSFP +模块的引脚定义数据。引脚定义数据对于千兆位二进制数据通信应用（如光纤通道和千兆以太网和SONET / ATM应用）是通用的。高速信号电气测量的符合点在图1中定义。所有其他电气信号的符合点在主机边缘卡连接器上的相似点。
4.1电连接器图2显示了QSFP +模块边缘连接器的信号符号和触点编号。该图显示了模块PCB边缘作为顶视图和底视图。有38个触点用于高速，低速信号，电源和接地连接。表3提供了有关38个联系人中的每一个的更多信息。对于EMI保护，当QSFP +模块拆卸时，应关闭连接器的信号。建议使用标准电路板布局实例，例如使用Vias连接到Vcc和GND，使用短距离和等长差分信号线，使用微带线和50欧姆终端。 QSFP +模块的机箱接地（外壳通用）应与模块的电路接地GND隔离，为设计人员提供外部电磁干扰屏蔽和模块电路接地GND之间连接的灵活性。


                                     Figure 2 QSFP+ Module Pad Layout      QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 15  Accepted by EIA SFF-8436 Rev 4.8              Table 3: Pin Function Definition  (See Figure 10 for pad dimensions)     Pin Logic      Symbol    Description                                      Plug       Notes                                                                               Sequence     1              GND       Ground                                           1          1     2    CML-I     Tx2n      Transmitter Inverted Data Input                  3     3    CML-I     Tx2p      Transmitter Non-Inverted Data Input              3     4              GND       Ground                                           1          1     5    CML-I     Tx4n      Transmitter Inverted Data Input                  3     6    CML-I     Tx4p      Transmitter Non-Inverted Data Input              3     7              GND       Ground                                           1          1     8    LVTTL-I ModSelL Module Select                                        3     9 LVTTL-I ResetL Module Reset                                             3     10             Vcc Rx    +3.3V Power Supply Receiver                      2          2     11 LVCMOS-     SCL       2-wire serial interface clock                    3          I/O     12 LVCMOS-     SDA       2-wire serial interface data                     3          I/O     13             GND       Ground                                           1          1     14   CML-O     Rx3p      Receiver Non-Inverted Data Output                3     15   CML-O     Rx3n      Receiver Inverted Data Output                    3     16             GND       Ground                                           1          1     17   CML-O     Rx1p      Receiver Non-Inverted Data Output                3     18   CML-O     Rx1n      Receiver Inverted Data Output                    3     19             GND       Ground                                           1          1     20             GND       Ground                                           1          1     21   CML-O     Rx2n      Receiver Inverted Data Output                    3     22   CML-O     Rx2p      Receiver Non-Inverted Data Output                3     23             GND       Ground                                           1          1     24   CML-O     Rx4n      Receiver Inverted Data Output                    3     25   CML-O     Rx4p      Receiver Non-Inverted Data Output                3     26             GND       Ground                                           1          1     27   LVTTL-O ModPrsL Module Present                                       3     28 LVTTL-O IntL          Interrupt                                        3     29             Vcc Tx    +3.3V Power supply transmitter                   2          2     30             Vcc1      +3.3V Power supply                               2          2     31 LVTTL-I LPMode Low Power Mode                                          3     32             GND       Ground                                           1          1     33   CML-I     Tx3p      Transmitter Non-Inverted Data Input              3     34   CML-I     Tx3n      Transmitter Inverted Data Input                  3     35             GND       Ground                                           1          1     36   CML-I     Tx1p      Transmitter Non-Inverted Data Input              3     37   CML-I     Tx1n      Transmitter Inverted Data Input                  3     38             GND       Ground                                           1          1     

Note 1: GND is the symbol for signal and supply (power) common for the QSFP+     module. All are common within the QSFP+ module and all module voltages are     referenced to this potential unless otherwise noted. Connect these directly to the     host board signal-common ground plane.     
Note 2: Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and     shall be applied concurrently. Requirements defined for the host side of the Host     Edge Card Connector are listed in Table 6. Recommended host board power supply     filtering is shown in Figures 3 and 4. Vcc Rx Vcc1 and Vcc Tx may be internally     connected within the QSFP+ Module in any combination. The connector pins are each     rated for a maximum current of 500 mA.   

Figure 3 shows an example of a complete QSFP+ host PCB schematic with connections to SerDes and control ICs.   
注1：GND是QSFP +模块通用的信号和电源（电源）符号。 在QSFP +模块中都是常见的，除非另有说明，所有模块电压都参考此电位。 将它们直接连接到主机板信号公共接地层。
注2：Vcc Rx，Vcc1和Vcc Tx是接收机和发射机电源，并且应同时应用。 主机边缘卡连接器主机端所定义的要求见表6.推荐的主板电源滤波如图3和图4所示。Vcc Rx Vcc1和Vcc Tx可以以任意组合内部连接在QSFP +模块内。 连接器引脚的额定最大电流为500 mA。

图3显示了具有与SerDes和控制IC连接的完整QSFP +主机PCB原理图的示例。


                 Figure 3a: Example QSFP+ Host Board Schematic For Optical Modules      QSFP+ 10 Gbs 4X Pluggable Transceiver                                             Page 17  Accepted by EIA SFF-8436 Rev 4.8                Figure 3b Example QSFP+ Host Board Schematic for passive copper cables   

4.1.1 Low Speed Electrical Hardware Pins 
In addition to the 2-wire serial interface the module has the following low speed pins for control and status:
ModSelL        
ResetL        
LPMode  
ModPrsL        
IntL  
4.1.1.1 ModSelL 
The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP+ modules on a single 2-wire interface bus. When the ModSelL is “High”, the module shall not respond to or acknowledge any 2-wire interface communication from the host. ModSelL signal input node must be biased to the “High” state in the module.  In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP+ modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.  
4.1.1.2 ResetL 
The ResetL pin must be pulled to Vcc in the QSFP+ module. A low level on the ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by asserting “low” an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.
4.1.1.3 LPMode
The LPMode pin shall be pulled up to Vcc in the QSFP+ module. This function is affected by the LPMode pin and the combination of the Power_over-ride and Power_set software control bits (Address A0h, byte 93 bits 0,1).  The module has two modes a low power mode and a high power mode. The high power mode operates in one of the four power classes.  When the module is in a low power mode it has a maximum power consumption of 1.5W.   This protects hosts that are not capable of cooling higher power modules, should such modules be accidentally inserted.  The modules 2-wire serial interface and all laser safety functions must be fully operational in this low power mode.   The module shall still support the completion of reset interrupt in this low power mode.  If the Extended Identifier bits (Page 00h, byte 129 bits 6-7) indicate a power consumption greater than 1.5W and the module is in low power mode it must reduce its power consumption to less than 1.5W while still maintaining the functionality above. The exact method of accomplishing low power is not specified, however it is likely that either the Tx or Rx or both will not be operational in this state.  If the Extended Identifier bits (Page 00h, byte 129 bits 6-7) indicate that its power consumption is less than 1.5W then the module shall be fully functional independent of whether it is in low power or high power mode.  The Module should be in low power mode if the  LPMode pin is in the high state, or if the Power_ override bit  is in the high state and the Power_set bit is also high.   The module should be in high power mode if the LPMode pin is in the low state, or the Power_override bit is high and the Power_set bit is low.   Note that the default state for the Power_override bit is low. A truth table for the relevant configurations of the LPMode and the Power_over-ride and Power_set are shown in Table 4.                                  
At Power up, the Power_override and Power_set bits shall be set to 0.  
4.1.1.4 ModPrsL 
ModPrsL is pulled up to Vcc_Host on the host board and grounded in the module. The ModPrsL is asserted “Low” when inserted and deasserted “High” when the module is physically absent from the host connector.  
4.1.1.5 IntL 
IntL is an output pin. When “Low”, it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to host supply voltage on the host board. The INTL pin is deasserted “High” after completion of reset, when byte 2 bit 0 (Data Not Ready)is read with a value of ‘0’ and the flag field is read (see 7.6.1.2).  
4.1.1低速电器硬件引脚
除了2线串行接口外，该模块还具有以下低速引脚用于控制和状态：
ModSelL
ResetL
LPMode
ModPrsL
INTL
4.1.1.1 ModSelL
ModSelL是一个输入引脚。当主机保持低电平时，模块响应2线串行通信命令。 ModSelL允许在单个2线接口总线上使用多个QSFP +模块。当ModSelL为“High”时，模块不应对主机的任何2线接口通信做出响应或确认。 ModSelL信号输入节点必须偏置到模块中的“高”状态。为了避免冲突，在取消选择任何QSFP +模块后，主机系统不得在ModSelL解除时间内尝试2线接口通信。类似地，在与新选择的模块通信之前，主机必须至少等待ModSelL断言时间段。只要满足上述定时要求，不同模块的断言和解除断言周期就可能重叠。
4.1.1.2 ResetL
必须在QSFP +模块中将ResetL引脚拉至Vcc。 ResetL引脚上的低电平长于最小脉冲长度（t_Reset_init）会启动完整的模块复位，将所有用户模块设置恢复到默认状态。复位置位时间（t_init）在ResetL引脚的低电平被释放后，在上升沿开始。在执行复位（t_init）期间，主机将忽略所有状态位，直到模块指示复位中断完成为止。该模块通过将Data_Not_Ready位置为“低”一个IntL信号来指示。请注意，在上电（包括热插拔）时，模块应将此完成复位中断，而不需要复位。
4.1.1.3 LPMode
在QSFP +模块中，LPMode引脚应上拉至Vcc。该功能受LPMode引脚和Power_over-ride和Power_set软件控制位（地址A0h，字节93位0,1）的组合的影响。该模块具有低功耗模式和高功率模式两种模式。高功率模式在四个功率级之一中工作。当模块处于低功耗模式时，其最大功耗为1.5W。如果这些模块被意外插入，这将保护不能冷却更高功率模块的主机。模块2线串行接口和所有激光安全功能必须在此低功耗模式下完全运行。该模块仍然支持在此低功耗模式下完成复位中断。如果扩展标识符位（页00h，字节129位6-7）表示大于1.5W的功耗，并且模块处于低功耗模式，则必须将其功耗降低到小于1.5W，同时仍然保持上述功能。没有指定完成低功耗的确切方法，但是在这种状态下，Tx或Rx或者两者都可能不可操作。如果扩展标识符位（页00h，字节129位6-7）表示其功耗小于1.5W，则模块应完全正常工作，无论是在低功耗还是高功率模式。如果LPMode引脚为高电平状态，或者Power_倍率位为高电平且Power_set位为高电平，模块应处于低功耗模式。如果LPMode引脚处于低电平状态或Power_override位为高电平且Power_set位为低电平，模块应处于高功耗模式。请注意，Power_override位的默认状态为低。 LPMode和Power_over-ride和Power_set的相关配置的真值表如表4所示。
在上电时，Power_override和Power_set位应设置为0。
4.1.1.4 ModPrsL
ModPrsL在主板上拉到Vcc_Host，并在模块中接地。当模块在主机连接器中物理上不存在时，ModPrsL被置为“低”，并置为“高”。
4.1.1.5国际
IntL是一个输出引脚。当“低”时，表示可能的模块操作故障或对主机系统至关重要的状态。主机使用2线串行接口识别中断源。 IntL引脚是集电极开路输出，必须被拉至主机主机电源电压。当字节2位0（数据未就绪）被读取时，INTL引脚在复位完成后被置为“高电平”，读取标志字段（见7.6.1.2）。

4.1.2 Low Speed Electrical Specification 
Low speed signaling other than SCL and SDA is based on Low Voltage TTL (LVTTL) operating at Vcc. Vcc refers to the generic supply voltages of VccTx, VccRx, Vcc_host or Vcc1. Hosts shall use a pull-up resistor connected to Vcc_host on each of the 2-wire interface SCL (clock), SDA (data), and all low speed status outputs. The SCL and SDA is a hot plug interface that may support a bus topology. During module insertion or removal, the module may implement a pre-charge circuit which prevents corrupting data transfers from other modules that are already using the bus.  Note 1-Timing diagrams for SCL and SDA are included in Subclause 6.2.2.  The QSFP+ low speed electrical specifications are given in Table 5. This specification ensures compatibility between host bus masters and the 2-wire interface.     
4.1.3 High Speed Electrical Specification  
4.1.3.1 Rx(n)(p/n) 
Rx(n)(p/n) are QSFP+ module receiver data outputs. Rx(n)(p/n) are AC-coupled 100 Ohm differential lines that should be terminated with 100 Ohm differentially at the Host ASIC(SerDes).  The AC coupling is inside the QSFP+ module and not required on the Host board.  When properly terminated, the differential voltage swing shall be less than or equal to 1600 mVpp or the relevant standard, whichever is less.  Note: Due to the possibility of insertion of QSFP modules into a host designed for QSFP+, it is recommended that the damage threshold of the host input be at least 1600 mV peak to peak differential.  Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows.  In the event of the optical signal on any channel becoming equal to or less than the level required to assert LOS, then the receiver data output for that channel shall be squelched or disabled.  In the squelched or disabled state output impedance levels are maintained while the differential voltage swing shall be less than 50 mVpp.  In normal operation the default case has Rx Squelch active.  Rx Squelch can be deactivated using Rx Squelch Disable through the 2-wire serial interface.  Rx Squelch Disable is an optional function.  For specific details refer to Subclause 7.6.5.2. 
4.1.3.2 Tx(n)(p/n) 
Tx(n)(p/n) are QSFP+ module transmitter data inputs.  They are AC-coupled 100 Ohm differential lines with 100 Ohm differential terminations inside the QSFP+ module.  The AC coupling is inside the QSFP+ module and not required on the Host board.  For operation at 6Gbps and below the inputs will accept single-ended voltage swings between 250 mV to 800 mV and differential voltage swings between 500 mVpp to 1600 mVpp.  For best EMI results, single-ended swings between 250 mV and 600 mV and differential voltage swings between 500 mVpp to 1200 mVpp are recommended. For operation above 6Gbps see the appropriate specification, e.g. 802.3ba Annex 86A, FC-PI-4, FC-PI-5 or the InfiniBand specification. For 10G Ethernet reference SFF-8431.  Due to the possibility of insertion of QSFP+ modules into a host designed for QSFP interface per INF-8438i the damage threshold of the module input shall be at least 1600 mV peak to peak differential. Output squelch, hereafter Tx Squelch, for loss of input signal, hereafter Tx LOS, is an optional function.  Where implemented it shall function as follows.  In the event of the differential, peak-to-peak electrical signal on any channel becomes less than 50 mVpp, then the transmitter optical output for that channel shall be squelched or disabled and the associated TxLOS flag set.  Where squelched, the transmitter OMA shall be less than or equal to -26 dBm and when disabled the transmitter power shall be less than or equal to -30 dBm. For applications, e.g. Ethernet, where the transmitter off condition is defined in terms of average power, disabling the transmitter is recommended and for applications, e.g. InfiniBand, where the transmitter off condition is defined in terms of OMA, squelching the transmitter is recommended.  In module operation, where Tx Squelch is implemented, the default case has Tx Squelch active.  Tx Squelch can be deactivated using Tx Squelch Disable through the 2-wire serial interface.  Tx Squelch Disable is an optional function.  For specific details refer to Clause 7.6.5.2.  
4.1.2低速电气规范
SCL和SDA之外的低速信号基于以Vcc运行的低电压TTL（LVTTL）。 Vcc是指VccTx，VccRx，Vcc_host或Vcc1的通用电源电压。主机应在每个2线接口SCL（时钟），SDA（数据）和所有低速状态输出上使用连接到Vcc_host的上拉电阻。 SCL和SDA是可以支持总线拓扑的热插拔接口。在模块插入或取出期间，模块可以实现预充电电路，防止损坏已经在使用总线的其他模块的数据传输。注1：SCL和SDA的时序图包含在6.2.2中。 QSFP +低速电气规格见表5.该规范确保主机总线主机与2线接口之间的兼容性。
4.1.3高速电气规格
4.1.3.1 Rx（n）（p / n）
Rx（n）（p / n）是QSFP +模块接收器数据输出。 Rx（n）（p / n）是在主机ASIC（SerDes）上以100欧姆差分终止的交流耦合100欧姆差分线。交流耦合在QSFP +模块内，主板上不需要。正确终止时，差动摆幅应小于或等于1600 mVpp或相关标准，以较小者为准。注意：由于将QSFP模块插入设计用于QSFP +的主机的可能性，建议主机输入的损坏阈值至少为峰峰值峰值峰值。需要输出静噪用于光输入信号的丢失（以下称为Rx静噪），其功能如下。在任何通道上的光信号变得等于或小于声明LOS所需的电平的情况下，该通道的接收器数据输出应被压制或禁用。在静态或禁用状态下，输出阻抗水平保持不变，而差分电压摆幅应小于50 mVpp。在正常操作中，默认情况下，Rx静噪有效。可以通过2线串行接口使用Rx静噪禁用Rx静噪。 Rx Squelch Disable是一个可选功能。具体细节参见7.6.5.2。
4.1.3.2 Tx（n）（p / n）
Tx（n）（p / n）是QSFP +模块发射机数据输入。它们是QSFP +模块内部的交流耦合100欧姆差分线路，100欧姆差分端接。交流耦合在QSFP +模块内，主板上不需要。对于6Gbps及以下的工作，输入将接受250 mV至800 mV之间的单端电压摆幅，500 mVpp至1600 mVpp之间的差分电压摆幅。为获得最佳的EMI效果，推荐在250 mV至600 mV之间的单端摆幅和500 mVpp至1200 mVpp之间的差分电压摆幅。对于高于6Gbps的操作，请参阅相应的规范，例如802.3ba附件86A，FC-PI-4，FC-PI-5或InfiniBand规范。适用于10G以太网参考SFF-8431。由于根据INF-8438i将QSFP +模块插入设计用于QSFP接口的主机的可能性，模块输入的损伤阈值应至少为1600 mV峰 - 峰差。输出静噪（以下称为Tx静噪），输入信号丢失（以下称为Tx LOS）是可选功能。实施时的功能如下。在差分的情况下，任何通道上的峰 - 峰电信号变得小于50 mVpp，则该通道的发射机光输出应被抑制或禁用，并且相关联的TxLOS标志置1。发射机OMA应在小于或等于-26 dBm的地方被压扁，当禁用时，发射机功率应小于或等于-30 dBm。对于应用，例如以太网，其中发射机关闭条件是根据平均功率定义的，禁用发射机是推荐的，并且适用于应用。 InfiniBand，其中发射机关闭条件是根据OMA定义的，建议对发射机进行静噪。在模块操作中，在实施Tx静噪的情况下，默认情况下具有Tx静噪。可以通过2线串行接口使用Tx静噪禁止Tx静噪。 Tx静噪禁用是一个可选功能。具体细节参见7.6.5.2。


4.2 Power Requirements 
The power supply has three designated pins, Vcc Tx, Vcc1, and Vcc Rx, in the connector. Vcc1 is used to supplement Vcc Tx or Vcc Rx at the discretion of the module vendor. Power is applied concurrently to these pins.  Since different classes of modules exist with pre-defined maximum power consumption limits, it is necessary to avoid exceeding the system power supply limits and cooling capacity when a module is inserted into a system designed to only accommodate lower power modules. It is recommended that the host, through the management interface, identify the power consumption class of the module before allowing the module to go into high power mode.  A host board together with the QSFP+ module(s) forms an integrated power system. The host supplies stable power to the module. The module limits electrical noise coupled back into the host system and limits inrush charge/current during hot plug insertion.  All specifications shall be met at the maximum power supply current. No power sequencing of the power supply is required of the host system since the module sequences the contacts in the order of ground, supply and signals during insertion.  
4.2.1 Host Board Power Supply Filtering 
The host board should use the power supply filtering equivalent to that shown in Figure 4. Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. Inductors with DC Resistance of less than 0.1 Ohm should be used in order to maintain the required voltage at the Host Edge Card Connector. It is recommended that the 22 uF capacitors each have an equivalent series resistance of 0.22 ohm.  The specification for the power supply is shown in Table 6.
These limits separately apply to the current that flows through each inductor in the power supply filter.              Power levels associated with classifications of modules are shown in Table 7.
In general, the higher power classification level is associated with higher data rates and longer reach. The system designer is responsible for ensuring that the maximum temperature does not exceed the case temperature requirements.   
4.2电源要求
电源在连接器中有三个指定的引脚Vcc Tx，Vcc1和Vcc Rx。 Vcc1用于根据模块厂商的判断来补充Vcc Tx或Vcc Rx。电源同时应用于这些引脚。由于存在具有预定义的最大功耗限制的不同类别的模块，因此当将模块插入设计为仅适应较低功率模块的系统时，有必要避免超过系统电源限制和制冷量。建议主机通过管理界面，在模块进入高功率模式之前，确定模块的功耗等级。主板与QSFP +模块一起形成一个集成的电源系统。主机为模块提供稳定的电源。该模块将电气噪声限制回到主机系统中，并限制热插拔插入期间的浪涌充电/电流。所有规格应在最大电源电流下达到。主机系统不需要电源的电源排序，因为模块按照接地，供电和插入时的信号顺序对触点进行排序。
4.2.1主机电源滤波
主机板应使用与图4所示相同的电源滤波器。主机上过滤器网络上的任何压降都会受到主机直流设定点精度规格的限制。应使用直流电阻小于0.1欧姆的电感器，以保持主机边缘卡连接器所需的电压。建议22uF电容器的等效串联电阻为0.22欧姆。电源规格如表6所示。
这些限制分别适用于流过电源滤波器中每个电感器的电流。与模块分类相关的功率级别如表7所示。
一般来说，较高的功率分级水平与更高的数据速率和更长的距离相关联。系统设计人员负责确保最高温度不超过外壳温度要求。

4.3 ESD 
Where ESD performance is not otherwise specified, e.g. in the InfiniBand specification, the QSFP+ module shall meet ESD requirements given in EN61000-4-2, criterion B test specification when installed in a properly grounded cage and chassis. The units are subjected to 15kV air discharges during operation and 8kV direct contact discharges to the case. The QSFP+ module and host high speed signal contacts shall withstand 1000 V electrostatic discharge based on Human Body Model per JEDEC JESD22-A114-B.  The QSFP+ module and all host contacts with exception of the module and host high speed signal contacts shall withstand 2 kV electrostatic discharge based on Human Body Model per JEDEC JESD22-A114-B.
5 Mechanical and Board Definition  
5.1 Introduction 
The overall module defined in this clause is illustrated in Figure 6. All Pluggable modules and direct attach cable plugs must mate to the connector and cage design defined in this specification. The QSFP+ optical interface shall meet the dimensional specifications of IEC 61754-7 interface 7-3, the MPO adapter interface, and shall optically mate with the plug on the optical fiber cabling. Several cage to bezel options are defined. Both metal spring finger and elastomeric EMI solutions are permitted but must pass customer defined requirements. Heat sink/clip thermal designs are application specific and not specifically defined by this specification, however a general design is given as an example.                 
5.2 QSFP+ Datums and Component Alignment 
A listing of the datums for the various components is contained in Table 8. The alignments of some of the datums are noted. The relationship of the Module, Cage, and Connector relative to the Host Board and Bezel is illustrated in Figure 7 by the location of the key datums of each of the components. In order to reduce the complexity of the drawings, all dimensions are considered centered unless otherwise specified.    
4.3 ESD
在没有另外规定ESD性能的情况下，例如在InfiniBand规范中，QSFP +模块在安装在正确接地的机箱和机箱中时，应符合EN61000-4-2标准B测试规范中给出的ESD要求。这些单元在运行期间经受15kV空气放电，并在8kV直接接触放电的情况下。 QSFP +模块和主机高速信号触点应根据JEDEC JESD22-A114-B的人体模型承受1000V静电放电。除了模块和主机高速信号触点之外，QSFP +模块和所有主机触点都应经受基于JEDEC JESD22-A114-B的人体模型的2 kV静电放电。
5机械和电路板定义
5.1介绍
本节中定义的总体模块如图6所示。所有可插拔模块和直接连接电缆插头必须与本规范中定义的连接器和保持架设计配合。 QSFP +光接口应符合IEC 61754-7接口7-3（MPO适配器接口）的尺寸规格，并与光纤布线上的插头进行光耦合。定义了几个保持架到边框选项。金属弹簧手指和弹性EMI解决方案均允许使用，但必须通过客户定义的要求。散热器/夹子热设计是特定的应用，并未由本说明书具体定义，但以通用设计为例。
5.2 QSFP +基准和组件对齐
表8列出了各种组件的基准列表。注意了一些基准的对齐。模块，笼和连接器相对于主板和挡板的关系如图7所示，通过每个组件的关键基准点的位置。为了降低附图的复杂性，除非另有说明，否则所有尺寸均被视为居中。


5.3 QSFP+ Module Mechanical Package Dimensions A common mechanical outline is used for all QSFP+ Modules and direct attach cables. The preferred method of removing the module from the cage assembly is by a bail type actuation method. The module shall provide a means to self-lock with the cage upon insertion. The package dimensions for the QSFP+ Module are defined in Figure 8 and Figure 9. The dimensions that control the size of the module that extends outside of the cage are listed as maximum dimensions per Note 1 and Note 6 in Figure 8. Note: All dimensions are in mm.
5.3.1        Mating of QSFP+ Module PCB to QSFP+ Electrical Connector 
The QSFP+ Module contains a printed circuit board that mates with the QSFP+ electrical connector. The pads are designed for a sequenced mating:         
First mate – ground contacts        
Second mate – power contacts        
Third mate – signal contacts  
The pattern layout for the QSFP+ Printed Circuit Board is shown in Figure 10.                      

5.4 Host PCB Layout 
A typical host board mechanical layout for attaching the QSFP+ Connector and Cage System is shown in Figure 11 and Figure 12. Location of the pattern on the host board is application specific. See Sub-clause 5.6 for details on the location of the pattern relative to the bezel.  To achieve 10Gbps performance pad dimensions and associated tolerances must be adhered to and attention paid to the host board layout.

5.4.1 Insertion, Extraction and Retention Forces for QSFP+ Modules  
The requirements for insertion forces, extraction forces and retention forces are specified in Table 9. The QSFP+ cage and module design combinations must ensure excessive force applied to a cable does not damage the QSFP+ cage or host connector. If any part is damaged by excessive force, it should be the cable or media module and not the cage or host connector which is part of the host system.
5.3 QSFP +模块机械封装尺寸所有QSFP +模块和直接连接电缆均采用常见的机械外形。从保持架组件移除模块的优选方法是采用吊环式致动方法。模块应在插入时提供自动锁定的方法。 QSFP +模块的封装尺寸在图8和图9中定义。控制延伸到外壳外部的模块尺寸的尺寸列为图8中注1和注6的最大尺寸。注意：所有尺寸以毫米为单位。
5.3.1 QSFP +模块PCB与QSFP +电连接器的配对
QSFP +模块包含与QSFP +电连接器相配合的印刷电路板。垫片设计用于顺序交配：
第一伙伴 - 地面接触
第二伙伴 - 电力联系人
第三伙伴 - 信号联系人
QSFP +印刷电路板的图案布局如图10所示。

5.4主机PCB布局
用于连接QSFP +连接器和笼式系统的典型主机机械布局如图11和图12所示。主机板上的模式位置是特定于应用的。有关图案相对于边框的位置的详细信息，请参见第5.6节。要实现10Gbps性能焊盘尺寸和相关公差，必须遵守并注意主机板布局。

5.4.1 QSFP +模块的插入，提取和保留力
插入力，拔出力和保持力的要求见表9. QSFP +保持架和模块设计组合必须确保施加在电缆上的过大的力不会损坏QSFP +笼或主机连接器。如果任何部件被过大的力量损坏，它应该是电缆或介质模块，而不是作为主机系统一部分的保持架或主机连接器。


5.5 Color Coding and Labeling of QSFP+ Modules 
An exposed feature of the QSFP+ Module (a feature or surface extending outside of the bezel) shall be color coded as follows:         
Beige for 850nm        
Blue for 1310nm        
White for 1550nm  
Each QSFP+ Module shall be clearly labeled. The complete labeling need not be visible when the QSFP+ Module is installed and the bottom of the device is the recommended location for the label. Labeling shall include:        
Appropriate manufacturing and part number identification        
Appropriate regulatory compliance labeling        
A manufacturing traceability code  The label should also include clear specification of the external port characteristics such as:         
Optical wavelength        
Required fiber characteristics        
Operating data rate        
Interface standards supported        
Link length supported  
The labeling shall not interfere with the mechanical, thermal or EMI features. 
  
5.6 Bezel for Systems Using QSFP+ Modules 
Host enclosures that use QSFP+ devices should provide appropriate clearances between the QSFP+ Modules to allow insertion and extraction without the use of special tools and a bezel enclosure with sufficient mechanical strength. The QSFP+ Module insertion slot should be clear of nearby moldings and covers that might block convenient access to the latching mechanisms, the QSFP+ Module, or the cables that plug directly into the cage.  There are two cage designs defined for use with QSFP+ modules as described in sub-clauses 5.6.1 and 5.6.2. The difference between them is that the front of one cage extends into or through the opening in the bezel and the other extends up against the back surface of the bezel. While the cage footprint is the same for both designs, its distance from the inside surface of the host bezel may differ depending on gasket selection. The recommended basic dimension from the inside surface of the bezel to Datum K and Datum L on the Host board may be different between designs and is addressed in Figures 13a and 13b.  These designs align with the two versions for cage assemblies as defined in Section 5.8. The minimum recommended host board thickness for belly-to-belly mounting of the assemblies is different for each bezel version as noted in 5.6.1 and 5.6.2.  The bezel thickness range shall be 0.8 mm to 2.6 mm.   

5.6.1 Bezel for the Thru Bezel Cage Assembly Version The front surface of the cage assembly passes through the bezel.  Two EMI solutions may be implemented for this option. If EMI spring fingers are used, they make contact to the inside of the bezel cutouts. If an EMI gasket is used, it makes contact to the inside surface of the bezel. To accept all cage designs, both bezel surfaces must be conductive and connected to chassis ground.  The minimum recommended host board thickness for belly to belly mounting of the connector and cage assemblies is 2.2mm minimum.

5.6.2 Bezel for the Behind the Bezel Cage Assembly Version 
There are many options for a bezel EMI gasket that functions as a seal between the bezel and the front of the cage. The design of the bezel EMI gasket and the materials used for the gasket are application specific. The preferred method is to fasten the gasket to the back of the bezel with a pressure sensitive adhesive.  Assembly of the host board to the bezel will compress the gasket to the recommended range specified by the bezel EMI gasket manufacturer. The surface in the back of the bezel that is in contact with the bezel EMI gasket must be low resistance and connected to chassis ground. The minimum recommended host board thickness for belly to belly mounting of the connector and cage assemblies are 2.7mm minimum.  The gasket thickness after compression can be calculated as follows:         GT = BKL – 42.80 +/- 0.25mm.  Where:  
• GT is gasket thickness in the compressed state. 
• BKL is the distance from the back of the bezel to the centerline of Datums K & L. See Figure 11 and Figure 12 (Note: dimension from front of bezel to centerline of Datums K & L must not exceed 48.25mm). 
• The 42.80 +/- 0.25mm dimension is the distance from the front of the cage to the hard stop, Datum T. See Figure 17.
5.5 QSFP +模块的颜色编码和标签
QSFP +模块（延伸到挡板外部的特征或表面）的暴露特征应按如下颜色进行编码：
米色850nm
蓝色为1310nm
白色为1550nm
每个QSFP +模块应标明清晰。当安装QSFP +模块时，完整的标签不可见，设备的底部是标签的推荐位置。标签应包括：
适当的制造和零件编号识别
适当的合规性标签
制造可追溯性代码标签还应包括外部端口特性的明确规定，如：
光波长
所需的纤维特性
运行数据速率
支持接口标准
支持链接长度
标签不得干扰机械，热或EMI特性。
  
5.6使用QSFP +模块的系统的挡板
使用QSFP +设备的主机机箱应在QSFP +模块之间提供适当的间隙，以便在不使用专用工具和具有足够机械强度的挡板外壳的情况下进行插拔。 QSFP +模块插槽应远离附近的模制品和封面，可能阻碍了方便地访问锁定机构，QSFP +模块或直接插入笼子的电缆。定义了与子空间5.6.1和5.6.2中描述的QSFP +模块一起使用的两个笼式设计。它们之间的区别在于，一个保持架的前部延伸到或穿过挡板中的开口，而另一个的顶部则向上延伸抵靠挡板的后表面。尽管两个设计的保持架足迹相同，但是与主机挡板的内表面的距离可能因垫圈选择而异。从板的内表面到主板上的基准K和基准L的推荐基本尺寸在设计之间可能不同，并在图13a和13b中解决。这些设计与5.8节中定义的笼式组件的两个版本对齐。对于每个挡板版本，组件的腹部到腹部安装的最小推荐主板厚度是不同的，如5.6.1和5.6.2所述。挡板厚度范围应为0.8 mm至2.6 mm。

5.6.1通过挡板的组件挡板组件版本保持架组件的前表面通过挡板。可以为此选项实现两个EMI解决方案。如果使用EMI弹簧指，则它们接触到挡板切口的内部。如果使用EMI垫圈，它将与挡板的内表面接触。为了接受所有的笼式设计，两个挡板表面必须是导电的，并连接到机箱地。腹部至腹部安装连接器和保持架组件的最小推荐主板厚度最小为2.2mm。

5.6.2边框笼组件版本后面的挡板
挡板EMI垫片有许多选项，用作挡板和保持架前部之间的密封。面板EMI垫片的设计和用于垫圈的材料是特定的。优选的方法是使用压敏粘合剂将垫圈固定到挡板的背面。将主板安装到挡板上将将垫圈压缩到由挡板EMI垫片制造商指定的推荐范围。与挡板EMI垫片接触的挡板背面的表面必须是低电阻并连接到机箱接地。腹部至腹部安装连接器和保持架组件的最小推荐主板厚度最小为2.7mm。压缩后的垫片厚度可以计算如下：GT = BKL - 42.80 +/- 0.25mm。哪里：
•GT是处于压缩状态的垫片厚度。
•BKL是从挡板背面到基准K＆L中心线的距离。请参见图11和图12（注：挡板前面到基准面KLL中心线的尺寸不能超过48.25mm）。
•42.80 +/- 0.25mm尺寸是从保持架前部到硬止动器的基准T的距离。见图17。




5.7 QSFP+ Electrical Connector Mechanical 
The QSFP+ Connector is a 38-contact, right angle surface mount connector and is shown in Figure 14. The mechanical specifications for the connector are listed in Table 9 and shown in Figure 15.                        

5.8 Individual QSFP+ Cage Assembly Versions 
There are two versions for cage assemblies: a Thru Bezel version that passes through the bezel, and a Behind the Bezel version that does not pass through the bezel. An exploded view of both Thru Bezel (left side) and behind the Bezel (right side) cage assemblies is shown schematically in Figure 16.

The cage assembly options are shown in Figure 17.      
Notes:    
1. Inside surfaces of gaskets when fully compressed.            
2. Break edge of inside tip of latch.            
3. The maximum force to deflect the latch to the release position = 6N.            
4. Latch deflection.            
5. Cavity for heat sink is optional.            
6. Optional pins.            
7. Press fit pin solutions require a 1.44 min host board thickness.            
8. Datum defined by seating plane of cage on host board.            
9. Higher wattage models may require larger opening for cooling 
5.7 QSFP +电气连接器机械
QSFP +连接器是38接触式直角表面安装连接器，如图14所示。连接器的机械规格如表9所示，如图15所示。

5.8个人QSFP +笼组装版本
笼式组件有两种版本：通过挡板的Thru Bezel版本，以及不通过挡板的“后盖”（Behind the Bezel）版本。图16中示意性地显示了Thru Bezel（左侧）和Bezel（右侧）保持架组件后面的分解图。

笼组件选项如图17所示。
笔记：
1.完全压缩后垫片的内表面。
2.闩锁内侧尖端断裂。
3.将闩锁偏转到释放位置的最大力= 6N。
闩锁偏转。
散热器的腔是可选的。
6.可选引脚。
7.按压插脚解决方案需要1.44分钟的主板厚度。
8.由主机板上的保持架的座面定义的基准。
更高的瓦数型号可能需要较大的冷却开度


5.8.1 QSFP+ Heat Sink Clip Dimensions 
The heat sink clip defined in Figure 18 is for reference only. The design of the heat sink clip, heat sink and their attachment features on the cage assembly are vendor specific and not defined in this document. When fastened to the cage, the clip will provide a minimum force of 5 Newtons at the interface of the heat sink and QSFP+ Module. The clip is designed to permit a heat sink to be fastened into the clip then assembled to the cage and to expand slightly during module insertion in order to maintain a contact force between the module and heat sink.

5.8.2 QSFP+ Heat Sink Dimensions 
The heat sink illustrated in Figure 19 is for reference only. Critical dimensions to ensure that the heat sink will be compatible with the Heat Sink Clip are defined. The configuration of the fins or posts is application specific along with the outside envelope. The heat sink includes a beveled edge which “rides up” the leading edge of the module as the module is inserted into the cage assembly. The recommended material for the heat sink is aluminum and the surface treatment for the module contacting surface can be anodizing or nickel plating.    

5.8.3 Light Pipes 
The use of light pipes to indicate status of the module is application specific.

5.9 Dust / EMI 
Cover In order to prevent contamination of the internal components and to optimize EMI performance, it is recommended that a Dust/EMI Cover be inserted into the cage assembly when no module is present. See Figure 19 for the recommended design. During installation, the front flange on the cover shall be seated against the front surface of the bezel to prevent dust from entering the equipment. The conductivity of the materials should be chosen for the Dust/EMI Cover to block EMI emissions.                                        
5.10 Optical Interface 
The QSFP+ optical interface port shall be either a male MPO connector as specified in IEC 61754-7 (see Figure 21a) or a dual LC as specified in IEC 61754-20 (see Figure 21b).  The four fiber positions on the left as shown in Fig. 20a, with the key up, are used for the optical transmit signals (Channel 1 through 4). The fiber positions on the right are used for the optical receive signals (Channel 4 through 1).    

The central four fibers may be physically present.                                  
Two alignment pins are present.          
MPO Optical Cable connection Aligned key (Type B) MPO patchcords should be used to ensure alignment of the signals between the modules. The aligned key patchcord is defined in TIA-568 and shown in Figure 21c. The optical connector is orientated such that the keying feature of the MPO receptacle is on the top.    

Dual LC Optical Cable connection The Dual LC optical cable patchcord is defined in TIA/EIA-604-10A and shown in Figure 21d.
5.8.1 QSFP +散热片尺寸
图18中定义的散热片仅供参考。散热片夹，散热器及其附件特征在笼式组件上的设计是供应商特定的，未在本文档中定义。当固定到笼子上时，夹子将在散热器和QSFP +模块的接口处提供最小的5牛顿力。夹子被设计成允许将散热器固定到夹子中，然后组装到保持架并在模块插入期间稍微膨胀，以便保持模块和散热器之间的接触力。

5.8.2 QSFP +散热器尺寸
图19所示的散热器仅供参考。定义了确保散热片与散热片兼容的关键尺寸。翅片或支柱的构造与外部封套一起是特定的。散热器包括一个倾斜的边缘，当模块插入保持架组件中时，“斜起”模块的前缘。散热器的推荐材料是铝，模块接触表面的表面处理可以是阳极氧化或镀镍。

5.8.3光管
使用光管来指示模块的状态是特定于应用的。

5.9粉尘/ EMI
盖子为了防止内部组件的污染并优化EMI性能，建议在不存在模块时将灰尘/ EMI盖插入到机架组件中。有关推荐设计，请参见图19。在安装过程中，盖子上的前凸缘应位于挡板前表面，以防灰尘进入设备。应选择材料的电导率用于防尘/ EMI盖以阻止EMI辐射。
5.10光接口
QSFP +光接口端口应为IEC 61754-7（见图21a）中规定的公型MPO连接器或IEC 61754-20规定的双LC（见图21b）。左侧的四个光纤位置如图1所示。使用键控的20a用于光发送信号（通道1至4）。右侧的光纤位置用于光接收信号（通道4至1）。

中心四根纤维可以物理存在。
存在两个对准引脚。
MPO光缆连接对齐键（类型B）应使用MPO跳线来确保模块之间信号的对准。对齐的键跳线在TIA-568中定义，如图21c所示。光学连接器的定位使得MPO插座的键控特征位于顶部。

双LC光缆连接双LC光缆跳线在TIA / EIA-604-10A中定义，如图21d所示。

6.1 Thermal Requirements 
The QSFP+ module shall operate within one or more of the case temperatures ranges defined in Table 10. The temperature ranges are applicable between 60m below sea level and 1800m above sea level, (Ref. NEBS GR-63) utilizing the host systems designed airflow.

QSFP+ is designed to allow for up to 16 adjacent modules, ganged and/or belly-to-belly, with the appropriate thermal design for cooling / airflow. (Ref. NEBS GR-63) 

7 Management Interface  

7.1 Introduction 
A management interface, as already commonly used in other form factors like GBIC, SFP, and XFP, is specified in order to enable flexible use of the module by the user. The specification has been changed in order to adopt the use of a multi-channel module. Some timing requirements are critical especially for a multi-channel device, so the interface speed has been increased. This QSFP+ specification is based on the INF8438 specification however it is not backward compatible.   Address 128 Page00 is used to indicate the use of the QSFP+ memory map rather than the QSFP memory map.  
7.2 Timing Specification  
7.2.1 Introduction 
Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at Vcc. Hosts shall use a pull-up resistor connected to a Vcc_host on the 2-wire interface SCL (clock) and SDA (Data) signals. Detailed electrical specification is given in Sub-clause 4.1.2. Nomenclature for all registers more than 1 bit long is MSB-LSB.   
7.2.2 Management Interface Timing Specification 
In order to support a multi-channel device a higher clock rate for the serial interface is considered. The timing requirements are shown in Figure 22 and specified in Table 11. QSFP+ is positioned to leverage 2-wire timing (Fast Mode devices) to align the use of related cores on host ASICs. This subclause closely follows the XFP MSA specification.

Before initiating a 2-wire serial bus communication, the host shall provide setup time (Host_select_setup -Table 11) on the ModSelL line of all modules on the 2-wire bus. The host shall not change the ModSelL line of any module until the 2-wire serial bus communication is complete and the hold time requirement (Host_select_hold - Table 11) is satisfied. The 2-wire serial interface address of the QSFP+ module is 1010000X (A0h). In order to allow access to multiple QSFP+ modules on the same 2-wire serial bus, the QSFP+ pinout includes a ModSelL or module select pin. This pin (which is pulled high or deselected in the module) must be held low by the host to select the module of interest and allow communication over the 2-wire serial interface. The module must not respond to or accept 2-wire serial bus instructions unless it is selected.   
7.2.3 Serial Interface Protocol 
The module asserts LOW for clock stretch on SCL.

7.2.3.1 Management Timing Parameters  
The timing parameters for the 2-Wire interface to the QSFP+ module are shown in Table 11.

Note 1:  Measured from falling clock edge after stop bit of write transaction   
6.1热要求
QSFP +模块应在表10中定义的一个或多个外壳温度范围内工作。温度范围适用于海拔60米，海拔1800米（参考NEBS GR-63），利用主机系统设计的气流。

QSFP +被设计为允许多达16个相邻的模块，组合和/或腹部到腹部，具有适合的冷却/气流热设计。 （参考NEBS GR-63）

7管理界面

7.1介绍
为了使用户能够灵活地使用该模块，已经指定了像其他形式因素（如GBIC，SFP和XFP）常用的管理接口。为了采用多通道模块，该规范已经改变。一些时序要求对于多通道设备尤为重要，因此接口速度得到了提高。这个QSFP +规范是基于INF8438规范的，但它不是向后兼容的。地址128 Page00用于指示使用QSFP +内存映射而不是QSFP内存映射。
7.2时序规范
7.2.1介绍
低速信号是基于以Vcc工作的低电压CMOS（LVCMOS）。主机应在2线接口SCL（时钟）和SDA（数据）信号上使用连接到Vcc_host的上拉电阻。详细的电气规范在4.1.2节中给出。所有超过1位长的寄存器的命名法是MSB-LSB。
7.2.2管理接口时序规范
为了支持多通道器件，考虑串行接口的较高时钟速率。时序要求如图22所示，并在表11中给出。QSFP +定位为利用2线定时（快速模式设备）来调整主机ASIC上相关内核的使用。本条款严格遵循XFP MSA规范。

在启动2线串行总线通信之前，主机应在2线总线上所有模块的ModSelL线上提供建立时间（Host_select_setup -Table 11）。在两线串行总线通信完成并且满足保持时间要求（Host_select_hold - 表11）之前，主机不得更改任何模块的ModSelL线。 QSFP +模块的2线串行接口地址为1010000X（A0h）。为了允许访问同一个2线串行总线上的多个QSFP +模块，QSFP +引脚分配包括一个ModSelL或模块选择引脚。该引脚（模块中拉高或取消选择）必须由主机保持低电平，以选择感兴趣的模块，并允许通过2线串行接口进行通信。除非选择该模块，否则该模块不得响应或接受2线串行总线指令。
7.2.3串行接口协议
SCL上的时钟延长模块置为低电平。

7.2.3.1管理时序参数
QSFP +模块的2-Wire接口的时序参数如表11所示。

注1：从写入事务的停止位之后的下降时钟沿测量



7.4 Device Addressing and Operation 
Serial Clock (SCL): The host supplied SCL input to QSFP+ Modules is used to positive-edge clock data into each QSFP+ device and negative-edge clock data out of each device. The SCL line may be pulled low by a QSFP+ module during clock stretching.  
Serial Data (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain or open-collector driven and may be wire-ORed with any number of open-drain or open collector devices. 
Master/Slave: QSFP+ Modules operate only as slave devices. The host must provide a bus master for SCL and initiate all read/write communication.  
Device Address: Each QSFP+ is hard wired at the device address A0h. See Subclause 7.6 for memory structure within each Module.  

Multiple Devices per SCL/SDA: While QSFP+ Modules are compatible with point-to-point SCL/SDA, they can share a single SCL/SDA bus by using the QSFP+ ModSelL line. See Subclause 4.1.1.1,Subclause 4.1.2 and Table 3 for more information.  
Clock and Data Transitions: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods indicate a START or STOP condition. All addresses and data words are serially transmitted to and from the QSFP+ in 8-bit words.
Every byte on the SDA line must be 8-bits long. Data is transferred with the most significant bit (MSB) first. START Condition: A high-to-low transition of SDA with SCL high is a START condition, which must precede any other command.  
STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition. 
Acknowledge: After sending each 8-bit word, the transmitter releases the SDA line for one bit time, during which the receiver is allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word.  Device address bytes and write data bytes initiated by the host shall be acknowledged by QSFP+ Modules. Read data bytes transmitted by QSFP+ Modules shall be acknowledged by the host for all but the final byte read, for which the host shall respond with a STOP instead of an ACK.  
Memory (Management Interface) Reset: After an interruption in protocol, power loss or system reset the QSFP+ management interface can be reset. Memory reset is intended only to reset the QSFP+ Module management interface (to correct a hung bus). No other module functionality is implied.  
1) Clock up to 9 cycles. 
2) Look for SDA high in each cycle while SCL is high. 
3) Create a START condition as SDA is high  
Device Addressing: QSFP+ devices require an 8-bit device address word following a start condition to enable a read or write operation. The device address word consists of a mandatory sequence for the first seven most significant bits in Figure 23. This is common to all QSFP+ devices.
The eighth bit of the device address is the read/write operating select bit. A read operation is initiated if this bit is set high and a write operation is initiated if this bit is set low. Upon compare of the device address (with ModSelL in the low state) the QSFP+ Module shall output a zero (ACK) on the SDA line to acknowledge the address.
7.4设备寻址和操作
串行时钟（SCL）：向QSFP +模块提供SCL输入的主机用于每个QSFP +器件的正边沿时钟数据和每个器件的负边沿时钟数据。在时钟延长期间，SCL线可能被QSFP +模块拉低。
串行数据（SDA）：SDA引脚是双向串行数据传输。该引脚为漏极开路或集电极开路驱动，可与任何数量的漏极开路或集电极开路器件进行导线连接。
主站/从站：QSFP +模块仅作为从站设备运行。主机必须为SCL提供总线主机，并启动所有读/写通信。
设备地址：每个QSFP +在设备地址A0h进行硬连线。每个模块内存结构见7.6节。

每个SCL / SDA的多个器件：QSFP +模块与点对点SCL / SDA兼容时，可以使用QSFP + ModSelL线共享一个SCL / SDA总线。有关更多信息，请参见4.1.1.1，4.1.2和表3。
时钟和数据转换：SDA引脚通常用外部器件拉高。 SDA引脚上的数据只能在SCL低电平时间段内更改。 SCL高电平期间的数据更改表示START或STOP条件。所有地址和数据字以8位字串行发送到QSFP +。
SDA线上的每个字节必须为8位长。首先用最高有效位（MSB）传输数据。 START条件：SDA与SCL为高电平的高电平到低电平转换为START条件，必须先于任何其他命令。
STOP条件：SDA与SCL为高电平的低电平至高电平转换为STOP条件。
确认：在发送每个8位字之后，发送器释放SDA线一段时间，在此期间允许接收机将SDA拉低（零）以确认（ACK）已接收到每个字。由主机发起的设备地址字节和写入数据字节应由QSFP +模块确认。由QSFP +模块发送的读取数据字节应由主机确认，除了最终字节读取之外，主机应以STOP而不是ACK进行响应。
存储器（管理接口）复位：协议中断后，掉电或系统复位，QSFP +管理接口可以复位。存储器复位仅用于复位QSFP +模块管理接口（更正挂起总线）。没有其他模块功能被暗示。
1）时钟最多9个周期。
2）SCL为高电平时，在每个周期内寻找高电平。
3）在SDA为高电平时创建START条件
器件寻址：QSFP +器件在启动条件之后需要8位器件地址字来使能读或写操作。器件地址字由图23中前7个最高有效位的强制序列组成。这对于所有QSFP +器件都是通用的。
器件地址的第8位是读/写操作选择位。如果该位置为高电平，并且如果该位置低，则启动写操作，则启动读操作。通过比较器件地址（ModSelL处于低电平状态），QSFP +模块将在SDA线上输出一个零（ACK）来确认地址。



7.5 Read/Write Functionality  
7.5.1 QSFP+ Memory Address Counter (Read AND Write Operations) 
QSFP+ devices maintain an internal data word address counter containing the last address accessed during the latest read or write operation, incremented by one. The address counter is incremented whenever a data word is received or sent by the module. This address stays valid between operations as long as QSFP+ power is maintained. The address “roll over” during read and writes operations is from the last byte of the 128-byte memory page to the first byte of the same page.  7.5.2 Read Operations  
7.5.2.1  Current Address Read 
A current address read operation requires only the device address read word (10100001) be sent, see Figure 24.
Once acknowledged by the QSFP+, the current address data word is serially clocked out. The host does not respond with an acknowledge, but does generate a STOP condition once the data word is read.    

7.5.2.2  Random Read A random read operation requires a “dummy” write operation to load in the target byte address as shown in Figure 25. This is accomplished by the following sequence.
The target 8-bit data word address is sent following the device address write word (10100000) and acknowledged by the QSFP+. The host then generates another START condition (aborting the dummy write without incrementing the counter) and a current address read by sending a device read address (10100001). The QSFP+ acknowledges the device address and serially clocks out the requested data word. The host does not respond with an acknowledge, but does generate a STOP condition once the data word is read.

7.5.2.3  Sequential Read Sequential reads are initiated by either a current address read Figure 26 or a random address read Figure 27. To specify a sequential read, the host responds with an acknowledge (instead of a STOP) after each data word. As long as the QSFP+ receives an acknowledge, it shall serially clock out sequential data words. The sequence is terminated when the host responds with a NACK and a STOP instead of an acknowledge.

7.5.3.1 BYTE Write A write operation requires an 8-bit data word address following the device address write word (10100000) and acknowledgement, see Figure 28.         
Upon receipt of this address, the QSFP+ shall again respond with a zero (ACK) to acknowledge and then clock in the first 8-bit data word. Following the receipt of the 8- bit data word, the QSFP+ shall output a zero (ACK) and the host master must terminate the write sequence with a STOP condition for the write cycle to begin. If a START condition is sent in place of a STOP condition (i.e. a repeated START per the 2-wire interface specification) the write is aborted and the data received during that operation is discarded. Upon receipt of the proper STOP condition, the QSFP+ enters an internally timed write cycle, tWR, to internal memory. The QSFP+ disables its management interface input during this write cycle and shall not respond or acknowledge subsequent commands until the write is complete. Note that 2-wire interface “Combined Format” using repeated START conditions is not supported on QSFP+ write commands.

7.5.3.2  Sequential Write 
QSFP+’s shall support up to a 4 sequential byte write without repeatedly sending QSFP+ address and memory address information as shown in Figure 29.
A “sequential” write is initiated the same way as a single byte write, but the host master does not send a stop condition after the first word is clocked in. Instead, after the QSFP+ acknowledges receipt of the first data word, the host can transmit up to three more data words. The QSFP+ shall send an acknowledge after each data word received. The host must terminate the sequential write sequence with a STOP condition or the write operation shall be aborted and data discarded. Note that 2-wire interface “combined format” using repeated START conditions is not supported on QSFP+ write commands.

7.5.3.3  Acknowledge Polling 
Once the QSFP+ internally timed write cycle has begun (and inputs are being ignored on the bus) acknowledge polling can be used to determine when the write operation is complete. This involves sending a START condition followed by the device address word. Only if the internal write cycle is complete shall the QSFP+ respond with an acknowledge to subsequent commands, indicating read or write operations can continue.  
7.5读/写功能
7.5.1 QSFP +存储器地址计数器（读和写操作）
QSFP +设备维护一个内部数据字地址计数器，其中包含在最近读或写操作期间访问的最后一个地址，增加1。每当模块接收或发送数据字时，地址计数器递增。只要维护QSFP +电源，该地址在操作之间保持有效。读写操作中的地址“翻转”是从128字节存储器页面的最后一个字节到同一页面的第一个字节。 7.5.2读操作
7.5.2.1当前地址读取
当前地址读取操作仅需要发送器件地址读取字（10100001），参见图24。
一旦QSFP +确认，当前地址数据字被串行输出。主机不响应确认，但一旦读取数据字，就会产生STOP条件。

7.5.2.2随机读取随机读取操作需要一个“虚拟”写入操作来加载目标字节地址，如图25所示。这通过以下顺序完成。
目标8位数据字地址按照器件地址写入字（10100000）发送并由QSFP +进行确认。然后，主机产生另一个START条件（中止虚拟写入而不递增计数器）和通过发送设备读取地址（10100001）读取的当前地址。 QSFP +确认设备地址并对所请求的数据字进行串行计时。主机不响应确认，但一旦读取数据字，就会产生STOP条件。

7.5.2.3顺序读取顺序读取由当前地址读取图26或随机地址读取启动图27.要指定顺序读取，主机在每个数据字之后响应一个确认（而不是一个STOP）。只要QSFP +收到一个确认信号，它将按顺序排列顺序的数据字。当主机以NACK和STOP而不是确认响应时，该序列终止。

7.5.3.1 BYTE写入写操作需要设备地址写字（10100000）和确认后的8位数据字地址，请参见图28。
在接收到这个地址后，QSFP +将再次响应一个零（ACK）来确认，然后在第一个8位数据字中进行时钟。在接收到8位数据字之后，QSFP +将输出零（ACK），并且主机主机必须以写入周期开始的STOP条件终止写入序列。如果发送START条件代替STOP条件（即按照2线接口规范重复START），则中止写入，并且丢弃在该操作期间接收到的数据。在收到正确的STOP条件后，QSFP +将内部定时写入周期tWR输入到内部存储器。在写入周期期间，QSFP +禁止其管理接口输入，并且在写入完成之前不会响应或确认后续命令。请注意，QSFP +写命令不支持使用重复启动条件的2线接口“组合格式”。

7.5.3.2顺序写入
QSFP +将支持最多4个连续的字节写入，而不会重复发送QSFP +地址和存储器地址信息，如图29所示。
“顺序”写入以与单字节写入相同的方式启动，但主机主机在第一个字被计时后不发送停止条件，而是在QSFP +确认接收到第一个数据字之后，主机可以传输多达三个数据字。 QSFP +应在收到每个数据字后发送一个确认。主机必须以停止条件终止顺序写入序列，否则写操作将中止并丢弃数据。请注意，QSFP +写命令不支持使用重复启动条件的2线接口“组合格式”。

7.5.3.3确认轮询
一旦QSFP +内部定时写周期已经开始（总线上忽略输入），则可以使用确认轮询来确定写操作何时完成。这涉及发送START条件，后跟设备地址字。只有内部写周期完成，QSFP +才能响应后续命令的确认，指示读或写操作可以继续。


7.6 QSFP+ Memory Map 
This subclause defines the Memory Map for QSFP+ Module used for serial ID, digital monitoring and certain control functions. The interface is mandatory for all QSFP+ devices. The interface has been designed largely after the XFP MSA as defined in INF- 8077i Rev.4.0. The memory map has been changed in order to accommodate 4 optical channels and limit the required memory space. The single address approach is used as found in XFP. Paging is used in order to enable time critical interactions between host and Module.  The structure of the memory is shown in Figure 30.  The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, e.g. Interrupt Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function.  The structure also provides address expansion by adding additional upper pages as needed.  For example, in Figure 30 upper pages 01 and 02 are optional.  Upper page 01 allows implementation of Application Select Table, and upper page 02 provides user read/write space.  The lower page and upper page 00 are always implemented.  Page 03 is required if byte 2, bit 2 in the lower page is low.  See Table 39 for details regarding declaration of optional upper pages 01 and 02.  The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a “one-time-read” for all data related to an interrupt situation. After an Interrupt, IntL, has been asserted, the host can read out  the flag field to determine the effected channel and type of flag.

In order to allow access to multiple QSFP+ Modules on the same 2-wire serial interface, the QSFP+ pinout includes a ModSelL pin which allows the host to select the respective Module for interaction. See Subclause 4.1.1.1 for details on ModSelL and Subclause 4.1.2 for details of the 2-Wire serial interface.

Note: Reserved memory locations are to be filled with logic zeros in all bit locations for reserved bytes, and in reserved bit locations for partially specified byte locations as described in this clause. Optional bits (O) that are not being used are to be filled with logic zeros. Not Applicable bits (NA) shall be filled with logic zeros. The indications of Optional (O), Required (R) and Not Applicable (NA) registers are shown in each table for the appropriate cable types.  
7.6.1 Lower Memory Map 
The lower 128 bytes of the 2-wire serial bus address space, see Table 17, is used to access a variety of measurements and diagnostic functions, a set of control functions, and a means to select which of the various upper memory map pages are accessed on subsequent reads.  This portion of the address space is always directly addressable and thus is chosen for monitoring and control functions that may need to be repeatedly accessed. The definition of Identifier field is the same as page 00h Address Byte 128.

7.6.1.1 Status Indicator Bits 
The Status Indicators are defined in Table 18

The Data_Not_Ready bit is high during module power up and prior to a valid suite of monitor readings.  Once all monitor readings are valid, the bit is set low until the device is powered down. If the memory contents are static this bit can be always low.  
 
7.6.1.2 Interrupt Flags 
A portion of the memory map (Bytes 3 through 21), form a flag field. Within this field, the status of LOS and Tx Fault as well as alarms and warnings for the various monitored items is reported. For normal operation and default state, the bits in this field have the value of 0b. For the defined conditions of LOS, Tx Fault, module and channel alarms and warnings, the appropriate bit or bits are set, value = 1b. Once asserted, the bits remained set (latched) until cleared by a read operation that includes the affected bit or reset by the ResetL pin.  Fault bits that are cleared while the underlying fault persists MAY be immediately set again by the module. This may or may not cause the IntL to de-assert and then re-assert quickly. Hosts should be tolerant of both behaviors. The Channel Status Interrupt Flags are defined in Table 19. These flags may be masked. (See 7.6.1.6)    
7.6 QSFP +内存映射
本条款定义了用于QSFP +模块的存储器映射，用于串行ID，数字监控和某些控制功能。该接口对于所有QSFP +设备是强制性的。该界面已经在INF-8077i Rev.4.0中定义的XFP MSA之后进行了大量设计。存储器映射已被更改，以容纳4个光通道并限制所需的存储空间。单一地址方法用于XFP中。分页用于启用主机和模块之间的时间关键交互。存储器的结构如图30所示。存储器空间被布置成128字节的低单页地址空间和多个高地址空间页。这种结构允许及时访问下页中的地址，例如中断标志和监视器。较少的时间关键条目，例如串行ID信息和阈值设置可用于页面选择功能。该结构还通过根据需要添加额外的页面来提供地址扩展。例如，在图30中，上页01和02是可选的。上页01允许应用程序选择表的实现，上页02提供用户的读/写空间。总是执行下页和上页00。如果页面2中的第2位低，则页面03是必需的。关于可选上页01和02的声明的详细信息，请参见表39.所使用的接口地址是A0xh，主要用于诸如中断处理的时间关键数据，以便对与所有数据相关的所有数据进行“一次读取”中断情况。中断后，IntL被断言，主机可以读出标志字段来确定影响的通道和类型的标志。

为了允许在同一个2线串行接口上​​访问多个QSFP +模块，QSFP +引脚包括一个ModSelL引脚，允许主机选择相应的模块进行交互。有关ModSelL和4.1.2的详细信息，请参见4.1.1.1的2-Wire串行接口。

注意：保留的存储器位置将在保留字节的所有位位置中填充逻辑零，并在本节中描述的部分指定字节位置的保留位位置中填充。未使用的可选位（O）将填充逻辑0。不适用的位（NA）应填充逻辑0。对于适当的电缆类型，每个表格中显示了可选（O），必需（R）和不适用（NA）寄存器的指示。
7.6.1下记忆图
2线串行总线地址空间的低128字节见表17，用于访问各种测量和诊断功能，一组控制功能，以及选择各种上位存储器映射页面中的哪一个的方法在随后的读取中访问。地址空间的这一部分总是可直接寻址，因此被选择用于可能需要重复访问的监视和控制功能。标识符字段的定义与第00h页的地址字节128相同。

7.6.1.1状态指示位
状态指标在表18中定义

在模块上电期间和在有效的监视器读数之前，Data_Not_Ready位为高电平。一旦所有监视器读数有效，该位将置低，直到器件掉电。如果存储器内容是静态的，则该位可以始终为低。
 
7.6.1.2中断标志
存储器映射的一部分（字节3到21）形成一个标志字段。在此领域内，报告了LOS和Tx故障的状态以及各种监控项目的警报和警告。对于正常操作和默认状态，该字段中的位为0b。对于LOS，Tx故障，模块和通道报警和警告的定义条件，相应位或位置1，值= 1b。一旦置位，这些位保持置位（锁存），直到由包含受影响位的读操作清零，或由ResetL引脚复位。在底层故障仍然存在时清除的故障位可能会被模块立即重新设置。这可能或可能不会导致IntL断言，然后快速重新声明。主持人应该容忍这两种行为。通道状态中断标志在表19中定义。这些标志可能被屏蔽。 （见7.6.1.6）


7.6.1.3 Module Monitors 
Real time monitoring for the QSFP+ module include Module temperature, Module supply voltage, and monitoring for each transmit and receive channel.  Channel monitoring functions are described in Subclause 7.6.1.4.  Measured parameters are reported in 16-bit data fields, i.e., two concatenated bytes. These are shown in Table 22.  The 16 bit-data fields allow for wide dynamic range.  This is not intended to imply that a 16-bit A/D system is recommended or required in order to achieve the accuracy goals stated below.  The width of the data field should not be taken to imply a given level of precision.  It is conceivable that the accuracy goals herein can be achieved by a system having less than 16 bits of resolution.  It is recommended that any low-order data bits beyond the system’s specified accuracy be fixed at zero. Overall system accuracy and precision will be vendor dependent.  To guarantee coherency of the diagnostic monitoring data, the host is required to retrieve any multi-byte fields from the diagnostic monitoring data structure by the use of a single two-byte read sequence across the 2-wire serial interface.  The Module is required to insure that any multi-byte fields that are updated with diagnostic monitoring data must have this update done in a fashion that guarantees coherency and consistency of the data.  In other words, the update of a multi-byte field by the Module must not occur such that a partially updated multi-byte field can be transferred to the host.  Also, the Module shall not update a multi-byte field within the structure during the transfer of that multi-byte field to the host, such that partially updated data would be transferred to the host. Accuracy requirements specified below shall apply to the operating signal range specified in the relevant standard.  The manufacturer’s specification should be consulted for more detail on the conditions under which the accuracy requirements are met.  Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below.  Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data.  Internally measured Module temperature are represented as a 16-bit signed twos complement value in increments of 1/256 degrees Celsius, yielding a total range of –128C to +128C that is considered valid between –40 and +125C.  Temperature accuracy is vendor specific but must be better than ±3 degrees Celsius over specified operating temperature and voltage.  Please see vendor specification for details on location of temperature sensor.  Internally measured Module supply voltage are represented as a 16-bit unsigned integer with the voltage defined as the full 16 bit value (0 – 65535) with LSB equal to 100 uVolt, yielding a total measurement range of 0 to +6.55 Volts.  Practical considerations to be defined by Module manufacturer will tend to limit the actual bounds of the supply voltage measurement.  Accuracy is vendor specific but must be better than ±3% of the manufacturer’s nominal value over specified operating temperature and voltage.    

7.6.1.4 Channel Monitoring 
Real time channel monitoring is for each transmit and receive channel and includes optical input power and Tx bias current. Module monitoring functions are described in Subclause 7.6.1.3.  Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below.  Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data. Table 23 defines the Channel Monitoring.  Measured TX bias current is in mA and are represented as a 16-bit unsigned integer with the current defined as the full 16 bit value (0 – 65535) with LSB equal to 2 uA, yielding a total measurement range of 0 to 131 mA.  Accuracy is vendor specific but must be better than ±10% of the manufacturer’s nominal value over specified operating temperature and voltage.  Measured RX received optical power is in mW and can represent either average received power or OMA depending upon how bit 3 of byte 220 (upper memory page 00h) is set. Represented as a 16 bit unsigned integer with the power defined as the full 16 bit value (0 – 65535) with LSB equal to 0.1 uW, yielding a total measurement range of 0 to 6.5535 mW (~-40 to +8.2 dBm).  Absolute accuracy is dependent upon the exact optical wavelength.  For the vendor specified wavelength, accuracy shall be better than ±3 dB over specified temperature and voltage.  This accuracy shall be maintained for input power levels up to the lesser of maximum transmitted or maximum received optical power per the appropriate standard.  It shall be maintained down to the minimum transmitted power minus cable plant loss (insertion loss or passive loss) per the appropriate standard.  Absolute accuracy beyond this minimum required received input optical power range is vendor specific.
7.6.1.3模块监视器
QSFP +模块的实时监控包括模块温度，模块电源电压以及每个发送和接收通道的监控。频段监视功能在7.6.1.4节中描述。在16位数据字段中报告测量参数，即两个级联字节。这些显示在表22中.16位数据字段允许宽动态范围。这并不意味着建议或要求使用16位A / D系统，以达到下述准确性目标。数据字段的宽度不应该被视为暗示给定的精度级别。可以想到，这里的精确度目标可以通过具有小于16位分辨率的系统来实现。建议将超出系统指定精度的任何低位数据位固定为零。整体系统的准确性和精度将取决于供应商。为了保证诊断监视数据的一致性，主机需要通过在2线串行接口上​​使用单个双字节读取序列从诊断监视数据结构中检索任何多字节字段。该模块需要确保使用诊断监视数据更新的任何多字节字段必须以保证数据的一致性和一致性的方式完成此更新。换句话说，模块的多字节字段的更新不能发生，从而可以将部分更新的多字节字段传输到主机。此外，在将多字节字段传输到主机期间，模块不应更新结构内的多字节字段，以便将部分更新的数据传输到主机。以下规定的精度要求适用于相关标准规定的运行信号范围。应详细了解制造商的规格，以了解满足精度要求的条件。测量根据供应商指定的工作温度和电压进行校准，并应解释如下。应以与实时16位数据相同的方式解释报警和警告阈值。内部测量的模块温度以1/256摄氏度的增量表示为16位带符号的二进制补码，产生的总范围为-128C至+ 128C，被认为在-40和+ 125C之间有效。温度精度是供应商特定的，但在指定的工作温度和电压下必须要高于±3摄氏度。有关温度传感器位置的详细信息，请参见供应商规范。内部测量模块电源电压表示为16位无符号整数，其电压定义为LSB等于100 uVolt的完整16位值（0 - 65535），总测量范围为0至+ 6.5V。模块制造商定义的实际考虑将倾向于限制电源电压测量的实际范围。精度是供应商特定的，但必须比制造商的额定值超过指定工作温度和电压的±3％。

7.6.1.4通道监控
实时通道监控用于每个发送和接收通道，并包括光输入功率和Tx偏置电流。模块监控功能在7.6.1.3节中描述。测量根据供应商指定的工作温度和电压进行校准，并应解释如下。应以与实时16位数据相同的方式解释报警和警告阈值。表23定义了通道监控。测量的TX偏置电流为mA，表示为16位无符号整数，其电流定义为LSB等于2 uA的完整16位值（0 - 65535），总测量范围为0至131 mA。精度是供应商特定的，但必须比制造商的额定值超过指定工作温度和电压的±10％。测量的RX接收光功率为mW，并且可以表示平均接收功率或OMA，具体取决于字节220（高存储器页面00h）的位3设置。表示为16位无符号整数，功率定义为LSB等于0.1 uW的完整16位值（0 - 65535），产生0至6.5535 mW（〜-40至+8.2 dBm）的总测量范围。绝对精度取决于精确的光波长。对于供应商指定的波长，精度应优于指定温度和电压±3 dB。对于每个适当标准的最大传输或最大接收光功率的较小值的输入功率电平，应保持该精度。应按照适当的标准将其维持到最小传输功率减去电缆厂的损耗（插入损耗或被动损耗）。绝对精度超过此最小值所需的接收输入光功率范围是供应商特定的。


1. Writing ‘1’ disables the laser of the channel   If software Rate Select is not implemented, the Module ignores the value of Rate Select bits. The registers read all “0”s upon power-up.
   
7.6.1.6 Module and Channel Masks 
The host system may control which flags result in an interrupt (IntL) by setting high individual bits from a set of masking bits in bytes 100-104 for module flags, and bytes 242-253 of page 03h for channel flags.  These are described in Table 25 and Table 48.  A 1 value in a masking bit prevents the assertion of the hardware IntL pin by the corresponding latched flag bit.  Masking bits are volatile and startup with all unmasked (masking bits 0).  The mask bits may be used to prevent continued interruption from on-going conditions, which would otherwise continually reassert the hardware IntL pin.  A mask bit is required (indicated by C for Conditional) whenever the associated flag bit is implemented.

7.6.1.7 Rate Select (Byte 87-88) 
Rate Select is an optional control used to limit the receiver bandwidth for compatibility with multiple data rates (most likely Fibre Channel). In addition, rate selection allows the transmitter to be fine-tuned for specific data rate transmissions.  The Module may:  
a)     Provide no support for rate selection 
b)     Rate selection using extended rate select 
c)     Rate selection with application select tables   

7.6.1.7.1 No Rate Selection Support 
When no rate selection is supported, (page 00h, byte 221, bits 2 and 3) have a value of 0 and Options (page 00h, byte 195, bit 5) have a value of 0. Lack of implementation does not indicate lack of simultaneous compliance with multiple standard rates. Compliance with particular standards should be determined from Module Values (See Table 33).   

7.6.1.7.2 Extended Rate Selection 
When (page 00h, byte 221, bits 2 and 3) have the values of 0 and 1 respectively and at least one of the bits in the Extended Rate Compliance byte (page 00h, byte 141) have a value of one, the module supports extended rate select. Extended rate selection has reserved two bits per channel in the Rxn_Rate_Select (byte 87) and two bits per channel in the Txn_Rate_Select (byte 88) to denote up to four rates. Table 26 defines the functionality when bit 0 of byte 141 is 1. All other values of Extended Rate Compliance byte are reserved.
1.写“1”禁用通道的激光如果软件速率选择未实现，则模块将忽略速率选择位的值。上电时，寄存器读取全部“0”。
   
7.6.1.6模块和通道掩码
主机系统可以通过设置来自用于模块标志的字节100-104的一组屏蔽位中的高个别位和通道标志的页面03h的字节242-253来控制哪个标志导致中断（IntL）。这些在表25和表48中描述。屏蔽位中的1值防止硬件IntL引脚被相应的锁存标志位置1。屏蔽位是易失性的，并且所有未屏蔽位（掩码位0）都启动。掩码位可用于防止持续的中断，否则会持续重新发送硬件IntL引脚。每当实现关联的标志位时，需要一个掩码位（由C表示为条件）。

7.6.1.7费率选择（字节87-88）
速率选择是一种可选的控制，用于限制接收机带宽，以兼容多种数据速率（最可能的是光纤通道）。此外，速率选择允许发送器针对特定数据速率传输进行微调。模块可以：
a）不提供速率选择的支持
b）使用扩展速率选择的速率选择
c）使用应用程序选择表进行速率选择

7.6.1.7.1无费率选择支持
当不支持速率选择时（页00h，字节221，位2和3）的值为0，选项（页00h，字节195，位5）的值为0.缺少实现并不表示缺少同时符合多种标准费率。应从模块值确定符合特定标准（见表33）。

7.6.1.7.2扩展速率选择
当（第00h，第221位，第2位和第3位）分别具有0和1的值，并且扩展速率合规字节（第00h，第141页）中的至少一个位的值为1时，模块支持扩展速率选择。扩展速率选择在Rxn_Rate_Select（字节87）中保留每个通道两个位，在Txn_Rate_Select（字节88）中每通道两位保留最多四个速率。表26定义了字节141的位0为1时的功能。扩展速率合规字节的所有其他值被保留。


7.6.1.7.3 Rate Selection Using Application Select Tables 
Application Select(byte 89) maximizes compatibility with SFF-8079 Part 2 for Modules that are SFF-8472 compliant.  When the Rate Select declaration bits (page 00h, byte 221, bits 2 and 3) have the values of 1 and 0 respectively, the Application Select method defined in Page 01h is used (see Subclause 7.6.3).  The host reads the entire application select table on page 01h to determine the capabilities of the Module. The host controls each channel separately by writing a Control Mode and Table Select (TS) byte to bytes 89-92 and bytes 94-97. The bits of the Rx_Application Select and the Tx_Application Select registers are defined in Table 27.                             
Control Mode defines the application control mode. Table Select selects module behavior from the AST among 63 possibilities (000000 to 111110). Note that (111111) is invalid.                     
Note: Default values for control mode is 0,0 and is volatile memory.

7.6.1.8 Password 
Entry and change Bytes 119-126 are reserved for an optional password entry function. The Password entry bytes are write only and will be retained until power down, reset, or rewritten by host. This function may be used to control read/write access to vendor specific page 02h. Additionally, module vendors may use this function to implement write protection of Serial ID and other QSFP+ read only information. Passwords may be supplied to and used by Host manufacturers to limit write access in the User EEPROM Page 02h.  Password access shall not be required to access QSFP+ defined data in the lower memory page 00h or in upper pages 00h, 02h and 03h. Note that multiple module manufacturer passwords may be defined to allow selective access to read or write to various sections of memory as allowed above.  Host manufacturer and module manufacturer passwords shall be distinguished by the high order bit (bit 7, byte 123). All host manufacturer passwords shall fall in the range of 00000000h to 7FFFFFFFh, and all module manufacturer passwords in the range of 80000000h to FFFFFFFFh. Host manufacturer passwords shall be initially set to 00001011h in new modules.  Host manufacturer passwords may be changed by writing a new password in bytes 119-122 when the correct current Host manufacture password has been entered in 123-126, with the high order bit being ignored and forced to a value of 0 in the new password. The password entry field shall be set to 00000000h on power up and reset.  
7.6.1.7.3使用应用程序选择表格进行速率选择
应用程序选择（字节89）最大限度地提高了符合SFF-8472的模块的SFF-8079第2部分的兼容性。当速率选择声明位（页00h，字节221，位2和3）分别具有值1和0时，使用第01h页中定义的应用选择方法（见7.6.3）。主机在第01h页上读取整个应用程序选择表，以确定模块的功能。主机通过将控制模式和表选择（TS）字节写入字节89-92和字节94-97来分别控制每个通道。 Rx_Application Select和Tx_Application Select寄存器的位在表27中定义。
控制模式定义应用程序控制模式。表选择从AST中选择模块行为63种可能性（000000到111110）。请注意（111111）无效。
注意：控制模式的默认值为0,0，是易失性存储器。

7.6.1.8密码
条目和更改字节119-126保留用于可选的密码输入功能。密码条目字节是只写的，并且将被保留，直到主机断电，复位或重写。该功能可用于控制对供应商特定页面02h的读/写访问。此外，模块厂商可能会使用此功能来实现串行ID和其他QSFP +只读信息的写保护。主机制造商可以提供密码并使用它们来限制用户EEPROM中的写入访问。密码访问不需要访问下部存储器页面00h或高位页面00h，02h和03h中的QSFP +定义数据。请注意，可以定义多个模块制造商密码，以允许选择性地访问以上所述的对存储器的各个部分的读取或写入。主机制造商和模块制造商密码应通过高位位（位7，字节123）进行区分。所有主机厂商密码范围为00000000h〜7FFFFFFFh，模块厂商密码范围为80000000h〜FFFFFFFFh。主机制造商的密码应在新模块中初始设置为00001011h。当123-126中输入正确的当前主机制造密码时，通过写入新的密码（字节119-122）可以更改主机制造商密码，高位位被忽略，并在新密码中强制为0。密码输入字段在上电复位时应设置为00000000h。


7.6.2 Upper Memory Map Page 00h 
Page 00h consists of the Serial ID and is used for read only identification information. The Serial ID is divided into the Base_ID Fields, Extended ID Fields and Vendor Specific ID Fields. The format of the Serial ID Memory Map is shown in Table 29.

Note 1: A value of zero means that the Module does not support the specified technology or that the length information must be determined from the Module technology.

7.6.2.1 Identifier (Address 128) 
The identifier value specifies the physical device described by the serial information. This value shall be included in the serial data. The defined identifier values are shown in Table 30.  The QSFP+ Module shall use the identifier 0Dh.

These values were valid at the time of technical balloting.               
The reference specification for values subsequent to that date is SFF-8024 Cross Reference to Industry Product Names
   
7.6.2.2 Extended Identifier (Address 129) 
The extended identifier provides additional information about the basic Module types such as whether the Module contains a CDR function and identifies the power consumption class it belongs to.
7.6.2上部存储器映射页面00h
第00h页由串行ID组成，用于只读标识信息。序列号分为Base_ID字段，扩展ID字段和供应商特定ID字段。 Serial ID Memory Map的格式如表29所示。

注1：值为零表示模块不支持指定的技术，或者必须从模块技术确定长度信息。

7.6.2.1标识符（地址128）
标识符值指定串行信息描述的物理设备。该值应包含在串行数据中。定义的标识符值如表30所示.QSFP +模块应使用标识符0Dh。

这些价值在技术投票时有效。
该日期之后的值的参考规格是SFF-8024“工业产品名称交叉参考”
   
7.6.2.2扩展标识符（地址129）
扩展标识符提供有关基本模块类型的附加信息，例如模块是否包含CDR功能并标识其所属的功耗类别。


7.6.2.3 Connector (Address 130) 
The Connector value indicates the external connector provided on the interface. This value shall be included in the serial data. The defined connector values are shown in Table 32. Note that 01h – 0Bh are not QSFP+ compatible, and are included for compatibility with other standards.

7.6.2.4 Specification compliance (Address 131-138) 
The following bit significant indicators define the electronic or optical interfaces that are supported by the QSFP+ Module. For Fibre Channel QSFP+s, the Fibre Channel speed, transmission media, transmitter technology, and distance capability shall all be indicated.

7.6.2.5 Encoding (Address 139) 
The encoding value indicates the serial encoding mechanism that is the nominal design target of the particular QSFP+ Module. The value shall be contained in the serial data. The defined encoding values are shown in Table 34.
These values were valid at the time of technical balloting.               
The reference specification for values subsequent to that date is SFF-8024 Cross Reference to Industry Product Names    

7.6.2.6 BR, nominal (Address 140) 
The nominal bit rate (BR, nominal) is specified in units of 100 Megabits per second, rounded off to the nearest 100 Megabits per second. The bit rate includes those bits necessary to encode and delimit the signal as well as those bits carrying data information. A value of 0 indicates that the bit rate is not specified and must be determined from the Module technology. The actual information transfer rate will depend on the encoding of the data, as defined by the encoding value.   
7.6.2.3连接器（地址130）
连接器值表示接口上提供的外部连接器。该值应包含在串行数据中。定义的连接器值如表32所示。请注意，01h - 0Bh不兼容QSFP +，并且与其他标准兼容。

7.6.2.4规范合规性（地址131-138）
以下位重要指标定义了QSFP +模块支持的电子或光学接口。对于光纤通道QSFP +，光纤通道速度，传输介质，发射机技术和距离能力均应予以说明。

7.6.2.5编码（地址139）
编码值表示作为特定QSFP +模块的标称设计目标的串行编码机制。该值应包含在串行数据中。定义的编码值如表34所示。
这些价值在技术投票时有效。
该日期之后的值的参考规格是SFF-8024“工业产品名称交叉参考”

7.6.2.6 BR，标称值（地址140）
标称位速率（BR，标称值）以100兆比特每秒为单位指定，舍入到最接近100兆比特每秒。比特率包括编码和限定信号所需的那些位以及携带数据信息的那些位。值为0表示未指定比特率，必须从模块技术确定。实际的信息传输速率将取决于由编码值定义的数据编码。


7.6.2.7 Extended RateSelect Compliance (Address 141) 
The Extended RateSelect Compliance field is used to allow a single QSFP+ Module the flexibility to comply with single or multiple Extended RateSelect definitions. A definition is indicated by presence of a “1” in the specified bit tag position. If exclusive, non-overlapping bit tag definitions are used, Page 00h, byte 141 will allow compliance to 8 (1-8) distinct multi-rate definitions.
Note: Further details of the use of this field can be found in Subclause 7.6.1.7.     

7.6.2.8 Length (Standard SM Fiber)-km (Address 142) 
Addition to EEPROM data from original GBIC definition. This value specifies the link length that is supported by the QSFP+ Module while operating in compliance with the applicable standards using single mode fiber. Supported link length is as specified in the SFF 8074i standard. The value is in units of kilometers. A value of zero means that the Module does not support single mode fiber or that the length information must be determined from the Module technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.   

7.6.2.9 Length (OM3) (Address 143) 
This value specifies the link length that is supported by the QSFP+ Module while operating in compliance with the applicable standards using 2000 MHZ*km (850 nm) extended bandwidth 50 micron core multimode fiber. The value is in units of 2 meters. A value of zero means that the Module does not support OM3 fiber or that the length information must be determined from the Module technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.   
7.6.2.10 Length (OM2) (Address 144) 
This value specifies the link length that is supported by the QSFP+ Module while operating in compliance with the applicable standards using 500 MHz*Km (850 nm and 1310 nm) 50 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the Module does not support OM2 fiber or that the length information must be determined from the Module technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.   

7.6.2.11 Length (OM1) (Address 145) 
This value specifies the link length that is supported by the QSFP+ Module while operating in compliance with the applicable standards using 200 MHz*Km (850 nm) and 500 MHz*Km (1310 nm) 62.5 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the Module does not support OM1 fiber or that the length information must be determined from the Module technology. For all direct attach cable assemblies, including active optical cables the value shall be zero.   
7.6.2.12 Cable Assembly Length (Copper or active cable) (Address 146) 
This value specifies the link length of the Cable assembly  passive  The value is in units of 1 meter. Link length is as specified in the INF 8074. Link lengths less than 1 meter shall indicate 1 meter.  A value of zero means that the Module is not a cable assembly or that the length information must be determined from the Module technology. A value of 255 means that the Module supports a link length greater than 254 m.   7.6.2.13 Device Tech (Address 147) The technology used in the device is described in Table 36 and Table 37. The top 4 bits of the Device Tech byte describe the device technology used. The lower four bits (bits 7- 4) of the Device Tech byte are used to describe the transmitter technology

7.6.2.14 Vendor Name (Address 148-163)
 The vendor name is a 16 character field that contains ASCII characters, left-aligned and padded on the right with ASCII spaces (20h). The vendor name shall be the full name of the corporation, a commonly accepted abbreviation of the name of the corporation, the SCSI company code for the corporation, or the stock exchange code for the corporation. At least one of the vendor name or the vendor OUI fields shall contain valid serial data.  7.6.2.15 Extended Module Codes (Address 164) The Extended Module Codes define the electronic or optical interfaces for InfiniBand that are supported by the QSFP+ Module as shown in Table 38.
7.6.2.7扩展速率选择合规性（地址141）
扩展速率选择合规性字段用于允许单个QSFP +模块灵活地符合单个或多个扩展速率选择定义。通过在指定的位标签位置中存在“1”来指示定义。如果使用排他的非重叠位标签定义，则页00h，字节141将允许符合8（1-8）不同的多速率定义。
注意：有关此领域的使用的更多详细信息，请参见第7.6.1.7节。

7.6.2.8长度（标准SM纤维）-km（地址142）
从原始GBIC定义添加EEPROM数据。该值指定在使用单模光纤符合适用标准的情况下，QSFP +模块支持的链路长度。支持的链路长度如SFF 8074i标准中所规定。价值以公里为单位。值为零表示模块不支持单模光纤，或者必须从模块技术确定长度信息。对于所有直接连接电缆组件，包括有源光缆，值应为零。

7.6.2.9长度（OM3）（地址143）
此值指定QSFP +模块在使用2000 MHZ * km（850 nm）扩展带宽50微米核心多模光纤时符合适用标准的支持的链路长度。价值以2米为单位。值为零表示模块不支持OM3光纤，或者必须从模块技术确定长度信息。对于所有直接连接电缆组件，包括有源光缆，值应为零。
7.6.2.10长度（OM2）（地址144）
此值指定QSFP +模块在使用500 MHz * Km（850 nm和1310 nm）50微米多模光纤时符合适用标准的支持的链路长度。值以1米为单位。值为零表示模块不支持OM2光纤，或者必须从模块技术确定长度信息。对于所有直接连接电缆组件，包括有源光缆，值应为零。

7.6.2.11长度（OM1）（地址145）
该值指定在使用200 MHz * Km（850 nm）和500 MHz * Km（1310 nm）62.5微米多模光纤的适用标准下运行时，QSFP +模块支持的链路长度。值以1米为单位。值为零表示模块不支持OM1光纤，或者必须从模块技术确定长度信息。对于所有直接连接电缆组件，包括有源光缆，值应为零。
7.6.2.12电缆组件长度（铜缆或有源电缆）（地址146）
该值指定电缆组件无源的链路长度值为1米的单位。链路长度如INF 8074所规定。小于1米的链路长度应为1米。值为零表示模块不是电缆组件，或者必须从模块技术确定长度信息。值为255表示模块支持链路长度大于254 m。 7.6.2.13设备技术（地址147）设备中使用的技术在表36和表37中描述。设备技术字节的前4位描述了所使用的设备技术。设备技术字节的低四位（位7- 4）用于描述发射机技术

7.6.2.14供应商名称（地址148-163）
 供应商名称是一个16个字符的字段，包含ASCII字符，左对齐并在右侧填充ASCII空格（20h）。供应商名称应为公司的全称，公司名称的公认缩写，公司的SCSI公司代码或公司的证券交换代码。供应商名称或供应商OUI字段中的至少一个应包含有效的串行数据。 7.6.2.15扩展模块代码（地址164）扩展模块代码定义了由QSFP +模块支持的InfiniBand的电子或光接口，如表38所示。


7.6.2.16 Vendor OUI (Address 165-167) 
The vendor organizationally unique identifier field (vendor OUI) is a 3-byte field that contains the IEEE Company Identifier for the vendor. A value of all zero in the 3-byte field indicates that the Vendor OUI is unspecified.   

7.6.2.17 Vendor PN (Address 168-183) 
The vendor part number (vendor PN) is a 16-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor part number or product name. A value of all zero in the 16-byte field indicates that the vendor PN is unspecified.   

7.6.2.18 Vendor Rev (Address 184-185) The vendor revision number (vendor rev) is a 2-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor’s product revision number. A value of all zero in the field indicates that the vendor Rev is unspecified.   

7.6.2.19 Wavelength (Address 186-187) 
Nominal transmitter output wavelength at room temperature. 16 bit hex value with byte 186 as high order byte and byte 187 as low order byte. The laser wavelength is equal to the 16 bit integer value divided by 20 in nm (units of 0.05nm). This resolution should be adequate to cover all relevant wavelengths yet provide enough resolution for all expected DWDM applications. For accurate representation of controlled wavelength applications, this value should represent the center of the guaranteed wavelength range.  If the cable is identified as copper these registers will be used to define the cable attenuation. An indication of 0 dB attenuation refers to the case where the attenuation is not known or is unavailable.  Address 186 (00-FFh) is an 8 bit hex value indicating the copper cable attenuation at 2.5GHz in units of 1 dB  Address 187 (00-FFh) is an 8 bit hex value indicating the copper cable attenuation at 5.0GHz in units of 1 db.   
7.6.2.16供应商OUI（地址165-167）
供应商组织唯一标识符字段（供应商OUI）是包含供应商的IEEE公司标识符的3字节字段。 3字节字段中全为零的值表示未指定供应商OUI。

7.6.2.17供应商PN（地址168-183）
供应商部件号（供应商PN）是一个16字节的字段，包含ASCII字符，左对齐并用ASCII空格（20h）填充，定义供应商部件号或产品名称。 16字节字段中全零的值表示供应商PN未指定。

7.6.2.18供应商修订版（地址184-185）供应商修订号（供应商rev）是一个2字节的字段，包含ASCII字符，左对齐并用ASCII空格（20h）填充，定义供应商的产品版本号。字段中的全部零值表示供应商Rev未指定。

7.6.2.19波长（地址186-187）
标称发射机输出波长在室温下。 16位十六进制值，字节186为高位字节，字节187为低位字节。激光波长等于16位整数除以20 in（单位0.05nm）。该决议应足以涵盖所有相关波长，但为所有预期的DWDM应用提供足够的分辨率。为了准确表示受控波长应用，该值应该表示保证波长范围的中心。如果电缆被识别为铜，这些寄存器将用于定义电缆衰减。 0 dB衰减的指示是指衰减未知或不可用的情况。地址186（00-FFh）是一个8位十六进制值，表示以1 dB为单位的2.5GHz处的铜缆电缆衰减地址187（00-FFh）是一个8位十六进制值，表示5.0GHz处的铜缆电缆衰减，单位为1分贝


7.6.2.20 Wavelength Tolerance (Address 188-189) 
The guaranteed +/- range of transmitter output wavelength under all normal operating conditions. For direct attach cable assemblies the value is zero. 16 bit value with byte 188 as high order byte and byte 189 as low order byte. The laser wavelength is equal to the 16 bit integer value divided by 200 in nm (units of 0.005nm). Thus, the following two examples:  Example 1:  10GBASE-LR Wavelength Range = 1260 to 1355 nm Nominal Wavelength in bytes 186 - 187 = 1307.5 nm. Represented as INT(1307.5 nm * 20) = 26150 = 6626h Wavelength Tolerance in bytes 188 - 189 = 47.5nm. Represented as INT(47.5 nm * 200) = 9500 = 251Ch  Example 2:  ITU-T Grid Wavelength = 1534.25 nm (195.4 THz) with 0.236 nm ( 30 GHz) Tolerance Nominal Wavelength in bytes 186 - 187 = 1534.25 nm.

Represented as INT(1534.25nm * 20) = 30685 = 77DDh Wavelength Tolerance in bytes 188 - 189 = 0.236 nm. Represented as INT(0.236 nm * 200) = 47 = 002Fh  

7.6.2.21 Max Case Temp (Address 190) 
Allows specification of a maximum case temperature other than the  standard 70C. Maximum case temperature is an 8-bit value in Degrees C. A value of 00h implies the standard 70C rating.  

7.6.2.22 CC_BASE (Address 191) 
The check code is a one byte code that can be used to verify that the first 63 bytes of serial information in the QSFP+ Module is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 128 to byte 190, inclusive.  

7.6.2.23 Options (Address 192-195) 
The bits in the option field shall specify the options implemented in the QSFP+ Module as described in Table 39

7.6.2.24 Vendor SN (Address 196-211) 
The vendor serial number (vendor SN) is a 16-character field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor’s serial number for the QSFP+ Module. A value of all zero in the 16-byte field indicates that the vendor SN is unspecified.  7.6.2.25 Date Code (Address 212-219) The date code is an 8-byte field that contains the vendor’s date code in ASCII characters. The date code is mandatory. The date code shall be in the format specified by Table 40.

7.6.2.26 Diagnostic Monitoring Type (Address 220) 
“Diagnostic Monitoring Type” is a 1-byte field with 8 single bit indicators describing how diagnostic monitoring is implemented in the particular QSFP+ Module.  Bit indicators are shown in Table 41.  Digital Diagnostic Monitors monitor received power, bias current, supply voltage and temperature.  Additionally, alarm and warning thresholds must be written as specified in this document.  Auxiliary monitoring fields are optional extensions to Digital Diagnostics.  All digital monitoring values must be internally calibrated and reported in the units defined in this document.  Bit 3 indicates whether the received power measurement represents average input optical power or OMA.  If the bit is set, average power is monitored.  If not, OMA is monitored.

7.6.2.27 Enhanced Options (Address 221) 
The format of the Enhanced Options byte are shown in Table 42. The use of the Enhanced Options field is defined in Subclause 7.6.1.7. The state where the Rate Select declaration bits both have a value of 1 is reserved and should not be used.

7.6.2.28 CC_EXT (Address 223) 
The check code is a one-byte code that can be used to verify that the first 31 bytes of extended serial information in the QSFP+ Module is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 192 to byte 222, inclusive.   7.6.2.29 Vendor Specific (Address 224-255) This area may contain vendor specific information, which can be read from the QSFP+ Module. The data is read only. Bytes 224-255 of Page 00h may be used for Vendor Specific ID functions.
7.6.2.20波长容差（地址188-189）
在所有正常工作条件下，保证发射机输出波长的+/-范围。对于直接连接电缆组件，值为零。 16位值，字节188为高位字节，字节189为低位字节。激光波长等于16位整数除以200 nm（单位为0.005nm）。因此，以下两个示例：示例1：10GBASE-LR波长范围= 1260至1355 nm标称波长（字节）186 - 187 = 1307.5 nm。表示为INT（1307.5 nm * 20）= 26150 = 6626h波长容差（字节）188 - 189 = 47.5nm。表示为INT（47.5 nm * 200）= 9500 = 251Ch示例2：0.236 nm（30 GHz）的ITU-T网格波长= 1534.25 nm（195.4 THz）容差公称波长（字节）186 - 187 = 1534.25 nm。

表示为INT（1534.25nm * 20）= 30685 = 77DDh波长容差（字节）188 - 189 = 0.236 nm。表示为INT（0.236nm * 200）= 47 = 002Fh

7.6.2.21最大情况（地址190）
允许指定除标准70C以外的最大外壳温度。最大外壳温度为度C的8位值。值00h表示标准70C额定值。

7.6.2.22 CC_BASE（地址191）
检查码是一个单字节代码，可用于验证QSFP +模块中前63个字节的串行信息是否有效。校验码应为从字节128到字节190（包括端值）的所有字节的内容之和的低位8位。

7.6.2.23期权（地址192-195）
选项字段中的位应指定如表39所述的QSFP +模块中实现的选项

7.6.2.24供应商SN（地址196-211）
供应商序列号（供应商SN）是一个16个字符的字段，包含ASCII字符，左对齐并用ASCII空格填充（20h），定义供应商的QSFP +模块序列号。 16字节字段中全为零的值表示供应商SN未指定。 7.6.2.25日期代码（地址212-219）日期代码是一个8字节字段，包含供应商的日期代码，以ASCII字符表示。日期代码是强制性的。日期代码应为表40规定的格式。

7.6.2.26诊断监控类型（地址220）
“诊断监控类型”是一个1字节字段，带有8个单位指示器，描述了在特定QSFP +模块中如何实施诊断监视。位指示器如表41所示。数字诊断监视器监视接收功率，偏置电流，电源电压和温度。另外，报警和警告阈值必须按照本文档的规定进行写入。辅助监控字段是数字诊断的可选扩展。所有数字监控值必须在内部校准，并以本文档中定义的单位报告。位3表示接收功率测量是表示平均输入光功率还是OMA。如果该位被置位，则监视平均功率。如果没有，则监控OMA。

7.6.2.27增强选项（地址221）
增强型选项字节的格式如表42所示。增强选项字段的使用在第7.6.1.7节中定义。速率选择声明位都为1的状态保留，不应使用。

7.6.2.28 CC_EXT（地址223）
检查码是一个单字节代码，可用于验证QSFP +模块中扩展串行信息的前31个字节是否有效。校验码应为从字节192到字节222（包括端点）的所有字节的内容的和的低位8位。 7.6.2.29供应商特定（地址224-255）该区域可能包含供应商特定的信息，可以从QSFP +模块读取。数据是只读的。页00h的字节224-255可用于供应商特定的ID功能。


7.6.4 User Writable and Vendor Specific Memory 
Page 02 is optionally provided as user writable EEPROM. The host system may read or write this memory for any purpose. If bit 4 of Page 00 byte 129 is set, however, the first 10 bytes of Table 02h, bytes128-137 will be used to store the CLEI code for the module.  

7.6.5 Upper Memory 
Page 03h The upper memory map page 03h contains module thresholds, channel thresholds and masks, and optional channel controls.  These are shown in Table 45 and described in detail in Subclause 7.6.1, Subclause 7.6.1.6 and Subclause 7.6.1.4.

7.6.5.1 Module and Channel Thresholds 
These values are stored in read-only memory in bytes 128-223 of the upper memory page 03h as shown in Table 46. Each monitor value has a corresponding high alarm, low alarm, high warning and low warning threshold.  For each monitor that is implemented, High and Low Alarms Thresholds are required and are indicated by a C (Conditional) where the monitor is optional or indicated by an R where the monitor is required.  Warning thresholds, High and Low are optional.  These factory-preset values allow the user to determine when a particular value is outside of “normal” limits as determined by the Module manufacturer. It is assumed that these values will vary with different technologies and different implementations.  The values reported in the Alarm and Warning Thresholds area may be typical values at some chosen nominal operating conditions and may be temperature compensated or otherwise adjusted when setting warning and/or alarm flags.  Any threshold compensation or adjustment is vendor specific and optional.  Refer to the vendor’s data sheet for use of alarm and warning thresholds.

7.6.5.2 Optional Channel Controls 
Upper Memory Page Control Bits are defined in Table 47. (see Table 48 for output amplitude levels)
Squelch disable and output control functionality are optional; if implemented, squelch disable and output disable are controlled for each channel using bytes 240 and 241 of page 03h.  Squelch is normally operational as described in Subclause 4.1.3, High Speed Electrical Specification.  Writing a “1” in the Squelch Disable register (byte 240, page 03h) disables the squelch for the associated channel.  Writing a “1” in the Output Disable register (byte 241, page 03h) squelches the output of the associated channel. When a “1” is written in both registers for a channel, the associated output is disabled. The registers read all “0”s upon power-up.   

7.6.5.3 Channel Monitor Masks 
The Masking Bits for the Channel Monitor Functions are defined in Table 49.  A mask bit is required whenever a monitor and associated flag is implemented.     
7.6.4用户可写和供应商特定内存
第02页可选地提供为用户可写EEPROM。主机系统可以为任何目的读取或写入该存储器。但是，如果设置了页00字节129的第4位，则表02h的第10个字节（字节128-137）将用于存储模块的CLEI代码。

7.6.5上部记忆
Page 03h上部存储器映射页面03h包含模块阈值，通道阈值和掩码以及可选的通道控制。这些显示在表45中，并在7.6.1节，7.6.1.6和7.6.1.4节中详细描述。

7.6.5.1模块和通道阈值
这些值存储在上层存储器页面03h的字节128-223的只读存储器中，如表46所示。每个监视器值具有相应的高报警，低报警，高警告和低警告阈值。对于实现的每个监视器，需要高和低报警阈值，并由C（条件）指示，其中监视器是可选的或由需要监视器的R指示。警告阈值高和低是可选的。这些出厂预设值允许用户确定特定值何时超出模块制造商确定的“正常”限制。假设这些值将随不同的技术和不同的实现而变化。 “报警和警告阈值”区域中报告的值可能是某些选定的标称操作条件下的典型值，并可在设置警告和/或报警标志时进行温度补偿或其他调整。任何阈值补偿或调整是供应商特定的和可选的。有关报警和警告阈值的使用，请参考供应商的数据表。

7.6.5.2可选通道控制
上部存储器页面控制位在表47中定义（参见表48的输出幅度电平）
静噪禁用和输出控制功能是可选的;如果实现，使用页面03h的字节240和241对每个通道控制静噪禁止和输出禁止。静噪通常按4.1.3节“高速电气规范”所述运行。在静噪禁用寄存器（字节240，第03h页）中写入“1”将禁用相关通道的静噪。在输出禁用寄存器（字节241，第03h页）中写入“1”可以抑制相关通道的输出。当通道的两个寄存器都写入“1”时，关联的输出被禁止。上电时，寄存器读取全部“0”。

7.6.5.3通道监视器面罩
通道监视器功能的屏蔽位在表49中定义。每当实现监视器和相关标志时，都需要一个屏蔽位。         