// Seed: 351040554
`define pp_8 0
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  logic id_5, id_6;
  assign id_0 = 1;
  always @(posedge id_6) id_4 = 1;
  logic id_7;
endmodule
`define pp_9 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  output id_5;
  input id_4;
  output id_3;
  input id_2;
  inout id_1;
  type_10 id_8 (
      .id_0(id_3),
      .id_1(1),
      .id_2(1'd0)
  );
  logic id_9 = id_2;
  always @(posedge id_2) id_9 = 1;
  always @(posedge id_1) begin
    id_3 <= 1;
    id_3 <= 1;
    id_7 <= 1 % 1;
  end
endmodule
