// Seed: 2031020361
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output tri id_6,
    input wire id_7,
    input wire id_8,
    output wand id_9,
    input wire id_10,
    output tri0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    output uwire id_14,
    output wire id_15,
    input wor id_16
);
  supply1 id_18 = 1'b0;
  wire id_19, id_20;
endmodule
module module_1 #(
    parameter id_22 = 32'd30,
    parameter id_23 = 32'd93
) (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    output uwire id_8,
    input wire id_9,
    output uwire id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output uwire id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    output wand id_18,
    output tri0 id_19
);
  logic [7:0] id_21;
  module_0(
      id_0,
      id_15,
      id_4,
      id_8,
      id_3,
      id_3,
      id_14,
      id_12,
      id_0,
      id_10,
      id_12,
      id_10,
      id_13,
      id_4,
      id_10,
      id_7,
      id_12
  ); defparam id_22.id_23 = id_21[1 : 1];
endmodule
