This is a design exercise to construct a single cycle processor.
