{
  "DESIGN_NAME": "dig",
  "VERILOG_FILES": ["dir::dig.v"],
  "CLOCK_PERIOD": 30,
  "CLOCK_PORT": "clk",
  "FP_PIN_ORDER_CFG" : "dir::pins.cfg" 
}
