#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri May 15 10:35:36 2020
# Process ID: 6612
# Current directory: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.36 PARAMETERIZED N-INPUT AND GATE/HDL Example 4.36 PARAM N-INPUT AND GATE.runs/synth_1
# Command line: vivado.exe -log andN_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source andN_top.tcl
# Log file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.36 PARAMETERIZED N-INPUT AND GATE/HDL Example 4.36 PARAM N-INPUT AND GATE.runs/synth_1/andN_top.vds
# Journal file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.36 PARAMETERIZED N-INPUT AND GATE/HDL Example 4.36 PARAM N-INPUT AND GATE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source andN_top.tcl -notrace
