	component vga is
		port (
			clk_clk                 : in  std_logic                    := 'X';             -- clk
			filter_mode_filter_mode : in  std_logic_vector(2 downto 0) := (others => 'X'); -- filter_mode
			reset_reset_n           : in  std_logic                    := 'X';             -- reset_n
			vga_CLK                 : out std_logic;                                       -- CLK
			vga_HS                  : out std_logic;                                       -- HS
			vga_VS                  : out std_logic;                                       -- VS
			vga_BLANK               : out std_logic;                                       -- BLANK
			vga_SYNC                : out std_logic;                                       -- SYNC
			vga_R                   : out std_logic_vector(7 downto 0);                    -- R
			vga_G                   : out std_logic_vector(7 downto 0);                    -- G
			vga_B                   : out std_logic_vector(7 downto 0);                    -- B
			x_ready_x_ready         : out std_logic                                        -- x_ready
		);
	end component vga;

