# Sun Jul  6 18:53:20 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: /home/iwolfs/lscc/diamond/3.14/synpbase
OS: Ubuntu 24.04.2 LTS
Hostname: iwolfs-Aspire-A14-51z
max virtual memory: unlimited (bytes)
max user processes: 61935
max stack size: 8388608 (bytes)


Implementation : clk_routing
Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 191R, Built Sep 17 2024 09:08:23, @5637152


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 440MB peak: 440MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 454MB peak: 455MB)

@A: MF827 |No constraint file specified.
@L: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing/clk_routing_clk_routing_scck.rpt 
See clock summary report "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing/clk_routing_clk_routing_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 454MB peak: 455MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 454MB peak: 455MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 458MB peak: 458MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 460MB peak: 460MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "000" on instance reset_sync_100mhz[2:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "000" on instance reset_sync_rgmii[2:0].
@N: FX493 |Applying initial value "000" on instance reset_sync_ulpi[2:0].

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)

@N: MO111 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ddr3/ddr3.v":26:17:26:20|Tristate driver CK_P (in view: work.lpddr3(verilog)) on net CK_P (in view: work.lpddr3(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)

@N: BN362 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_adc/adc.v":91:4:91:9|Removing sequential instance app_data_reg[9:0] (in view: work.adc(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_adc/adc.v":91:4:91:9|Removing sequential instance app_data_valid_reg (in view: work.adc(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ulpi/ulpi.v":47:4:47:9|Removing sequential instance DATA_FROM_PHY[7:0] (in view: work.ulpi(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=56 on top level netlist clk_routing 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)



Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock               Clock
Level     Clock                                 Frequency     Period        Type         Group               Load 
------------------------------------------------------------------------------------------------------------------
0 -       System                                200.0 MHz     5.000         system       system_clkgroup     0    
                                                                                                                  
0 -       clk_routing|ULPI_CLK                  200.0 MHz     5.000         inferred     (multiple)          19   
                                                                                                                  
0 -       lpddr3|pll_clk_out_inferred_clock     200.0 MHz     5.000         inferred     (multiple)          8    
                                                                                                                  
0 -       clk_routing|CLK_100MHZ                200.0 MHz     5.000         inferred     (multiple)          3    
                                                                                                                  
0 -       clk_routing|ETH_REFCLK                200.0 MHz     5.000         inferred     (multiple)          3    
==================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                               Clock Pin                          Non-clock Pin     Non-clock Pin
Clock                                 Load      Pin                                  Seq Example                        Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------
System                                0         -                                    -                                  -                 -            
                                                                                                                                                       
clk_routing|ULPI_CLK                  19        ULPI_CLK(port)                       ulpi_counter[7:0].C                -                 -            
                                                                                                                                                       
lpddr3|pll_clk_out_inferred_clock     8         u_lpddr3.pll_inst.CLKOP(EHXPLLL)     u_lpddr3.toggle_counter[7:0].C     -                 -            
                                                                                                                                                       
clk_routing|CLK_100MHZ                3         CLK_100MHZ(port)                     reset_sync_100mhz[0].C             -                 -            
                                                                                                                                                       
clk_routing|ETH_REFCLK                3         ETH_REFCLK(port)                     reset_sync_rgmii[0].C              -                 -            
=======================================================================================================================================================

@W: MT529 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ulpi/ulpi.v":34:4:34:9|Found inferred clock clk_routing|ULPI_CLK which controls 19 sequential elements including u_ulpi.data_out_reg[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v":84:4:84:9|Found inferred clock clk_routing|CLK_100MHZ which controls 3 sequential elements including reset_sync_100mhz[2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v":94:4:94:9|Found inferred clock clk_routing|ETH_REFCLK which controls 3 sequential elements including reset_sync_rgmii[2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ddr3/ddr3.v":95:4:95:9|Found inferred clock lpddr3|pll_clk_out_inferred_clock which controls 8 sequential elements including u_lpddr3.toggle_counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

4 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance             
------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ULPI_CLK                    port                   19         reset_sync_ulpi[2]          
@KP:ckid0_1       u_lpddr3.pll_inst.CLKOP     EHXPLLL                8          u_lpddr3.toggle_counter[7:0]
@KP:ckid0_2       ETH_REFCLK                  port                   3          reset_sync_rgmii[2]         
@KP:ckid0_3       CLK_100MHZ                  port                   3          reset_sync_100mhz[2]        
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 508MB peak: 508MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 420MB peak: 508MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul  6 18:53:20 2025

###########################################################]
