VAN 31.09-p01 running at Aug 25, 2011  12:50:55
Copyright Cadence Design Systems, Inc. 2000, 2002
Compiling source file "/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_discriminator/sch_1/verilog.v"
Reading globals package fmc_tlu_v1_lib.glbl:fmc_tlu_toplevel_cfg_package
Writing fmc_tlu_v1_lib.fmc_tlu_discriminator:sch_1
