
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.563608                       # Number of seconds simulated
sim_ticks                                563608286000                       # Number of ticks simulated
final_tick                               563608286000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 547395                       # Simulator instruction rate (inst/s)
host_op_rate                                   901297                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6919001532                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660124                       # Number of bytes of host memory used
host_seconds                                    81.46                       # Real time elapsed on the host
sim_insts                                    44589715                       # Number of instructions simulated
sim_ops                                      73417860                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1286784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1309568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     82528896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82528896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            20106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2283118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2323543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       146429529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146429529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       146429529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2283118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148753072                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877740                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816540                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           168                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916909                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1127216572                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589715                       # Number of instructions committed
system.cpu.committedOps                      73417860                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895936                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895936                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691601                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636619                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933085                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1127216572                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543779     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417860                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.551093                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            588.187026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.551093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       804254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804254                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643311                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643311                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38683                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5012286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5012286                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5050969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5050969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5050969                       # number of overall misses
system.cpu.dcache.overall_misses::total       5050969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8820956000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8820956000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 473137734500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 473137734500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 481958690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 481958690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 481958690500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 481958690500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861730                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189215                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189215                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 228031.848616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 228031.848616                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94395.598037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94395.598037                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 95419.055334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95419.055334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 95419.055334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95419.055334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11173                       # number of writebacks
system.cpu.dcache.writebacks::total             11173                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5012286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5012286                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5050969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5050969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5050969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5050969                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8782273000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8782273000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 468125448500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 468125448500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 476907721500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 476907721500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 476907721500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 476907721500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.189215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.189215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.189215                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.189215                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 227031.848616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 227031.848616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 93395.598037                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93395.598037                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 94419.055334                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94419.055334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 94419.055334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94419.055334                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.229726                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168305.924157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.229726                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834174                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916553                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916553                       # number of overall hits
system.cpu.icache.overall_hits::total        59916553                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     89734500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89734500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     89734500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89734500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     89734500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89734500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916909                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 252063.202247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 252063.202247                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 252063.202247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 252063.202247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 252063.202247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 252063.202247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89378500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89378500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 251063.202247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 251063.202247                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 251063.202247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 251063.202247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 251063.202247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 251063.202247                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2011.446651                       # Cycle average of tags in use
system.l2.tags.total_refs                    10123535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    423.756174                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.688756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         14.817633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1995.940262                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.974580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982152                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81012202                       # Number of tag accesses
system.l2.tags.data_accesses                 81012202                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11173                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11173                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5027296                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5027296                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2504515                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2504515                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   135                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21611                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21746                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21746                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21746                       # number of overall hits
system.l2.overall_hits::total                   21746                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2501070                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2501070                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6566                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17072                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23638                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23994                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23638                       # number of overall misses
system.l2.overall_misses::total                 23994                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 427652150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 427652150500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   6512833500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6512833500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     88832500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88832500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8497332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8497332500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      88832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15010166000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15098998500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     88832500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15010166000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15098998500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5027296                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5027296                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5005585                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5005585                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45740                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45740                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499656                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499656                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.979854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979854                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.441331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.441331                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.520844                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.524574                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.520844                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.524574                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 170987.677474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 170987.677474                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 991902.756625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 991902.756625                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 249529.494382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 249529.494382                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 497735.033974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 497735.033974                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 249529.494382                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 635001.522971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 629282.258065                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 249529.494382                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 635001.522971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 629282.258065                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21463                       # number of writebacks
system.l2.writebacks::total                     21463                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2501070                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2501070                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6566                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17072                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23994                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 402641549500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 402641549500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6447173500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6447173500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     85272500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85272500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   8326612500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8326612500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     85272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  14773786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14859058500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     85272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  14773786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14859058500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499656                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499656                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.979854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.441331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.441331                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.520844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.524574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.520844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.524574                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 160987.717057                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 160987.717057                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 981902.756625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 981902.756625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 239529.494382                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 239529.494382                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 487735.033974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 487735.033974                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 239529.494382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 625001.522971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 619282.258065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 239529.494382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 625001.522971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 619282.258065                       # average overall mshr miss latency
system.l2.replacements                          21842                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2004.395431                       # Cycle average of tags in use
system.l3.tags.total_refs                     5062002                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     44876                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    112.799759                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1299.110237                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         11.011717                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        694.273477                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.634331                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.005377                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.339001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.978709                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1888                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  10172578                       # Number of tag accesses
system.l3.tags.data_accesses                 10172578                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21463                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21463                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2517225                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2517225                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1254213                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1254213                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data           3413                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3413                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  3413                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3413                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 3413                       # number of overall hits
system.l3.overall_hits::total                    3413                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1246973                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1246973                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6450                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6450                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        13659                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           14015                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               20109                       # number of demand (read+write) misses
system.l3.demand_misses::total                  20465                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data              20109                       # number of overall misses
system.l3.overall_misses::total                 20465                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 361901108000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 361901108000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   6371815000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6371815000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     81356500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   8102984000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   8184340500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      81356500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   14474799000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      14556155500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     81356500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  14474799000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     14556155500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21463                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21463                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2517225                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2517225                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2501186                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2501186                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17072                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17428                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23522                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23878                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23522                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23878                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.498553                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.498553                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.800082                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.804166                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.854902                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.857065                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.854902                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.857065                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 290223.692093                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 290223.692093                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 987878.294574                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 987878.294574                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 228529.494382                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 593234.058130                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 583970.067785                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 228529.494382                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 719816.947635                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 711270.730516                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 228529.494382                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 719816.947635                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 711270.730516                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                33054                       # number of writebacks
system.l3.writebacks::total                     33054                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           79                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            79                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      1246973                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1246973                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6450                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6450                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        13659                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        14015                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          20109                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             20465                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         20109                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            20465                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 349493945500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 349493945500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   6307315000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6307315000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     77796500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   7966394000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   8044190500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     77796500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  14273709000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  14351505500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     77796500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  14273709000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  14351505500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.498553                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.498553                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.800082                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.804166                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.854902                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.857065                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.854902                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.857065                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 280273.867598                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 280273.867598                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 977878.294574                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 977878.294574                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 218529.494382                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 583234.058130                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 573970.067785                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 218529.494382                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 709816.947635                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 701270.730516                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 218529.494382                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 709816.947635                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 701270.730516                       # average overall mshr miss latency
system.l3.replacements                          42828                       # number of replacements
system.membus.snoop_filter.tot_requests       1303141                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1282679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33054                       # Transaction distribution
system.membus.trans_dist::WriteClean          1256460                       # Transaction distribution
system.membus.trans_dist::CleanEvict               86                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1246976                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6447                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14015                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2577500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2577500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2577500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     83838464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     83838464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83838464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1267438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1267438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1267438                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9445563000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103065000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5096243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5050503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3777441                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3777441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8800981                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43845                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5005585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5005585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15174106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15174864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    325366592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325392320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3820399                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243856192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8871724                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425784                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5094283     57.42%     57.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3777441     42.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8871724                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10100284500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2570868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      2546626                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2522748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1281332                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1281332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 563608286000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17428                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        54517                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3773685                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            9873                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2501186                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2501186                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6450                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6450                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17428                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7588915                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    164004224                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1299288                       # Total snoops (count)
system.tol3bus.snoopTraffic                  82528896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3824352                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.335046                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.472006                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2543020     66.50%     66.50% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1281332     33.50%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3824352                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5070613500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1286410000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
