0.7
2020.2
May  7 2023
15:24:31
C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/hundred_mhz_clock_divider/hundred_mhz_clock_divider.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/hundred_mhz_clock_divider/hundred_mhz_clock_divider.srcs/sim_1/new/hundred_mhz_clock_divider_tb.v,1730263234,verilog,,,,hundred_mhz_clock_divider_tb,,,,,,,,
C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/hundred_mhz_clock_divider/hundred_mhz_clock_divider.srcs/sources_1/new/hundred_mhz_clock_divider.v,1730263060,verilog,,C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/hundred_mhz_clock_divider/hundred_mhz_clock_divider.srcs/sim_1/new/hundred_mhz_clock_divider_tb.v,,hundred_mhz_clock_divider,,,,,,,,
