Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
ARESETN == r_done_wire
ARESETN == M_AXI_BID
ARESETN == M_AXI_RLAST_wire
ARESETN == W_B_TO_SERVE
ARESETN == AR_CH_EN
r_start_wire == reset_wire
r_start_wire == reg00_config
r_start_wire == reg_data_out
r_start_wire == aw_en
r_start_wire == AW_ADDR_VALID
r_start_wire == AR_ADDR_VALID
shadow_M_AXI_AWADDR == shadow_AW_ADDR_VALID
shadow_M_AXI_AWADDR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_M_AXI_AWADDR == shadow_AW_ILL_TRANS_FIL_PTR
shadow_M_AXI_AWADDR == shadow_M_AXI_BRESP_wire
shadow_M_AXI_AWADDR == shadow_M_AXI_WDATA_wire
shadow_M_AXI_AWADDR == shadow_reg_data_out
shadow_M_AXI_AWADDR == shadow_reg05_w_anomaly
shadow_M_AXI_AWADDR == shadow_M_AXI_AWPROT
shadow_M_AXI_AWADDR == shadow_M_AXI_AWCACHE
shadow_M_AXI_AWADDR == shadow_M_AXI_AWBURST
shadow_M_AXI_AWADDR == shadow_M_AXI_AWLEN
shadow_M_AXI_AWADDR == shadow_M_AXI_WVALID
shadow_M_AXI_AWADDR == shadow_B_STATE
shadow_M_AXI_AWADDR == shadow_W_B_TO_SERVE
shadow_M_AXI_AWADDR == shadow_W_CH_EN
shadow_M_AXI_AWADDR == shadow_AW_CH_EN
shadow_M_AXI_AWADDR == shadow_AW_CH_DIS
shadow_M_AXI_AWADDR == shadow_AW_ADDR_VALID_FLAG
DERIVED_taint_reg_count == DERIVED_taint_reg_delta
ARESETN == 1
r_start_wire == 0
r_base_addr_wire == 3053805654L
w_base_addr_wire == 3710927468L
o_data == 4294901760L
reg10_r_config == 2684383232L
reg22_w_config == 2952790016L
reg25_w_config == 4026580992L
byte_index == 4
M_AXI_ARLEN_wire == 8
AR_ILL_TRANS_SRV_PTR == 3
AR_HIGH_ADDR == 36
internal_data == 65535
shadow_M_AXI_AWADDR == 0
DERIVED_taint_reg_count == 0
DERIVED_vcd_timestamp == 32
===========================================================================
..tick():::EXIT
ARESETN == r_start_wire
ARESETN == r_done_wire
ARESETN == M_AXI_BID
ARESETN == M_AXI_RLAST_wire
ARESETN == W_B_TO_SERVE
ARESETN == AR_CH_EN
ARESETN == AW_ADDR_VALID
ARESETN == orig(ARESETN)
ARESETN == orig(r_done_wire)
ARESETN == orig(M_AXI_BID)
ARESETN == orig(M_AXI_RLAST_wire)
ARESETN == orig(W_B_TO_SERVE)
ARESETN == orig(AR_CH_EN)
reset_wire == aw_en
reset_wire == AR_ADDR_VALID
reset_wire == orig(r_start_wire)
reset_wire == orig(reset_wire)
reset_wire == orig(reg00_config)
reset_wire == orig(reg_data_out)
reset_wire == orig(aw_en)
reset_wire == orig(AW_ADDR_VALID)
reset_wire == orig(AR_ADDR_VALID)
r_base_addr_wire == orig(r_base_addr_wire)
w_base_addr_wire == orig(w_base_addr_wire)
o_data == orig(o_data)
reg00_config == reg_data_out
reg10_r_config == orig(reg10_r_config)
reg22_w_config == orig(reg22_w_config)
reg25_w_config == orig(reg25_w_config)
byte_index == AR_ILL_TRANS_SRV_PTR
byte_index == orig(byte_index)
M_AXI_ARLEN_wire == orig(M_AXI_ARLEN_wire)
AR_HIGH_ADDR == orig(AR_HIGH_ADDR)
internal_data == orig(internal_data)
shadow_M_AXI_AWADDR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_M_AXI_AWADDR == shadow_AW_ILL_TRANS_FIL_PTR
shadow_M_AXI_AWADDR == shadow_M_AXI_BRESP_wire
shadow_M_AXI_AWADDR == shadow_M_AXI_WDATA_wire
shadow_M_AXI_AWADDR == shadow_reg_data_out
shadow_M_AXI_AWADDR == shadow_reg05_w_anomaly
shadow_M_AXI_AWADDR == shadow_M_AXI_AWPROT
shadow_M_AXI_AWADDR == shadow_M_AXI_AWCACHE
shadow_M_AXI_AWADDR == shadow_M_AXI_AWBURST
shadow_M_AXI_AWADDR == shadow_M_AXI_AWLEN
shadow_M_AXI_AWADDR == shadow_M_AXI_WVALID
shadow_M_AXI_AWADDR == shadow_B_STATE
shadow_M_AXI_AWADDR == shadow_W_B_TO_SERVE
shadow_M_AXI_AWADDR == shadow_W_CH_EN
shadow_M_AXI_AWADDR == shadow_AW_CH_EN
shadow_M_AXI_AWADDR == shadow_AW_CH_DIS
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWADDR)
shadow_M_AXI_AWADDR == orig(shadow_AW_ADDR_VALID)
shadow_M_AXI_AWADDR == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_M_AXI_AWADDR == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_BRESP_wire)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_WDATA_wire)
shadow_M_AXI_AWADDR == orig(shadow_reg_data_out)
shadow_M_AXI_AWADDR == orig(shadow_reg05_w_anomaly)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWPROT)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWCACHE)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWBURST)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_AWLEN)
shadow_M_AXI_AWADDR == orig(shadow_M_AXI_WVALID)
shadow_M_AXI_AWADDR == orig(shadow_B_STATE)
shadow_M_AXI_AWADDR == orig(shadow_W_B_TO_SERVE)
shadow_M_AXI_AWADDR == orig(shadow_W_CH_EN)
shadow_M_AXI_AWADDR == orig(shadow_AW_CH_EN)
shadow_M_AXI_AWADDR == orig(shadow_AW_CH_DIS)
shadow_M_AXI_AWADDR == orig(shadow_AW_ADDR_VALID_FLAG)
DERIVED_taint_reg_count == DERIVED_taint_reg_delta
ARESETN == 1
reset_wire == 0
r_base_addr_wire == 3053805654L
w_base_addr_wire == 3710927468L
o_data == 4294901760L
reg00_config == 4294967295L
reg10_r_config == 2684383232L
reg22_w_config == 2952790016L
reg25_w_config == 4026580992L
byte_index == 4
M_AXI_ARLEN_wire == 8
AR_HIGH_ADDR == 36
internal_data == 65535
shadow_M_AXI_AWADDR == 0
shadow_AW_ADDR_VALID == 65535
shadow_AW_ADDR_VALID_FLAG == 1
DERIVED_taint_reg_count == 2
DERIVED_vcd_timestamp == 33
Exiting Daikon.
