set_property PACKAGE_PIN AL16 [get_ports {CLK_DIFF_PL_CLK_clk_p[0]}]
set_property PACKAGE_PIN AL15 [get_ports {CLK_DIFF_PL_CLK_clk_n[0]}]
set_property PACKAGE_PIN AK17 [get_ports {CLK_DIFF_SYSREF_CLK_clk_p[0]}]
set_property PACKAGE_PIN AK16 [get_ports {CLK_DIFF_SYSREF_CLK_clk_n[0]}]

#Antenna 0
set_property PACKAGE_PIN AP5 [get_ports {o_INC_BP_0}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_INC_BP_0}]
set_property PACKAGE_PIN AP6 [get_ports {o_RST_BP_0}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RST_BP_0}]
set_property PACKAGE_PIN AR6 [get_ports {o_RTN_BP_0}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RTN_BP_0}]

set_property PACKAGE_PIN AR7 [get_ports {SPI_SS0}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SS0}]
set_property PACKAGE_PIN AV7 [get_ports {SPI_SCLK0}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SCLK0}]
set_property PACKAGE_PIN AU7 [get_ports {SPI_MO0}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_MO0}]

#Antenna 1
set_property PACKAGE_PIN AV8 [get_ports {o_INC_BP_1}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_INC_BP_1}]
set_property PACKAGE_PIN AU8 [get_ports {o_RST_BP_1}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RST_BP_1}]
set_property PACKAGE_PIN AT6 [get_ports {o_RTN_BP_1}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RTN_BP_1}]

set_property PACKAGE_PIN AT7 [get_ports {SPI_SS1}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SS1}]
set_property PACKAGE_PIN AU5 [get_ports {SPI_SCLK1}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SCLK1}]
set_property PACKAGE_PIN AT5 [get_ports {SPI_MO1}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_MO1}]

#Antenna 2
set_property PACKAGE_PIN A9 [get_ports {o_INC_BP_2}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_INC_BP_2}]
set_property PACKAGE_PIN A10 [get_ports {o_RST_BP_2}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RST_BP_2}]
set_property PACKAGE_PIN A6 [get_ports {o_RTN_BP_2}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RTN_BP_2}]

set_property PACKAGE_PIN A7 [get_ports {SPI_SS2}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SS2}]
set_property PACKAGE_PIN A5 [get_ports {SPI_SCLK2}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SCLK2}]
set_property PACKAGE_PIN B5 [get_ports {SPI_MO2}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_MO2}]

#Antenna 3
set_property PACKAGE_PIN C5 [get_ports {o_INC_BP_3}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_INC_BP_3}]
set_property PACKAGE_PIN C6 [get_ports {o_RST_BP_3}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RST_BP_3}]
set_property PACKAGE_PIN B9 [get_ports {o_RTN_BP_3}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_RTN_BP_3}]

set_property PACKAGE_PIN B10 [get_ports {SPI_SS3}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SS3}]
set_property PACKAGE_PIN B7 [get_ports {SPI_SCLK3}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_SCLK3}]
set_property PACKAGE_PIN B8 [get_ports {SPI_MO3}]
set_property IOSTANDARD LVCMOS12 [get_ports {SPI_MO3}]

#1v8 and GND pins
set_property PACKAGE_PIN AU3 [get_ports {o_GND_0}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_GND_0}]
set_property PACKAGE_PIN AU4 [get_ports {o_GND_1}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_GND_1}]
set_property PACKAGE_PIN AV5 [get_ports {o_1v8_0}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_0}]
set_property PACKAGE_PIN AV6 [get_ports {o_1v8_1}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_1}]
set_property PACKAGE_PIN AU1 [get_ports {o_1v8_4}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_4}]
set_property PACKAGE_PIN AU2 [get_ports {o_1v8_6}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_6}]

set_property PACKAGE_PIN D8 [get_ports {o_GND_2}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_GND_2}]
set_property PACKAGE_PIN D9 [get_ports {o_GND_3}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_GND_3}]
set_property PACKAGE_PIN C7 [get_ports {o_1v8_2}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_2}]
set_property PACKAGE_PIN C8 [get_ports {o_1v8_3}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_3}]
set_property PACKAGE_PIN C10 [get_ports {o_1v8_5}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_5}]
set_property PACKAGE_PIN D10 [get_ports {o_1v8_7}]
set_property IOSTANDARD LVCMOS12 [get_ports {o_1v8_7}]


set_property IOSTANDARD LVDS [get_ports {CLK_DIFF_PL_CLK_clk_p[0]}]
set_property IOSTANDARD LVDS [get_ports {CLK_DIFF_PL_CLK_clk_n[0]}]
set_property IOSTANDARD LVDS [get_ports {CLK_DIFF_SYSREF_CLK_clk_p[0]}]
set_property IOSTANDARD LVDS [get_ports {CLK_DIFF_SYSREF_CLK_clk_n[0]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {CLK_DIFF_PL_CLK_clk_p[0]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {CLK_DIFF_SYSREF_CLK_clk_p[0]}]
set_property DQS_BIAS TRUE [get_ports {CLK_DIFF_PL_CLK_clk_p[0]}]
set_property DQS_BIAS TRUE [get_ports {CLK_DIFF_PL_CLK_clk_n[0]}]
set_property DQS_BIAS TRUE [get_ports {CLK_DIFF_SYSREF_CLK_clk_p[0]}]
set_property DQS_BIAS TRUE [get_ports {CLK_DIFF_SYSREF_CLK_clk_n[0]}]

####################################################################################
# Constraints from file : 'design_1_usp_rf_data_converter_0_0.xdc'
####################################################################################

