[2025-09-15 17:08:42] START suite=spec trace=453.povray-887B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/453.povray-887B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2226963 heartbeat IPC: 4.49 cumulative IPC: 4.49 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4426001 heartbeat IPC: 4.547 cumulative IPC: 4.519 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4426001 cumulative IPC: 4.519 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4426001 cumulative IPC: 4.519 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 10469442 heartbeat IPC: 1.655 cumulative IPC: 1.655 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 16525026 heartbeat IPC: 1.651 cumulative IPC: 1.653 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 22576329 heartbeat IPC: 1.653 cumulative IPC: 1.653 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 28625891 heartbeat IPC: 1.653 cumulative IPC: 1.653 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 34674699 heartbeat IPC: 1.653 cumulative IPC: 1.653 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 40724901 heartbeat IPC: 1.653 cumulative IPC: 1.653 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 46842719 heartbeat IPC: 1.635 cumulative IPC: 1.65 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 53001622 heartbeat IPC: 1.624 cumulative IPC: 1.647 (Simulation time: 00 hr 08 min 45 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 57929854 heartbeat IPC: 2.029 cumulative IPC: 1.682 (Simulation time: 00 hr 09 min 31 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 59045047 cumulative IPC: 1.694 (Simulation time: 00 hr 10 min 23 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 59045047 cumulative IPC: 1.694 (Simulation time: 00 hr 10 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/453.povray-887B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.694 instructions: 100000000 cycles: 59045047
CPU 0 Branch Prediction Accuracy: 92.72% MPKI: 10.62 Average ROB Occupancy at Mispredict: 49.99
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00289
BRANCH_INDIRECT: 0.01783
BRANCH_CONDITIONAL: 9.275
BRANCH_DIRECT_CALL: 0.00051
BRANCH_INDIRECT_CALL: 0.4715
BRANCH_RETURN: 0.8482


====Backend Stall Breakdown====
ROB_STALL: 629902
LQ_STALL: 0
SQ_STALL: 983095


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 600.25
REPLAY_LOAD: 82.25
NON_REPLAY_LOAD: 4.0700083

== Total ==
ADDR_TRANS: 2401
REPLAY_LOAD: 329
NON_REPLAY_LOAD: 627172

== Counts ==
ADDR_TRANS: 4
REPLAY_LOAD: 4
NON_REPLAY_LOAD: 154096

cpu0->cpu0_STLB TOTAL        ACCESS:     328015 HIT:     327994 MISS:         21 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     328015 HIT:     327994 MISS:         21 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 628.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1065814 HIT:    1065074 MISS:        740 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     865084 HIT:     864561 MISS:        523 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      86832 HIT:      86650 MISS:        182 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     113860 HIT:     113860 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         38 HIT:          3 MISS:         35 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 110.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8555120 HIT:    7947860 MISS:     607260 MSHR_MERGE:     172642
cpu0->cpu0_L1I LOAD         ACCESS:    8555120 HIT:    7947860 MISS:     607260 MSHR_MERGE:     172642
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32918827 HIT:   32071667 MISS:     847160 MSHR_MERGE:     329824
cpu0->cpu0_L1D LOAD         ACCESS:   18395197 HIT:   17756583 MISS:     638614 MSHR_MERGE:     208148
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14523588 HIT:   14315081 MISS:     208507 MSHR_MERGE:     121675
cpu0->cpu0_L1D TRANSLATION  ACCESS:         42 HIT:          3 MISS:         39 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 12.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7369975 HIT:    7302180 MISS:      67795 MSHR_MERGE:      39495
cpu0->cpu0_ITLB LOAD         ACCESS:    7369975 HIT:    7302180 MISS:      67795 MSHR_MERGE:      39495
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.111 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30920164 HIT:   30375711 MISS:     544453 MSHR_MERGE:     244738
cpu0->cpu0_DTLB LOAD         ACCESS:   30920164 HIT:   30375711 MISS:     544453 MSHR_MERGE:     244738
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.034 cycles
cpu0->LLC TOTAL        ACCESS:        740 HIT:          3 MISS:        737 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:        523 HIT:          3 MISS:        520 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        182 HIT:          0 MISS:        182 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         35 HIT:          0 MISS:         35 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 79.97 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         21
  ROW_BUFFER_MISS:        716
  AVG DBUS CONGESTED CYCLE: 2.849
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       4921
[2025-09-15 17:19:06] END   suite=spec trace=453.povray-887B (rc=0)
