
blink.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d902 	mov	sp, #32768	; 0x8000
    8004:	eb00003d 	bl	8100 <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <put32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <get32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <dummy>:
    801c:	e12fff1e 	bx	lr

00008020 <delay>:
    8020:	e2403001 	sub	r3, r0, #1
    8024:	e3500000 	cmp	r0, #0
    8028:	012fff1e 	bxeq	lr
    802c:	e1a00000 	nop			; (mov r0, r0)
    8030:	e2433001 	sub	r3, r3, #1
    8034:	e3730001 	cmn	r3, #1
    8038:	1afffffb 	bne	802c <delay+0xc>
    803c:	e12fff1e 	bx	lr

00008040 <gpio_set_output>:
    8040:	e59f3078 	ldr	r3, [pc, #120]	; 80c0 <gpio_set_output+0x80>
    8044:	e0832093 	umull	r2, r3, r3, r0
    8048:	e1a031a3 	lsr	r3, r3, #3
    804c:	e3530001 	cmp	r3, #1
    8050:	0a000014 	beq	80a8 <gpio_set_output+0x68>
    8054:	3a000004 	bcc	806c <gpio_set_output+0x2c>
    8058:	e3530002 	cmp	r3, #2
    805c:	0a000014 	beq	80b4 <gpio_set_output+0x74>
    8060:	e59f305c 	ldr	r3, [pc, #92]	; 80c4 <gpio_set_output+0x84>
    8064:	e5932000 	ldr	r2, [r3]
    8068:	ea000001 	b	8074 <gpio_set_output+0x34>
    806c:	e59f3050 	ldr	r3, [pc, #80]	; 80c4 <gpio_set_output+0x84>
    8070:	e5932000 	ldr	r2, [r3]
    8074:	e5921000 	ldr	r1, [r2]
    8078:	e59f3040 	ldr	r3, [pc, #64]	; 80c0 <gpio_set_output+0x80>
    807c:	e083c093 	umull	ip, r3, r3, r0
    8080:	e1a031a3 	lsr	r3, r3, #3
    8084:	e0833103 	add	r3, r3, r3, lsl #2
    8088:	e0400083 	sub	r0, r0, r3, lsl #1
    808c:	e0800080 	add	r0, r0, r0, lsl #1
    8090:	e3a03007 	mov	r3, #7
    8094:	e1c10013 	bic	r0, r1, r3, lsl r0
    8098:	e5820000 	str	r0, [r2]
    809c:	e5923000 	ldr	r3, [r2]
    80a0:	e5823000 	str	r3, [r2]
    80a4:	e12fff1e 	bx	lr
    80a8:	e59f3014 	ldr	r3, [pc, #20]	; 80c4 <gpio_set_output+0x84>
    80ac:	e5932004 	ldr	r2, [r3, #4]
    80b0:	eaffffef 	b	8074 <gpio_set_output+0x34>
    80b4:	e59f3008 	ldr	r3, [pc, #8]	; 80c4 <gpio_set_output+0x84>
    80b8:	e5932008 	ldr	r2, [r3, #8]
    80bc:	eaffffec 	b	8074 <gpio_set_output+0x34>
    80c0:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
    80c4:	00008180 	andeq	r8, r0, r0, lsl #3

000080c8 <gpio_set_on>:
    80c8:	e59f3010 	ldr	r3, [pc, #16]	; 80e0 <gpio_set_on+0x18>
    80cc:	e593200c 	ldr	r2, [r3, #12]
    80d0:	e3a03001 	mov	r3, #1
    80d4:	e1a00013 	lsl	r0, r3, r0
    80d8:	e5820000 	str	r0, [r2]
    80dc:	e12fff1e 	bx	lr
    80e0:	00008180 	andeq	r8, r0, r0, lsl #3

000080e4 <gpio_set_off>:
    80e4:	e59f3010 	ldr	r3, [pc, #16]	; 80fc <gpio_set_off+0x18>
    80e8:	e5932010 	ldr	r2, [r3, #16]
    80ec:	e3a03001 	mov	r3, #1
    80f0:	e1a00013 	lsl	r0, r3, r0
    80f4:	e5820000 	str	r0, [r2]
    80f8:	e12fff1e 	bx	lr
    80fc:	00008180 	andeq	r8, r0, r0, lsl #3

00008100 <notmain>:
    8100:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8104:	e3a00014 	mov	r0, #20
    8108:	ebffffcc 	bl	8040 <gpio_set_output>
    810c:	e59f3060 	ldr	r3, [pc, #96]	; 8174 <notmain+0x74>
    8110:	e5932008 	ldr	r2, [r3, #8]
    8114:	e3c22007 	bic	r2, r2, #7
    8118:	e5832008 	str	r2, [r3, #8]
    811c:	e5932008 	ldr	r2, [r3, #8]
    8120:	e3822001 	orr	r2, r2, #1
    8124:	e5832008 	str	r2, [r3, #8]
    8128:	e3a0500a 	mov	r5, #10
    812c:	e59f8044 	ldr	r8, [pc, #68]	; 8178 <notmain+0x78>
    8130:	e3a04601 	mov	r4, #1048576	; 0x100000
    8134:	e1a07003 	mov	r7, r3
    8138:	e1a09004 	mov	r9, r4
    813c:	e59f6038 	ldr	r6, [pc, #56]	; 817c <notmain+0x7c>
    8140:	e598300c 	ldr	r3, [r8, #12]
    8144:	e5834000 	str	r4, [r3]
    8148:	e587901c 	str	r9, [r7, #28]
    814c:	e1a00006 	mov	r0, r6
    8150:	ebffffb2 	bl	8020 <delay>
    8154:	e5983010 	ldr	r3, [r8, #16]
    8158:	e5834000 	str	r4, [r3]
    815c:	e5874028 	str	r4, [r7, #40]	; 0x28
    8160:	e1a00006 	mov	r0, r6
    8164:	ebffffad 	bl	8020 <delay>
    8168:	e2555001 	subs	r5, r5, #1
    816c:	1afffff3 	bne	8140 <notmain+0x40>
    8170:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    8174:	20200000 	eorcs	r0, r0, r0
    8178:	00008180 	andeq	r8, r0, r0, lsl #3
    817c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data:

00008180 <gpio_fsel0>:
    8180:	20200000 	eorcs	r0, r0, r0

00008184 <gpio_fsel1>:
    8184:	20200004 	eorcs	r0, r0, r4

00008188 <gpio_fsel2>:
    8188:	20200008 	eorcs	r0, r0, r8

0000818c <gpio_set0>:
    818c:	2020001c 	eorcs	r0, r0, ip, lsl r0

00008190 <gpio_clr0>:
    8190:	20200028 	eorcs	r0, r0, r8, lsr #32

00008194 <gpio_pudclk0>:
    8194:	20200098 	mlacs	r0, r8, r0, r0

00008198 <gpio_pud>:
    8198:	20200094 	mlacs	r0, r4, r0, r0

0000819c <gpio_afen0>:
    819c:	20200088 	eorcs	r0, r0, r8, lsl #1

000081a0 <gpio_aren0>:
    81a0:	2020007c 	eorcs	r0, r0, ip, ror r0

000081a4 <gpio_len0>:
    81a4:	20200070 	eorcs	r0, r0, r0, ror r0

000081a8 <gpio_hen0>:
    81a8:	20200064 	eorcs	r0, r0, r4, rrx

000081ac <gpio_fen0>:
    81ac:	20200058 	eorcs	r0, r0, r8, asr r0

000081b0 <gpio_ren0>:
    81b0:	2020004c 	eorcs	r0, r0, ip, asr #32

000081b4 <gpio_eds0>:
    81b4:	20200040 	eorcs	r0, r0, r0, asr #32

000081b8 <gpio_lev0>:
    81b8:	20200034 	eorcs	r0, r0, r4, lsr r0

000081bc <gpio_fsel4>:
    81bc:	20200010 	eorcs	r0, r0, r0, lsl r0

000081c0 <gpio_fsel3>:
    81c0:	2020000c 	eorcs	r0, r0, ip

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002641 	andeq	r2, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	1a011803 	bne	46034 <gpio_fsel3+0x3de74>
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <gpio_fsel3+0x10c8b64>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	332e363a 			; <UNDEFINED> instruction: 0x332e363a
   c:	732b312e 			; <UNDEFINED> instruction: 0x732b312e
  10:	35326e76 	ldrcc	r6, [r2, #-3702]!	; 0xfffff18a
  14:	39333033 	ldmdbcc	r3!, {r0, r1, r4, r5, ip, sp}
  18:	7562312d 	strbvc	r3, [r2, #-301]!	; 0xfffffed3
  1c:	31646c69 	cmncc	r4, r9, ror #24
  20:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  24:	20312e33 	eorscs	r2, r1, r3, lsr lr
  28:	37313032 			; <UNDEFINED> instruction: 0x37313032
  2c:	30323630 	eorscc	r3, r2, r0, lsr r6
	...
