\hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase}{}\doxysection{SMARTCARD Clock Phase}
\label{group___s_m_a_r_t_c_a_r_d___clock___phase}\index{SMARTCARD Clock Phase@{SMARTCARD Clock Phase}}
Collaboration diagram for SMARTCARD Clock Phase\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}} 
\#define {\bfseries SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE}~0x00000000U
\item 
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}} 
\#define {\bfseries SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
