initSidebarItems({"mod":[["count","A down counter running at the ROSC frequency which counts to zero and stops.\\n To start the counter write a non-zero value.\\n Can be used for short software pauses when setting up time sensitive hardware."],["ctrl","Ring Oscillator control"],["div","Controls the output divider"],["dormant","Ring Oscillator pause control\\n This is used to save power by pausing the ROSC\\n On power-up this field is initialised to WAKE\\n An invalid write will also select WAKE\\n Warning: setup the irq before selecting dormant mode"],["freqa","The FREQA & FREQB registers control the frequency by controlling the drive strength of each stage\\n The drive strength has 4 levels determined by the number of bits set\\n Increasing the number of bits set increases the drive strength and increases the oscillation frequency\\n 0 bits set is the default drive strength\\n 1 bit set doubles the drive strength\\n 2 bits set triples drive strength\\n 3 bits set quadruples drive strength"],["freqb","For a detailed description see freqa register"],["phase","Controls the phase shifted output"],["randombit","This just reads the state of the oscillator output so randomness is compromised if the ring oscillator is stopped or run at a harmonic of the bus frequency"],["status","Ring Oscillator Status"]],"struct":[["RegisterBlock","Register block"]],"type":[["COUNT","A down counter running at the ROSC frequency which counts to zero and stops.\\n To start the counter write a non-zero value.\\n Can be used for short software pauses when setting up time sensitive hardware."],["CTRL","Ring Oscillator control"],["DIV","Controls the output divider"],["DORMANT","Ring Oscillator pause control\\n This is used to save power by pausing the ROSC\\n On power-up this field is initialised to WAKE\\n An invalid write will also select WAKE\\n Warning: setup the irq before selecting dormant mode"],["FREQA","The FREQA & FREQB registers control the frequency by controlling the drive strength of each stage\\n The drive strength has 4 levels determined by the number of bits set\\n Increasing the number of bits set increases the drive strength and increases the oscillation frequency\\n 0 bits set is the default drive strength\\n 1 bit set doubles the drive strength\\n 2 bits set triples drive strength\\n 3 bits set quadruples drive strength"],["FREQB","For a detailed description see freqa register"],["PHASE","Controls the phase shifted output"],["RANDOMBIT","This just reads the state of the oscillator output so randomness is compromised if the ring oscillator is stopped or run at a harmonic of the bus frequency"],["STATUS","Ring Oscillator Status"]]});