
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.646285                       # Number of seconds simulated
sim_ticks                                646284810258                       # Number of ticks simulated
final_tick                               980013292047                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 221772                       # Simulator instruction rate (inst/s)
host_op_rate                                   221772                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47775899                       # Simulator tick rate (ticks/s)
host_mem_usage                                2372896                       # Number of bytes of host memory used
host_seconds                                 13527.42                       # Real time elapsed on the host
sim_insts                                  3000000005                       # Number of instructions simulated
sim_ops                                    3000000005                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       343360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    409577920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          409921280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       343360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        343360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     85225792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        85225792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         5365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      6399655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6405020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1331653                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1331653                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       531283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    633742142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             634273425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       531283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           531283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       131870331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131870331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       131870331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       531283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    633742142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            766143756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6405020                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    1331653                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   6405020                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  1331653                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                  409921280                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                85225792                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd            409921280                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             85225792                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    528                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0              427654                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1              383582                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2              460269                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3              400627                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4              307342                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5              456424                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6              437537                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7              368934                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8              409274                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9              423628                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10             413255                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11             429752                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12             423870                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13             426082                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14             414022                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15             222240                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               87577                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               85216                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               87956                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               83577                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               77518                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               87384                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               84750                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               79133                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               84716                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               85346                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              84628                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              86682                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              88432                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              85710                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              86400                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              56628                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  646283352384                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               6405020                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              1331653                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 5054852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1057206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  214487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   77914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   54645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   57850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   57895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1618609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.885678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.747749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   719.254111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       831235     51.35%     51.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       267907     16.55%     67.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       125424      7.75%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        72929      4.51%     80.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        46087      2.85%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        34953      2.16%     85.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        26399      1.63%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        23166      1.43%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        18103      1.12%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        15209      0.94%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        12282      0.76%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        11448      0.71%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        10025      0.62%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         9222      0.57%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         8270      0.51%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         7747      0.48%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         6935      0.43%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         6264      0.39%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         5376      0.33%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         4834      0.30%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         4356      0.27%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         5153      0.32%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         3631      0.22%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         3739      0.23%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         3293      0.20%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         3206      0.20%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         2809      0.17%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         2697      0.17%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         2452      0.15%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         2105      0.13%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         1941      0.12%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         1853      0.11%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         1600      0.10%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1392      0.09%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1223      0.08%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1118      0.07%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1051      0.06%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433          947      0.06%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          878      0.05%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          819      0.05%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          823      0.05%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          791      0.05%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          744      0.05%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          757      0.05%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          650      0.04%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          580      0.04%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          609      0.04%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          586      0.04%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          552      0.03%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          486      0.03%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          527      0.03%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          557      0.03%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          564      0.03%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          554      0.03%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          552      0.03%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          532      0.03%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          488      0.03%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          452      0.03%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          504      0.03%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          455      0.03%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          397      0.02%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          530      0.03%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          405      0.03%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          585      0.04%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161         1104      0.07%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          777      0.05%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          576      0.04%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          532      0.03%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          389      0.02%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          312      0.02%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          302      0.02%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          300      0.02%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          240      0.01%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          201      0.01%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          196      0.01%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          253      0.02%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          193      0.01%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          184      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          195      0.01%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          189      0.01%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          133      0.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          163      0.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          145      0.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          160      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          129      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          130      0.01%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          133      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          133      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          135      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          151      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          158      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          148      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          115      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          143      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          103      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          130      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          119      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          132      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          124      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          126      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          115      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          103      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          113      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          127      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          123      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          115      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          109      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          120      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          122      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          121      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          154      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          186      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          200      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          186      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361          205      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          202      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          185      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          139      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          574      0.04%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681          561      0.03%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          454      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          419      0.03%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873          321      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          200      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           93      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           43      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           35      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          873      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1618609                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  51949612293                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            186402326043                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                32022460000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              102430253750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      8111.43                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15993.50                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                29104.94                       # Average memory access latency
system.mem_ctrls.avgRdBW                       634.27                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       131.87                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               634.27                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               131.87                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.29                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.63                       # Average write queue length over time
system.mem_ctrls.readRowHits                  5605640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  511874                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83535.05                       # Average gap between requests
system.membus.throughput                    766143756                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             5674373                       # Transaction distribution
system.membus.trans_dist::ReadResp            5674373                       # Transaction distribution
system.membus.trans_dist::Writeback           1331653                       # Transaction distribution
system.membus.trans_dist::ReadExReq            730647                       # Transaction distribution
system.membus.trans_dist::ReadExResp           730647                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14141693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14141693                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    495147072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           495147072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              495147072                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          6123835701                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20393164220                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       522530932                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    450431946                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     10796125                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    297816410                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       268068125                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.011200                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22505287                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       208315                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            487151799                       # DTB read hits
system.switch_cpus.dtb.read_misses            2883338                       # DTB read misses
system.switch_cpus.dtb.read_acv                  4087                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        490035137                       # DTB read accesses
system.switch_cpus.dtb.write_hits           165338028                       # DTB write hits
system.switch_cpus.dtb.write_misses           1148891                       # DTB write misses
system.switch_cpus.dtb.write_acv                    8                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       166486919                       # DTB write accesses
system.switch_cpus.dtb.data_hits            652489827                       # DTB hits
system.switch_cpus.dtb.data_misses            4032229                       # DTB misses
system.switch_cpus.dtb.data_acv                  4095                       # DTB access violations
system.switch_cpus.dtb.data_accesses        656522056                       # DTB accesses
system.switch_cpus.itb.fetch_hits           241821334                       # ITB hits
system.switch_cpus.itb.fetch_misses            780259                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       242601593                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  106                       # Number of system calls
system.switch_cpus.numCycles               1940795226                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    486651422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2473256247                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           522530932                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    290573412                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             438100248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        63880390                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      507433855                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       150575                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     20471195                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          344                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         241821334                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       7309560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1502476908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.646119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.903050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1064376660     70.84%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         30405659      2.02%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         58010443      3.86%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         24839135      1.65%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         40380971      2.69%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21895710      1.46%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19192763      1.28%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         80851251      5.38%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        162524316     10.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1502476908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.269235                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.274352                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        542704162                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     476696680                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         406159134                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27917847                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       48999084                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     41084778                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        687856                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2448529764                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1918780                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       48999084                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        582331517                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       146906374                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    234517705                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         394355995                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      95366232                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2412269073                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        134594                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        4601994                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      56654976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1696891753                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3084921643                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3046895532                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     38026111                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1432210184                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        264681534                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8649995                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       345156                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         300787091                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    515384113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    177135417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10945780                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6449286                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2335150492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       663488                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2228412837                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2701527                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    316389780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    166216641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        41826                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1502476908                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.483159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.890227                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    762076800     50.72%     50.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    182048556     12.12%     62.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    162227127     10.80%     73.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     65984523      4.39%     78.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    182448268     12.14%     90.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    101864884      6.78%     96.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     38240965      2.55%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5293104      0.35%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2292681      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1502476908                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2145467      8.61%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13442935     53.96%     62.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       9324634     37.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      3917938      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1542593649     69.22%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       778044      0.03%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     69.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      9789948      0.44%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5873987      0.26%     70.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     70.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1957989      0.09%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    495200915     22.22%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    168300365      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2228412837                       # Type of FU issued
system.switch_cpus.iq.rate                   1.148196                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            24913036                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011180                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5927409060                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2622111201                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2162610856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     59508079                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     30129011                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29725961                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2219653881                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        29754054                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29011188                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     92471394                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       268408                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        46926                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     36914644                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        11436                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2330348                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       48999084                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       102212681                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       4913518                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2375274927                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3511804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     515384113                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    177135417                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       344398                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2383259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        651494                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        46926                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7148698                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3932932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11081630                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2213869518                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     490659058                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     14543313                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              39460947                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            657147611                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        473129397                       # Number of branches executed
system.switch_cpus.iew.exec_stores          166488553                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.140702                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2198884874                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2192336817                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1236125541                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1632745355                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.129607                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.757084                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    328101514                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       621662                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     10125940                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1453477824                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.396922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.298515                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    885614426     60.93%     60.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    179401564     12.34%     73.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     60938154      4.19%     77.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37565882      2.58%     80.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    126771973      8.72%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23259072      1.60%     90.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     42277834      2.91%     93.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     41822351      2.88%     96.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     55826568      3.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1453477824                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030394775                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030394775                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              563133487                       # Number of memory references committed
system.switch_cpus.commit.loads             422912714                       # Number of loads committed
system.switch_cpus.commit.membars              310778                       # Number of memory barriers committed
system.switch_cpus.commit.branches          439677549                       # Number of branches committed
system.switch_cpus.commit.fp_insts           29375871                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1971857062                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16328100                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      55826568                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3738603681                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4766139072                       # The number of ROB writes
system.switch_cpus.timesIdled                 3756496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               438318318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.970398                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.970398                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.030505                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.030505                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2863806081                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1551999831                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          19937534                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19579918                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4617123                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2579545                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1127                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1126                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008598                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008591                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2942978888                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         14078552.532441                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          14078552.532441                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   6405329                       # number of replacements
system.l2.tags.tagsinuse                 129065.378582                       # Cycle average of tags in use
system.l2.tags.total_refs                    21424903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6532435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.279773                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    27232.758277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   160.007260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 101133.204227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.718005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        526.690814                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.207769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.771585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984691                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        16305                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4545014                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4561319                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         17503870                       # number of Writeback hits
system.l2.Writeback_hits::total              17503870                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     13430245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13430245                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         16305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      17975259                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17991564                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        16305                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     17975259                       # number of overall hits
system.l2.overall_hits::total                17991564                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         5365                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      5669008                       # number of ReadReq misses
system.l2.ReadReq_misses::total               5674373                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       730647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              730647                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         5365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      6399655                       # number of demand (read+write) misses
system.l2.demand_misses::total                6405020                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         5365                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      6399655                       # number of overall misses
system.l2.overall_misses::total               6405020                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    415427664                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 333752148611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    334167576275                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  46733194137                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46733194137                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    415427664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 380485342748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     380900770412                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    415427664                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 380485342748                       # number of overall miss cycles
system.l2.overall_miss_latency::total    380900770412                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        21670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     10214022                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            10235692                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     17503870                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          17503870                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     14160892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14160892                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        21670                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     24374914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24396584                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        21670                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     24374914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24396584                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.247577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.555022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.554371                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.051596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051596                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.247577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.262551                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262538                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.247577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.262551                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262538                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 77432.928984                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58873.113005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58890.660920                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 63961.385097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63961.385097                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 77432.928984                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59454.039749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59469.099302                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 77432.928984                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59454.039749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59469.099302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1331653                       # number of writebacks
system.l2.writebacks::total                   1331653                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         5365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      5669008                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          5674373                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       730647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         730647                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         5365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      6399655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6405020                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         5365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      6399655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6405020                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    374726058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 290094646789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 290469372847                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  41113582485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41113582485                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    374726058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 331208229274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 331582955332                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    374726058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 331208229274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 331582955332                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.247577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.555022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.554371                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.051596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051596                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.247577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.262551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.262538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.247577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.262551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.262538                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69846.422740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51172.029884                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51189.686129                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 56270.103737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56270.103737                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69846.422740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51754.075692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51769.230281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69846.422740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51754.075692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51769.230281                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  4149299215                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           10235692                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10235692                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         17503870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14160892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14160892                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        43340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     66253698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              66297038                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1386880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2680242176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         2681629056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            2681629056                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        25610428602                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22735655                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25283973924                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2942978942                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 14736591.373876                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  14736591.373876                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             21670                       # number of replacements
system.cpu.icache.tags.tagsinuse                 4096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           840821205                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25766                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          32632.973880                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  2260.119985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1835.880015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.551787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.448213                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    241796974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       241796974                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    241796974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        241796974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    241796974                       # number of overall hits
system.cpu.icache.overall_hits::total       241796974                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        24349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24349                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        24349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        24349                       # number of overall misses
system.cpu.icache.overall_misses::total         24349                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    643970529                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    643970529                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    643970529                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    643970529                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    643970529                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    643970529                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    241821323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    241821323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    241821323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    241821323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    241821323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    241821323                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 26447.514436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26447.514436                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 26447.514436                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26447.514436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 26447.514436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26447.514436                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13644                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   278.448980                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2679                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2679                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2679                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2679                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2679                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2679                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        21670                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21670                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        21670                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21670                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        21670                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21670                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    480567326                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    480567326                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    480567326                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    480567326                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    480567326                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    480567326                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22176.618643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22176.618643                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22176.618643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22176.618643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22176.618643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22176.618643                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1233                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           37                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.301025                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009033                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2942982859                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 32346482.787038                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  32346482.787038                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          24374914                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           557820766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24378973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.881225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  4047.598948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    11.401052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.988183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.002783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990967                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    430510472                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       430510472                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    121072837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      121072837                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       316202                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       316202                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       310778                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       310778                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    551583309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        551583309                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    551583309                       # number of overall hits
system.cpu.dcache.overall_hits::total       551583309                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     25091112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25091112                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     18837158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     18837158                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           80                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     43928270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43928270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     43928270                       # number of overall misses
system.cpu.dcache.overall_misses::total      43928270                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 979105734737                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 979105734737                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 332656512162                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 332656512162                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2705435                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2705435                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1311762246899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1311762246899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1311762246899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1311762246899                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    455601584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    455601584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       316282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       316282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    595511579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    595511579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    595511579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    595511579                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.055072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055072                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.134638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.134638                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.073766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.073766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073766                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 39022.014438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39022.014438                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 17659.591333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17659.591333                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 33817.937500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33817.937500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29861.459304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29861.459304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29861.459304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29861.459304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     24765847                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2978415                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.315110                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     17503870                       # number of writebacks
system.cpu.dcache.writebacks::total          17503870                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     14876814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14876814                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4676622                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4676622                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     19553436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     19553436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     19553436                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     19553436                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     10214298                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10214298                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     14160536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     14160536                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           80                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     24374834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24374834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     24374834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24374834                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 356386008062                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 356386008062                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 103157098123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 103157098123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2588599                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2588599                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 459543106185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 459543106185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 459543106185                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 459543106185                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.101212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.101212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.040931                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040931                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.040931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040931                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34890.895886                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34890.895886                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  7284.830046                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7284.830046                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 32357.487500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32357.487500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18853.178905                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18853.178905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18853.178905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18853.178905                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
