Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_1_behav xil_defaultlib.testbench_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/types.sv" Line 39. Module SLC3_TYPES doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/types.sv" Line 39. Module SLC3_TYPES doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/processor_top.sv" Line 3. Module processor_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 9. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 9. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 9. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/slc3.sv" Line 23. Module slc3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu.sv" Line 23. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/control.sv" Line 24. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/databus.sv" Line 1. Module databus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/PC_mux.sv" Line 1. Module PC_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1(width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1(width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/REGFILE.sv" Line 1. Module regFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/ALU.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux4to1.sv" Line 1. Module mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/Branch.sv" Line 1. Module branch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu_to_io.sv" Line 1. Module cpu_to_io doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 1. Module hex_driver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/hex_driver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/memory.sv" Line 3. Module memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/test_memory.sv" Line 31. Module test_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/processor_top.sv" Line 3. Module processor_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 9. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 9. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 9. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/sync.sv" Line 39. Module sync_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/slc3.sv" Line 23. Module slc3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/cpu.sv" Line 23. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/control.sv" Line 24. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/databus.sv" Line 1. Module databus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/PC_mux.sv" Line 1. Module PC_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/srcs/load_reg.sv" Line 1. Module load_reg(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1(width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1(width=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/REGFILE.sv" Line 1. Module regFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/SEXT.sv" Line 1. Module sext(length=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/ALU.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux4to1.sv" Line 1. Module mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/mux2to1.sv" Line 1. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab4/microprocessor/microprocessor.srcs/sources_1/new/Branch.sv" Line 1. Module branch doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2257645154
Compiling package xil_defaultlib.SLC3_TYPES
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.sync_flop
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.databus
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=16)
Compiling module xil_defaultlib.mux2to1(width=3)
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.sext(length=11)
Compiling module xil_defaultlib.sext(length=9)
Compiling module xil_defaultlib.sext(length=6)
Compiling module xil_defaultlib.sext(length=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.load_reg
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.cpu_to_io
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.processor_top_default
Compiling module xil_defaultlib.testbench_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_1_behav
