
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rm_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d8 <.init>:
  4016d8:	stp	x29, x30, [sp, #-16]!
  4016dc:	mov	x29, sp
  4016e0:	bl	401b90 <__fxstatat@plt+0x60>
  4016e4:	ldp	x29, x30, [sp], #16
  4016e8:	ret

Disassembly of section .plt:

00000000004016f0 <mbrtowc@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 420000 <__fxstatat@plt+0x1e4d0>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <mbrtowc@plt>:
  401710:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <memcpy@plt>:
  401720:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <memmove@plt>:
  401730:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <ngettext@plt>:
  401740:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <strlen@plt>:
  401760:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <fputs@plt>:
  401770:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <exit@plt>:
  401780:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <error@plt>:
  401790:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <fchdir@plt>:
  4017a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <rpmatch@plt>:
  4017b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <geteuid@plt>:
  4017c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <ferror_unlocked@plt>:
  4017d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <__cxa_atexit@plt>:
  4017e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <unlinkat@plt>:
  4017f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <qsort@plt>:
  401800:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <lseek@plt>:
  401810:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <__fpending@plt>:
  401820:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <putc_unlocked@plt>:
  401840:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <fclose@plt>:
  401850:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <nl_langinfo@plt>:
  401860:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <malloc@plt>:
  401870:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <open@plt>:
  401880:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <bindtextdomain@plt>:
  4018a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <fstatfs@plt>:
  4018c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <calloc@plt>:
  4018e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <readdir@plt>:
  4018f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <realloc@plt>:
  401900:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <closedir@plt>:
  401910:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <fdopendir@plt>:
  401950:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <abort@plt>:
  401960:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <mbsinit@plt>:
  401970:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <memcmp@plt>:
  401980:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <textdomain@plt>:
  401990:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <getopt_long@plt>:
  4019a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <strcmp@plt>:
  4019b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <__ctype_b_loc@plt>:
  4019c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <fseeko@plt>:
  4019d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <getline@plt>:
  4019e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <free@plt>:
  4019f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <__ctype_get_mb_cur_max@plt>:
  401a00:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <fcntl@plt>:
  401a10:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <fflush@plt>:
  401a20:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <dirfd@plt>:
  401a30:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <__lxstat@plt>:
  401a40:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <isatty@plt>:
  401a50:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <__fxstat@plt>:
  401a60:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <fputs_unlocked@plt>:
  401a70:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <__freading@plt>:
  401a80:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <iswprint@plt>:
  401a90:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <faccessat@plt>:
  401aa0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <openat@plt>:
  401ab0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <printf@plt>:
  401ac0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <__assert_fail@plt>:
  401ad0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <__errno_location@plt>:
  401ae0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <__xstat@plt>:
  401af0:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <gettext@plt>:
  401b00:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

0000000000401b10 <fprintf@plt>:
  401b10:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401b14:	ldr	x17, [x16, #512]
  401b18:	add	x16, x16, #0x200
  401b1c:	br	x17

0000000000401b20 <setlocale@plt>:
  401b20:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401b24:	ldr	x17, [x16, #520]
  401b28:	add	x16, x16, #0x208
  401b2c:	br	x17

0000000000401b30 <__fxstatat@plt>:
  401b30:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401b34:	ldr	x17, [x16, #528]
  401b38:	add	x16, x16, #0x210
  401b3c:	br	x17

Disassembly of section .text:

0000000000401b40 <.text>:
  401b40:	mov	x29, #0x0                   	// #0
  401b44:	mov	x30, #0x0                   	// #0
  401b48:	mov	x5, x0
  401b4c:	ldr	x1, [sp]
  401b50:	add	x2, sp, #0x8
  401b54:	mov	x6, sp
  401b58:	movz	x0, #0x0, lsl #48
  401b5c:	movk	x0, #0x0, lsl #32
  401b60:	movk	x0, #0x40, lsl #16
  401b64:	movk	x0, #0x1f80
  401b68:	movz	x3, #0x0, lsl #48
  401b6c:	movk	x3, #0x0, lsl #32
  401b70:	movk	x3, #0x40, lsl #16
  401b74:	movk	x3, #0xe718
  401b78:	movz	x4, #0x0, lsl #48
  401b7c:	movk	x4, #0x0, lsl #32
  401b80:	movk	x4, #0x40, lsl #16
  401b84:	movk	x4, #0xe798
  401b88:	bl	4018b0 <__libc_start_main@plt>
  401b8c:	bl	401960 <abort@plt>
  401b90:	adrp	x0, 420000 <__fxstatat@plt+0x1e4d0>
  401b94:	ldr	x0, [x0, #4064]
  401b98:	cbz	x0, 401ba0 <__fxstatat@plt+0x70>
  401b9c:	b	401940 <__gmon_start__@plt>
  401ba0:	ret
  401ba4:	nop
  401ba8:	adrp	x0, 421000 <__fxstatat@plt+0x1f4d0>
  401bac:	add	x0, x0, #0x298
  401bb0:	adrp	x1, 421000 <__fxstatat@plt+0x1f4d0>
  401bb4:	add	x1, x1, #0x298
  401bb8:	cmp	x1, x0
  401bbc:	b.eq	401bd4 <__fxstatat@plt+0xa4>  // b.none
  401bc0:	adrp	x1, 40e000 <__fxstatat@plt+0xc4d0>
  401bc4:	ldr	x1, [x1, #2072]
  401bc8:	cbz	x1, 401bd4 <__fxstatat@plt+0xa4>
  401bcc:	mov	x16, x1
  401bd0:	br	x16
  401bd4:	ret
  401bd8:	adrp	x0, 421000 <__fxstatat@plt+0x1f4d0>
  401bdc:	add	x0, x0, #0x298
  401be0:	adrp	x1, 421000 <__fxstatat@plt+0x1f4d0>
  401be4:	add	x1, x1, #0x298
  401be8:	sub	x1, x1, x0
  401bec:	lsr	x2, x1, #63
  401bf0:	add	x1, x2, x1, asr #3
  401bf4:	cmp	xzr, x1, asr #1
  401bf8:	asr	x1, x1, #1
  401bfc:	b.eq	401c14 <__fxstatat@plt+0xe4>  // b.none
  401c00:	adrp	x2, 40e000 <__fxstatat@plt+0xc4d0>
  401c04:	ldr	x2, [x2, #2080]
  401c08:	cbz	x2, 401c14 <__fxstatat@plt+0xe4>
  401c0c:	mov	x16, x2
  401c10:	br	x16
  401c14:	ret
  401c18:	stp	x29, x30, [sp, #-32]!
  401c1c:	mov	x29, sp
  401c20:	str	x19, [sp, #16]
  401c24:	adrp	x19, 421000 <__fxstatat@plt+0x1f4d0>
  401c28:	ldrb	w0, [x19, #720]
  401c2c:	cbnz	w0, 401c3c <__fxstatat@plt+0x10c>
  401c30:	bl	401ba8 <__fxstatat@plt+0x78>
  401c34:	mov	w0, #0x1                   	// #1
  401c38:	strb	w0, [x19, #720]
  401c3c:	ldr	x19, [sp, #16]
  401c40:	ldp	x29, x30, [sp], #32
  401c44:	ret
  401c48:	b	401bd8 <__fxstatat@plt+0xa8>
  401c4c:	sub	sp, sp, #0x40
  401c50:	stp	x29, x30, [sp, #48]
  401c54:	add	x29, sp, #0x30
  401c58:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  401c5c:	add	x8, x8, #0x300
  401c60:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  401c64:	add	x9, x9, #0x2b8
  401c68:	stur	w0, [x29, #-4]
  401c6c:	ldur	w10, [x29, #-4]
  401c70:	stur	x8, [x29, #-16]
  401c74:	str	x9, [sp, #24]
  401c78:	cbz	w10, 401cbc <__fxstatat@plt+0x18c>
  401c7c:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  401c80:	add	x8, x8, #0x2a0
  401c84:	ldr	x0, [x8]
  401c88:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401c8c:	add	x8, x8, #0x828
  401c90:	str	x0, [sp, #16]
  401c94:	mov	x0, x8
  401c98:	bl	401b00 <gettext@plt>
  401c9c:	ldur	x8, [x29, #-16]
  401ca0:	ldr	x2, [x8]
  401ca4:	ldr	x9, [sp, #16]
  401ca8:	str	x0, [sp, #8]
  401cac:	mov	x0, x9
  401cb0:	ldr	x1, [sp, #8]
  401cb4:	bl	401b10 <fprintf@plt>
  401cb8:	b	401e00 <__fxstatat@plt+0x2d0>
  401cbc:	adrp	x0, 40e000 <__fxstatat@plt+0xc4d0>
  401cc0:	add	x0, x0, #0x84f
  401cc4:	bl	401b00 <gettext@plt>
  401cc8:	ldur	x8, [x29, #-16]
  401ccc:	ldr	x1, [x8]
  401cd0:	bl	401ac0 <printf@plt>
  401cd4:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401cd8:	add	x8, x8, #0x870
  401cdc:	mov	x0, x8
  401ce0:	bl	401b00 <gettext@plt>
  401ce4:	ldr	x8, [sp, #24]
  401ce8:	ldr	x1, [x8]
  401cec:	bl	401a70 <fputs_unlocked@plt>
  401cf0:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401cf4:	add	x8, x8, #0x910
  401cf8:	mov	x0, x8
  401cfc:	bl	401b00 <gettext@plt>
  401d00:	ldr	x8, [sp, #24]
  401d04:	ldr	x1, [x8]
  401d08:	bl	401a70 <fputs_unlocked@plt>
  401d0c:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401d10:	add	x8, x8, #0xa88
  401d14:	mov	x0, x8
  401d18:	bl	401b00 <gettext@plt>
  401d1c:	ldr	x8, [sp, #24]
  401d20:	ldr	x1, [x8]
  401d24:	bl	401a70 <fputs_unlocked@plt>
  401d28:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401d2c:	add	x8, x8, #0xb68
  401d30:	mov	x0, x8
  401d34:	bl	401b00 <gettext@plt>
  401d38:	ldr	x8, [sp, #24]
  401d3c:	ldr	x1, [x8]
  401d40:	bl	401a70 <fputs_unlocked@plt>
  401d44:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401d48:	add	x8, x8, #0xc66
  401d4c:	mov	x0, x8
  401d50:	bl	401b00 <gettext@plt>
  401d54:	ldr	x8, [sp, #24]
  401d58:	ldr	x1, [x8]
  401d5c:	bl	401a70 <fputs_unlocked@plt>
  401d60:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401d64:	add	x8, x8, #0xd15
  401d68:	mov	x0, x8
  401d6c:	bl	401b00 <gettext@plt>
  401d70:	ldr	x8, [sp, #24]
  401d74:	ldr	x1, [x8]
  401d78:	bl	401a70 <fputs_unlocked@plt>
  401d7c:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401d80:	add	x8, x8, #0xd42
  401d84:	mov	x0, x8
  401d88:	bl	401b00 <gettext@plt>
  401d8c:	ldr	x8, [sp, #24]
  401d90:	ldr	x1, [x8]
  401d94:	bl	401a70 <fputs_unlocked@plt>
  401d98:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401d9c:	add	x8, x8, #0xd78
  401da0:	mov	x0, x8
  401da4:	bl	401b00 <gettext@plt>
  401da8:	ldr	x8, [sp, #24]
  401dac:	ldr	x1, [x8]
  401db0:	bl	401a70 <fputs_unlocked@plt>
  401db4:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401db8:	add	x8, x8, #0xe13
  401dbc:	mov	x0, x8
  401dc0:	bl	401b00 <gettext@plt>
  401dc4:	ldur	x8, [x29, #-16]
  401dc8:	ldr	x1, [x8]
  401dcc:	ldr	x2, [x8]
  401dd0:	bl	401ac0 <printf@plt>
  401dd4:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401dd8:	add	x8, x8, #0xe8d
  401ddc:	mov	x0, x8
  401de0:	bl	401b00 <gettext@plt>
  401de4:	ldr	x8, [sp, #24]
  401de8:	ldr	x1, [x8]
  401dec:	bl	401a70 <fputs_unlocked@plt>
  401df0:	adrp	x8, 40e000 <__fxstatat@plt+0xc4d0>
  401df4:	add	x8, x8, #0xf6f
  401df8:	mov	x0, x8
  401dfc:	bl	401e08 <__fxstatat@plt+0x2d8>
  401e00:	ldur	w0, [x29, #-4]
  401e04:	bl	401780 <exit@plt>
  401e08:	sub	sp, sp, #0xb0
  401e0c:	stp	x29, x30, [sp, #160]
  401e10:	add	x29, sp, #0xa0
  401e14:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  401e18:	add	x1, x1, #0x4d8
  401e1c:	mov	x2, #0x70                  	// #112
  401e20:	add	x8, sp, #0x28
  401e24:	stur	x0, [x29, #-8]
  401e28:	mov	x0, x8
  401e2c:	str	x8, [sp, #8]
  401e30:	bl	401720 <memcpy@plt>
  401e34:	ldur	x8, [x29, #-8]
  401e38:	str	x8, [sp, #32]
  401e3c:	ldr	x8, [sp, #8]
  401e40:	str	x8, [sp, #24]
  401e44:	ldr	x8, [sp, #24]
  401e48:	ldr	x8, [x8]
  401e4c:	mov	w9, #0x0                   	// #0
  401e50:	str	w9, [sp, #4]
  401e54:	cbz	x8, 401e78 <__fxstatat@plt+0x348>
  401e58:	ldur	x0, [x29, #-8]
  401e5c:	ldr	x8, [sp, #24]
  401e60:	ldr	x1, [x8]
  401e64:	bl	4019b0 <strcmp@plt>
  401e68:	cmp	w0, #0x0
  401e6c:	cset	w9, eq  // eq = none
  401e70:	eor	w9, w9, #0x1
  401e74:	str	w9, [sp, #4]
  401e78:	ldr	w8, [sp, #4]
  401e7c:	tbnz	w8, #0, 401e84 <__fxstatat@plt+0x354>
  401e80:	b	401e94 <__fxstatat@plt+0x364>
  401e84:	ldr	x8, [sp, #24]
  401e88:	add	x8, x8, #0x10
  401e8c:	str	x8, [sp, #24]
  401e90:	b	401e44 <__fxstatat@plt+0x314>
  401e94:	ldr	x8, [sp, #24]
  401e98:	ldr	x8, [x8, #8]
  401e9c:	cbz	x8, 401eac <__fxstatat@plt+0x37c>
  401ea0:	ldr	x8, [sp, #24]
  401ea4:	ldr	x8, [x8, #8]
  401ea8:	str	x8, [sp, #32]
  401eac:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  401eb0:	add	x0, x0, #0x1a0
  401eb4:	bl	401b00 <gettext@plt>
  401eb8:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  401ebc:	add	x1, x1, #0x10
  401ec0:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  401ec4:	add	x2, x2, #0x1b7
  401ec8:	bl	401ac0 <printf@plt>
  401ecc:	mov	w8, #0x5                   	// #5
  401ed0:	mov	w0, w8
  401ed4:	mov	x9, xzr
  401ed8:	mov	x1, x9
  401edc:	bl	401b20 <setlocale@plt>
  401ee0:	str	x0, [sp, #16]
  401ee4:	ldr	x9, [sp, #16]
  401ee8:	cbz	x9, 401f20 <__fxstatat@plt+0x3f0>
  401eec:	ldr	x0, [sp, #16]
  401ef0:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  401ef4:	add	x1, x1, #0x1df
  401ef8:	mov	x2, #0x3                   	// #3
  401efc:	bl	401890 <strncmp@plt>
  401f00:	cbz	w0, 401f20 <__fxstatat@plt+0x3f0>
  401f04:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  401f08:	add	x0, x0, #0x1e3
  401f0c:	bl	401b00 <gettext@plt>
  401f10:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  401f14:	add	x8, x8, #0x2b8
  401f18:	ldr	x1, [x8]
  401f1c:	bl	401a70 <fputs_unlocked@plt>
  401f20:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  401f24:	add	x0, x0, #0x22a
  401f28:	bl	401b00 <gettext@plt>
  401f2c:	ldur	x2, [x29, #-8]
  401f30:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  401f34:	add	x1, x1, #0x1b7
  401f38:	bl	401ac0 <printf@plt>
  401f3c:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  401f40:	add	x8, x8, #0x245
  401f44:	mov	x0, x8
  401f48:	bl	401b00 <gettext@plt>
  401f4c:	ldr	x1, [sp, #32]
  401f50:	ldr	x8, [sp, #32]
  401f54:	ldur	x9, [x29, #-8]
  401f58:	adrp	x10, 40f000 <__fxstatat@plt+0xd4d0>
  401f5c:	add	x10, x10, #0xea2
  401f60:	adrp	x11, 40f000 <__fxstatat@plt+0xd4d0>
  401f64:	add	x11, x11, #0x15d
  401f68:	cmp	x8, x9
  401f6c:	csel	x2, x11, x10, eq  // eq = none
  401f70:	bl	401ac0 <printf@plt>
  401f74:	ldp	x29, x30, [sp, #160]
  401f78:	add	sp, sp, #0xb0
  401f7c:	ret
  401f80:	sub	sp, sp, #0x130
  401f84:	stp	x29, x30, [sp, #272]
  401f88:	str	x28, [sp, #288]
  401f8c:	add	x29, sp, #0x110
  401f90:	mov	w8, #0x1                   	// #1
  401f94:	mov	w9, #0x0                   	// #0
  401f98:	mov	w10, #0x6                   	// #6
  401f9c:	adrp	x11, 40f000 <__fxstatat@plt+0xd4d0>
  401fa0:	add	x11, x11, #0xea2
  401fa4:	adrp	x12, 40f000 <__fxstatat@plt+0xd4d0>
  401fa8:	add	x12, x12, #0x14
  401fac:	adrp	x13, 40e000 <__fxstatat@plt+0xc4d0>
  401fb0:	add	x13, x13, #0xf72
  401fb4:	adrp	x14, 404000 <__fxstatat@plt+0x24d0>
  401fb8:	add	x14, x14, #0x274
  401fbc:	adrp	x15, 421000 <__fxstatat@plt+0x1f4d0>
  401fc0:	add	x15, x15, #0x2b0
  401fc4:	adrp	x16, 421000 <__fxstatat@plt+0x1f4d0>
  401fc8:	add	x16, x16, #0x2a8
  401fcc:	sub	x17, x29, #0x38
  401fd0:	stur	wzr, [x29, #-4]
  401fd4:	stur	w0, [x29, #-8]
  401fd8:	stur	x1, [x29, #-16]
  401fdc:	sturb	w8, [x29, #-17]
  401fe0:	sturb	w9, [x29, #-57]
  401fe4:	ldur	x18, [x29, #-16]
  401fe8:	ldr	x0, [x18]
  401fec:	stur	w10, [x29, #-96]
  401ff0:	stur	x11, [x29, #-104]
  401ff4:	stur	x12, [x29, #-112]
  401ff8:	stur	x13, [x29, #-120]
  401ffc:	stur	x14, [x29, #-128]
  402000:	str	x15, [sp, #136]
  402004:	str	x16, [sp, #128]
  402008:	str	x17, [sp, #120]
  40200c:	bl	404a30 <__fxstatat@plt+0x2f00>
  402010:	ldur	w0, [x29, #-96]
  402014:	ldur	x1, [x29, #-104]
  402018:	bl	401b20 <setlocale@plt>
  40201c:	ldur	x11, [x29, #-112]
  402020:	mov	x0, x11
  402024:	ldur	x1, [x29, #-120]
  402028:	bl	4018a0 <bindtextdomain@plt>
  40202c:	ldur	x11, [x29, #-112]
  402030:	mov	x0, x11
  402034:	bl	401990 <textdomain@plt>
  402038:	ldur	x11, [x29, #-128]
  40203c:	mov	x0, x11
  402040:	bl	40e7a0 <__fxstatat@plt+0xcc70>
  402044:	ldr	x11, [sp, #120]
  402048:	mov	x0, x11
  40204c:	bl	4026c8 <__fxstatat@plt+0xb98>
  402050:	bl	404a20 <__fxstatat@plt+0x2ef0>
  402054:	ldur	w0, [x29, #-8]
  402058:	ldur	x1, [x29, #-16]
  40205c:	adrp	x2, 40e000 <__fxstatat@plt+0xc4d0>
  402060:	add	x2, x2, #0xf84
  402064:	adrp	x3, 40f000 <__fxstatat@plt+0xd4d0>
  402068:	add	x3, x3, #0x308
  40206c:	mov	x8, xzr
  402070:	mov	x4, x8
  402074:	bl	4019a0 <getopt_long@plt>
  402078:	stur	w0, [x29, #-64]
  40207c:	mov	w9, #0xffffffff            	// #-1
  402080:	cmp	w0, w9
  402084:	b.eq	402464 <__fxstatat@plt+0x934>  // b.none
  402088:	ldur	w8, [x29, #-64]
  40208c:	mov	w9, #0xfffffffd            	// #-3
  402090:	cmp	w8, w9
  402094:	str	w8, [sp, #116]
  402098:	b.eq	4023e8 <__fxstatat@plt+0x8b8>  // b.none
  40209c:	b	4020a0 <__fxstatat@plt+0x570>
  4020a0:	mov	w8, #0xfffffffe            	// #-2
  4020a4:	ldr	w9, [sp, #116]
  4020a8:	cmp	w9, w8
  4020ac:	b.eq	4023dc <__fxstatat@plt+0x8ac>  // b.none
  4020b0:	b	4020b4 <__fxstatat@plt+0x584>
  4020b4:	ldr	w8, [sp, #116]
  4020b8:	cmp	w8, #0x49
  4020bc:	b.eq	4021b8 <__fxstatat@plt+0x688>  // b.none
  4020c0:	b	4020c4 <__fxstatat@plt+0x594>
  4020c4:	ldr	w8, [sp, #116]
  4020c8:	cmp	w8, #0x52
  4020cc:	b.eq	4021d4 <__fxstatat@plt+0x6a4>  // b.none
  4020d0:	b	4020d4 <__fxstatat@plt+0x5a4>
  4020d4:	ldr	w8, [sp, #116]
  4020d8:	cmp	w8, #0x64
  4020dc:	b.eq	402174 <__fxstatat@plt+0x644>  // b.none
  4020e0:	b	4020e4 <__fxstatat@plt+0x5b4>
  4020e4:	ldr	w8, [sp, #116]
  4020e8:	cmp	w8, #0x66
  4020ec:	b.eq	402184 <__fxstatat@plt+0x654>  // b.none
  4020f0:	b	4020f4 <__fxstatat@plt+0x5c4>
  4020f4:	ldr	w8, [sp, #116]
  4020f8:	cmp	w8, #0x69
  4020fc:	b.eq	4021a0 <__fxstatat@plt+0x670>  // b.none
  402100:	b	402104 <__fxstatat@plt+0x5d4>
  402104:	ldr	w8, [sp, #116]
  402108:	cmp	w8, #0x72
  40210c:	b.eq	4021d4 <__fxstatat@plt+0x6a4>  // b.none
  402110:	b	402114 <__fxstatat@plt+0x5e4>
  402114:	ldr	w8, [sp, #116]
  402118:	cmp	w8, #0x76
  40211c:	b.eq	4023cc <__fxstatat@plt+0x89c>  // b.none
  402120:	b	402124 <__fxstatat@plt+0x5f4>
  402124:	ldr	w8, [sp, #116]
  402128:	cmp	w8, #0x100
  40212c:	b.eq	4021e4 <__fxstatat@plt+0x6b4>  // b.none
  402130:	b	402134 <__fxstatat@plt+0x604>
  402134:	ldr	w8, [sp, #116]
  402138:	cmp	w8, #0x101
  40213c:	b.eq	4022bc <__fxstatat@plt+0x78c>  // b.none
  402140:	b	402144 <__fxstatat@plt+0x614>
  402144:	ldr	w8, [sp, #116]
  402148:	cmp	w8, #0x102
  40214c:	b.eq	4022cc <__fxstatat@plt+0x79c>  // b.none
  402150:	b	402154 <__fxstatat@plt+0x624>
  402154:	ldr	w8, [sp, #116]
  402158:	cmp	w8, #0x103
  40215c:	b.eq	402338 <__fxstatat@plt+0x808>  // b.none
  402160:	b	402164 <__fxstatat@plt+0x634>
  402164:	ldr	w8, [sp, #116]
  402168:	cmp	w8, #0x104
  40216c:	b.eq	4023bc <__fxstatat@plt+0x88c>  // b.none
  402170:	b	40244c <__fxstatat@plt+0x91c>
  402174:	sub	x8, x29, #0x38
  402178:	mov	w9, #0x1                   	// #1
  40217c:	strb	w9, [x8, #10]
  402180:	b	402460 <__fxstatat@plt+0x930>
  402184:	mov	w8, #0x5                   	// #5
  402188:	stur	w8, [x29, #-52]
  40218c:	mov	w8, #0x1                   	// #1
  402190:	sturb	w8, [x29, #-56]
  402194:	mov	w8, #0x0                   	// #0
  402198:	sturb	w8, [x29, #-57]
  40219c:	b	402460 <__fxstatat@plt+0x930>
  4021a0:	mov	w8, #0x3                   	// #3
  4021a4:	stur	w8, [x29, #-52]
  4021a8:	mov	w8, #0x0                   	// #0
  4021ac:	sturb	w8, [x29, #-56]
  4021b0:	sturb	w8, [x29, #-57]
  4021b4:	b	402460 <__fxstatat@plt+0x930>
  4021b8:	mov	w8, #0x4                   	// #4
  4021bc:	stur	w8, [x29, #-52]
  4021c0:	mov	w8, #0x0                   	// #0
  4021c4:	sturb	w8, [x29, #-56]
  4021c8:	mov	w8, #0x1                   	// #1
  4021cc:	sturb	w8, [x29, #-57]
  4021d0:	b	402460 <__fxstatat@plt+0x930>
  4021d4:	sub	x8, x29, #0x38
  4021d8:	mov	w9, #0x1                   	// #1
  4021dc:	strb	w9, [x8, #9]
  4021e0:	b	402460 <__fxstatat@plt+0x930>
  4021e4:	ldr	x8, [sp, #128]
  4021e8:	ldr	x9, [x8]
  4021ec:	cbz	x9, 40223c <__fxstatat@plt+0x70c>
  4021f0:	ldr	x8, [sp, #128]
  4021f4:	ldr	x1, [x8]
  4021f8:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  4021fc:	add	x9, x9, #0x230
  402200:	ldr	x5, [x9]
  402204:	adrp	x0, 40e000 <__fxstatat@plt+0xc4d0>
  402208:	add	x0, x0, #0xf8c
  40220c:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  402210:	add	x2, x2, #0x4a0
  402214:	adrp	x9, 40f000 <__fxstatat@plt+0xd4d0>
  402218:	add	x9, x9, #0x488
  40221c:	mov	x3, x9
  402220:	mov	x4, #0x4                   	// #4
  402224:	str	x9, [sp, #104]
  402228:	bl	404114 <__fxstatat@plt+0x25e4>
  40222c:	ldr	x8, [sp, #104]
  402230:	ldr	w10, [x8, x0, lsl #2]
  402234:	stur	w10, [x29, #-68]
  402238:	b	402244 <__fxstatat@plt+0x714>
  40223c:	mov	w8, #0x2                   	// #2
  402240:	stur	w8, [x29, #-68]
  402244:	ldur	w8, [x29, #-68]
  402248:	str	w8, [sp, #100]
  40224c:	cbz	w8, 402274 <__fxstatat@plt+0x744>
  402250:	b	402254 <__fxstatat@plt+0x724>
  402254:	ldr	w8, [sp, #100]
  402258:	cmp	w8, #0x1
  40225c:	b.eq	402288 <__fxstatat@plt+0x758>  // b.none
  402260:	b	402264 <__fxstatat@plt+0x734>
  402264:	ldr	w8, [sp, #100]
  402268:	cmp	w8, #0x2
  40226c:	b.eq	4022a4 <__fxstatat@plt+0x774>  // b.none
  402270:	b	4022b8 <__fxstatat@plt+0x788>
  402274:	mov	w8, #0x5                   	// #5
  402278:	stur	w8, [x29, #-52]
  40227c:	mov	w8, #0x0                   	// #0
  402280:	sturb	w8, [x29, #-57]
  402284:	b	4022b8 <__fxstatat@plt+0x788>
  402288:	mov	w8, #0x4                   	// #4
  40228c:	stur	w8, [x29, #-52]
  402290:	mov	w8, #0x0                   	// #0
  402294:	sturb	w8, [x29, #-56]
  402298:	mov	w8, #0x1                   	// #1
  40229c:	sturb	w8, [x29, #-57]
  4022a0:	b	4022b8 <__fxstatat@plt+0x788>
  4022a4:	mov	w8, #0x3                   	// #3
  4022a8:	stur	w8, [x29, #-52]
  4022ac:	mov	w8, #0x0                   	// #0
  4022b0:	sturb	w8, [x29, #-56]
  4022b4:	sturb	w8, [x29, #-57]
  4022b8:	b	402460 <__fxstatat@plt+0x930>
  4022bc:	sub	x8, x29, #0x38
  4022c0:	mov	w9, #0x1                   	// #1
  4022c4:	strb	w9, [x8, #8]
  4022c8:	b	402460 <__fxstatat@plt+0x930>
  4022cc:	ldur	x8, [x29, #-16]
  4022d0:	ldr	x9, [sp, #136]
  4022d4:	ldr	w10, [x9]
  4022d8:	subs	w10, w10, #0x1
  4022dc:	mov	w0, w10
  4022e0:	sxtw	x11, w0
  4022e4:	mov	x12, #0x8                   	// #8
  4022e8:	mul	x11, x12, x11
  4022ec:	add	x8, x8, x11
  4022f0:	ldr	x0, [x8]
  4022f4:	adrp	x1, 40e000 <__fxstatat@plt+0xc4d0>
  4022f8:	add	x1, x1, #0xf9a
  4022fc:	bl	4019b0 <strcmp@plt>
  402300:	cbz	w0, 40232c <__fxstatat@plt+0x7fc>
  402304:	adrp	x0, 40e000 <__fxstatat@plt+0xc4d0>
  402308:	add	x0, x0, #0xfad
  40230c:	bl	401b00 <gettext@plt>
  402310:	mov	w8, #0x1                   	// #1
  402314:	str	x0, [sp, #88]
  402318:	mov	w0, w8
  40231c:	mov	w8, wzr
  402320:	mov	w1, w8
  402324:	ldr	x2, [sp, #88]
  402328:	bl	401790 <error@plt>
  40232c:	mov	w8, #0x0                   	// #0
  402330:	sturb	w8, [x29, #-17]
  402334:	b	402460 <__fxstatat@plt+0x930>
  402338:	ldr	x8, [sp, #128]
  40233c:	ldr	x9, [x8]
  402340:	cbz	x9, 4023b0 <__fxstatat@plt+0x880>
  402344:	ldr	x8, [sp, #128]
  402348:	ldr	x0, [x8]
  40234c:	adrp	x1, 40e000 <__fxstatat@plt+0xc4d0>
  402350:	add	x1, x1, #0xfe2
  402354:	bl	4019b0 <strcmp@plt>
  402358:	cbnz	w0, 40236c <__fxstatat@plt+0x83c>
  40235c:	sub	x8, x29, #0x38
  402360:	mov	w9, #0x1                   	// #1
  402364:	strb	w9, [x8, #24]
  402368:	b	4023b0 <__fxstatat@plt+0x880>
  40236c:	adrp	x0, 40e000 <__fxstatat@plt+0xc4d0>
  402370:	add	x0, x0, #0xfe6
  402374:	bl	401b00 <gettext@plt>
  402378:	ldr	x8, [sp, #128]
  40237c:	ldr	x1, [x8]
  402380:	mov	w9, #0x4                   	// #4
  402384:	str	x0, [sp, #80]
  402388:	mov	w0, w9
  40238c:	bl	406830 <__fxstatat@plt+0x4d00>
  402390:	mov	w9, #0x1                   	// #1
  402394:	str	x0, [sp, #72]
  402398:	mov	w0, w9
  40239c:	mov	w9, wzr
  4023a0:	mov	w1, w9
  4023a4:	ldr	x2, [sp, #80]
  4023a8:	ldr	x3, [sp, #72]
  4023ac:	bl	401790 <error@plt>
  4023b0:	mov	w8, #0x1                   	// #1
  4023b4:	sturb	w8, [x29, #-17]
  4023b8:	b	402460 <__fxstatat@plt+0x930>
  4023bc:	sub	x8, x29, #0x38
  4023c0:	mov	w9, #0x1                   	// #1
  4023c4:	strb	w9, [x8, #25]
  4023c8:	b	402460 <__fxstatat@plt+0x930>
  4023cc:	sub	x8, x29, #0x38
  4023d0:	mov	w9, #0x1                   	// #1
  4023d4:	strb	w9, [x8, #26]
  4023d8:	b	402460 <__fxstatat@plt+0x930>
  4023dc:	mov	w8, wzr
  4023e0:	mov	w0, w8
  4023e4:	bl	401c4c <__fxstatat@plt+0x11c>
  4023e8:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4023ec:	add	x8, x8, #0x2b8
  4023f0:	ldr	x0, [x8]
  4023f4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4023f8:	add	x8, x8, #0x228
  4023fc:	ldr	x3, [x8]
  402400:	adrp	x1, 40e000 <__fxstatat@plt+0xc4d0>
  402404:	add	x1, x1, #0xf6f
  402408:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  40240c:	add	x2, x2, #0x10
  402410:	adrp	x4, 40f000 <__fxstatat@plt+0xd4d0>
  402414:	add	x4, x4, #0x1e
  402418:	adrp	x5, 40f000 <__fxstatat@plt+0xd4d0>
  40241c:	add	x5, x5, #0x29
  402420:	adrp	x6, 40f000 <__fxstatat@plt+0xd4d0>
  402424:	add	x6, x6, #0x39
  402428:	adrp	x7, 40f000 <__fxstatat@plt+0xd4d0>
  40242c:	add	x7, x7, #0x4d
  402430:	mov	x8, sp
  402434:	mov	x9, xzr
  402438:	str	x9, [x8]
  40243c:	bl	407450 <__fxstatat@plt+0x5920>
  402440:	mov	w10, wzr
  402444:	mov	w0, w10
  402448:	bl	401780 <exit@plt>
  40244c:	ldur	w0, [x29, #-8]
  402450:	ldur	x1, [x29, #-16]
  402454:	bl	402760 <__fxstatat@plt+0xc30>
  402458:	mov	w0, #0x1                   	// #1
  40245c:	bl	401c4c <__fxstatat@plt+0x11c>
  402460:	b	402054 <__fxstatat@plt+0x524>
  402464:	ldur	w8, [x29, #-8]
  402468:	ldr	x9, [sp, #136]
  40246c:	ldr	w10, [x9]
  402470:	cmp	w8, w10
  402474:	b.gt	4024b8 <__fxstatat@plt+0x988>
  402478:	ldurb	w8, [x29, #-56]
  40247c:	tbnz	w8, #0, 402484 <__fxstatat@plt+0x954>
  402480:	b	40248c <__fxstatat@plt+0x95c>
  402484:	stur	wzr, [x29, #-4]
  402488:	b	4026b4 <__fxstatat@plt+0xb84>
  40248c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402490:	add	x0, x0, #0x5a
  402494:	bl	401b00 <gettext@plt>
  402498:	mov	w8, wzr
  40249c:	str	x0, [sp, #64]
  4024a0:	mov	w0, w8
  4024a4:	mov	w1, w8
  4024a8:	ldr	x2, [sp, #64]
  4024ac:	bl	401790 <error@plt>
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	bl	401c4c <__fxstatat@plt+0x11c>
  4024b8:	sub	x8, x29, #0x38
  4024bc:	ldrb	w9, [x8, #9]
  4024c0:	tbnz	w9, #0, 4024c8 <__fxstatat@plt+0x998>
  4024c4:	b	40253c <__fxstatat@plt+0xa0c>
  4024c8:	ldurb	w8, [x29, #-17]
  4024cc:	tbnz	w8, #0, 4024d4 <__fxstatat@plt+0x9a4>
  4024d0:	b	40253c <__fxstatat@plt+0xa0c>
  4024d4:	adrp	x0, 421000 <__fxstatat@plt+0x1f4d0>
  4024d8:	add	x0, x0, #0x2d8
  4024dc:	bl	406d28 <__fxstatat@plt+0x51f8>
  4024e0:	sub	x8, x29, #0x38
  4024e4:	str	x0, [x8, #16]
  4024e8:	ldr	x8, [x8, #16]
  4024ec:	cbnz	x8, 40253c <__fxstatat@plt+0xa0c>
  4024f0:	bl	401ae0 <__errno_location@plt>
  4024f4:	ldr	w1, [x0]
  4024f8:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4024fc:	add	x0, x0, #0x6a
  402500:	str	w1, [sp, #60]
  402504:	bl	401b00 <gettext@plt>
  402508:	mov	w8, #0x4                   	// #4
  40250c:	str	x0, [sp, #48]
  402510:	mov	w0, w8
  402514:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  402518:	add	x1, x1, #0xa76
  40251c:	bl	406830 <__fxstatat@plt+0x4d00>
  402520:	mov	w8, #0x1                   	// #1
  402524:	str	x0, [sp, #40]
  402528:	mov	w0, w8
  40252c:	ldr	w1, [sp, #60]
  402530:	ldr	x2, [sp, #48]
  402534:	ldr	x3, [sp, #40]
  402538:	bl	401790 <error@plt>
  40253c:	ldur	w8, [x29, #-8]
  402540:	ldr	x9, [sp, #136]
  402544:	ldr	w10, [x9]
  402548:	subs	w8, w8, w10
  40254c:	mov	w0, w8
  402550:	sxtw	x11, w0
  402554:	stur	x11, [x29, #-80]
  402558:	ldur	x11, [x29, #-16]
  40255c:	ldrsw	x12, [x9]
  402560:	mov	x13, #0x8                   	// #8
  402564:	mul	x12, x13, x12
  402568:	add	x11, x11, x12
  40256c:	stur	x11, [x29, #-88]
  402570:	ldurb	w8, [x29, #-57]
  402574:	tbnz	w8, #0, 40257c <__fxstatat@plt+0xa4c>
  402578:	b	402644 <__fxstatat@plt+0xb14>
  40257c:	sub	x8, x29, #0x38
  402580:	ldrb	w9, [x8, #9]
  402584:	tbnz	w9, #0, 402598 <__fxstatat@plt+0xa68>
  402588:	ldur	x8, [x29, #-80]
  40258c:	mov	x9, #0x3                   	// #3
  402590:	cmp	x9, x8
  402594:	b.cs	402644 <__fxstatat@plt+0xb14>  // b.hs, b.nlast
  402598:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  40259c:	add	x8, x8, #0x2a0
  4025a0:	ldr	x0, [x8]
  4025a4:	sub	x8, x29, #0x38
  4025a8:	ldrb	w9, [x8, #9]
  4025ac:	str	x0, [sp, #32]
  4025b0:	tbnz	w9, #0, 4025b8 <__fxstatat@plt+0xa88>
  4025b4:	b	4025e8 <__fxstatat@plt+0xab8>
  4025b8:	ldur	x0, [x29, #-80]
  4025bc:	bl	402870 <__fxstatat@plt+0xd40>
  4025c0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  4025c4:	add	x8, x8, #0x89
  4025c8:	str	x0, [sp, #24]
  4025cc:	mov	x0, x8
  4025d0:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  4025d4:	add	x1, x1, #0xaf
  4025d8:	ldr	x2, [sp, #24]
  4025dc:	bl	401740 <ngettext@plt>
  4025e0:	str	x0, [sp, #16]
  4025e4:	b	402614 <__fxstatat@plt+0xae4>
  4025e8:	ldur	x0, [x29, #-80]
  4025ec:	bl	402870 <__fxstatat@plt+0xd40>
  4025f0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  4025f4:	add	x8, x8, #0xd6
  4025f8:	str	x0, [sp, #8]
  4025fc:	mov	x0, x8
  402600:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  402604:	add	x1, x1, #0xf0
  402608:	ldr	x2, [sp, #8]
  40260c:	bl	401740 <ngettext@plt>
  402610:	str	x0, [sp, #16]
  402614:	ldr	x8, [sp, #16]
  402618:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  40261c:	add	x9, x9, #0x300
  402620:	ldr	x2, [x9]
  402624:	ldur	x3, [x29, #-80]
  402628:	ldr	x0, [sp, #32]
  40262c:	mov	x1, x8
  402630:	bl	401b10 <fprintf@plt>
  402634:	bl	407b30 <__fxstatat@plt+0x6000>
  402638:	tbnz	w0, #0, 402644 <__fxstatat@plt+0xb14>
  40263c:	stur	wzr, [x29, #-4]
  402640:	b	4026b4 <__fxstatat@plt+0xb84>
  402644:	ldur	x0, [x29, #-88]
  402648:	sub	x1, x29, #0x38
  40264c:	bl	4028c4 <__fxstatat@plt+0xd94>
  402650:	stur	w0, [x29, #-92]
  402654:	ldur	w8, [x29, #-92]
  402658:	cmp	w8, #0x2
  40265c:	b.eq	402678 <__fxstatat@plt+0xb48>  // b.none
  402660:	ldur	w8, [x29, #-92]
  402664:	cmp	w8, #0x3
  402668:	b.eq	402678 <__fxstatat@plt+0xb48>  // b.none
  40266c:	ldur	w8, [x29, #-92]
  402670:	cmp	w8, #0x4
  402674:	b.ne	40267c <__fxstatat@plt+0xb4c>  // b.any
  402678:	b	40269c <__fxstatat@plt+0xb6c>
  40267c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402680:	add	x0, x0, #0x10b
  402684:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  402688:	add	x1, x1, #0x121
  40268c:	mov	w2, #0x173                 	// #371
  402690:	adrp	x3, 40f000 <__fxstatat@plt+0xd4d0>
  402694:	add	x3, x3, #0x12a
  402698:	bl	401ad0 <__assert_fail@plt>
  40269c:	ldur	w8, [x29, #-92]
  4026a0:	mov	w9, #0x1                   	// #1
  4026a4:	mov	w10, wzr
  4026a8:	cmp	w8, #0x4
  4026ac:	csel	w8, w9, w10, eq  // eq = none
  4026b0:	stur	w8, [x29, #-4]
  4026b4:	ldur	w0, [x29, #-4]
  4026b8:	ldr	x28, [sp, #288]
  4026bc:	ldp	x29, x30, [sp, #272]
  4026c0:	add	sp, sp, #0x130
  4026c4:	ret
  4026c8:	sub	sp, sp, #0x20
  4026cc:	stp	x29, x30, [sp, #16]
  4026d0:	add	x29, sp, #0x10
  4026d4:	mov	w8, #0x0                   	// #0
  4026d8:	mov	w9, #0x4                   	// #4
  4026dc:	mov	x10, xzr
  4026e0:	mov	w11, wzr
  4026e4:	str	x0, [sp, #8]
  4026e8:	ldr	x12, [sp, #8]
  4026ec:	strb	w8, [x12]
  4026f0:	ldr	x12, [sp, #8]
  4026f4:	str	w9, [x12, #4]
  4026f8:	ldr	x12, [sp, #8]
  4026fc:	strb	w8, [x12, #8]
  402700:	ldr	x12, [sp, #8]
  402704:	strb	w8, [x12, #10]
  402708:	ldr	x12, [sp, #8]
  40270c:	strb	w8, [x12, #9]
  402710:	ldr	x12, [sp, #8]
  402714:	str	x10, [x12, #16]
  402718:	ldr	x10, [sp, #8]
  40271c:	strb	w8, [x10, #24]
  402720:	mov	w0, w11
  402724:	str	w8, [sp, #4]
  402728:	bl	401a50 <isatty@plt>
  40272c:	cmp	w0, #0x0
  402730:	cset	w8, ne  // ne = any
  402734:	ldr	x10, [sp, #8]
  402738:	and	w8, w8, #0x1
  40273c:	strb	w8, [x10, #25]
  402740:	ldr	x10, [sp, #8]
  402744:	ldr	w8, [sp, #4]
  402748:	strb	w8, [x10, #26]
  40274c:	ldr	x10, [sp, #8]
  402750:	strb	w8, [x10, #27]
  402754:	ldp	x29, x30, [sp, #16]
  402758:	add	sp, sp, #0x20
  40275c:	ret
  402760:	sub	sp, sp, #0xe0
  402764:	stp	x29, x30, [sp, #208]
  402768:	add	x29, sp, #0xd0
  40276c:	mov	w8, #0x1                   	// #1
  402770:	stur	w0, [x29, #-4]
  402774:	stur	x1, [x29, #-16]
  402778:	stur	w8, [x29, #-20]
  40277c:	ldur	w8, [x29, #-20]
  402780:	ldur	w9, [x29, #-4]
  402784:	cmp	w8, w9
  402788:	b.ge	402864 <__fxstatat@plt+0xd34>  // b.tcont
  40278c:	ldur	x8, [x29, #-16]
  402790:	ldursw	x9, [x29, #-20]
  402794:	mov	x10, #0x8                   	// #8
  402798:	mul	x9, x10, x9
  40279c:	add	x8, x8, x9
  4027a0:	ldr	x8, [x8]
  4027a4:	stur	x8, [x29, #-32]
  4027a8:	ldur	x8, [x29, #-32]
  4027ac:	ldrb	w11, [x8]
  4027b0:	cmp	w11, #0x2d
  4027b4:	b.ne	402854 <__fxstatat@plt+0xd24>  // b.any
  4027b8:	ldur	x8, [x29, #-32]
  4027bc:	ldrb	w9, [x8, #1]
  4027c0:	cbz	w9, 402854 <__fxstatat@plt+0xd24>
  4027c4:	ldur	x0, [x29, #-32]
  4027c8:	add	x1, sp, #0x30
  4027cc:	bl	40e7d0 <__fxstatat@plt+0xcca0>
  4027d0:	cbnz	w0, 402854 <__fxstatat@plt+0xd24>
  4027d4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4027d8:	add	x8, x8, #0x2a0
  4027dc:	ldr	x0, [x8]
  4027e0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  4027e4:	add	x8, x8, #0x2db
  4027e8:	str	x0, [sp, #40]
  4027ec:	mov	x0, x8
  4027f0:	bl	401b00 <gettext@plt>
  4027f4:	ldur	x8, [x29, #-16]
  4027f8:	ldr	x2, [x8]
  4027fc:	ldur	x8, [x29, #-32]
  402800:	mov	w9, #0x1                   	// #1
  402804:	str	x0, [sp, #32]
  402808:	mov	w0, w9
  40280c:	mov	w1, #0x3                   	// #3
  402810:	str	x2, [sp, #24]
  402814:	mov	x2, x8
  402818:	bl	406740 <__fxstatat@plt+0x4c10>
  40281c:	ldur	x1, [x29, #-32]
  402820:	mov	w9, #0x4                   	// #4
  402824:	str	x0, [sp, #16]
  402828:	mov	w0, w9
  40282c:	bl	406830 <__fxstatat@plt+0x4d00>
  402830:	ldr	x8, [sp, #40]
  402834:	str	x0, [sp, #8]
  402838:	mov	x0, x8
  40283c:	ldr	x1, [sp, #32]
  402840:	ldr	x2, [sp, #24]
  402844:	ldr	x3, [sp, #16]
  402848:	ldr	x4, [sp, #8]
  40284c:	bl	401b10 <fprintf@plt>
  402850:	b	402864 <__fxstatat@plt+0xd34>
  402854:	ldur	w8, [x29, #-20]
  402858:	add	w8, w8, #0x1
  40285c:	stur	w8, [x29, #-20]
  402860:	b	40277c <__fxstatat@plt+0xc4c>
  402864:	ldp	x29, x30, [sp, #208]
  402868:	add	sp, sp, #0xe0
  40286c:	ret
  402870:	sub	sp, sp, #0x10
  402874:	mov	x8, #0xffffffffffffffff    	// #-1
  402878:	str	x0, [sp, #8]
  40287c:	ldr	x9, [sp, #8]
  402880:	cmp	x9, x8
  402884:	b.hi	402894 <__fxstatat@plt+0xd64>  // b.pmore
  402888:	ldr	x8, [sp, #8]
  40288c:	str	x8, [sp]
  402890:	b	4028b4 <__fxstatat@plt+0xd84>
  402894:	ldr	x8, [sp, #8]
  402898:	mov	x9, #0x4240                	// #16960
  40289c:	movk	x9, #0xf, lsl #16
  4028a0:	udiv	x10, x8, x9
  4028a4:	mul	x10, x10, x9
  4028a8:	subs	x8, x8, x10
  4028ac:	add	x8, x8, x9
  4028b0:	str	x8, [sp]
  4028b4:	ldr	x8, [sp]
  4028b8:	mov	x0, x8
  4028bc:	add	sp, sp, #0x10
  4028c0:	ret
  4028c4:	sub	sp, sp, #0x60
  4028c8:	stp	x29, x30, [sp, #80]
  4028cc:	add	x29, sp, #0x50
  4028d0:	mov	w8, #0x2                   	// #2
  4028d4:	stur	x0, [x29, #-8]
  4028d8:	stur	x1, [x29, #-16]
  4028dc:	stur	w8, [x29, #-20]
  4028e0:	ldur	x9, [x29, #-8]
  4028e4:	ldr	x9, [x9]
  4028e8:	cbz	x9, 402a54 <__fxstatat@plt+0xf24>
  4028ec:	mov	w8, #0x218                 	// #536
  4028f0:	stur	w8, [x29, #-24]
  4028f4:	ldur	x9, [x29, #-16]
  4028f8:	ldrb	w8, [x9, #8]
  4028fc:	tbnz	w8, #0, 402904 <__fxstatat@plt+0xdd4>
  402900:	b	402910 <__fxstatat@plt+0xde0>
  402904:	ldur	w8, [x29, #-24]
  402908:	orr	w8, w8, #0x40
  40290c:	stur	w8, [x29, #-24]
  402910:	ldur	x0, [x29, #-8]
  402914:	ldur	w1, [x29, #-24]
  402918:	mov	x8, xzr
  40291c:	mov	x2, x8
  402920:	bl	407a20 <__fxstatat@plt+0x5ef0>
  402924:	stur	x0, [x29, #-32]
  402928:	ldur	x0, [x29, #-32]
  40292c:	bl	408dec <__fxstatat@plt+0x72bc>
  402930:	str	x0, [sp, #40]
  402934:	ldr	x8, [sp, #40]
  402938:	cbnz	x8, 402984 <__fxstatat@plt+0xe54>
  40293c:	bl	401ae0 <__errno_location@plt>
  402940:	ldr	w8, [x0]
  402944:	cbz	w8, 402980 <__fxstatat@plt+0xe50>
  402948:	bl	401ae0 <__errno_location@plt>
  40294c:	ldr	w1, [x0]
  402950:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402954:	add	x0, x0, #0x57c
  402958:	str	w1, [sp, #32]
  40295c:	bl	401b00 <gettext@plt>
  402960:	mov	w8, wzr
  402964:	str	x0, [sp, #24]
  402968:	mov	w0, w8
  40296c:	ldr	w1, [sp, #32]
  402970:	ldr	x2, [sp, #24]
  402974:	bl	401790 <error@plt>
  402978:	mov	w8, #0x4                   	// #4
  40297c:	stur	w8, [x29, #-20]
  402980:	b	402a10 <__fxstatat@plt+0xee0>
  402984:	ldur	x0, [x29, #-32]
  402988:	ldr	x1, [sp, #40]
  40298c:	ldur	x2, [x29, #-16]
  402990:	bl	402a64 <__fxstatat@plt+0xf34>
  402994:	str	w0, [sp, #36]
  402998:	ldr	w8, [sp, #36]
  40299c:	cmp	w8, #0x2
  4029a0:	b.eq	4029bc <__fxstatat@plt+0xe8c>  // b.none
  4029a4:	ldr	w8, [sp, #36]
  4029a8:	cmp	w8, #0x3
  4029ac:	b.eq	4029bc <__fxstatat@plt+0xe8c>  // b.none
  4029b0:	ldr	w8, [sp, #36]
  4029b4:	cmp	w8, #0x4
  4029b8:	b.ne	4029c0 <__fxstatat@plt+0xe90>  // b.any
  4029bc:	b	4029e0 <__fxstatat@plt+0xeb0>
  4029c0:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4029c4:	add	x0, x0, #0x58c
  4029c8:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  4029cc:	add	x1, x1, #0x59d
  4029d0:	mov	w2, #0x261                 	// #609
  4029d4:	adrp	x3, 40f000 <__fxstatat@plt+0xd4d0>
  4029d8:	add	x3, x3, #0x5aa
  4029dc:	bl	401ad0 <__assert_fail@plt>
  4029e0:	ldr	w8, [sp, #36]
  4029e4:	cmp	w8, #0x4
  4029e8:	b.eq	402a04 <__fxstatat@plt+0xed4>  // b.none
  4029ec:	ldr	w8, [sp, #36]
  4029f0:	cmp	w8, #0x3
  4029f4:	b.ne	402a0c <__fxstatat@plt+0xedc>  // b.any
  4029f8:	ldur	w8, [x29, #-20]
  4029fc:	cmp	w8, #0x2
  402a00:	b.ne	402a0c <__fxstatat@plt+0xedc>  // b.any
  402a04:	ldr	w8, [sp, #36]
  402a08:	stur	w8, [x29, #-20]
  402a0c:	b	402928 <__fxstatat@plt+0xdf8>
  402a10:	ldur	x0, [x29, #-32]
  402a14:	bl	408b74 <__fxstatat@plt+0x7044>
  402a18:	cbz	w0, 402a54 <__fxstatat@plt+0xf24>
  402a1c:	bl	401ae0 <__errno_location@plt>
  402a20:	ldr	w1, [x0]
  402a24:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402a28:	add	x0, x0, #0x5e6
  402a2c:	str	w1, [sp, #20]
  402a30:	bl	401b00 <gettext@plt>
  402a34:	mov	w8, wzr
  402a38:	str	x0, [sp, #8]
  402a3c:	mov	w0, w8
  402a40:	ldr	w1, [sp, #20]
  402a44:	ldr	x2, [sp, #8]
  402a48:	bl	401790 <error@plt>
  402a4c:	mov	w8, #0x4                   	// #4
  402a50:	stur	w8, [x29, #-20]
  402a54:	ldur	w0, [x29, #-20]
  402a58:	ldp	x29, x30, [sp, #80]
  402a5c:	add	sp, sp, #0x60
  402a60:	ret
  402a64:	stp	x29, x30, [sp, #-32]!
  402a68:	str	x28, [sp, #16]
  402a6c:	mov	x29, sp
  402a70:	sub	sp, sp, #0x200
  402a74:	stur	x0, [x29, #-16]
  402a78:	stur	x1, [x29, #-24]
  402a7c:	stur	x2, [x29, #-32]
  402a80:	ldur	x8, [x29, #-24]
  402a84:	ldrh	w9, [x8, #108]
  402a88:	subs	w9, w9, #0x1
  402a8c:	mov	w8, w9
  402a90:	ubfx	x8, x8, #0, #32
  402a94:	cmp	x8, #0xc
  402a98:	stur	x8, [x29, #-200]
  402a9c:	b.hi	40319c <__fxstatat@plt+0x166c>  // b.pmore
  402aa0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  402aa4:	add	x8, x8, #0x548
  402aa8:	ldur	x11, [x29, #-200]
  402aac:	ldrsw	x10, [x8, x11, lsl #2]
  402ab0:	add	x9, x8, x10
  402ab4:	br	x9
  402ab8:	ldur	x8, [x29, #-32]
  402abc:	ldrb	w9, [x8, #9]
  402ac0:	tbnz	w9, #0, 402b74 <__fxstatat@plt+0x1044>
  402ac4:	ldur	x8, [x29, #-32]
  402ac8:	ldrb	w9, [x8, #10]
  402acc:	tbnz	w9, #0, 402ad4 <__fxstatat@plt+0xfa4>
  402ad0:	b	402aec <__fxstatat@plt+0xfbc>
  402ad4:	ldur	x8, [x29, #-16]
  402ad8:	ldr	w0, [x8, #44]
  402adc:	ldur	x8, [x29, #-24]
  402ae0:	ldr	x1, [x8, #48]
  402ae4:	bl	403214 <__fxstatat@plt+0x16e4>
  402ae8:	tbnz	w0, #0, 402b74 <__fxstatat@plt+0x1044>
  402aec:	ldur	x8, [x29, #-32]
  402af0:	ldrb	w9, [x8, #10]
  402af4:	mov	w10, #0x15                  	// #21
  402af8:	mov	w11, #0x27                  	// #39
  402afc:	tst	w9, #0x1
  402b00:	csel	w9, w11, w10, ne  // ne = any
  402b04:	stur	w9, [x29, #-36]
  402b08:	ldur	w1, [x29, #-36]
  402b0c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402b10:	add	x0, x0, #0x5f7
  402b14:	stur	w1, [x29, #-204]
  402b18:	bl	401b00 <gettext@plt>
  402b1c:	ldur	x8, [x29, #-24]
  402b20:	ldr	x1, [x8, #56]
  402b24:	mov	w9, #0x4                   	// #4
  402b28:	stur	x0, [x29, #-216]
  402b2c:	mov	w0, w9
  402b30:	stur	w9, [x29, #-220]
  402b34:	bl	406830 <__fxstatat@plt+0x4d00>
  402b38:	mov	w9, wzr
  402b3c:	stur	x0, [x29, #-232]
  402b40:	mov	w0, w9
  402b44:	ldur	w1, [x29, #-204]
  402b48:	ldur	x2, [x29, #-216]
  402b4c:	ldur	x3, [x29, #-232]
  402b50:	bl	401790 <error@plt>
  402b54:	ldur	x0, [x29, #-24]
  402b58:	bl	403300 <__fxstatat@plt+0x17d0>
  402b5c:	ldur	x0, [x29, #-16]
  402b60:	ldur	x1, [x29, #-24]
  402b64:	bl	403360 <__fxstatat@plt+0x1830>
  402b68:	ldur	w9, [x29, #-220]
  402b6c:	stur	w9, [x29, #-4]
  402b70:	b	403200 <__fxstatat@plt+0x16d0>
  402b74:	ldur	x8, [x29, #-24]
  402b78:	ldr	x8, [x8, #88]
  402b7c:	cbnz	x8, 402efc <__fxstatat@plt+0x13cc>
  402b80:	ldur	x8, [x29, #-24]
  402b84:	ldr	x0, [x8, #48]
  402b88:	bl	404504 <__fxstatat@plt+0x29d4>
  402b8c:	bl	4033a0 <__fxstatat@plt+0x1870>
  402b90:	tbnz	w0, #0, 402b98 <__fxstatat@plt+0x1068>
  402b94:	b	402c40 <__fxstatat@plt+0x1110>
  402b98:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402b9c:	add	x0, x0, #0x608
  402ba0:	bl	401b00 <gettext@plt>
  402ba4:	mov	w8, wzr
  402ba8:	stur	x0, [x29, #-240]
  402bac:	mov	w0, w8
  402bb0:	mov	w9, #0x4                   	// #4
  402bb4:	mov	w1, w9
  402bb8:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  402bbc:	add	x2, x2, #0x63c
  402bc0:	stur	w8, [x29, #-244]
  402bc4:	stur	w9, [x29, #-248]
  402bc8:	bl	406740 <__fxstatat@plt+0x4c10>
  402bcc:	mov	w8, #0x1                   	// #1
  402bd0:	str	x0, [sp, #256]
  402bd4:	mov	w0, w8
  402bd8:	ldur	w1, [x29, #-248]
  402bdc:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  402be0:	add	x2, x2, #0x63b
  402be4:	bl	406740 <__fxstatat@plt+0x4c10>
  402be8:	ldur	x10, [x29, #-24]
  402bec:	ldr	x2, [x10, #56]
  402bf0:	mov	w8, #0x2                   	// #2
  402bf4:	str	x0, [sp, #248]
  402bf8:	mov	w0, w8
  402bfc:	ldur	w1, [x29, #-248]
  402c00:	bl	406740 <__fxstatat@plt+0x4c10>
  402c04:	ldur	w8, [x29, #-244]
  402c08:	str	x0, [sp, #240]
  402c0c:	mov	w0, w8
  402c10:	mov	w1, w8
  402c14:	ldur	x2, [x29, #-240]
  402c18:	ldr	x3, [sp, #256]
  402c1c:	ldr	x4, [sp, #248]
  402c20:	ldr	x5, [sp, #240]
  402c24:	bl	401790 <error@plt>
  402c28:	ldur	x0, [x29, #-16]
  402c2c:	ldur	x1, [x29, #-24]
  402c30:	bl	403360 <__fxstatat@plt+0x1830>
  402c34:	ldur	w8, [x29, #-248]
  402c38:	stur	w8, [x29, #-4]
  402c3c:	b	403200 <__fxstatat@plt+0x16d0>
  402c40:	ldur	x8, [x29, #-32]
  402c44:	ldr	x8, [x8, #16]
  402c48:	cbz	x8, 402d8c <__fxstatat@plt+0x125c>
  402c4c:	ldur	x8, [x29, #-24]
  402c50:	ldr	x8, [x8, #128]
  402c54:	ldur	x9, [x29, #-32]
  402c58:	ldr	x9, [x9, #16]
  402c5c:	ldr	x9, [x9]
  402c60:	cmp	x8, x9
  402c64:	b.ne	402d8c <__fxstatat@plt+0x125c>  // b.any
  402c68:	ldur	x8, [x29, #-24]
  402c6c:	ldr	x8, [x8, #120]
  402c70:	ldur	x9, [x29, #-32]
  402c74:	ldr	x9, [x9, #16]
  402c78:	ldr	x9, [x9, #8]
  402c7c:	cmp	x8, x9
  402c80:	b.ne	402d8c <__fxstatat@plt+0x125c>  // b.any
  402c84:	ldur	x8, [x29, #-24]
  402c88:	ldr	x0, [x8, #56]
  402c8c:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  402c90:	add	x1, x1, #0xa76
  402c94:	bl	4019b0 <strcmp@plt>
  402c98:	cbnz	w0, 402ce0 <__fxstatat@plt+0x11b0>
  402c9c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402ca0:	add	x0, x0, #0x63e
  402ca4:	bl	401b00 <gettext@plt>
  402ca8:	ldur	x8, [x29, #-24]
  402cac:	ldr	x1, [x8, #56]
  402cb0:	mov	w9, #0x4                   	// #4
  402cb4:	str	x0, [sp, #232]
  402cb8:	mov	w0, w9
  402cbc:	bl	406830 <__fxstatat@plt+0x4d00>
  402cc0:	mov	w9, wzr
  402cc4:	str	x0, [sp, #224]
  402cc8:	mov	w0, w9
  402ccc:	mov	w1, w9
  402cd0:	ldr	x2, [sp, #232]
  402cd4:	ldr	x3, [sp, #224]
  402cd8:	bl	401790 <error@plt>
  402cdc:	b	402d50 <__fxstatat@plt+0x1220>
  402ce0:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402ce4:	add	x0, x0, #0x66b
  402ce8:	bl	401b00 <gettext@plt>
  402cec:	ldur	x8, [x29, #-24]
  402cf0:	ldr	x2, [x8, #56]
  402cf4:	mov	w9, wzr
  402cf8:	str	x0, [sp, #216]
  402cfc:	mov	w0, w9
  402d00:	mov	w10, #0x4                   	// #4
  402d04:	mov	w1, w10
  402d08:	str	w9, [sp, #212]
  402d0c:	str	w10, [sp, #208]
  402d10:	bl	406740 <__fxstatat@plt+0x4c10>
  402d14:	mov	w9, #0x1                   	// #1
  402d18:	str	x0, [sp, #200]
  402d1c:	mov	w0, w9
  402d20:	ldr	w1, [sp, #208]
  402d24:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  402d28:	add	x2, x2, #0xa76
  402d2c:	bl	406740 <__fxstatat@plt+0x4c10>
  402d30:	ldr	w9, [sp, #212]
  402d34:	str	x0, [sp, #192]
  402d38:	mov	w0, w9
  402d3c:	mov	w1, w9
  402d40:	ldr	x2, [sp, #216]
  402d44:	ldr	x3, [sp, #200]
  402d48:	ldr	x4, [sp, #192]
  402d4c:	bl	401790 <error@plt>
  402d50:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402d54:	add	x0, x0, #0x6a5
  402d58:	bl	401b00 <gettext@plt>
  402d5c:	mov	w8, wzr
  402d60:	str	x0, [sp, #184]
  402d64:	mov	w0, w8
  402d68:	mov	w1, w8
  402d6c:	ldr	x2, [sp, #184]
  402d70:	bl	401790 <error@plt>
  402d74:	ldur	x0, [x29, #-16]
  402d78:	ldur	x1, [x29, #-24]
  402d7c:	bl	403360 <__fxstatat@plt+0x1830>
  402d80:	mov	w8, #0x4                   	// #4
  402d84:	stur	w8, [x29, #-4]
  402d88:	b	403200 <__fxstatat@plt+0x16d0>
  402d8c:	ldur	x8, [x29, #-32]
  402d90:	ldrb	w9, [x8, #24]
  402d94:	tbnz	w9, #0, 402d9c <__fxstatat@plt+0x126c>
  402d98:	b	402efc <__fxstatat@plt+0x13cc>
  402d9c:	mov	w8, #0x0                   	// #0
  402da0:	sturb	w8, [x29, #-37]
  402da4:	ldur	x9, [x29, #-24]
  402da8:	ldr	x0, [x9, #48]
  402dac:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  402db0:	add	x1, x1, #0x63b
  402db4:	mov	x9, xzr
  402db8:	mov	x2, x9
  402dbc:	bl	404818 <__fxstatat@plt+0x2ce8>
  402dc0:	stur	x0, [x29, #-48]
  402dc4:	ldur	x9, [x29, #-48]
  402dc8:	cbz	x9, 402ddc <__fxstatat@plt+0x12ac>
  402dcc:	ldur	x0, [x29, #-48]
  402dd0:	sub	x1, x29, #0xb0
  402dd4:	bl	40e7d0 <__fxstatat@plt+0xcca0>
  402dd8:	cbz	w0, 402e50 <__fxstatat@plt+0x1320>
  402ddc:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402de0:	add	x0, x0, #0x6d6
  402de4:	bl	401b00 <gettext@plt>
  402de8:	ldur	x2, [x29, #-48]
  402dec:	mov	w8, wzr
  402df0:	str	x0, [sp, #176]
  402df4:	mov	w0, w8
  402df8:	mov	w9, #0x4                   	// #4
  402dfc:	mov	w1, w9
  402e00:	str	w8, [sp, #172]
  402e04:	str	w9, [sp, #168]
  402e08:	bl	406740 <__fxstatat@plt+0x4c10>
  402e0c:	ldur	x10, [x29, #-24]
  402e10:	ldr	x2, [x10, #48]
  402e14:	mov	w8, #0x1                   	// #1
  402e18:	str	x0, [sp, #160]
  402e1c:	mov	w0, w8
  402e20:	ldr	w1, [sp, #168]
  402e24:	bl	406740 <__fxstatat@plt+0x4c10>
  402e28:	ldr	w8, [sp, #172]
  402e2c:	str	x0, [sp, #152]
  402e30:	mov	w0, w8
  402e34:	mov	w1, w8
  402e38:	ldr	x2, [sp, #176]
  402e3c:	ldr	x3, [sp, #160]
  402e40:	ldr	x4, [sp, #152]
  402e44:	bl	401790 <error@plt>
  402e48:	mov	w8, #0x1                   	// #1
  402e4c:	sturb	w8, [x29, #-37]
  402e50:	ldur	x0, [x29, #-48]
  402e54:	bl	4019f0 <free@plt>
  402e58:	ldurb	w8, [x29, #-37]
  402e5c:	tbnz	w8, #0, 402e74 <__fxstatat@plt+0x1344>
  402e60:	ldur	x8, [x29, #-16]
  402e64:	ldr	x8, [x8, #24]
  402e68:	ldur	x9, [x29, #-176]
  402e6c:	cmp	x8, x9
  402e70:	b.eq	402efc <__fxstatat@plt+0x13cc>  // b.none
  402e74:	ldurb	w8, [x29, #-37]
  402e78:	tbnz	w8, #0, 402ee4 <__fxstatat@plt+0x13b4>
  402e7c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402e80:	add	x0, x0, #0x6f5
  402e84:	bl	401b00 <gettext@plt>
  402e88:	ldur	x8, [x29, #-24]
  402e8c:	ldr	x1, [x8, #56]
  402e90:	mov	w9, #0x4                   	// #4
  402e94:	str	x0, [sp, #144]
  402e98:	mov	w0, w9
  402e9c:	bl	406830 <__fxstatat@plt+0x4d00>
  402ea0:	mov	w9, wzr
  402ea4:	str	x0, [sp, #136]
  402ea8:	mov	w0, w9
  402eac:	mov	w1, w9
  402eb0:	ldr	x2, [sp, #144]
  402eb4:	ldr	x3, [sp, #136]
  402eb8:	str	w9, [sp, #132]
  402ebc:	bl	401790 <error@plt>
  402ec0:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402ec4:	add	x0, x0, #0x723
  402ec8:	bl	401b00 <gettext@plt>
  402ecc:	ldr	w9, [sp, #132]
  402ed0:	str	x0, [sp, #120]
  402ed4:	mov	w0, w9
  402ed8:	mov	w1, w9
  402edc:	ldr	x2, [sp, #120]
  402ee0:	bl	401790 <error@plt>
  402ee4:	ldur	x0, [x29, #-16]
  402ee8:	ldur	x1, [x29, #-24]
  402eec:	bl	403360 <__fxstatat@plt+0x1830>
  402ef0:	mov	w8, #0x4                   	// #4
  402ef4:	stur	w8, [x29, #-4]
  402ef8:	b	403200 <__fxstatat@plt+0x16d0>
  402efc:	ldur	x0, [x29, #-16]
  402f00:	ldur	x1, [x29, #-24]
  402f04:	ldur	x3, [x29, #-32]
  402f08:	mov	w8, #0x1                   	// #1
  402f0c:	and	w2, w8, #0x1
  402f10:	mov	w4, #0x2                   	// #2
  402f14:	sub	x5, x29, #0xb4
  402f18:	bl	403434 <__fxstatat@plt+0x1904>
  402f1c:	stur	w0, [x29, #-184]
  402f20:	ldur	w8, [x29, #-184]
  402f24:	cmp	w8, #0x2
  402f28:	b.ne	402f60 <__fxstatat@plt+0x1430>  // b.any
  402f2c:	ldur	w8, [x29, #-180]
  402f30:	cmp	w8, #0x4
  402f34:	b.ne	402f60 <__fxstatat@plt+0x1430>  // b.any
  402f38:	ldur	x0, [x29, #-16]
  402f3c:	ldur	x1, [x29, #-24]
  402f40:	ldur	x2, [x29, #-32]
  402f44:	mov	w8, #0x1                   	// #1
  402f48:	and	w3, w8, #0x1
  402f4c:	bl	4038a8 <__fxstatat@plt+0x1d78>
  402f50:	stur	w0, [x29, #-184]
  402f54:	ldur	x0, [x29, #-16]
  402f58:	ldur	x1, [x29, #-24]
  402f5c:	bl	403360 <__fxstatat@plt+0x1830>
  402f60:	ldur	w8, [x29, #-184]
  402f64:	cmp	w8, #0x2
  402f68:	b.eq	402f80 <__fxstatat@plt+0x1450>  // b.none
  402f6c:	ldur	x0, [x29, #-24]
  402f70:	bl	403300 <__fxstatat@plt+0x17d0>
  402f74:	ldur	x0, [x29, #-16]
  402f78:	ldur	x1, [x29, #-24]
  402f7c:	bl	403360 <__fxstatat@plt+0x1830>
  402f80:	ldur	w8, [x29, #-184]
  402f84:	stur	w8, [x29, #-4]
  402f88:	b	403200 <__fxstatat@plt+0x16d0>
  402f8c:	ldur	x8, [x29, #-24]
  402f90:	ldrh	w9, [x8, #108]
  402f94:	cmp	w9, #0x6
  402f98:	b.ne	403034 <__fxstatat@plt+0x1504>  // b.any
  402f9c:	ldur	x8, [x29, #-32]
  402fa0:	ldrb	w9, [x8, #8]
  402fa4:	tbnz	w9, #0, 402fac <__fxstatat@plt+0x147c>
  402fa8:	b	403034 <__fxstatat@plt+0x1504>
  402fac:	ldur	x8, [x29, #-24]
  402fb0:	ldr	x8, [x8, #88]
  402fb4:	mov	x9, xzr
  402fb8:	cmp	x9, x8
  402fbc:	cset	w10, ge  // ge = tcont
  402fc0:	tbnz	w10, #0, 403034 <__fxstatat@plt+0x1504>
  402fc4:	ldur	x8, [x29, #-24]
  402fc8:	ldr	x8, [x8, #120]
  402fcc:	ldur	x9, [x29, #-16]
  402fd0:	ldr	x9, [x9, #24]
  402fd4:	cmp	x8, x9
  402fd8:	b.eq	403034 <__fxstatat@plt+0x1504>  // b.none
  402fdc:	ldur	x0, [x29, #-24]
  402fe0:	bl	403300 <__fxstatat@plt+0x17d0>
  402fe4:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  402fe8:	add	x0, x0, #0x6f5
  402fec:	bl	401b00 <gettext@plt>
  402ff0:	ldur	x8, [x29, #-24]
  402ff4:	ldr	x1, [x8, #56]
  402ff8:	mov	w9, #0x4                   	// #4
  402ffc:	str	x0, [sp, #112]
  403000:	mov	w0, w9
  403004:	str	w9, [sp, #108]
  403008:	bl	406830 <__fxstatat@plt+0x4d00>
  40300c:	mov	w9, wzr
  403010:	str	x0, [sp, #96]
  403014:	mov	w0, w9
  403018:	mov	w1, w9
  40301c:	ldr	x2, [sp, #112]
  403020:	ldr	x3, [sp, #96]
  403024:	bl	401790 <error@plt>
  403028:	ldr	w9, [sp, #108]
  40302c:	stur	w9, [x29, #-4]
  403030:	b	403200 <__fxstatat@plt+0x16d0>
  403034:	ldur	x8, [x29, #-24]
  403038:	ldrh	w9, [x8, #108]
  40303c:	mov	w10, #0x1                   	// #1
  403040:	cmp	w9, #0x6
  403044:	str	w10, [sp, #92]
  403048:	b.eq	403060 <__fxstatat@plt+0x1530>  // b.none
  40304c:	ldur	x8, [x29, #-24]
  403050:	ldrh	w9, [x8, #108]
  403054:	cmp	w9, #0x4
  403058:	cset	w9, eq  // eq = none
  40305c:	str	w9, [sp, #92]
  403060:	ldr	w8, [sp, #92]
  403064:	mov	w9, #0x1                   	// #1
  403068:	and	w8, w8, w9
  40306c:	sturb	w8, [x29, #-185]
  403070:	ldur	x0, [x29, #-16]
  403074:	ldur	x1, [x29, #-24]
  403078:	ldurb	w8, [x29, #-185]
  40307c:	ldur	x3, [x29, #-32]
  403080:	and	w2, w8, #0x1
  403084:	mov	w4, #0x3                   	// #3
  403088:	mov	x10, xzr
  40308c:	mov	x5, x10
  403090:	bl	403434 <__fxstatat@plt+0x1904>
  403094:	stur	w0, [x29, #-192]
  403098:	ldur	w8, [x29, #-192]
  40309c:	cmp	w8, #0x2
  4030a0:	b.eq	4030b0 <__fxstatat@plt+0x1580>  // b.none
  4030a4:	ldur	w8, [x29, #-192]
  4030a8:	stur	w8, [x29, #-4]
  4030ac:	b	403200 <__fxstatat@plt+0x16d0>
  4030b0:	ldur	x0, [x29, #-16]
  4030b4:	ldur	x1, [x29, #-24]
  4030b8:	ldur	x2, [x29, #-32]
  4030bc:	ldurb	w8, [x29, #-185]
  4030c0:	and	w3, w8, #0x1
  4030c4:	bl	4038a8 <__fxstatat@plt+0x1d78>
  4030c8:	stur	w0, [x29, #-4]
  4030cc:	b	403200 <__fxstatat@plt+0x16d0>
  4030d0:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4030d4:	add	x0, x0, #0x748
  4030d8:	bl	401b00 <gettext@plt>
  4030dc:	ldur	x8, [x29, #-24]
  4030e0:	ldr	x2, [x8, #56]
  4030e4:	mov	w9, wzr
  4030e8:	str	x0, [sp, #80]
  4030ec:	mov	w0, w9
  4030f0:	mov	w1, #0x3                   	// #3
  4030f4:	str	w9, [sp, #76]
  4030f8:	bl	4069ac <__fxstatat@plt+0x4e7c>
  4030fc:	ldr	w9, [sp, #76]
  403100:	str	x0, [sp, #64]
  403104:	mov	w0, w9
  403108:	mov	w1, w9
  40310c:	ldr	x2, [sp, #80]
  403110:	ldr	x3, [sp, #64]
  403114:	bl	401790 <error@plt>
  403118:	ldur	x0, [x29, #-16]
  40311c:	ldur	x1, [x29, #-24]
  403120:	bl	403360 <__fxstatat@plt+0x1830>
  403124:	mov	w8, #0x4                   	// #4
  403128:	stur	w8, [x29, #-4]
  40312c:	b	403200 <__fxstatat@plt+0x16d0>
  403130:	ldur	x8, [x29, #-24]
  403134:	ldr	w1, [x8, #64]
  403138:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  40313c:	add	x0, x0, #0x802
  403140:	str	w1, [sp, #60]
  403144:	bl	401b00 <gettext@plt>
  403148:	ldur	x8, [x29, #-24]
  40314c:	ldr	x2, [x8, #56]
  403150:	mov	w9, wzr
  403154:	str	x0, [sp, #48]
  403158:	mov	w0, w9
  40315c:	mov	w1, #0x3                   	// #3
  403160:	str	w9, [sp, #44]
  403164:	bl	4069ac <__fxstatat@plt+0x4e7c>
  403168:	ldr	w9, [sp, #44]
  40316c:	str	x0, [sp, #32]
  403170:	mov	w0, w9
  403174:	ldr	w1, [sp, #60]
  403178:	ldr	x2, [sp, #48]
  40317c:	ldr	x3, [sp, #32]
  403180:	bl	401790 <error@plt>
  403184:	ldur	x0, [x29, #-16]
  403188:	ldur	x1, [x29, #-24]
  40318c:	bl	403360 <__fxstatat@plt+0x1830>
  403190:	mov	w9, #0x4                   	// #4
  403194:	stur	w9, [x29, #-4]
  403198:	b	403200 <__fxstatat@plt+0x16d0>
  40319c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4031a0:	add	x0, x0, #0x817
  4031a4:	bl	401b00 <gettext@plt>
  4031a8:	ldur	x8, [x29, #-24]
  4031ac:	ldrh	w3, [x8, #108]
  4031b0:	ldur	x8, [x29, #-24]
  4031b4:	ldr	x2, [x8, #56]
  4031b8:	mov	w9, wzr
  4031bc:	str	x0, [sp, #24]
  4031c0:	mov	w0, w9
  4031c4:	mov	w1, #0x3                   	// #3
  4031c8:	str	w3, [sp, #20]
  4031cc:	str	w9, [sp, #16]
  4031d0:	bl	4069ac <__fxstatat@plt+0x4e7c>
  4031d4:	ldr	w9, [sp, #16]
  4031d8:	str	x0, [sp, #8]
  4031dc:	mov	w0, w9
  4031e0:	mov	w1, w9
  4031e4:	ldr	x2, [sp, #24]
  4031e8:	ldr	w3, [sp, #20]
  4031ec:	ldr	x4, [sp, #8]
  4031f0:	adrp	x5, 40f000 <__fxstatat@plt+0xd4d0>
  4031f4:	add	x5, x5, #0x84f
  4031f8:	bl	401790 <error@plt>
  4031fc:	bl	401960 <abort@plt>
  403200:	ldur	w0, [x29, #-4]
  403204:	add	sp, sp, #0x200
  403208:	ldr	x28, [sp, #16]
  40320c:	ldp	x29, x30, [sp], #32
  403210:	ret
  403214:	sub	sp, sp, #0x40
  403218:	stp	x29, x30, [sp, #48]
  40321c:	add	x29, sp, #0x30
  403220:	mov	w2, #0xc900                	// #51456
  403224:	stur	w0, [x29, #-8]
  403228:	stur	x1, [x29, #-16]
  40322c:	ldur	w0, [x29, #-8]
  403230:	ldur	x1, [x29, #-16]
  403234:	bl	401ab0 <openat@plt>
  403238:	str	w0, [sp, #8]
  40323c:	ldr	w8, [sp, #8]
  403240:	cmp	w8, #0x0
  403244:	cset	w8, ge  // ge = tcont
  403248:	tbnz	w8, #0, 40325c <__fxstatat@plt+0x172c>
  40324c:	mov	w8, wzr
  403250:	and	w8, w8, #0x1
  403254:	sturb	w8, [x29, #-1]
  403258:	b	4032ec <__fxstatat@plt+0x17bc>
  40325c:	ldr	w0, [sp, #8]
  403260:	bl	401950 <fdopendir@plt>
  403264:	str	x0, [sp, #24]
  403268:	ldr	x8, [sp, #24]
  40326c:	cbnz	x8, 403288 <__fxstatat@plt+0x1758>
  403270:	ldr	w0, [sp, #8]
  403274:	bl	401920 <close@plt>
  403278:	mov	w8, wzr
  40327c:	and	w8, w8, #0x1
  403280:	sturb	w8, [x29, #-1]
  403284:	b	4032ec <__fxstatat@plt+0x17bc>
  403288:	bl	401ae0 <__errno_location@plt>
  40328c:	str	wzr, [x0]
  403290:	ldr	x0, [sp, #24]
  403294:	bl	403ae4 <__fxstatat@plt+0x1fb4>
  403298:	str	x0, [sp, #16]
  40329c:	bl	401ae0 <__errno_location@plt>
  4032a0:	ldr	w8, [x0]
  4032a4:	str	w8, [sp, #12]
  4032a8:	ldr	x0, [sp, #24]
  4032ac:	bl	401910 <closedir@plt>
  4032b0:	ldr	x9, [sp, #16]
  4032b4:	cbz	x9, 4032c8 <__fxstatat@plt+0x1798>
  4032b8:	mov	w8, wzr
  4032bc:	and	w8, w8, #0x1
  4032c0:	sturb	w8, [x29, #-1]
  4032c4:	b	4032ec <__fxstatat@plt+0x17bc>
  4032c8:	ldr	w8, [sp, #12]
  4032cc:	mov	w9, wzr
  4032d0:	mov	w10, #0x1                   	// #1
  4032d4:	cmp	w8, #0x0
  4032d8:	csel	w8, w10, w9, eq  // eq = none
  4032dc:	cmp	w8, #0x0
  4032e0:	cset	w8, ne  // ne = any
  4032e4:	and	w8, w8, #0x1
  4032e8:	sturb	w8, [x29, #-1]
  4032ec:	ldurb	w8, [x29, #-1]
  4032f0:	and	w0, w8, #0x1
  4032f4:	ldp	x29, x30, [sp, #48]
  4032f8:	add	sp, sp, #0x40
  4032fc:	ret
  403300:	sub	sp, sp, #0x10
  403304:	str	x0, [sp, #8]
  403308:	ldr	x8, [sp, #8]
  40330c:	ldr	x8, [x8, #8]
  403310:	str	x8, [sp]
  403314:	ldr	x8, [sp]
  403318:	ldr	x8, [x8, #88]
  40331c:	mov	x9, xzr
  403320:	cmp	x9, x8
  403324:	cset	w10, gt
  403328:	tbnz	w10, #0, 403358 <__fxstatat@plt+0x1828>
  40332c:	ldr	x8, [sp]
  403330:	ldr	x8, [x8, #32]
  403334:	cbz	x8, 40333c <__fxstatat@plt+0x180c>
  403338:	b	403358 <__fxstatat@plt+0x1828>
  40333c:	ldr	x8, [sp]
  403340:	mov	x9, #0x1                   	// #1
  403344:	str	x9, [x8, #32]
  403348:	ldr	x8, [sp]
  40334c:	ldr	x8, [x8, #8]
  403350:	str	x8, [sp]
  403354:	b	403314 <__fxstatat@plt+0x17e4>
  403358:	add	sp, sp, #0x10
  40335c:	ret
  403360:	sub	sp, sp, #0x30
  403364:	stp	x29, x30, [sp, #32]
  403368:	add	x29, sp, #0x20
  40336c:	mov	w2, #0x4                   	// #4
  403370:	stur	x0, [x29, #-8]
  403374:	str	x1, [sp, #16]
  403378:	ldur	x0, [x29, #-8]
  40337c:	ldr	x1, [sp, #16]
  403380:	bl	40ac90 <__fxstatat@plt+0x9160>
  403384:	ldur	x8, [x29, #-8]
  403388:	mov	x0, x8
  40338c:	bl	408dec <__fxstatat@plt+0x72bc>
  403390:	str	x0, [sp, #8]
  403394:	ldp	x29, x30, [sp, #32]
  403398:	add	sp, sp, #0x30
  40339c:	ret
  4033a0:	sub	sp, sp, #0x20
  4033a4:	str	x0, [sp, #16]
  4033a8:	ldr	x8, [sp, #16]
  4033ac:	ldrb	w9, [x8]
  4033b0:	cmp	w9, #0x2e
  4033b4:	b.ne	403418 <__fxstatat@plt+0x18e8>  // b.any
  4033b8:	ldr	x8, [sp, #16]
  4033bc:	ldr	x9, [sp, #16]
  4033c0:	ldrb	w10, [x9, #1]
  4033c4:	cmp	w10, #0x2e
  4033c8:	cset	w10, eq  // eq = none
  4033cc:	and	w10, w10, #0x1
  4033d0:	add	w10, w10, #0x1
  4033d4:	mov	w0, w10
  4033d8:	sxtw	x9, w0
  4033dc:	add	x8, x8, x9
  4033e0:	ldrb	w10, [x8]
  4033e4:	strb	w10, [sp, #15]
  4033e8:	ldrb	w10, [sp, #15]
  4033ec:	mov	w11, #0x1                   	// #1
  4033f0:	str	w11, [sp, #8]
  4033f4:	cbz	w10, 403408 <__fxstatat@plt+0x18d8>
  4033f8:	ldrb	w8, [sp, #15]
  4033fc:	cmp	w8, #0x2f
  403400:	cset	w8, eq  // eq = none
  403404:	str	w8, [sp, #8]
  403408:	ldr	w8, [sp, #8]
  40340c:	and	w8, w8, #0x1
  403410:	strb	w8, [sp, #31]
  403414:	b	403424 <__fxstatat@plt+0x18f4>
  403418:	mov	w8, wzr
  40341c:	and	w8, w8, #0x1
  403420:	strb	w8, [sp, #31]
  403424:	ldrb	w8, [sp, #31]
  403428:	and	w0, w8, #0x1
  40342c:	add	sp, sp, #0x20
  403430:	ret
  403434:	sub	sp, sp, #0x170
  403438:	stp	x29, x30, [sp, #336]
  40343c:	str	x28, [sp, #352]
  403440:	add	x29, sp, #0x150
  403444:	stur	x0, [x29, #-16]
  403448:	stur	x1, [x29, #-24]
  40344c:	and	w8, w2, #0x1
  403450:	sturb	w8, [x29, #-25]
  403454:	stur	x3, [x29, #-40]
  403458:	stur	w4, [x29, #-44]
  40345c:	stur	x5, [x29, #-56]
  403460:	ldur	x9, [x29, #-16]
  403464:	ldr	w8, [x9, #44]
  403468:	stur	w8, [x29, #-60]
  40346c:	ldur	x9, [x29, #-24]
  403470:	ldr	x9, [x9, #56]
  403474:	stur	x9, [x29, #-72]
  403478:	ldur	x9, [x29, #-24]
  40347c:	ldr	x9, [x9, #48]
  403480:	stur	x9, [x29, #-80]
  403484:	ldur	x9, [x29, #-56]
  403488:	cbz	x9, 403498 <__fxstatat@plt+0x1968>
  40348c:	ldur	x8, [x29, #-56]
  403490:	mov	w9, #0x2                   	// #2
  403494:	str	w9, [x8]
  403498:	add	x8, sp, #0x80
  40349c:	str	x8, [sp, #120]
  4034a0:	ldr	x0, [sp, #120]
  4034a4:	bl	403b2c <__fxstatat@plt+0x1ffc>
  4034a8:	ldurb	w9, [x29, #-25]
  4034ac:	mov	w10, wzr
  4034b0:	mov	w11, #0x4                   	// #4
  4034b4:	tst	w9, #0x1
  4034b8:	csel	w9, w11, w10, ne  // ne = any
  4034bc:	str	w9, [sp, #116]
  4034c0:	str	wzr, [sp, #112]
  4034c4:	mov	w9, #0x0                   	// #0
  4034c8:	strb	w9, [sp, #111]
  4034cc:	ldur	x8, [x29, #-56]
  4034d0:	cbz	x8, 403504 <__fxstatat@plt+0x19d4>
  4034d4:	ldur	w0, [x29, #-60]
  4034d8:	ldur	x1, [x29, #-80]
  4034dc:	bl	403214 <__fxstatat@plt+0x16e4>
  4034e0:	and	w8, w0, #0x1
  4034e4:	strb	w8, [sp, #111]
  4034e8:	ldrb	w8, [sp, #111]
  4034ec:	mov	w9, #0x3                   	// #3
  4034f0:	mov	w10, #0x4                   	// #4
  4034f4:	tst	w8, #0x1
  4034f8:	csel	w8, w10, w9, ne  // ne = any
  4034fc:	ldur	x11, [x29, #-56]
  403500:	str	w8, [x11]
  403504:	ldur	x8, [x29, #-24]
  403508:	ldr	x8, [x8, #32]
  40350c:	cbz	x8, 40351c <__fxstatat@plt+0x19ec>
  403510:	mov	w8, #0x3                   	// #3
  403514:	stur	w8, [x29, #-4]
  403518:	b	403894 <__fxstatat@plt+0x1d64>
  40351c:	ldur	x8, [x29, #-40]
  403520:	ldr	w9, [x8, #4]
  403524:	cmp	w9, #0x5
  403528:	b.ne	403538 <__fxstatat@plt+0x1a08>  // b.any
  40352c:	mov	w8, #0x2                   	// #2
  403530:	stur	w8, [x29, #-4]
  403534:	b	403894 <__fxstatat@plt+0x1d64>
  403538:	str	wzr, [sp, #104]
  40353c:	ldur	x8, [x29, #-40]
  403540:	ldrb	w9, [x8]
  403544:	tbnz	w9, #0, 403594 <__fxstatat@plt+0x1a64>
  403548:	ldur	x8, [x29, #-40]
  40354c:	ldr	w9, [x8, #4]
  403550:	cmp	w9, #0x3
  403554:	b.eq	403568 <__fxstatat@plt+0x1a38>  // b.none
  403558:	ldur	x8, [x29, #-40]
  40355c:	ldrb	w9, [x8, #25]
  403560:	tbnz	w9, #0, 403568 <__fxstatat@plt+0x1a38>
  403564:	b	403594 <__fxstatat@plt+0x1a64>
  403568:	ldr	w8, [sp, #116]
  40356c:	cmp	w8, #0xa
  403570:	b.eq	403594 <__fxstatat@plt+0x1a64>  // b.none
  403574:	ldur	w0, [x29, #-60]
  403578:	ldur	x1, [x29, #-80]
  40357c:	ldr	x2, [sp, #120]
  403580:	bl	403b4c <__fxstatat@plt+0x201c>
  403584:	str	w0, [sp, #112]
  403588:	bl	401ae0 <__errno_location@plt>
  40358c:	ldr	w8, [x0]
  403590:	str	w8, [sp, #104]
  403594:	ldr	w8, [sp, #112]
  403598:	cbnz	w8, 4035ac <__fxstatat@plt+0x1a7c>
  40359c:	ldur	x8, [x29, #-40]
  4035a0:	ldr	w9, [x8, #4]
  4035a4:	cmp	w9, #0x3
  4035a8:	b.ne	40388c <__fxstatat@plt+0x1d5c>  // b.any
  4035ac:	ldr	w8, [sp, #112]
  4035b0:	mov	w9, wzr
  4035b4:	cmp	w9, w8
  4035b8:	cset	w8, gt
  4035bc:	tbnz	w8, #0, 403634 <__fxstatat@plt+0x1b04>
  4035c0:	ldr	w8, [sp, #116]
  4035c4:	cbnz	w8, 403634 <__fxstatat@plt+0x1b04>
  4035c8:	ldur	w0, [x29, #-60]
  4035cc:	ldur	x1, [x29, #-80]
  4035d0:	ldr	x2, [sp, #120]
  4035d4:	mov	w3, #0x100                 	// #256
  4035d8:	bl	403c04 <__fxstatat@plt+0x20d4>
  4035dc:	cbnz	w0, 403620 <__fxstatat@plt+0x1af0>
  4035e0:	ldr	x8, [sp, #120]
  4035e4:	ldr	w9, [x8, #16]
  4035e8:	and	w9, w9, #0xf000
  4035ec:	cmp	w9, #0xa, lsl #12
  4035f0:	b.ne	403600 <__fxstatat@plt+0x1ad0>  // b.any
  4035f4:	mov	w8, #0xa                   	// #10
  4035f8:	str	w8, [sp, #116]
  4035fc:	b	40361c <__fxstatat@plt+0x1aec>
  403600:	ldr	x8, [sp, #120]
  403604:	ldr	w9, [x8, #16]
  403608:	and	w9, w9, #0xf000
  40360c:	cmp	w9, #0x4, lsl #12
  403610:	b.ne	40361c <__fxstatat@plt+0x1aec>  // b.any
  403614:	mov	w8, #0x4                   	// #4
  403618:	str	w8, [sp, #116]
  40361c:	b	403634 <__fxstatat@plt+0x1b04>
  403620:	mov	w8, #0xffffffff            	// #-1
  403624:	str	w8, [sp, #112]
  403628:	bl	401ae0 <__errno_location@plt>
  40362c:	ldr	w8, [x0]
  403630:	str	w8, [sp, #104]
  403634:	ldr	w8, [sp, #112]
  403638:	mov	w9, wzr
  40363c:	cmp	w9, w8
  403640:	cset	w8, gt
  403644:	tbnz	w8, #0, 4036c8 <__fxstatat@plt+0x1b98>
  403648:	ldr	w8, [sp, #116]
  40364c:	cmp	w8, #0x4
  403650:	str	w8, [sp, #92]
  403654:	b.eq	403694 <__fxstatat@plt+0x1b64>  // b.none
  403658:	b	40365c <__fxstatat@plt+0x1b2c>
  40365c:	ldr	w8, [sp, #92]
  403660:	cmp	w8, #0xa
  403664:	cset	w9, eq  // eq = none
  403668:	eor	w9, w9, #0x1
  40366c:	tbnz	w9, #0, 4036c8 <__fxstatat@plt+0x1b98>
  403670:	b	403674 <__fxstatat@plt+0x1b44>
  403674:	ldur	x8, [x29, #-40]
  403678:	ldr	w9, [x8, #4]
  40367c:	cmp	w9, #0x3
  403680:	b.eq	403690 <__fxstatat@plt+0x1b60>  // b.none
  403684:	mov	w8, #0x2                   	// #2
  403688:	stur	w8, [x29, #-4]
  40368c:	b	403894 <__fxstatat@plt+0x1d64>
  403690:	b	4036c8 <__fxstatat@plt+0x1b98>
  403694:	ldur	x8, [x29, #-40]
  403698:	ldrb	w9, [x8, #9]
  40369c:	tbnz	w9, #0, 4036c8 <__fxstatat@plt+0x1b98>
  4036a0:	ldur	x8, [x29, #-40]
  4036a4:	ldrb	w9, [x8, #10]
  4036a8:	tbnz	w9, #0, 4036b0 <__fxstatat@plt+0x1b80>
  4036ac:	b	4036b8 <__fxstatat@plt+0x1b88>
  4036b0:	ldrb	w8, [sp, #111]
  4036b4:	tbnz	w8, #0, 4036c8 <__fxstatat@plt+0x1b98>
  4036b8:	mov	w8, #0xffffffff            	// #-1
  4036bc:	str	w8, [sp, #112]
  4036c0:	mov	w8, #0x15                  	// #21
  4036c4:	str	w8, [sp, #104]
  4036c8:	ldur	x1, [x29, #-72]
  4036cc:	mov	w0, #0x4                   	// #4
  4036d0:	bl	406830 <__fxstatat@plt+0x4d00>
  4036d4:	str	x0, [sp, #96]
  4036d8:	ldr	w8, [sp, #112]
  4036dc:	cmp	w8, #0x0
  4036e0:	cset	w8, ge  // ge = tcont
  4036e4:	tbnz	w8, #0, 403724 <__fxstatat@plt+0x1bf4>
  4036e8:	ldr	w1, [sp, #104]
  4036ec:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4036f0:	add	x0, x0, #0x5f7
  4036f4:	str	w1, [sp, #88]
  4036f8:	bl	401b00 <gettext@plt>
  4036fc:	ldr	x3, [sp, #96]
  403700:	mov	w8, wzr
  403704:	str	x0, [sp, #80]
  403708:	mov	w0, w8
  40370c:	ldr	w1, [sp, #88]
  403710:	ldr	x2, [sp, #80]
  403714:	bl	401790 <error@plt>
  403718:	mov	w8, #0x4                   	// #4
  40371c:	stur	w8, [x29, #-4]
  403720:	b	403894 <__fxstatat@plt+0x1d64>
  403724:	ldr	w8, [sp, #116]
  403728:	cmp	w8, #0x4
  40372c:	b.ne	4037a4 <__fxstatat@plt+0x1c74>  // b.any
  403730:	ldur	w8, [x29, #-44]
  403734:	cmp	w8, #0x2
  403738:	b.ne	4037a4 <__fxstatat@plt+0x1c74>  // b.any
  40373c:	ldrb	w8, [sp, #111]
  403740:	tbnz	w8, #0, 4037a4 <__fxstatat@plt+0x1c74>
  403744:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  403748:	add	x8, x8, #0x2a0
  40374c:	ldr	x0, [x8]
  403750:	ldr	w9, [sp, #112]
  403754:	str	x0, [sp, #72]
  403758:	cbz	w9, 403770 <__fxstatat@plt+0x1c40>
  40375c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403760:	add	x0, x0, #0x865
  403764:	bl	401b00 <gettext@plt>
  403768:	str	x0, [sp, #64]
  40376c:	b	403780 <__fxstatat@plt+0x1c50>
  403770:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403774:	add	x0, x0, #0x895
  403778:	bl	401b00 <gettext@plt>
  40377c:	str	x0, [sp, #64]
  403780:	ldr	x8, [sp, #64]
  403784:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  403788:	add	x9, x9, #0x300
  40378c:	ldr	x2, [x9]
  403790:	ldr	x3, [sp, #96]
  403794:	ldr	x0, [sp, #72]
  403798:	mov	x1, x8
  40379c:	bl	401b10 <fprintf@plt>
  4037a0:	b	403878 <__fxstatat@plt+0x1d48>
  4037a4:	ldur	w0, [x29, #-60]
  4037a8:	ldur	x1, [x29, #-80]
  4037ac:	ldr	x2, [sp, #120]
  4037b0:	mov	w3, #0x100                 	// #256
  4037b4:	bl	403c04 <__fxstatat@plt+0x20d4>
  4037b8:	cbz	w0, 4037fc <__fxstatat@plt+0x1ccc>
  4037bc:	bl	401ae0 <__errno_location@plt>
  4037c0:	ldr	w1, [x0]
  4037c4:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4037c8:	add	x0, x0, #0x5f7
  4037cc:	str	w1, [sp, #60]
  4037d0:	bl	401b00 <gettext@plt>
  4037d4:	ldr	x3, [sp, #96]
  4037d8:	mov	w8, wzr
  4037dc:	str	x0, [sp, #48]
  4037e0:	mov	w0, w8
  4037e4:	ldr	w1, [sp, #60]
  4037e8:	ldr	x2, [sp, #48]
  4037ec:	bl	401790 <error@plt>
  4037f0:	mov	w8, #0x4                   	// #4
  4037f4:	stur	w8, [x29, #-4]
  4037f8:	b	403894 <__fxstatat@plt+0x1d64>
  4037fc:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  403800:	add	x8, x8, #0x2a0
  403804:	ldr	x0, [x8]
  403808:	ldr	w9, [sp, #112]
  40380c:	str	x0, [sp, #40]
  403810:	cbz	w9, 403828 <__fxstatat@plt+0x1cf8>
  403814:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403818:	add	x0, x0, #0x8b5
  40381c:	bl	401b00 <gettext@plt>
  403820:	str	x0, [sp, #32]
  403824:	b	403838 <__fxstatat@plt+0x1d08>
  403828:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  40382c:	add	x0, x0, #0x8d8
  403830:	bl	401b00 <gettext@plt>
  403834:	str	x0, [sp, #32]
  403838:	ldr	x8, [sp, #32]
  40383c:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  403840:	add	x9, x9, #0x300
  403844:	ldr	x2, [x9]
  403848:	ldr	x0, [sp, #120]
  40384c:	str	x8, [sp, #24]
  403850:	str	x2, [sp, #16]
  403854:	bl	404624 <__fxstatat@plt+0x2af4>
  403858:	ldr	x4, [sp, #96]
  40385c:	ldr	x8, [sp, #40]
  403860:	str	x0, [sp, #8]
  403864:	mov	x0, x8
  403868:	ldr	x1, [sp, #24]
  40386c:	ldr	x2, [sp, #16]
  403870:	ldr	x3, [sp, #8]
  403874:	bl	401b10 <fprintf@plt>
  403878:	bl	407b30 <__fxstatat@plt+0x6000>
  40387c:	tbnz	w0, #0, 40388c <__fxstatat@plt+0x1d5c>
  403880:	mov	w8, #0x3                   	// #3
  403884:	stur	w8, [x29, #-4]
  403888:	b	403894 <__fxstatat@plt+0x1d64>
  40388c:	mov	w8, #0x2                   	// #2
  403890:	stur	w8, [x29, #-4]
  403894:	ldur	w0, [x29, #-4]
  403898:	ldr	x28, [sp, #352]
  40389c:	ldp	x29, x30, [sp, #336]
  4038a0:	add	sp, sp, #0x170
  4038a4:	ret
  4038a8:	sub	sp, sp, #0x100
  4038ac:	stp	x29, x30, [sp, #240]
  4038b0:	add	x29, sp, #0xf0
  4038b4:	mov	w8, #0x200                 	// #512
  4038b8:	mov	w9, wzr
  4038bc:	mov	w10, #0x1                   	// #1
  4038c0:	stur	x0, [x29, #-16]
  4038c4:	stur	x1, [x29, #-24]
  4038c8:	stur	x2, [x29, #-32]
  4038cc:	and	w10, w3, w10
  4038d0:	sturb	w10, [x29, #-33]
  4038d4:	ldurb	w10, [x29, #-33]
  4038d8:	tst	w10, #0x1
  4038dc:	csel	w8, w8, w9, ne  // ne = any
  4038e0:	stur	w8, [x29, #-40]
  4038e4:	ldur	x11, [x29, #-16]
  4038e8:	ldr	w0, [x11, #44]
  4038ec:	ldur	x11, [x29, #-24]
  4038f0:	ldr	x1, [x11, #48]
  4038f4:	ldur	w2, [x29, #-40]
  4038f8:	bl	4017f0 <unlinkat@plt>
  4038fc:	cbnz	w0, 403978 <__fxstatat@plt+0x1e48>
  403900:	ldur	x8, [x29, #-32]
  403904:	ldrb	w9, [x8, #26]
  403908:	tbnz	w9, #0, 403910 <__fxstatat@plt+0x1de0>
  40390c:	b	40396c <__fxstatat@plt+0x1e3c>
  403910:	ldurb	w8, [x29, #-33]
  403914:	tbnz	w8, #0, 40391c <__fxstatat@plt+0x1dec>
  403918:	b	403930 <__fxstatat@plt+0x1e00>
  40391c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403920:	add	x0, x0, #0x8eb
  403924:	bl	401b00 <gettext@plt>
  403928:	str	x0, [sp, #64]
  40392c:	b	403940 <__fxstatat@plt+0x1e10>
  403930:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403934:	add	x0, x0, #0x901
  403938:	bl	401b00 <gettext@plt>
  40393c:	str	x0, [sp, #64]
  403940:	ldr	x8, [sp, #64]
  403944:	ldur	x9, [x29, #-24]
  403948:	ldr	x1, [x9, #56]
  40394c:	mov	w0, #0x4                   	// #4
  403950:	str	x8, [sp, #56]
  403954:	bl	406830 <__fxstatat@plt+0x4d00>
  403958:	ldr	x8, [sp, #56]
  40395c:	str	x0, [sp, #48]
  403960:	mov	x0, x8
  403964:	ldr	x1, [sp, #48]
  403968:	bl	401ac0 <printf@plt>
  40396c:	mov	w8, #0x2                   	// #2
  403970:	stur	w8, [x29, #-4]
  403974:	b	403ad4 <__fxstatat@plt+0x1fa4>
  403978:	bl	401ae0 <__errno_location@plt>
  40397c:	ldr	w8, [x0]
  403980:	cmp	w8, #0x1e
  403984:	b.ne	4039c0 <__fxstatat@plt+0x1e90>  // b.any
  403988:	ldur	x8, [x29, #-16]
  40398c:	ldr	w0, [x8, #44]
  403990:	ldur	x8, [x29, #-24]
  403994:	ldr	x1, [x8, #48]
  403998:	add	x2, sp, #0x48
  40399c:	bl	406dc8 <__fxstatat@plt+0x5298>
  4039a0:	cbz	w0, 4039b4 <__fxstatat@plt+0x1e84>
  4039a4:	bl	401ae0 <__errno_location@plt>
  4039a8:	ldr	w8, [x0]
  4039ac:	cmp	w8, #0x2
  4039b0:	b.eq	4039c0 <__fxstatat@plt+0x1e90>  // b.none
  4039b4:	bl	401ae0 <__errno_location@plt>
  4039b8:	mov	w8, #0x1e                  	// #30
  4039bc:	str	w8, [x0]
  4039c0:	ldur	x0, [x29, #-32]
  4039c4:	str	x0, [sp, #40]
  4039c8:	bl	401ae0 <__errno_location@plt>
  4039cc:	ldr	w1, [x0]
  4039d0:	ldr	x0, [sp, #40]
  4039d4:	bl	403cb8 <__fxstatat@plt+0x2188>
  4039d8:	tbnz	w0, #0, 4039e0 <__fxstatat@plt+0x1eb0>
  4039dc:	b	4039ec <__fxstatat@plt+0x1ebc>
  4039e0:	mov	w8, #0x2                   	// #2
  4039e4:	stur	w8, [x29, #-4]
  4039e8:	b	403ad4 <__fxstatat@plt+0x1fa4>
  4039ec:	ldur	x8, [x29, #-24]
  4039f0:	ldrh	w9, [x8, #108]
  4039f4:	cmp	w9, #0x4
  4039f8:	b.ne	403a74 <__fxstatat@plt+0x1f44>  // b.any
  4039fc:	bl	401ae0 <__errno_location@plt>
  403a00:	ldr	w8, [x0]
  403a04:	cmp	w8, #0x27
  403a08:	b.eq	403a3c <__fxstatat@plt+0x1f0c>  // b.none
  403a0c:	bl	401ae0 <__errno_location@plt>
  403a10:	ldr	w8, [x0]
  403a14:	cmp	w8, #0x15
  403a18:	b.eq	403a3c <__fxstatat@plt+0x1f0c>  // b.none
  403a1c:	bl	401ae0 <__errno_location@plt>
  403a20:	ldr	w8, [x0]
  403a24:	cmp	w8, #0x14
  403a28:	b.eq	403a3c <__fxstatat@plt+0x1f0c>  // b.none
  403a2c:	bl	401ae0 <__errno_location@plt>
  403a30:	ldr	w8, [x0]
  403a34:	cmp	w8, #0x11
  403a38:	b.ne	403a74 <__fxstatat@plt+0x1f44>  // b.any
  403a3c:	ldur	x8, [x29, #-24]
  403a40:	ldr	w9, [x8, #64]
  403a44:	cmp	w9, #0x1
  403a48:	b.eq	403a5c <__fxstatat@plt+0x1f2c>  // b.none
  403a4c:	ldur	x8, [x29, #-24]
  403a50:	ldr	w9, [x8, #64]
  403a54:	cmp	w9, #0xd
  403a58:	b.ne	403a74 <__fxstatat@plt+0x1f44>  // b.any
  403a5c:	ldur	x8, [x29, #-24]
  403a60:	ldr	w9, [x8, #64]
  403a64:	str	w9, [sp, #36]
  403a68:	bl	401ae0 <__errno_location@plt>
  403a6c:	ldr	w9, [sp, #36]
  403a70:	str	w9, [x0]
  403a74:	bl	401ae0 <__errno_location@plt>
  403a78:	ldr	w1, [x0]
  403a7c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403a80:	add	x0, x0, #0x5f7
  403a84:	str	w1, [sp, #32]
  403a88:	bl	401b00 <gettext@plt>
  403a8c:	ldur	x8, [x29, #-24]
  403a90:	ldr	x1, [x8, #56]
  403a94:	mov	w9, #0x4                   	// #4
  403a98:	str	x0, [sp, #24]
  403a9c:	mov	w0, w9
  403aa0:	str	w9, [sp, #20]
  403aa4:	bl	406830 <__fxstatat@plt+0x4d00>
  403aa8:	mov	w9, wzr
  403aac:	str	x0, [sp, #8]
  403ab0:	mov	w0, w9
  403ab4:	ldr	w1, [sp, #32]
  403ab8:	ldr	x2, [sp, #24]
  403abc:	ldr	x3, [sp, #8]
  403ac0:	bl	401790 <error@plt>
  403ac4:	ldur	x0, [x29, #-24]
  403ac8:	bl	403300 <__fxstatat@plt+0x17d0>
  403acc:	ldr	w9, [sp, #20]
  403ad0:	stur	w9, [x29, #-4]
  403ad4:	ldur	w0, [x29, #-4]
  403ad8:	ldp	x29, x30, [sp, #240]
  403adc:	add	sp, sp, #0x100
  403ae0:	ret
  403ae4:	sub	sp, sp, #0x20
  403ae8:	stp	x29, x30, [sp, #16]
  403aec:	add	x29, sp, #0x10
  403af0:	str	x0, [sp, #8]
  403af4:	ldr	x0, [sp, #8]
  403af8:	bl	4018f0 <readdir@plt>
  403afc:	str	x0, [sp]
  403b00:	ldr	x8, [sp]
  403b04:	cbz	x8, 403b18 <__fxstatat@plt+0x1fe8>
  403b08:	ldr	x8, [sp]
  403b0c:	add	x0, x8, #0x13
  403b10:	bl	4033a0 <__fxstatat@plt+0x1870>
  403b14:	tbnz	w0, #0, 403b28 <__fxstatat@plt+0x1ff8>
  403b18:	ldr	x0, [sp]
  403b1c:	ldp	x29, x30, [sp, #16]
  403b20:	add	sp, sp, #0x20
  403b24:	ret
  403b28:	b	403af4 <__fxstatat@plt+0x1fc4>
  403b2c:	sub	sp, sp, #0x10
  403b30:	mov	x8, #0xffffffffffffffff    	// #-1
  403b34:	str	x0, [sp, #8]
  403b38:	ldr	x9, [sp, #8]
  403b3c:	str	x8, [x9, #48]
  403b40:	ldr	x0, [sp, #8]
  403b44:	add	sp, sp, #0x10
  403b48:	ret
  403b4c:	sub	sp, sp, #0x30
  403b50:	stp	x29, x30, [sp, #32]
  403b54:	add	x29, sp, #0x20
  403b58:	stur	w0, [x29, #-8]
  403b5c:	str	x1, [sp, #16]
  403b60:	str	x2, [sp, #8]
  403b64:	bl	4075ac <__fxstatat@plt+0x5a7c>
  403b68:	tbnz	w0, #0, 403b70 <__fxstatat@plt+0x2040>
  403b6c:	b	403b78 <__fxstatat@plt+0x2048>
  403b70:	stur	wzr, [x29, #-4]
  403b74:	b	403bf4 <__fxstatat@plt+0x20c4>
  403b78:	ldur	w0, [x29, #-8]
  403b7c:	ldr	x1, [sp, #16]
  403b80:	ldr	x2, [sp, #8]
  403b84:	mov	w3, #0x100                 	// #256
  403b88:	bl	403c04 <__fxstatat@plt+0x20d4>
  403b8c:	cbz	w0, 403b9c <__fxstatat@plt+0x206c>
  403b90:	mov	w8, #0xffffffff            	// #-1
  403b94:	stur	w8, [x29, #-4]
  403b98:	b	403bf4 <__fxstatat@plt+0x20c4>
  403b9c:	ldr	x8, [sp, #8]
  403ba0:	ldr	w9, [x8, #16]
  403ba4:	and	w9, w9, #0xf000
  403ba8:	cmp	w9, #0xa, lsl #12
  403bac:	b.ne	403bb8 <__fxstatat@plt+0x2088>  // b.any
  403bb0:	stur	wzr, [x29, #-4]
  403bb4:	b	403bf4 <__fxstatat@plt+0x20c4>
  403bb8:	ldur	w0, [x29, #-8]
  403bbc:	ldr	x1, [sp, #16]
  403bc0:	mov	w2, #0x2                   	// #2
  403bc4:	mov	w3, #0x200                 	// #512
  403bc8:	bl	401aa0 <faccessat@plt>
  403bcc:	cbnz	w0, 403bd8 <__fxstatat@plt+0x20a8>
  403bd0:	stur	wzr, [x29, #-4]
  403bd4:	b	403bf4 <__fxstatat@plt+0x20c4>
  403bd8:	bl	401ae0 <__errno_location@plt>
  403bdc:	ldr	w8, [x0]
  403be0:	mov	w9, #0xffffffff            	// #-1
  403be4:	mov	w10, #0x1                   	// #1
  403be8:	cmp	w8, #0xd
  403bec:	csel	w8, w10, w9, eq  // eq = none
  403bf0:	stur	w8, [x29, #-4]
  403bf4:	ldur	w0, [x29, #-4]
  403bf8:	ldp	x29, x30, [sp, #32]
  403bfc:	add	sp, sp, #0x30
  403c00:	ret
  403c04:	sub	sp, sp, #0x30
  403c08:	stp	x29, x30, [sp, #32]
  403c0c:	add	x29, sp, #0x20
  403c10:	mov	x8, #0xffffffffffffffff    	// #-1
  403c14:	stur	w0, [x29, #-8]
  403c18:	str	x1, [sp, #16]
  403c1c:	str	x2, [sp, #8]
  403c20:	str	w3, [sp, #4]
  403c24:	ldr	x9, [sp, #8]
  403c28:	ldr	x9, [x9, #48]
  403c2c:	cmp	x9, x8
  403c30:	b.ne	403c68 <__fxstatat@plt+0x2138>  // b.any
  403c34:	ldur	w0, [x29, #-8]
  403c38:	ldr	x1, [sp, #16]
  403c3c:	ldr	x2, [sp, #8]
  403c40:	ldr	w3, [sp, #4]
  403c44:	bl	40e7e0 <__fxstatat@plt+0xccb0>
  403c48:	cbz	w0, 403c68 <__fxstatat@plt+0x2138>
  403c4c:	ldr	x8, [sp, #8]
  403c50:	mov	x9, #0xfffffffffffffffe    	// #-2
  403c54:	str	x9, [x8, #48]
  403c58:	bl	401ae0 <__errno_location@plt>
  403c5c:	ldrsw	x8, [x0]
  403c60:	ldr	x9, [sp, #8]
  403c64:	str	x8, [x9, #8]
  403c68:	ldr	x8, [sp, #8]
  403c6c:	ldr	x8, [x8, #48]
  403c70:	mov	x9, xzr
  403c74:	cmp	x9, x8
  403c78:	cset	w10, gt
  403c7c:	tbnz	w10, #0, 403c88 <__fxstatat@plt+0x2158>
  403c80:	stur	wzr, [x29, #-4]
  403c84:	b	403ca8 <__fxstatat@plt+0x2178>
  403c88:	ldr	x8, [sp, #8]
  403c8c:	ldr	x8, [x8, #8]
  403c90:	str	w8, [sp]
  403c94:	bl	401ae0 <__errno_location@plt>
  403c98:	ldr	w8, [sp]
  403c9c:	str	w8, [x0]
  403ca0:	mov	w9, #0xffffffff            	// #-1
  403ca4:	stur	w9, [x29, #-4]
  403ca8:	ldur	w0, [x29, #-4]
  403cac:	ldp	x29, x30, [sp, #32]
  403cb0:	add	sp, sp, #0x30
  403cb4:	ret
  403cb8:	sub	sp, sp, #0x20
  403cbc:	stp	x29, x30, [sp, #16]
  403cc0:	add	x29, sp, #0x10
  403cc4:	str	x0, [sp, #8]
  403cc8:	str	w1, [sp, #4]
  403ccc:	ldr	x8, [sp, #8]
  403cd0:	ldrb	w9, [x8]
  403cd4:	mov	w10, #0x0                   	// #0
  403cd8:	str	w10, [sp]
  403cdc:	tbnz	w9, #0, 403ce4 <__fxstatat@plt+0x21b4>
  403ce0:	b	403cf0 <__fxstatat@plt+0x21c0>
  403ce4:	ldr	w0, [sp, #4]
  403ce8:	bl	403d04 <__fxstatat@plt+0x21d4>
  403cec:	str	w0, [sp]
  403cf0:	ldr	w8, [sp]
  403cf4:	and	w0, w8, #0x1
  403cf8:	ldp	x29, x30, [sp, #16]
  403cfc:	add	sp, sp, #0x20
  403d00:	ret
  403d04:	sub	sp, sp, #0x10
  403d08:	str	w0, [sp, #8]
  403d0c:	ldr	w8, [sp, #8]
  403d10:	cmp	w8, #0x2
  403d14:	str	w8, [sp, #4]
  403d18:	b.eq	403d58 <__fxstatat@plt+0x2228>  // b.none
  403d1c:	b	403d20 <__fxstatat@plt+0x21f0>
  403d20:	ldr	w8, [sp, #4]
  403d24:	cmp	w8, #0x14
  403d28:	b.eq	403d58 <__fxstatat@plt+0x2228>  // b.none
  403d2c:	b	403d30 <__fxstatat@plt+0x2200>
  403d30:	ldr	w8, [sp, #4]
  403d34:	cmp	w8, #0x16
  403d38:	b.eq	403d58 <__fxstatat@plt+0x2228>  // b.none
  403d3c:	b	403d40 <__fxstatat@plt+0x2210>
  403d40:	ldr	w8, [sp, #4]
  403d44:	cmp	w8, #0x54
  403d48:	cset	w9, eq  // eq = none
  403d4c:	eor	w9, w9, #0x1
  403d50:	tbnz	w9, #0, 403d68 <__fxstatat@plt+0x2238>
  403d54:	b	403d58 <__fxstatat@plt+0x2228>
  403d58:	mov	w8, #0x1                   	// #1
  403d5c:	and	w8, w8, #0x1
  403d60:	strb	w8, [sp, #15]
  403d64:	b	403d74 <__fxstatat@plt+0x2244>
  403d68:	mov	w8, wzr
  403d6c:	and	w8, w8, #0x1
  403d70:	strb	w8, [sp, #15]
  403d74:	ldrb	w8, [sp, #15]
  403d78:	and	w0, w8, #0x1
  403d7c:	add	sp, sp, #0x10
  403d80:	ret
  403d84:	stp	x29, x30, [sp, #-16]!
  403d88:	mov	x29, sp
  403d8c:	mov	w0, #0x1                   	// #1
  403d90:	bl	401c4c <__fxstatat@plt+0x11c>
  403d94:	ldp	x29, x30, [sp], #16
  403d98:	ret
  403d9c:	sub	sp, sp, #0x60
  403da0:	stp	x29, x30, [sp, #80]
  403da4:	add	x29, sp, #0x50
  403da8:	mov	x8, #0xffffffffffffffff    	// #-1
  403dac:	mov	w9, #0x0                   	// #0
  403db0:	stur	x0, [x29, #-16]
  403db4:	stur	x1, [x29, #-24]
  403db8:	stur	x2, [x29, #-32]
  403dbc:	str	x3, [sp, #40]
  403dc0:	str	x8, [sp, #16]
  403dc4:	strb	w9, [sp, #15]
  403dc8:	ldur	x0, [x29, #-16]
  403dcc:	bl	401760 <strlen@plt>
  403dd0:	str	x0, [sp, #24]
  403dd4:	str	xzr, [sp, #32]
  403dd8:	ldur	x8, [x29, #-24]
  403ddc:	ldr	x9, [sp, #32]
  403de0:	mov	x10, #0x8                   	// #8
  403de4:	mul	x9, x10, x9
  403de8:	add	x8, x8, x9
  403dec:	ldr	x8, [x8]
  403df0:	cbz	x8, 403ec0 <__fxstatat@plt+0x2390>
  403df4:	ldur	x8, [x29, #-24]
  403df8:	ldr	x9, [sp, #32]
  403dfc:	mov	x10, #0x8                   	// #8
  403e00:	mul	x9, x10, x9
  403e04:	add	x8, x8, x9
  403e08:	ldr	x0, [x8]
  403e0c:	ldur	x1, [x29, #-16]
  403e10:	ldr	x2, [sp, #24]
  403e14:	bl	401890 <strncmp@plt>
  403e18:	cbnz	w0, 403eb0 <__fxstatat@plt+0x2380>
  403e1c:	ldur	x8, [x29, #-24]
  403e20:	ldr	x9, [sp, #32]
  403e24:	mov	x10, #0x8                   	// #8
  403e28:	mul	x9, x10, x9
  403e2c:	add	x8, x8, x9
  403e30:	ldr	x0, [x8]
  403e34:	bl	401760 <strlen@plt>
  403e38:	ldr	x8, [sp, #24]
  403e3c:	cmp	x0, x8
  403e40:	b.ne	403e50 <__fxstatat@plt+0x2320>  // b.any
  403e44:	ldr	x8, [sp, #32]
  403e48:	stur	x8, [x29, #-8]
  403e4c:	b	403ee0 <__fxstatat@plt+0x23b0>
  403e50:	ldr	x8, [sp, #16]
  403e54:	mov	x9, #0xffffffffffffffff    	// #-1
  403e58:	cmp	x8, x9
  403e5c:	b.ne	403e6c <__fxstatat@plt+0x233c>  // b.any
  403e60:	ldr	x8, [sp, #32]
  403e64:	str	x8, [sp, #16]
  403e68:	b	403eb0 <__fxstatat@plt+0x2380>
  403e6c:	ldur	x8, [x29, #-32]
  403e70:	cbz	x8, 403ea8 <__fxstatat@plt+0x2378>
  403e74:	ldur	x8, [x29, #-32]
  403e78:	ldr	x9, [sp, #40]
  403e7c:	ldr	x10, [sp, #16]
  403e80:	mul	x9, x9, x10
  403e84:	add	x0, x8, x9
  403e88:	ldur	x8, [x29, #-32]
  403e8c:	ldr	x9, [sp, #40]
  403e90:	ldr	x10, [sp, #32]
  403e94:	mul	x9, x9, x10
  403e98:	add	x1, x8, x9
  403e9c:	ldr	x2, [sp, #40]
  403ea0:	bl	401980 <memcmp@plt>
  403ea4:	cbz	w0, 403eb0 <__fxstatat@plt+0x2380>
  403ea8:	mov	w8, #0x1                   	// #1
  403eac:	strb	w8, [sp, #15]
  403eb0:	ldr	x8, [sp, #32]
  403eb4:	add	x8, x8, #0x1
  403eb8:	str	x8, [sp, #32]
  403ebc:	b	403dd8 <__fxstatat@plt+0x22a8>
  403ec0:	ldrb	w8, [sp, #15]
  403ec4:	tbnz	w8, #0, 403ecc <__fxstatat@plt+0x239c>
  403ec8:	b	403ed8 <__fxstatat@plt+0x23a8>
  403ecc:	mov	x8, #0xfffffffffffffffe    	// #-2
  403ed0:	stur	x8, [x29, #-8]
  403ed4:	b	403ee0 <__fxstatat@plt+0x23b0>
  403ed8:	ldr	x8, [sp, #16]
  403edc:	stur	x8, [x29, #-8]
  403ee0:	ldur	x0, [x29, #-8]
  403ee4:	ldp	x29, x30, [sp, #80]
  403ee8:	add	sp, sp, #0x60
  403eec:	ret
  403ef0:	sub	sp, sp, #0x60
  403ef4:	stp	x29, x30, [sp, #80]
  403ef8:	add	x29, sp, #0x50
  403efc:	mov	x8, #0xffffffffffffffff    	// #-1
  403f00:	stur	x0, [x29, #-8]
  403f04:	stur	x1, [x29, #-16]
  403f08:	stur	x2, [x29, #-24]
  403f0c:	ldur	x9, [x29, #-24]
  403f10:	cmp	x9, x8
  403f14:	b.ne	403f2c <__fxstatat@plt+0x23fc>  // b.any
  403f18:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403f1c:	add	x0, x0, #0x912
  403f20:	bl	401b00 <gettext@plt>
  403f24:	str	x0, [sp, #40]
  403f28:	b	403f3c <__fxstatat@plt+0x240c>
  403f2c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  403f30:	add	x0, x0, #0x92d
  403f34:	bl	401b00 <gettext@plt>
  403f38:	str	x0, [sp, #40]
  403f3c:	ldr	x8, [sp, #40]
  403f40:	stur	x8, [x29, #-32]
  403f44:	ldur	x2, [x29, #-32]
  403f48:	ldur	x8, [x29, #-16]
  403f4c:	mov	w9, wzr
  403f50:	mov	w0, w9
  403f54:	mov	w1, #0x8                   	// #8
  403f58:	str	x2, [sp, #32]
  403f5c:	mov	x2, x8
  403f60:	str	w9, [sp, #28]
  403f64:	bl	406740 <__fxstatat@plt+0x4c10>
  403f68:	ldur	x1, [x29, #-8]
  403f6c:	mov	w9, #0x1                   	// #1
  403f70:	str	x0, [sp, #16]
  403f74:	mov	w0, w9
  403f78:	bl	406be0 <__fxstatat@plt+0x50b0>
  403f7c:	ldr	w9, [sp, #28]
  403f80:	str	x0, [sp, #8]
  403f84:	mov	w0, w9
  403f88:	mov	w1, w9
  403f8c:	ldr	x2, [sp, #32]
  403f90:	ldr	x3, [sp, #16]
  403f94:	ldr	x4, [sp, #8]
  403f98:	bl	401790 <error@plt>
  403f9c:	ldp	x29, x30, [sp, #80]
  403fa0:	add	sp, sp, #0x60
  403fa4:	ret
  403fa8:	sub	sp, sp, #0x60
  403fac:	stp	x29, x30, [sp, #80]
  403fb0:	add	x29, sp, #0x50
  403fb4:	mov	x8, xzr
  403fb8:	adrp	x9, 40f000 <__fxstatat@plt+0xd4d0>
  403fbc:	add	x9, x9, #0x94a
  403fc0:	adrp	x10, 421000 <__fxstatat@plt+0x1f4d0>
  403fc4:	add	x10, x10, #0x2a0
  403fc8:	stur	x0, [x29, #-8]
  403fcc:	stur	x1, [x29, #-16]
  403fd0:	stur	x2, [x29, #-24]
  403fd4:	str	x8, [sp, #40]
  403fd8:	mov	x0, x9
  403fdc:	str	x10, [sp, #32]
  403fe0:	bl	401b00 <gettext@plt>
  403fe4:	ldr	x8, [sp, #32]
  403fe8:	ldr	x1, [x8]
  403fec:	bl	401a70 <fputs_unlocked@plt>
  403ff0:	stur	xzr, [x29, #-32]
  403ff4:	ldur	x8, [x29, #-8]
  403ff8:	ldur	x9, [x29, #-32]
  403ffc:	mov	x10, #0x8                   	// #8
  404000:	mul	x9, x10, x9
  404004:	add	x8, x8, x9
  404008:	ldr	x8, [x8]
  40400c:	cbz	x8, 4040f8 <__fxstatat@plt+0x25c8>
  404010:	ldur	x8, [x29, #-32]
  404014:	cbz	x8, 40403c <__fxstatat@plt+0x250c>
  404018:	ldr	x0, [sp, #40]
  40401c:	ldur	x8, [x29, #-16]
  404020:	ldur	x9, [x29, #-24]
  404024:	ldur	x10, [x29, #-32]
  404028:	mul	x9, x9, x10
  40402c:	add	x1, x8, x9
  404030:	ldur	x2, [x29, #-24]
  404034:	bl	401980 <memcmp@plt>
  404038:	cbz	w0, 4040a0 <__fxstatat@plt+0x2570>
  40403c:	ldr	x8, [sp, #32]
  404040:	ldr	x0, [x8]
  404044:	ldur	x9, [x29, #-8]
  404048:	ldur	x10, [x29, #-32]
  40404c:	mov	x11, #0x8                   	// #8
  404050:	mul	x10, x11, x10
  404054:	add	x9, x9, x10
  404058:	ldr	x9, [x9]
  40405c:	str	x0, [sp, #24]
  404060:	mov	x0, x9
  404064:	bl	406c10 <__fxstatat@plt+0x50e0>
  404068:	ldr	x8, [sp, #24]
  40406c:	str	x0, [sp, #16]
  404070:	mov	x0, x8
  404074:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  404078:	add	x1, x1, #0x95f
  40407c:	ldr	x2, [sp, #16]
  404080:	bl	401b10 <fprintf@plt>
  404084:	ldur	x8, [x29, #-16]
  404088:	ldur	x9, [x29, #-24]
  40408c:	ldur	x10, [x29, #-32]
  404090:	mul	x9, x9, x10
  404094:	add	x8, x8, x9
  404098:	str	x8, [sp, #40]
  40409c:	b	4040e8 <__fxstatat@plt+0x25b8>
  4040a0:	ldr	x8, [sp, #32]
  4040a4:	ldr	x0, [x8]
  4040a8:	ldur	x9, [x29, #-8]
  4040ac:	ldur	x10, [x29, #-32]
  4040b0:	mov	x11, #0x8                   	// #8
  4040b4:	mul	x10, x11, x10
  4040b8:	add	x9, x9, x10
  4040bc:	ldr	x9, [x9]
  4040c0:	str	x0, [sp, #8]
  4040c4:	mov	x0, x9
  4040c8:	bl	406c10 <__fxstatat@plt+0x50e0>
  4040cc:	ldr	x8, [sp, #8]
  4040d0:	str	x0, [sp]
  4040d4:	mov	x0, x8
  4040d8:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  4040dc:	add	x1, x1, #0x967
  4040e0:	ldr	x2, [sp]
  4040e4:	bl	401b10 <fprintf@plt>
  4040e8:	ldur	x8, [x29, #-32]
  4040ec:	add	x8, x8, #0x1
  4040f0:	stur	x8, [x29, #-32]
  4040f4:	b	403ff4 <__fxstatat@plt+0x24c4>
  4040f8:	ldr	x8, [sp, #32]
  4040fc:	ldr	x1, [x8]
  404100:	mov	w0, #0xa                   	// #10
  404104:	bl	401840 <putc_unlocked@plt>
  404108:	ldp	x29, x30, [sp, #80]
  40410c:	add	sp, sp, #0x60
  404110:	ret
  404114:	sub	sp, sp, #0x50
  404118:	stp	x29, x30, [sp, #64]
  40411c:	add	x29, sp, #0x40
  404120:	stur	x0, [x29, #-16]
  404124:	stur	x1, [x29, #-24]
  404128:	str	x2, [sp, #32]
  40412c:	str	x3, [sp, #24]
  404130:	str	x4, [sp, #16]
  404134:	str	x5, [sp, #8]
  404138:	ldur	x0, [x29, #-24]
  40413c:	ldr	x1, [sp, #32]
  404140:	ldr	x2, [sp, #24]
  404144:	ldr	x3, [sp, #16]
  404148:	bl	403d9c <__fxstatat@plt+0x226c>
  40414c:	str	x0, [sp]
  404150:	ldr	x8, [sp]
  404154:	cmp	x8, #0x0
  404158:	cset	w9, lt  // lt = tstop
  40415c:	tbnz	w9, #0, 40416c <__fxstatat@plt+0x263c>
  404160:	ldr	x8, [sp]
  404164:	stur	x8, [x29, #-8]
  404168:	b	40419c <__fxstatat@plt+0x266c>
  40416c:	ldur	x0, [x29, #-16]
  404170:	ldur	x1, [x29, #-24]
  404174:	ldr	x2, [sp]
  404178:	bl	403ef0 <__fxstatat@plt+0x23c0>
  40417c:	ldr	x0, [sp, #32]
  404180:	ldr	x1, [sp, #24]
  404184:	ldr	x2, [sp, #16]
  404188:	bl	403fa8 <__fxstatat@plt+0x2478>
  40418c:	ldr	x8, [sp, #8]
  404190:	blr	x8
  404194:	mov	x8, #0xffffffffffffffff    	// #-1
  404198:	stur	x8, [x29, #-8]
  40419c:	ldur	x0, [x29, #-8]
  4041a0:	ldp	x29, x30, [sp, #64]
  4041a4:	add	sp, sp, #0x50
  4041a8:	ret
  4041ac:	sub	sp, sp, #0x40
  4041b0:	stp	x29, x30, [sp, #48]
  4041b4:	add	x29, sp, #0x30
  4041b8:	stur	x0, [x29, #-16]
  4041bc:	str	x1, [sp, #24]
  4041c0:	str	x2, [sp, #16]
  4041c4:	str	x3, [sp, #8]
  4041c8:	str	xzr, [sp]
  4041cc:	ldr	x8, [sp, #24]
  4041d0:	ldr	x9, [sp]
  4041d4:	mov	x10, #0x8                   	// #8
  4041d8:	mul	x9, x10, x9
  4041dc:	add	x8, x8, x9
  4041e0:	ldr	x8, [x8]
  4041e4:	cbz	x8, 40423c <__fxstatat@plt+0x270c>
  4041e8:	ldur	x0, [x29, #-16]
  4041ec:	ldr	x8, [sp, #16]
  4041f0:	ldr	x9, [sp, #8]
  4041f4:	ldr	x10, [sp]
  4041f8:	mul	x9, x9, x10
  4041fc:	add	x1, x8, x9
  404200:	ldr	x2, [sp, #8]
  404204:	bl	401980 <memcmp@plt>
  404208:	cbnz	w0, 40422c <__fxstatat@plt+0x26fc>
  40420c:	ldr	x8, [sp, #24]
  404210:	ldr	x9, [sp]
  404214:	mov	x10, #0x8                   	// #8
  404218:	mul	x9, x10, x9
  40421c:	add	x8, x8, x9
  404220:	ldr	x8, [x8]
  404224:	stur	x8, [x29, #-8]
  404228:	b	404244 <__fxstatat@plt+0x2714>
  40422c:	ldr	x8, [sp]
  404230:	add	x8, x8, #0x1
  404234:	str	x8, [sp]
  404238:	b	4041cc <__fxstatat@plt+0x269c>
  40423c:	mov	x8, xzr
  404240:	stur	x8, [x29, #-8]
  404244:	ldur	x0, [x29, #-8]
  404248:	ldp	x29, x30, [sp, #48]
  40424c:	add	sp, sp, #0x40
  404250:	ret
  404254:	sub	sp, sp, #0x10
  404258:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  40425c:	add	x8, x8, #0x2e8
  404260:	str	x0, [sp, #8]
  404264:	ldr	x9, [sp, #8]
  404268:	str	x9, [x8]
  40426c:	add	sp, sp, #0x10
  404270:	ret
  404274:	sub	sp, sp, #0x40
  404278:	stp	x29, x30, [sp, #48]
  40427c:	add	x29, sp, #0x30
  404280:	mov	w8, #0x0                   	// #0
  404284:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  404288:	add	x9, x9, #0x2c0
  40428c:	sturb	w8, [x29, #-1]
  404290:	ldr	x0, [x9]
  404294:	str	x9, [sp, #24]
  404298:	bl	407c80 <__fxstatat@plt+0x6150>
  40429c:	cmp	x0, #0x0
  4042a0:	cset	w8, ls  // ls = plast
  4042a4:	tbnz	w8, #0, 4042dc <__fxstatat@plt+0x27ac>
  4042a8:	ldr	x8, [sp, #24]
  4042ac:	ldr	x0, [x8]
  4042b0:	mov	x9, xzr
  4042b4:	mov	x1, x9
  4042b8:	mov	w2, #0x1                   	// #1
  4042bc:	bl	407d10 <__fxstatat@plt+0x61e0>
  4042c0:	cbnz	w0, 4042dc <__fxstatat@plt+0x27ac>
  4042c4:	ldr	x8, [sp, #24]
  4042c8:	ldr	x0, [x8]
  4042cc:	bl	407be8 <__fxstatat@plt+0x60b8>
  4042d0:	cbz	w0, 4042dc <__fxstatat@plt+0x27ac>
  4042d4:	mov	w8, #0x1                   	// #1
  4042d8:	sturb	w8, [x29, #-1]
  4042dc:	ldr	x8, [sp, #24]
  4042e0:	ldr	x0, [x8]
  4042e4:	bl	40b63c <__fxstatat@plt+0x9b0c>
  4042e8:	cbz	w0, 4042f4 <__fxstatat@plt+0x27c4>
  4042ec:	mov	w8, #0x1                   	// #1
  4042f0:	sturb	w8, [x29, #-1]
  4042f4:	ldurb	w8, [x29, #-1]
  4042f8:	tbnz	w8, #0, 404300 <__fxstatat@plt+0x27d0>
  4042fc:	b	404384 <__fxstatat@plt+0x2854>
  404300:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404304:	add	x0, x0, #0x96c
  404308:	bl	401b00 <gettext@plt>
  40430c:	stur	x0, [x29, #-16]
  404310:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404314:	add	x8, x8, #0x2e8
  404318:	ldr	x8, [x8]
  40431c:	cbz	x8, 404364 <__fxstatat@plt+0x2834>
  404320:	bl	401ae0 <__errno_location@plt>
  404324:	ldr	w1, [x0]
  404328:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  40432c:	add	x8, x8, #0x2e8
  404330:	ldr	x0, [x8]
  404334:	str	w1, [sp, #20]
  404338:	bl	406954 <__fxstatat@plt+0x4e24>
  40433c:	ldur	x4, [x29, #-16]
  404340:	mov	w9, wzr
  404344:	str	x0, [sp, #8]
  404348:	mov	w0, w9
  40434c:	ldr	w1, [sp, #20]
  404350:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  404354:	add	x2, x2, #0x97f
  404358:	ldr	x3, [sp, #8]
  40435c:	bl	401790 <error@plt>
  404360:	b	404384 <__fxstatat@plt+0x2854>
  404364:	bl	401ae0 <__errno_location@plt>
  404368:	ldr	w1, [x0]
  40436c:	ldur	x3, [x29, #-16]
  404370:	mov	w8, wzr
  404374:	mov	w0, w8
  404378:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  40437c:	add	x2, x2, #0x969
  404380:	bl	401790 <error@plt>
  404384:	bl	4043fc <__fxstatat@plt+0x28cc>
  404388:	ldurb	w8, [x29, #-1]
  40438c:	tbnz	w8, #0, 404394 <__fxstatat@plt+0x2864>
  404390:	b	4043a4 <__fxstatat@plt+0x2874>
  404394:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404398:	add	x8, x8, #0x238
  40439c:	ldr	w0, [x8]
  4043a0:	bl	401750 <_exit@plt>
  4043a4:	ldp	x29, x30, [sp, #48]
  4043a8:	add	sp, sp, #0x40
  4043ac:	ret
  4043b0:	sub	sp, sp, #0x10
  4043b4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4043b8:	add	x8, x8, #0x2f0
  4043bc:	str	x0, [sp, #8]
  4043c0:	ldr	x9, [sp, #8]
  4043c4:	str	x9, [x8]
  4043c8:	add	sp, sp, #0x10
  4043cc:	ret
  4043d0:	sub	sp, sp, #0x10
  4043d4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4043d8:	add	x8, x8, #0x2f8
  4043dc:	mov	w9, #0x1                   	// #1
  4043e0:	and	w9, w0, w9
  4043e4:	strb	w9, [sp, #15]
  4043e8:	ldrb	w9, [sp, #15]
  4043ec:	and	w9, w9, #0x1
  4043f0:	strb	w9, [x8]
  4043f4:	add	sp, sp, #0x10
  4043f8:	ret
  4043fc:	sub	sp, sp, #0x30
  404400:	stp	x29, x30, [sp, #32]
  404404:	add	x29, sp, #0x20
  404408:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  40440c:	add	x8, x8, #0x2b8
  404410:	ldr	x0, [x8]
  404414:	bl	40b63c <__fxstatat@plt+0x9b0c>
  404418:	cbz	w0, 4044d4 <__fxstatat@plt+0x29a4>
  40441c:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404420:	add	x8, x8, #0x2f8
  404424:	ldrb	w9, [x8]
  404428:	tbnz	w9, #0, 404430 <__fxstatat@plt+0x2900>
  40442c:	b	404440 <__fxstatat@plt+0x2910>
  404430:	bl	401ae0 <__errno_location@plt>
  404434:	ldr	w8, [x0]
  404438:	cmp	w8, #0x20
  40443c:	b.eq	4044d4 <__fxstatat@plt+0x29a4>  // b.none
  404440:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404444:	add	x0, x0, #0x986
  404448:	bl	401b00 <gettext@plt>
  40444c:	stur	x0, [x29, #-8]
  404450:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404454:	add	x8, x8, #0x2f0
  404458:	ldr	x8, [x8]
  40445c:	cbz	x8, 4044a4 <__fxstatat@plt+0x2974>
  404460:	bl	401ae0 <__errno_location@plt>
  404464:	ldr	w1, [x0]
  404468:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  40446c:	add	x8, x8, #0x2f0
  404470:	ldr	x0, [x8]
  404474:	stur	w1, [x29, #-12]
  404478:	bl	406954 <__fxstatat@plt+0x4e24>
  40447c:	ldur	x4, [x29, #-8]
  404480:	mov	w9, wzr
  404484:	str	x0, [sp, #8]
  404488:	mov	w0, w9
  40448c:	ldur	w1, [x29, #-12]
  404490:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  404494:	add	x2, x2, #0x97f
  404498:	ldr	x3, [sp, #8]
  40449c:	bl	401790 <error@plt>
  4044a0:	b	4044c4 <__fxstatat@plt+0x2994>
  4044a4:	bl	401ae0 <__errno_location@plt>
  4044a8:	ldr	w1, [x0]
  4044ac:	ldur	x3, [x29, #-8]
  4044b0:	mov	w8, wzr
  4044b4:	mov	w0, w8
  4044b8:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  4044bc:	add	x2, x2, #0x969
  4044c0:	bl	401790 <error@plt>
  4044c4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4044c8:	add	x8, x8, #0x238
  4044cc:	ldr	w0, [x8]
  4044d0:	bl	401750 <_exit@plt>
  4044d4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4044d8:	add	x8, x8, #0x2a0
  4044dc:	ldr	x0, [x8]
  4044e0:	bl	40b63c <__fxstatat@plt+0x9b0c>
  4044e4:	cbz	w0, 4044f8 <__fxstatat@plt+0x29c8>
  4044e8:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4044ec:	add	x8, x8, #0x238
  4044f0:	ldr	w0, [x8]
  4044f4:	bl	401750 <_exit@plt>
  4044f8:	ldp	x29, x30, [sp, #32]
  4044fc:	add	sp, sp, #0x30
  404500:	ret
  404504:	sub	sp, sp, #0x20
  404508:	mov	w8, #0x0                   	// #0
  40450c:	str	x0, [sp, #24]
  404510:	ldr	x9, [sp, #24]
  404514:	str	x9, [sp, #16]
  404518:	strb	w8, [sp, #7]
  40451c:	ldr	x8, [sp, #16]
  404520:	ldrb	w9, [x8]
  404524:	cmp	w9, #0x2f
  404528:	b.ne	40453c <__fxstatat@plt+0x2a0c>  // b.any
  40452c:	ldr	x8, [sp, #16]
  404530:	add	x8, x8, #0x1
  404534:	str	x8, [sp, #16]
  404538:	b	40451c <__fxstatat@plt+0x29ec>
  40453c:	ldr	x8, [sp, #16]
  404540:	str	x8, [sp, #8]
  404544:	ldr	x8, [sp, #8]
  404548:	ldrb	w9, [x8]
  40454c:	cbz	w9, 404598 <__fxstatat@plt+0x2a68>
  404550:	ldr	x8, [sp, #8]
  404554:	ldrb	w9, [x8]
  404558:	cmp	w9, #0x2f
  40455c:	b.ne	40456c <__fxstatat@plt+0x2a3c>  // b.any
  404560:	mov	w8, #0x1                   	// #1
  404564:	strb	w8, [sp, #7]
  404568:	b	404588 <__fxstatat@plt+0x2a58>
  40456c:	ldrb	w8, [sp, #7]
  404570:	tbnz	w8, #0, 404578 <__fxstatat@plt+0x2a48>
  404574:	b	404588 <__fxstatat@plt+0x2a58>
  404578:	ldr	x8, [sp, #8]
  40457c:	str	x8, [sp, #16]
  404580:	mov	w9, #0x0                   	// #0
  404584:	strb	w9, [sp, #7]
  404588:	ldr	x8, [sp, #8]
  40458c:	add	x8, x8, #0x1
  404590:	str	x8, [sp, #8]
  404594:	b	404544 <__fxstatat@plt+0x2a14>
  404598:	ldr	x0, [sp, #16]
  40459c:	add	sp, sp, #0x20
  4045a0:	ret
  4045a4:	sub	sp, sp, #0x30
  4045a8:	stp	x29, x30, [sp, #32]
  4045ac:	add	x29, sp, #0x20
  4045b0:	stur	x0, [x29, #-8]
  4045b4:	str	xzr, [sp, #8]
  4045b8:	ldur	x0, [x29, #-8]
  4045bc:	bl	401760 <strlen@plt>
  4045c0:	str	x0, [sp, #16]
  4045c4:	ldr	x8, [sp, #16]
  4045c8:	mov	x9, #0x1                   	// #1
  4045cc:	mov	w10, #0x0                   	// #0
  4045d0:	cmp	x9, x8
  4045d4:	str	w10, [sp, #4]
  4045d8:	b.cs	4045f8 <__fxstatat@plt+0x2ac8>  // b.hs, b.nlast
  4045dc:	ldur	x8, [x29, #-8]
  4045e0:	ldr	x9, [sp, #16]
  4045e4:	subs	x9, x9, #0x1
  4045e8:	ldrb	w10, [x8, x9]
  4045ec:	cmp	w10, #0x2f
  4045f0:	cset	w10, eq  // eq = none
  4045f4:	str	w10, [sp, #4]
  4045f8:	ldr	w8, [sp, #4]
  4045fc:	tbnz	w8, #0, 404604 <__fxstatat@plt+0x2ad4>
  404600:	b	404614 <__fxstatat@plt+0x2ae4>
  404604:	ldr	x8, [sp, #16]
  404608:	subs	x8, x8, #0x1
  40460c:	str	x8, [sp, #16]
  404610:	b	4045c4 <__fxstatat@plt+0x2a94>
  404614:	ldr	x0, [sp, #16]
  404618:	ldp	x29, x30, [sp, #32]
  40461c:	add	sp, sp, #0x30
  404620:	ret
  404624:	sub	sp, sp, #0x30
  404628:	stp	x29, x30, [sp, #32]
  40462c:	add	x29, sp, #0x20
  404630:	str	x0, [sp, #16]
  404634:	ldr	x8, [sp, #16]
  404638:	ldr	w9, [x8, #16]
  40463c:	and	w9, w9, #0xf000
  404640:	cmp	w9, #0x8, lsl #12
  404644:	b.ne	404684 <__fxstatat@plt+0x2b54>  // b.any
  404648:	ldr	x8, [sp, #16]
  40464c:	ldr	x8, [x8, #48]
  404650:	cbnz	x8, 404668 <__fxstatat@plt+0x2b38>
  404654:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404658:	add	x0, x0, #0x992
  40465c:	bl	401b00 <gettext@plt>
  404660:	str	x0, [sp, #8]
  404664:	b	404678 <__fxstatat@plt+0x2b48>
  404668:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  40466c:	add	x0, x0, #0x9a5
  404670:	bl	401b00 <gettext@plt>
  404674:	str	x0, [sp, #8]
  404678:	ldr	x8, [sp, #8]
  40467c:	stur	x8, [x29, #-8]
  404680:	b	404808 <__fxstatat@plt+0x2cd8>
  404684:	ldr	x8, [sp, #16]
  404688:	ldr	w9, [x8, #16]
  40468c:	and	w9, w9, #0xf000
  404690:	cmp	w9, #0x4, lsl #12
  404694:	b.ne	4046ac <__fxstatat@plt+0x2b7c>  // b.any
  404698:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  40469c:	add	x0, x0, #0x9b2
  4046a0:	bl	401b00 <gettext@plt>
  4046a4:	stur	x0, [x29, #-8]
  4046a8:	b	404808 <__fxstatat@plt+0x2cd8>
  4046ac:	ldr	x8, [sp, #16]
  4046b0:	ldr	w9, [x8, #16]
  4046b4:	and	w9, w9, #0xf000
  4046b8:	cmp	w9, #0xa, lsl #12
  4046bc:	b.ne	4046d4 <__fxstatat@plt+0x2ba4>  // b.any
  4046c0:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4046c4:	add	x0, x0, #0x9bc
  4046c8:	bl	401b00 <gettext@plt>
  4046cc:	stur	x0, [x29, #-8]
  4046d0:	b	404808 <__fxstatat@plt+0x2cd8>
  4046d4:	ldr	x8, [sp, #16]
  4046d8:	ldr	w9, [x8, #16]
  4046dc:	ldr	x8, [sp, #16]
  4046e0:	ldr	w10, [x8, #16]
  4046e4:	subs	w9, w9, w10
  4046e8:	cbz	w9, 404700 <__fxstatat@plt+0x2bd0>
  4046ec:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4046f0:	add	x0, x0, #0x9ca
  4046f4:	bl	401b00 <gettext@plt>
  4046f8:	stur	x0, [x29, #-8]
  4046fc:	b	404808 <__fxstatat@plt+0x2cd8>
  404700:	ldr	x8, [sp, #16]
  404704:	ldr	w9, [x8, #16]
  404708:	ldr	x8, [sp, #16]
  40470c:	ldr	w10, [x8, #16]
  404710:	subs	w9, w9, w10
  404714:	cbz	w9, 40472c <__fxstatat@plt+0x2bfc>
  404718:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  40471c:	add	x0, x0, #0x9d8
  404720:	bl	401b00 <gettext@plt>
  404724:	stur	x0, [x29, #-8]
  404728:	b	404808 <__fxstatat@plt+0x2cd8>
  40472c:	ldr	x8, [sp, #16]
  404730:	ldr	w9, [x8, #16]
  404734:	ldr	x8, [sp, #16]
  404738:	ldr	w10, [x8, #16]
  40473c:	subs	w9, w9, w10
  404740:	cbz	w9, 404758 <__fxstatat@plt+0x2c28>
  404744:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404748:	add	x0, x0, #0x9e2
  40474c:	bl	401b00 <gettext@plt>
  404750:	stur	x0, [x29, #-8]
  404754:	b	404808 <__fxstatat@plt+0x2cd8>
  404758:	ldr	x8, [sp, #16]
  40475c:	ldr	w9, [x8, #16]
  404760:	and	w9, w9, #0xf000
  404764:	cmp	w9, #0x6, lsl #12
  404768:	b.ne	404780 <__fxstatat@plt+0x2c50>  // b.any
  40476c:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404770:	add	x0, x0, #0x9f7
  404774:	bl	401b00 <gettext@plt>
  404778:	stur	x0, [x29, #-8]
  40477c:	b	404808 <__fxstatat@plt+0x2cd8>
  404780:	ldr	x8, [sp, #16]
  404784:	ldr	w9, [x8, #16]
  404788:	and	w9, w9, #0xf000
  40478c:	cmp	w9, #0x2, lsl #12
  404790:	b.ne	4047a8 <__fxstatat@plt+0x2c78>  // b.any
  404794:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404798:	add	x0, x0, #0xa0a
  40479c:	bl	401b00 <gettext@plt>
  4047a0:	stur	x0, [x29, #-8]
  4047a4:	b	404808 <__fxstatat@plt+0x2cd8>
  4047a8:	ldr	x8, [sp, #16]
  4047ac:	ldr	w9, [x8, #16]
  4047b0:	and	w9, w9, #0xf000
  4047b4:	cmp	w9, #0x1, lsl #12
  4047b8:	b.ne	4047d0 <__fxstatat@plt+0x2ca0>  // b.any
  4047bc:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4047c0:	add	x0, x0, #0xa21
  4047c4:	bl	401b00 <gettext@plt>
  4047c8:	stur	x0, [x29, #-8]
  4047cc:	b	404808 <__fxstatat@plt+0x2cd8>
  4047d0:	ldr	x8, [sp, #16]
  4047d4:	ldr	w9, [x8, #16]
  4047d8:	and	w9, w9, #0xf000
  4047dc:	cmp	w9, #0xc, lsl #12
  4047e0:	b.ne	4047f8 <__fxstatat@plt+0x2cc8>  // b.any
  4047e4:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4047e8:	add	x0, x0, #0xa26
  4047ec:	bl	401b00 <gettext@plt>
  4047f0:	stur	x0, [x29, #-8]
  4047f4:	b	404808 <__fxstatat@plt+0x2cd8>
  4047f8:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  4047fc:	add	x0, x0, #0xa2d
  404800:	bl	401b00 <gettext@plt>
  404804:	stur	x0, [x29, #-8]
  404808:	ldur	x0, [x29, #-8]
  40480c:	ldp	x29, x30, [sp, #32]
  404810:	add	sp, sp, #0x30
  404814:	ret
  404818:	sub	sp, sp, #0x30
  40481c:	stp	x29, x30, [sp, #32]
  404820:	add	x29, sp, #0x20
  404824:	stur	x0, [x29, #-8]
  404828:	str	x1, [sp, #16]
  40482c:	str	x2, [sp, #8]
  404830:	ldur	x0, [x29, #-8]
  404834:	ldr	x1, [sp, #16]
  404838:	ldr	x2, [sp, #8]
  40483c:	bl	404860 <__fxstatat@plt+0x2d30>
  404840:	str	x0, [sp]
  404844:	ldr	x8, [sp]
  404848:	cbnz	x8, 404850 <__fxstatat@plt+0x2d20>
  40484c:	bl	4079c4 <__fxstatat@plt+0x5e94>
  404850:	ldr	x0, [sp]
  404854:	ldp	x29, x30, [sp, #32]
  404858:	add	sp, sp, #0x30
  40485c:	ret
  404860:	sub	sp, sp, #0x90
  404864:	stp	x29, x30, [sp, #128]
  404868:	add	x29, sp, #0x80
  40486c:	mov	w8, #0x0                   	// #0
  404870:	stur	x0, [x29, #-16]
  404874:	stur	x1, [x29, #-24]
  404878:	stur	x2, [x29, #-32]
  40487c:	ldur	x0, [x29, #-16]
  404880:	str	w8, [sp, #36]
  404884:	bl	404504 <__fxstatat@plt+0x29d4>
  404888:	stur	x0, [x29, #-40]
  40488c:	ldur	x0, [x29, #-40]
  404890:	bl	4045a4 <__fxstatat@plt+0x2a74>
  404894:	stur	x0, [x29, #-48]
  404898:	ldur	x9, [x29, #-40]
  40489c:	ldur	x10, [x29, #-16]
  4048a0:	subs	x9, x9, x10
  4048a4:	ldur	x10, [x29, #-48]
  4048a8:	add	x9, x9, x10
  4048ac:	stur	x9, [x29, #-56]
  4048b0:	ldur	x0, [x29, #-24]
  4048b4:	bl	401760 <strlen@plt>
  4048b8:	str	x0, [sp, #64]
  4048bc:	ldr	w8, [sp, #36]
  4048c0:	strb	w8, [sp, #63]
  4048c4:	ldur	x9, [x29, #-48]
  4048c8:	cbz	x9, 404900 <__fxstatat@plt+0x2dd0>
  4048cc:	ldur	x8, [x29, #-16]
  4048d0:	ldur	x9, [x29, #-56]
  4048d4:	subs	x9, x9, #0x1
  4048d8:	ldrb	w10, [x8, x9]
  4048dc:	cmp	w10, #0x2f
  4048e0:	b.eq	4048fc <__fxstatat@plt+0x2dcc>  // b.none
  4048e4:	ldur	x8, [x29, #-24]
  4048e8:	ldrb	w9, [x8]
  4048ec:	cmp	w9, #0x2f
  4048f0:	b.eq	4048fc <__fxstatat@plt+0x2dcc>  // b.none
  4048f4:	mov	w8, #0x2f                  	// #47
  4048f8:	strb	w8, [sp, #63]
  4048fc:	b	404918 <__fxstatat@plt+0x2de8>
  404900:	ldur	x8, [x29, #-24]
  404904:	ldrb	w9, [x8]
  404908:	cmp	w9, #0x2f
  40490c:	b.ne	404918 <__fxstatat@plt+0x2de8>  // b.any
  404910:	mov	w8, #0x2e                  	// #46
  404914:	strb	w8, [sp, #63]
  404918:	ldur	x8, [x29, #-56]
  40491c:	ldrb	w9, [sp, #63]
  404920:	cmp	w9, #0x0
  404924:	cset	w9, ne  // ne = any
  404928:	and	w9, w9, #0x1
  40492c:	add	x8, x8, w9, sxtw
  404930:	ldr	x10, [sp, #64]
  404934:	add	x8, x8, x10
  404938:	add	x0, x8, #0x1
  40493c:	bl	401870 <malloc@plt>
  404940:	str	x0, [sp, #48]
  404944:	ldr	x8, [sp, #48]
  404948:	cbnz	x8, 404958 <__fxstatat@plt+0x2e28>
  40494c:	mov	x8, xzr
  404950:	stur	x8, [x29, #-8]
  404954:	b	404a10 <__fxstatat@plt+0x2ee0>
  404958:	ldr	x8, [sp, #48]
  40495c:	ldur	x1, [x29, #-16]
  404960:	ldur	x9, [x29, #-56]
  404964:	mov	x0, x8
  404968:	mov	x2, x9
  40496c:	str	x8, [sp, #24]
  404970:	str	x9, [sp, #16]
  404974:	bl	401720 <memcpy@plt>
  404978:	ldr	x8, [sp, #24]
  40497c:	ldr	x9, [sp, #16]
  404980:	add	x10, x8, x9
  404984:	str	x10, [sp, #40]
  404988:	ldrb	w11, [sp, #63]
  40498c:	ldr	x10, [sp, #40]
  404990:	strb	w11, [x10]
  404994:	ldrb	w11, [sp, #63]
  404998:	cmp	w11, #0x0
  40499c:	cset	w11, ne  // ne = any
  4049a0:	and	w11, w11, #0x1
  4049a4:	ldr	x10, [sp, #40]
  4049a8:	mov	w0, w11
  4049ac:	sxtw	x12, w0
  4049b0:	add	x10, x10, x12
  4049b4:	str	x10, [sp, #40]
  4049b8:	ldur	x10, [x29, #-32]
  4049bc:	cbz	x10, 4049cc <__fxstatat@plt+0x2e9c>
  4049c0:	ldr	x8, [sp, #40]
  4049c4:	ldur	x9, [x29, #-32]
  4049c8:	str	x8, [x9]
  4049cc:	ldr	x8, [sp, #40]
  4049d0:	ldur	x1, [x29, #-24]
  4049d4:	ldr	x9, [sp, #64]
  4049d8:	mov	x0, x8
  4049dc:	mov	x2, x9
  4049e0:	str	x8, [sp, #8]
  4049e4:	str	x9, [sp]
  4049e8:	bl	401720 <memcpy@plt>
  4049ec:	ldr	x8, [sp, #8]
  4049f0:	ldr	x9, [sp]
  4049f4:	add	x10, x8, x9
  4049f8:	str	x10, [sp, #40]
  4049fc:	ldr	x10, [sp, #40]
  404a00:	mov	w11, #0x0                   	// #0
  404a04:	strb	w11, [x10]
  404a08:	ldr	x10, [sp, #48]
  404a0c:	stur	x10, [x29, #-8]
  404a10:	ldur	x0, [x29, #-8]
  404a14:	ldp	x29, x30, [sp, #128]
  404a18:	add	sp, sp, #0x90
  404a1c:	ret
  404a20:	mov	w0, #0xffffffff            	// #-1
  404a24:	ret
  404a28:	mov	w0, #0xffffffff            	// #-1
  404a2c:	ret
  404a30:	sub	sp, sp, #0x30
  404a34:	stp	x29, x30, [sp, #32]
  404a38:	add	x29, sp, #0x20
  404a3c:	stur	x0, [x29, #-8]
  404a40:	ldur	x8, [x29, #-8]
  404a44:	cbnz	x8, 404a64 <__fxstatat@plt+0x2f34>
  404a48:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404a4c:	add	x8, x8, #0x2a0
  404a50:	ldr	x1, [x8]
  404a54:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404a58:	add	x0, x0, #0xa38
  404a5c:	bl	401770 <fputs@plt>
  404a60:	bl	401960 <abort@plt>
  404a64:	ldur	x0, [x29, #-8]
  404a68:	mov	w1, #0x2f                  	// #47
  404a6c:	bl	401930 <strrchr@plt>
  404a70:	str	x0, [sp, #16]
  404a74:	ldr	x8, [sp, #16]
  404a78:	cbz	x8, 404a8c <__fxstatat@plt+0x2f5c>
  404a7c:	ldr	x8, [sp, #16]
  404a80:	add	x8, x8, #0x1
  404a84:	str	x8, [sp]
  404a88:	b	404a94 <__fxstatat@plt+0x2f64>
  404a8c:	ldur	x8, [x29, #-8]
  404a90:	str	x8, [sp]
  404a94:	ldr	x8, [sp]
  404a98:	str	x8, [sp, #8]
  404a9c:	ldr	x8, [sp, #8]
  404aa0:	ldur	x9, [x29, #-8]
  404aa4:	subs	x8, x8, x9
  404aa8:	cmp	x8, #0x7
  404aac:	b.lt	404b0c <__fxstatat@plt+0x2fdc>  // b.tstop
  404ab0:	ldr	x8, [sp, #8]
  404ab4:	mov	x9, #0xfffffffffffffff9    	// #-7
  404ab8:	add	x0, x8, x9
  404abc:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  404ac0:	add	x1, x1, #0xa70
  404ac4:	mov	x2, #0x7                   	// #7
  404ac8:	bl	401890 <strncmp@plt>
  404acc:	cbnz	w0, 404b0c <__fxstatat@plt+0x2fdc>
  404ad0:	ldr	x8, [sp, #8]
  404ad4:	stur	x8, [x29, #-8]
  404ad8:	ldr	x0, [sp, #8]
  404adc:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  404ae0:	add	x1, x1, #0xa78
  404ae4:	mov	x2, #0x3                   	// #3
  404ae8:	bl	401890 <strncmp@plt>
  404aec:	cbnz	w0, 404b0c <__fxstatat@plt+0x2fdc>
  404af0:	ldr	x8, [sp, #8]
  404af4:	add	x8, x8, #0x3
  404af8:	stur	x8, [x29, #-8]
  404afc:	ldur	x8, [x29, #-8]
  404b00:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  404b04:	add	x9, x9, #0x2c8
  404b08:	str	x8, [x9]
  404b0c:	ldur	x8, [x29, #-8]
  404b10:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  404b14:	add	x9, x9, #0x300
  404b18:	str	x8, [x9]
  404b1c:	ldur	x8, [x29, #-8]
  404b20:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  404b24:	add	x9, x9, #0x298
  404b28:	str	x8, [x9]
  404b2c:	ldp	x29, x30, [sp, #32]
  404b30:	add	sp, sp, #0x30
  404b34:	ret
  404b38:	sub	sp, sp, #0x40
  404b3c:	stp	x29, x30, [sp, #48]
  404b40:	add	x29, sp, #0x30
  404b44:	stur	x0, [x29, #-8]
  404b48:	bl	401ae0 <__errno_location@plt>
  404b4c:	ldr	w8, [x0]
  404b50:	stur	w8, [x29, #-12]
  404b54:	ldur	x9, [x29, #-8]
  404b58:	cbz	x9, 404b68 <__fxstatat@plt+0x3038>
  404b5c:	ldur	x8, [x29, #-8]
  404b60:	str	x8, [sp, #16]
  404b64:	b	404b74 <__fxstatat@plt+0x3044>
  404b68:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404b6c:	add	x8, x8, #0x308
  404b70:	str	x8, [sp, #16]
  404b74:	ldr	x8, [sp, #16]
  404b78:	mov	x0, x8
  404b7c:	mov	x1, #0x38                  	// #56
  404b80:	bl	40794c <__fxstatat@plt+0x5e1c>
  404b84:	str	x0, [sp, #24]
  404b88:	ldur	w9, [x29, #-12]
  404b8c:	str	w9, [sp, #12]
  404b90:	bl	401ae0 <__errno_location@plt>
  404b94:	ldr	w9, [sp, #12]
  404b98:	str	w9, [x0]
  404b9c:	ldr	x0, [sp, #24]
  404ba0:	ldp	x29, x30, [sp, #48]
  404ba4:	add	sp, sp, #0x40
  404ba8:	ret
  404bac:	sub	sp, sp, #0x10
  404bb0:	str	x0, [sp, #8]
  404bb4:	ldr	x8, [sp, #8]
  404bb8:	cbz	x8, 404bc8 <__fxstatat@plt+0x3098>
  404bbc:	ldr	x8, [sp, #8]
  404bc0:	str	x8, [sp]
  404bc4:	b	404bd4 <__fxstatat@plt+0x30a4>
  404bc8:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404bcc:	add	x8, x8, #0x308
  404bd0:	str	x8, [sp]
  404bd4:	ldr	x8, [sp]
  404bd8:	ldr	w0, [x8]
  404bdc:	add	sp, sp, #0x10
  404be0:	ret
  404be4:	sub	sp, sp, #0x20
  404be8:	str	x0, [sp, #24]
  404bec:	str	w1, [sp, #20]
  404bf0:	ldr	w8, [sp, #20]
  404bf4:	ldr	x9, [sp, #24]
  404bf8:	str	w8, [sp, #16]
  404bfc:	cbz	x9, 404c0c <__fxstatat@plt+0x30dc>
  404c00:	ldr	x8, [sp, #24]
  404c04:	str	x8, [sp, #8]
  404c08:	b	404c18 <__fxstatat@plt+0x30e8>
  404c0c:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404c10:	add	x8, x8, #0x308
  404c14:	str	x8, [sp, #8]
  404c18:	ldr	x8, [sp, #8]
  404c1c:	ldr	w9, [sp, #16]
  404c20:	str	w9, [x8]
  404c24:	add	sp, sp, #0x20
  404c28:	ret
  404c2c:	sub	sp, sp, #0x30
  404c30:	str	x0, [sp, #40]
  404c34:	strb	w1, [sp, #39]
  404c38:	str	w2, [sp, #32]
  404c3c:	ldrb	w8, [sp, #39]
  404c40:	strb	w8, [sp, #31]
  404c44:	ldr	x9, [sp, #40]
  404c48:	cbz	x9, 404c58 <__fxstatat@plt+0x3128>
  404c4c:	ldr	x8, [sp, #40]
  404c50:	str	x8, [sp]
  404c54:	b	404c64 <__fxstatat@plt+0x3134>
  404c58:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404c5c:	add	x8, x8, #0x308
  404c60:	str	x8, [sp]
  404c64:	ldr	x8, [sp]
  404c68:	add	x8, x8, #0x8
  404c6c:	ldrb	w9, [sp, #31]
  404c70:	mov	w10, w9
  404c74:	mov	x11, #0x20                  	// #32
  404c78:	udiv	x10, x10, x11
  404c7c:	mov	x12, #0x4                   	// #4
  404c80:	mul	x10, x12, x10
  404c84:	add	x8, x8, x10
  404c88:	str	x8, [sp, #16]
  404c8c:	ldrb	w9, [sp, #31]
  404c90:	mov	w8, w9
  404c94:	udiv	x10, x8, x11
  404c98:	mul	x10, x10, x11
  404c9c:	subs	x8, x8, x10
  404ca0:	str	w8, [sp, #12]
  404ca4:	ldr	x10, [sp, #16]
  404ca8:	ldr	w8, [x10]
  404cac:	ldr	w9, [sp, #12]
  404cb0:	lsr	w8, w8, w9
  404cb4:	and	w8, w8, #0x1
  404cb8:	str	w8, [sp, #8]
  404cbc:	ldr	w8, [sp, #32]
  404cc0:	and	w8, w8, #0x1
  404cc4:	ldr	w9, [sp, #8]
  404cc8:	eor	w8, w8, w9
  404ccc:	ldr	w9, [sp, #12]
  404cd0:	lsl	w8, w8, w9
  404cd4:	ldr	x10, [sp, #16]
  404cd8:	ldr	w9, [x10]
  404cdc:	eor	w8, w9, w8
  404ce0:	str	w8, [x10]
  404ce4:	ldr	w0, [sp, #8]
  404ce8:	add	sp, sp, #0x30
  404cec:	ret
  404cf0:	sub	sp, sp, #0x10
  404cf4:	str	x0, [sp, #8]
  404cf8:	str	w1, [sp, #4]
  404cfc:	ldr	x8, [sp, #8]
  404d00:	cbnz	x8, 404d10 <__fxstatat@plt+0x31e0>
  404d04:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404d08:	add	x8, x8, #0x308
  404d0c:	str	x8, [sp, #8]
  404d10:	ldr	x8, [sp, #8]
  404d14:	ldr	w9, [x8, #4]
  404d18:	str	w9, [sp]
  404d1c:	ldr	w9, [sp, #4]
  404d20:	ldr	x8, [sp, #8]
  404d24:	str	w9, [x8, #4]
  404d28:	ldr	w0, [sp]
  404d2c:	add	sp, sp, #0x10
  404d30:	ret
  404d34:	sub	sp, sp, #0x30
  404d38:	stp	x29, x30, [sp, #32]
  404d3c:	add	x29, sp, #0x20
  404d40:	stur	x0, [x29, #-8]
  404d44:	str	x1, [sp, #16]
  404d48:	str	x2, [sp, #8]
  404d4c:	ldur	x8, [x29, #-8]
  404d50:	cbnz	x8, 404d60 <__fxstatat@plt+0x3230>
  404d54:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404d58:	add	x8, x8, #0x308
  404d5c:	stur	x8, [x29, #-8]
  404d60:	ldur	x8, [x29, #-8]
  404d64:	mov	w9, #0xa                   	// #10
  404d68:	str	w9, [x8]
  404d6c:	ldr	x8, [sp, #16]
  404d70:	cbz	x8, 404d7c <__fxstatat@plt+0x324c>
  404d74:	ldr	x8, [sp, #8]
  404d78:	cbnz	x8, 404d80 <__fxstatat@plt+0x3250>
  404d7c:	bl	401960 <abort@plt>
  404d80:	ldr	x8, [sp, #16]
  404d84:	ldur	x9, [x29, #-8]
  404d88:	str	x8, [x9, #40]
  404d8c:	ldr	x8, [sp, #8]
  404d90:	ldur	x9, [x29, #-8]
  404d94:	str	x8, [x9, #48]
  404d98:	ldp	x29, x30, [sp, #32]
  404d9c:	add	sp, sp, #0x30
  404da0:	ret
  404da4:	sub	sp, sp, #0x70
  404da8:	stp	x29, x30, [sp, #96]
  404dac:	add	x29, sp, #0x60
  404db0:	stur	x0, [x29, #-8]
  404db4:	stur	x1, [x29, #-16]
  404db8:	stur	x2, [x29, #-24]
  404dbc:	stur	x3, [x29, #-32]
  404dc0:	stur	x4, [x29, #-40]
  404dc4:	ldur	x8, [x29, #-40]
  404dc8:	cbz	x8, 404dd8 <__fxstatat@plt+0x32a8>
  404dcc:	ldur	x8, [x29, #-40]
  404dd0:	str	x8, [sp, #24]
  404dd4:	b	404de4 <__fxstatat@plt+0x32b4>
  404dd8:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  404ddc:	add	x8, x8, #0x308
  404de0:	str	x8, [sp, #24]
  404de4:	ldr	x8, [sp, #24]
  404de8:	str	x8, [sp, #48]
  404dec:	bl	401ae0 <__errno_location@plt>
  404df0:	ldr	w9, [x0]
  404df4:	str	w9, [sp, #44]
  404df8:	ldur	x0, [x29, #-8]
  404dfc:	ldur	x1, [x29, #-16]
  404e00:	ldur	x2, [x29, #-24]
  404e04:	ldur	x3, [x29, #-32]
  404e08:	ldr	x8, [sp, #48]
  404e0c:	ldr	w4, [x8]
  404e10:	ldr	x8, [sp, #48]
  404e14:	ldr	w5, [x8, #4]
  404e18:	ldr	x8, [sp, #48]
  404e1c:	add	x6, x8, #0x8
  404e20:	ldr	x8, [sp, #48]
  404e24:	ldr	x7, [x8, #40]
  404e28:	ldr	x8, [sp, #48]
  404e2c:	ldr	x8, [x8, #48]
  404e30:	mov	x10, sp
  404e34:	str	x8, [x10]
  404e38:	bl	404e64 <__fxstatat@plt+0x3334>
  404e3c:	str	x0, [sp, #32]
  404e40:	ldr	w9, [sp, #44]
  404e44:	str	w9, [sp, #20]
  404e48:	bl	401ae0 <__errno_location@plt>
  404e4c:	ldr	w9, [sp, #20]
  404e50:	str	w9, [x0]
  404e54:	ldr	x0, [sp, #32]
  404e58:	ldp	x29, x30, [sp, #96]
  404e5c:	add	sp, sp, #0x70
  404e60:	ret
  404e64:	sub	sp, sp, #0x130
  404e68:	stp	x29, x30, [sp, #272]
  404e6c:	str	x28, [sp, #288]
  404e70:	add	x29, sp, #0x110
  404e74:	ldr	x8, [x29, #32]
  404e78:	mov	x9, xzr
  404e7c:	mov	w10, #0x0                   	// #0
  404e80:	mov	w11, #0x1                   	// #1
  404e84:	mov	w12, #0x1                   	// #1
  404e88:	stur	x0, [x29, #-16]
  404e8c:	stur	x1, [x29, #-24]
  404e90:	stur	x2, [x29, #-32]
  404e94:	stur	x3, [x29, #-40]
  404e98:	stur	w4, [x29, #-44]
  404e9c:	stur	w5, [x29, #-48]
  404ea0:	stur	x6, [x29, #-56]
  404ea4:	stur	x7, [x29, #-64]
  404ea8:	stur	x8, [x29, #-72]
  404eac:	stur	xzr, [x29, #-88]
  404eb0:	stur	xzr, [x29, #-96]
  404eb4:	stur	x9, [x29, #-104]
  404eb8:	stur	xzr, [x29, #-112]
  404ebc:	sturb	w10, [x29, #-113]
  404ec0:	str	w10, [sp, #84]
  404ec4:	str	w11, [sp, #80]
  404ec8:	str	w12, [sp, #76]
  404ecc:	bl	401a00 <__ctype_get_mb_cur_max@plt>
  404ed0:	cmp	x0, #0x1
  404ed4:	cset	w10, eq  // eq = none
  404ed8:	ldr	w11, [sp, #76]
  404edc:	and	w10, w10, w11
  404ee0:	sturb	w10, [x29, #-114]
  404ee4:	ldur	w10, [x29, #-48]
  404ee8:	tst	w10, #0x2
  404eec:	cset	w10, ne  // ne = any
  404ef0:	and	w10, w10, w11
  404ef4:	sturb	w10, [x29, #-115]
  404ef8:	ldr	w10, [sp, #84]
  404efc:	sturb	w10, [x29, #-116]
  404f00:	sturb	w10, [x29, #-117]
  404f04:	ldr	w12, [sp, #80]
  404f08:	sturb	w12, [x29, #-118]
  404f0c:	ldur	w8, [x29, #-44]
  404f10:	subs	w8, w8, #0x0
  404f14:	mov	w9, w8
  404f18:	ubfx	x9, x9, #0, #32
  404f1c:	cmp	x9, #0xa
  404f20:	str	x9, [sp, #64]
  404f24:	b.hi	4050f4 <__fxstatat@plt+0x35c4>  // b.pmore
  404f28:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  404f2c:	add	x8, x8, #0xa80
  404f30:	ldr	x11, [sp, #64]
  404f34:	ldrsw	x10, [x8, x11, lsl #2]
  404f38:	add	x9, x8, x10
  404f3c:	br	x9
  404f40:	mov	w8, #0x5                   	// #5
  404f44:	stur	w8, [x29, #-44]
  404f48:	mov	w8, #0x1                   	// #1
  404f4c:	sturb	w8, [x29, #-115]
  404f50:	ldurb	w8, [x29, #-115]
  404f54:	tbnz	w8, #0, 404f88 <__fxstatat@plt+0x3458>
  404f58:	ldur	x8, [x29, #-88]
  404f5c:	ldur	x9, [x29, #-24]
  404f60:	cmp	x8, x9
  404f64:	b.cs	404f7c <__fxstatat@plt+0x344c>  // b.hs, b.nlast
  404f68:	ldur	x8, [x29, #-16]
  404f6c:	ldur	x9, [x29, #-88]
  404f70:	add	x8, x8, x9
  404f74:	mov	w10, #0x22                  	// #34
  404f78:	strb	w10, [x8]
  404f7c:	ldur	x8, [x29, #-88]
  404f80:	add	x8, x8, #0x1
  404f84:	stur	x8, [x29, #-88]
  404f88:	mov	w8, #0x1                   	// #1
  404f8c:	sturb	w8, [x29, #-113]
  404f90:	adrp	x9, 40f000 <__fxstatat@plt+0xd4d0>
  404f94:	add	x9, x9, #0xd74
  404f98:	stur	x9, [x29, #-104]
  404f9c:	mov	x9, #0x1                   	// #1
  404fa0:	stur	x9, [x29, #-112]
  404fa4:	b	4050f8 <__fxstatat@plt+0x35c8>
  404fa8:	mov	w8, #0x1                   	// #1
  404fac:	sturb	w8, [x29, #-113]
  404fb0:	mov	w8, #0x0                   	// #0
  404fb4:	sturb	w8, [x29, #-115]
  404fb8:	b	4050f8 <__fxstatat@plt+0x35c8>
  404fbc:	ldur	w8, [x29, #-44]
  404fc0:	cmp	w8, #0xa
  404fc4:	b.eq	404ff0 <__fxstatat@plt+0x34c0>  // b.none
  404fc8:	ldur	w1, [x29, #-44]
  404fcc:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404fd0:	add	x0, x0, #0xd76
  404fd4:	bl	406c3c <__fxstatat@plt+0x510c>
  404fd8:	stur	x0, [x29, #-64]
  404fdc:	ldur	w1, [x29, #-44]
  404fe0:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  404fe4:	add	x0, x0, #0xd78
  404fe8:	bl	406c3c <__fxstatat@plt+0x510c>
  404fec:	stur	x0, [x29, #-72]
  404ff0:	ldurb	w8, [x29, #-115]
  404ff4:	tbnz	w8, #0, 405050 <__fxstatat@plt+0x3520>
  404ff8:	ldur	x8, [x29, #-64]
  404ffc:	stur	x8, [x29, #-104]
  405000:	ldur	x8, [x29, #-104]
  405004:	ldrb	w9, [x8]
  405008:	cbz	w9, 405050 <__fxstatat@plt+0x3520>
  40500c:	ldur	x8, [x29, #-88]
  405010:	ldur	x9, [x29, #-24]
  405014:	cmp	x8, x9
  405018:	b.cs	405034 <__fxstatat@plt+0x3504>  // b.hs, b.nlast
  40501c:	ldur	x8, [x29, #-104]
  405020:	ldrb	w9, [x8]
  405024:	ldur	x8, [x29, #-16]
  405028:	ldur	x10, [x29, #-88]
  40502c:	add	x8, x8, x10
  405030:	strb	w9, [x8]
  405034:	ldur	x8, [x29, #-88]
  405038:	add	x8, x8, #0x1
  40503c:	stur	x8, [x29, #-88]
  405040:	ldur	x8, [x29, #-104]
  405044:	add	x8, x8, #0x1
  405048:	stur	x8, [x29, #-104]
  40504c:	b	405000 <__fxstatat@plt+0x34d0>
  405050:	mov	w8, #0x1                   	// #1
  405054:	sturb	w8, [x29, #-113]
  405058:	ldur	x9, [x29, #-72]
  40505c:	stur	x9, [x29, #-104]
  405060:	ldur	x0, [x29, #-104]
  405064:	bl	401760 <strlen@plt>
  405068:	stur	x0, [x29, #-112]
  40506c:	b	4050f8 <__fxstatat@plt+0x35c8>
  405070:	mov	w8, #0x1                   	// #1
  405074:	sturb	w8, [x29, #-113]
  405078:	mov	w8, #0x1                   	// #1
  40507c:	sturb	w8, [x29, #-115]
  405080:	ldurb	w8, [x29, #-115]
  405084:	tbnz	w8, #0, 405090 <__fxstatat@plt+0x3560>
  405088:	mov	w8, #0x1                   	// #1
  40508c:	sturb	w8, [x29, #-113]
  405090:	mov	w8, #0x2                   	// #2
  405094:	stur	w8, [x29, #-44]
  405098:	ldurb	w8, [x29, #-115]
  40509c:	tbnz	w8, #0, 4050d0 <__fxstatat@plt+0x35a0>
  4050a0:	ldur	x8, [x29, #-88]
  4050a4:	ldur	x9, [x29, #-24]
  4050a8:	cmp	x8, x9
  4050ac:	b.cs	4050c4 <__fxstatat@plt+0x3594>  // b.hs, b.nlast
  4050b0:	ldur	x8, [x29, #-16]
  4050b4:	ldur	x9, [x29, #-88]
  4050b8:	add	x8, x8, x9
  4050bc:	mov	w10, #0x27                  	// #39
  4050c0:	strb	w10, [x8]
  4050c4:	ldur	x8, [x29, #-88]
  4050c8:	add	x8, x8, #0x1
  4050cc:	stur	x8, [x29, #-88]
  4050d0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  4050d4:	add	x8, x8, #0xd78
  4050d8:	stur	x8, [x29, #-104]
  4050dc:	mov	x8, #0x1                   	// #1
  4050e0:	stur	x8, [x29, #-112]
  4050e4:	b	4050f8 <__fxstatat@plt+0x35c8>
  4050e8:	mov	w8, #0x0                   	// #0
  4050ec:	sturb	w8, [x29, #-115]
  4050f0:	b	4050f8 <__fxstatat@plt+0x35c8>
  4050f4:	bl	401960 <abort@plt>
  4050f8:	stur	xzr, [x29, #-80]
  4050fc:	ldur	x8, [x29, #-40]
  405100:	mov	x9, #0xffffffffffffffff    	// #-1
  405104:	cmp	x8, x9
  405108:	b.ne	40512c <__fxstatat@plt+0x35fc>  // b.any
  40510c:	ldur	x8, [x29, #-32]
  405110:	ldur	x9, [x29, #-80]
  405114:	ldrb	w10, [x8, x9]
  405118:	cmp	w10, #0x0
  40511c:	cset	w10, eq  // eq = none
  405120:	and	w10, w10, #0x1
  405124:	str	w10, [sp, #60]
  405128:	b	405144 <__fxstatat@plt+0x3614>
  40512c:	ldur	x8, [x29, #-80]
  405130:	ldur	x9, [x29, #-40]
  405134:	cmp	x8, x9
  405138:	cset	w10, eq  // eq = none
  40513c:	and	w10, w10, #0x1
  405140:	str	w10, [sp, #60]
  405144:	ldr	w8, [sp, #60]
  405148:	cmp	w8, #0x0
  40514c:	cset	w8, ne  // ne = any
  405150:	eor	w8, w8, #0x1
  405154:	tbnz	w8, #0, 40515c <__fxstatat@plt+0x362c>
  405158:	b	405f90 <__fxstatat@plt+0x4460>
  40515c:	mov	w8, #0x0                   	// #0
  405160:	sturb	w8, [x29, #-121]
  405164:	sturb	w8, [x29, #-122]
  405168:	sturb	w8, [x29, #-123]
  40516c:	ldurb	w8, [x29, #-113]
  405170:	tbnz	w8, #0, 405178 <__fxstatat@plt+0x3648>
  405174:	b	40521c <__fxstatat@plt+0x36ec>
  405178:	ldur	w8, [x29, #-44]
  40517c:	cmp	w8, #0x2
  405180:	b.eq	40521c <__fxstatat@plt+0x36ec>  // b.none
  405184:	ldur	x8, [x29, #-112]
  405188:	cbz	x8, 40521c <__fxstatat@plt+0x36ec>
  40518c:	ldur	x8, [x29, #-80]
  405190:	ldur	x9, [x29, #-112]
  405194:	add	x8, x8, x9
  405198:	ldur	x9, [x29, #-40]
  40519c:	mov	x10, #0xffffffffffffffff    	// #-1
  4051a0:	cmp	x9, x10
  4051a4:	str	x8, [sp, #48]
  4051a8:	b.ne	4051d0 <__fxstatat@plt+0x36a0>  // b.any
  4051ac:	ldur	x8, [x29, #-112]
  4051b0:	mov	x9, #0x1                   	// #1
  4051b4:	cmp	x9, x8
  4051b8:	b.cs	4051d0 <__fxstatat@plt+0x36a0>  // b.hs, b.nlast
  4051bc:	ldur	x0, [x29, #-32]
  4051c0:	bl	401760 <strlen@plt>
  4051c4:	stur	x0, [x29, #-40]
  4051c8:	str	x0, [sp, #40]
  4051cc:	b	4051d8 <__fxstatat@plt+0x36a8>
  4051d0:	ldur	x8, [x29, #-40]
  4051d4:	str	x8, [sp, #40]
  4051d8:	ldr	x8, [sp, #40]
  4051dc:	ldr	x9, [sp, #48]
  4051e0:	cmp	x9, x8
  4051e4:	b.hi	40521c <__fxstatat@plt+0x36ec>  // b.pmore
  4051e8:	ldur	x8, [x29, #-32]
  4051ec:	ldur	x9, [x29, #-80]
  4051f0:	add	x0, x8, x9
  4051f4:	ldur	x1, [x29, #-104]
  4051f8:	ldur	x2, [x29, #-112]
  4051fc:	bl	401980 <memcmp@plt>
  405200:	cbnz	w0, 40521c <__fxstatat@plt+0x36ec>
  405204:	ldurb	w8, [x29, #-115]
  405208:	tbnz	w8, #0, 405210 <__fxstatat@plt+0x36e0>
  40520c:	b	405214 <__fxstatat@plt+0x36e4>
  405210:	b	4060c8 <__fxstatat@plt+0x4598>
  405214:	mov	w8, #0x1                   	// #1
  405218:	sturb	w8, [x29, #-121]
  40521c:	ldur	x8, [x29, #-32]
  405220:	ldur	x9, [x29, #-80]
  405224:	add	x8, x8, x9
  405228:	ldrb	w10, [x8]
  40522c:	sturb	w10, [x29, #-119]
  405230:	ldurb	w10, [x29, #-119]
  405234:	subs	w10, w10, #0x0
  405238:	mov	w8, w10
  40523c:	ubfx	x8, x8, #0, #32
  405240:	cmp	x8, #0x7e
  405244:	str	x8, [sp, #32]
  405248:	b.hi	405840 <__fxstatat@plt+0x3d10>  // b.pmore
  40524c:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  405250:	add	x8, x8, #0xaac
  405254:	ldr	x11, [sp, #32]
  405258:	ldrsw	x10, [x8, x11, lsl #2]
  40525c:	add	x9, x8, x10
  405260:	br	x9
  405264:	ldurb	w8, [x29, #-113]
  405268:	tbnz	w8, #0, 405270 <__fxstatat@plt+0x3740>
  40526c:	b	405424 <__fxstatat@plt+0x38f4>
  405270:	ldurb	w8, [x29, #-115]
  405274:	tbnz	w8, #0, 40527c <__fxstatat@plt+0x374c>
  405278:	b	405280 <__fxstatat@plt+0x3750>
  40527c:	b	4060c8 <__fxstatat@plt+0x4598>
  405280:	mov	w8, #0x1                   	// #1
  405284:	sturb	w8, [x29, #-122]
  405288:	ldur	w8, [x29, #-44]
  40528c:	cmp	w8, #0x2
  405290:	b.ne	405334 <__fxstatat@plt+0x3804>  // b.any
  405294:	ldurb	w8, [x29, #-116]
  405298:	tbnz	w8, #0, 405334 <__fxstatat@plt+0x3804>
  40529c:	ldur	x8, [x29, #-88]
  4052a0:	ldur	x9, [x29, #-24]
  4052a4:	cmp	x8, x9
  4052a8:	b.cs	4052c0 <__fxstatat@plt+0x3790>  // b.hs, b.nlast
  4052ac:	ldur	x8, [x29, #-16]
  4052b0:	ldur	x9, [x29, #-88]
  4052b4:	add	x8, x8, x9
  4052b8:	mov	w10, #0x27                  	// #39
  4052bc:	strb	w10, [x8]
  4052c0:	ldur	x8, [x29, #-88]
  4052c4:	add	x8, x8, #0x1
  4052c8:	stur	x8, [x29, #-88]
  4052cc:	ldur	x8, [x29, #-88]
  4052d0:	ldur	x9, [x29, #-24]
  4052d4:	cmp	x8, x9
  4052d8:	b.cs	4052f0 <__fxstatat@plt+0x37c0>  // b.hs, b.nlast
  4052dc:	ldur	x8, [x29, #-16]
  4052e0:	ldur	x9, [x29, #-88]
  4052e4:	add	x8, x8, x9
  4052e8:	mov	w10, #0x24                  	// #36
  4052ec:	strb	w10, [x8]
  4052f0:	ldur	x8, [x29, #-88]
  4052f4:	add	x8, x8, #0x1
  4052f8:	stur	x8, [x29, #-88]
  4052fc:	ldur	x8, [x29, #-88]
  405300:	ldur	x9, [x29, #-24]
  405304:	cmp	x8, x9
  405308:	b.cs	405320 <__fxstatat@plt+0x37f0>  // b.hs, b.nlast
  40530c:	ldur	x8, [x29, #-16]
  405310:	ldur	x9, [x29, #-88]
  405314:	add	x8, x8, x9
  405318:	mov	w10, #0x27                  	// #39
  40531c:	strb	w10, [x8]
  405320:	ldur	x8, [x29, #-88]
  405324:	add	x8, x8, #0x1
  405328:	stur	x8, [x29, #-88]
  40532c:	mov	w8, #0x1                   	// #1
  405330:	sturb	w8, [x29, #-116]
  405334:	ldur	x8, [x29, #-88]
  405338:	ldur	x9, [x29, #-24]
  40533c:	cmp	x8, x9
  405340:	b.cs	405358 <__fxstatat@plt+0x3828>  // b.hs, b.nlast
  405344:	ldur	x8, [x29, #-16]
  405348:	ldur	x9, [x29, #-88]
  40534c:	add	x8, x8, x9
  405350:	mov	w10, #0x5c                  	// #92
  405354:	strb	w10, [x8]
  405358:	ldur	x8, [x29, #-88]
  40535c:	add	x8, x8, #0x1
  405360:	stur	x8, [x29, #-88]
  405364:	ldur	w8, [x29, #-44]
  405368:	cmp	w8, #0x2
  40536c:	b.eq	405418 <__fxstatat@plt+0x38e8>  // b.none
  405370:	ldur	x8, [x29, #-80]
  405374:	add	x8, x8, #0x1
  405378:	ldur	x9, [x29, #-40]
  40537c:	cmp	x8, x9
  405380:	b.cs	405418 <__fxstatat@plt+0x38e8>  // b.hs, b.nlast
  405384:	ldur	x8, [x29, #-32]
  405388:	ldur	x9, [x29, #-80]
  40538c:	add	x9, x9, #0x1
  405390:	ldrb	w10, [x8, x9]
  405394:	mov	w11, #0x30                  	// #48
  405398:	cmp	w11, w10
  40539c:	b.gt	405418 <__fxstatat@plt+0x38e8>
  4053a0:	ldur	x8, [x29, #-32]
  4053a4:	ldur	x9, [x29, #-80]
  4053a8:	add	x9, x9, #0x1
  4053ac:	ldrb	w10, [x8, x9]
  4053b0:	cmp	w10, #0x39
  4053b4:	b.gt	405418 <__fxstatat@plt+0x38e8>
  4053b8:	ldur	x8, [x29, #-88]
  4053bc:	ldur	x9, [x29, #-24]
  4053c0:	cmp	x8, x9
  4053c4:	b.cs	4053dc <__fxstatat@plt+0x38ac>  // b.hs, b.nlast
  4053c8:	ldur	x8, [x29, #-16]
  4053cc:	ldur	x9, [x29, #-88]
  4053d0:	add	x8, x8, x9
  4053d4:	mov	w10, #0x30                  	// #48
  4053d8:	strb	w10, [x8]
  4053dc:	ldur	x8, [x29, #-88]
  4053e0:	add	x8, x8, #0x1
  4053e4:	stur	x8, [x29, #-88]
  4053e8:	ldur	x8, [x29, #-88]
  4053ec:	ldur	x9, [x29, #-24]
  4053f0:	cmp	x8, x9
  4053f4:	b.cs	40540c <__fxstatat@plt+0x38dc>  // b.hs, b.nlast
  4053f8:	ldur	x8, [x29, #-16]
  4053fc:	ldur	x9, [x29, #-88]
  405400:	add	x8, x8, x9
  405404:	mov	w10, #0x30                  	// #48
  405408:	strb	w10, [x8]
  40540c:	ldur	x8, [x29, #-88]
  405410:	add	x8, x8, #0x1
  405414:	stur	x8, [x29, #-88]
  405418:	mov	w8, #0x30                  	// #48
  40541c:	sturb	w8, [x29, #-119]
  405420:	b	405434 <__fxstatat@plt+0x3904>
  405424:	ldur	w8, [x29, #-48]
  405428:	and	w8, w8, #0x1
  40542c:	cbz	w8, 405434 <__fxstatat@plt+0x3904>
  405430:	b	405f80 <__fxstatat@plt+0x4450>
  405434:	b	405d60 <__fxstatat@plt+0x4230>
  405438:	ldur	w8, [x29, #-44]
  40543c:	cmp	w8, #0x2
  405440:	str	w8, [sp, #28]
  405444:	b.eq	40545c <__fxstatat@plt+0x392c>  // b.none
  405448:	b	40544c <__fxstatat@plt+0x391c>
  40544c:	ldr	w8, [sp, #28]
  405450:	cmp	w8, #0x5
  405454:	b.eq	405470 <__fxstatat@plt+0x3940>  // b.none
  405458:	b	405614 <__fxstatat@plt+0x3ae4>
  40545c:	ldurb	w8, [x29, #-115]
  405460:	tbnz	w8, #0, 405468 <__fxstatat@plt+0x3938>
  405464:	b	40546c <__fxstatat@plt+0x393c>
  405468:	b	4060c8 <__fxstatat@plt+0x4598>
  40546c:	b	405614 <__fxstatat@plt+0x3ae4>
  405470:	ldur	w8, [x29, #-48]
  405474:	and	w8, w8, #0x4
  405478:	cbz	w8, 405610 <__fxstatat@plt+0x3ae0>
  40547c:	ldur	x8, [x29, #-80]
  405480:	add	x8, x8, #0x2
  405484:	ldur	x9, [x29, #-40]
  405488:	cmp	x8, x9
  40548c:	b.cs	405610 <__fxstatat@plt+0x3ae0>  // b.hs, b.nlast
  405490:	ldur	x8, [x29, #-32]
  405494:	ldur	x9, [x29, #-80]
  405498:	add	x9, x9, #0x1
  40549c:	ldrb	w10, [x8, x9]
  4054a0:	cmp	w10, #0x3f
  4054a4:	b.ne	405610 <__fxstatat@plt+0x3ae0>  // b.any
  4054a8:	ldur	x8, [x29, #-32]
  4054ac:	ldur	x9, [x29, #-80]
  4054b0:	add	x9, x9, #0x2
  4054b4:	ldrb	w10, [x8, x9]
  4054b8:	cmp	w10, #0x21
  4054bc:	str	w10, [sp, #24]
  4054c0:	b.eq	405518 <__fxstatat@plt+0x39e8>  // b.none
  4054c4:	b	4054c8 <__fxstatat@plt+0x3998>
  4054c8:	ldr	w8, [sp, #24]
  4054cc:	subs	w9, w8, #0x27
  4054d0:	cmp	w9, #0x2
  4054d4:	b.ls	405518 <__fxstatat@plt+0x39e8>  // b.plast
  4054d8:	b	4054dc <__fxstatat@plt+0x39ac>
  4054dc:	ldr	w8, [sp, #24]
  4054e0:	cmp	w8, #0x2d
  4054e4:	b.eq	405518 <__fxstatat@plt+0x39e8>  // b.none
  4054e8:	b	4054ec <__fxstatat@plt+0x39bc>
  4054ec:	ldr	w8, [sp, #24]
  4054f0:	cmp	w8, #0x2f
  4054f4:	b.eq	405518 <__fxstatat@plt+0x39e8>  // b.none
  4054f8:	b	4054fc <__fxstatat@plt+0x39cc>
  4054fc:	ldr	w8, [sp, #24]
  405500:	subs	w9, w8, #0x3c
  405504:	cmp	w9, #0x2
  405508:	cset	w9, ls  // ls = plast
  40550c:	eor	w9, w9, #0x1
  405510:	tbnz	w9, #0, 405610 <__fxstatat@plt+0x3ae0>
  405514:	b	405518 <__fxstatat@plt+0x39e8>
  405518:	ldurb	w8, [x29, #-115]
  40551c:	tbnz	w8, #0, 405524 <__fxstatat@plt+0x39f4>
  405520:	b	405528 <__fxstatat@plt+0x39f8>
  405524:	b	4060c8 <__fxstatat@plt+0x4598>
  405528:	ldur	x8, [x29, #-32]
  40552c:	ldur	x9, [x29, #-80]
  405530:	add	x9, x9, #0x2
  405534:	add	x8, x8, x9
  405538:	ldrb	w10, [x8]
  40553c:	sturb	w10, [x29, #-119]
  405540:	ldur	x8, [x29, #-80]
  405544:	add	x8, x8, #0x2
  405548:	stur	x8, [x29, #-80]
  40554c:	ldur	x8, [x29, #-88]
  405550:	ldur	x9, [x29, #-24]
  405554:	cmp	x8, x9
  405558:	b.cs	405570 <__fxstatat@plt+0x3a40>  // b.hs, b.nlast
  40555c:	ldur	x8, [x29, #-16]
  405560:	ldur	x9, [x29, #-88]
  405564:	add	x8, x8, x9
  405568:	mov	w10, #0x3f                  	// #63
  40556c:	strb	w10, [x8]
  405570:	ldur	x8, [x29, #-88]
  405574:	add	x8, x8, #0x1
  405578:	stur	x8, [x29, #-88]
  40557c:	ldur	x8, [x29, #-88]
  405580:	ldur	x9, [x29, #-24]
  405584:	cmp	x8, x9
  405588:	b.cs	4055a0 <__fxstatat@plt+0x3a70>  // b.hs, b.nlast
  40558c:	ldur	x8, [x29, #-16]
  405590:	ldur	x9, [x29, #-88]
  405594:	add	x8, x8, x9
  405598:	mov	w10, #0x22                  	// #34
  40559c:	strb	w10, [x8]
  4055a0:	ldur	x8, [x29, #-88]
  4055a4:	add	x8, x8, #0x1
  4055a8:	stur	x8, [x29, #-88]
  4055ac:	ldur	x8, [x29, #-88]
  4055b0:	ldur	x9, [x29, #-24]
  4055b4:	cmp	x8, x9
  4055b8:	b.cs	4055d0 <__fxstatat@plt+0x3aa0>  // b.hs, b.nlast
  4055bc:	ldur	x8, [x29, #-16]
  4055c0:	ldur	x9, [x29, #-88]
  4055c4:	add	x8, x8, x9
  4055c8:	mov	w10, #0x22                  	// #34
  4055cc:	strb	w10, [x8]
  4055d0:	ldur	x8, [x29, #-88]
  4055d4:	add	x8, x8, #0x1
  4055d8:	stur	x8, [x29, #-88]
  4055dc:	ldur	x8, [x29, #-88]
  4055e0:	ldur	x9, [x29, #-24]
  4055e4:	cmp	x8, x9
  4055e8:	b.cs	405600 <__fxstatat@plt+0x3ad0>  // b.hs, b.nlast
  4055ec:	ldur	x8, [x29, #-16]
  4055f0:	ldur	x9, [x29, #-88]
  4055f4:	add	x8, x8, x9
  4055f8:	mov	w10, #0x3f                  	// #63
  4055fc:	strb	w10, [x8]
  405600:	ldur	x8, [x29, #-88]
  405604:	add	x8, x8, #0x1
  405608:	stur	x8, [x29, #-88]
  40560c:	b	405610 <__fxstatat@plt+0x3ae0>
  405610:	b	405614 <__fxstatat@plt+0x3ae4>
  405614:	b	405d60 <__fxstatat@plt+0x4230>
  405618:	mov	w8, #0x61                  	// #97
  40561c:	sturb	w8, [x29, #-120]
  405620:	b	4056d4 <__fxstatat@plt+0x3ba4>
  405624:	mov	w8, #0x62                  	// #98
  405628:	sturb	w8, [x29, #-120]
  40562c:	b	4056d4 <__fxstatat@plt+0x3ba4>
  405630:	mov	w8, #0x66                  	// #102
  405634:	sturb	w8, [x29, #-120]
  405638:	b	4056d4 <__fxstatat@plt+0x3ba4>
  40563c:	mov	w8, #0x6e                  	// #110
  405640:	sturb	w8, [x29, #-120]
  405644:	b	4056b8 <__fxstatat@plt+0x3b88>
  405648:	mov	w8, #0x72                  	// #114
  40564c:	sturb	w8, [x29, #-120]
  405650:	b	4056b8 <__fxstatat@plt+0x3b88>
  405654:	mov	w8, #0x74                  	// #116
  405658:	sturb	w8, [x29, #-120]
  40565c:	b	4056b8 <__fxstatat@plt+0x3b88>
  405660:	mov	w8, #0x76                  	// #118
  405664:	sturb	w8, [x29, #-120]
  405668:	b	4056d4 <__fxstatat@plt+0x3ba4>
  40566c:	ldurb	w8, [x29, #-119]
  405670:	sturb	w8, [x29, #-120]
  405674:	ldur	w8, [x29, #-44]
  405678:	cmp	w8, #0x2
  40567c:	b.ne	405694 <__fxstatat@plt+0x3b64>  // b.any
  405680:	ldurb	w8, [x29, #-115]
  405684:	tbnz	w8, #0, 40568c <__fxstatat@plt+0x3b5c>
  405688:	b	405690 <__fxstatat@plt+0x3b60>
  40568c:	b	4060c8 <__fxstatat@plt+0x4598>
  405690:	b	405ec4 <__fxstatat@plt+0x4394>
  405694:	ldurb	w8, [x29, #-113]
  405698:	tbnz	w8, #0, 4056a0 <__fxstatat@plt+0x3b70>
  40569c:	b	4056b8 <__fxstatat@plt+0x3b88>
  4056a0:	ldurb	w8, [x29, #-115]
  4056a4:	tbnz	w8, #0, 4056ac <__fxstatat@plt+0x3b7c>
  4056a8:	b	4056b8 <__fxstatat@plt+0x3b88>
  4056ac:	ldur	x8, [x29, #-112]
  4056b0:	cbz	x8, 4056b8 <__fxstatat@plt+0x3b88>
  4056b4:	b	405ec4 <__fxstatat@plt+0x4394>
  4056b8:	ldur	w8, [x29, #-44]
  4056bc:	cmp	w8, #0x2
  4056c0:	b.ne	4056d4 <__fxstatat@plt+0x3ba4>  // b.any
  4056c4:	ldurb	w8, [x29, #-115]
  4056c8:	tbnz	w8, #0, 4056d0 <__fxstatat@plt+0x3ba0>
  4056cc:	b	4056d4 <__fxstatat@plt+0x3ba4>
  4056d0:	b	4060c8 <__fxstatat@plt+0x4598>
  4056d4:	ldurb	w8, [x29, #-113]
  4056d8:	tbnz	w8, #0, 4056e0 <__fxstatat@plt+0x3bb0>
  4056dc:	b	4056ec <__fxstatat@plt+0x3bbc>
  4056e0:	ldurb	w8, [x29, #-120]
  4056e4:	sturb	w8, [x29, #-119]
  4056e8:	b	405dd0 <__fxstatat@plt+0x42a0>
  4056ec:	b	405d60 <__fxstatat@plt+0x4230>
  4056f0:	ldur	x8, [x29, #-40]
  4056f4:	mov	x9, #0xffffffffffffffff    	// #-1
  4056f8:	cmp	x8, x9
  4056fc:	b.ne	405710 <__fxstatat@plt+0x3be0>  // b.any
  405700:	ldur	x8, [x29, #-32]
  405704:	ldrb	w9, [x8, #1]
  405708:	cbz	w9, 405720 <__fxstatat@plt+0x3bf0>
  40570c:	b	40571c <__fxstatat@plt+0x3bec>
  405710:	ldur	x8, [x29, #-40]
  405714:	cmp	x8, #0x1
  405718:	b.eq	405720 <__fxstatat@plt+0x3bf0>  // b.none
  40571c:	b	405d60 <__fxstatat@plt+0x4230>
  405720:	ldur	x8, [x29, #-80]
  405724:	cbz	x8, 40572c <__fxstatat@plt+0x3bfc>
  405728:	b	405d60 <__fxstatat@plt+0x4230>
  40572c:	mov	w8, #0x1                   	// #1
  405730:	sturb	w8, [x29, #-123]
  405734:	ldur	w8, [x29, #-44]
  405738:	cmp	w8, #0x2
  40573c:	b.ne	405750 <__fxstatat@plt+0x3c20>  // b.any
  405740:	ldurb	w8, [x29, #-115]
  405744:	tbnz	w8, #0, 40574c <__fxstatat@plt+0x3c1c>
  405748:	b	405750 <__fxstatat@plt+0x3c20>
  40574c:	b	4060c8 <__fxstatat@plt+0x4598>
  405750:	b	405d60 <__fxstatat@plt+0x4230>
  405754:	mov	w8, #0x1                   	// #1
  405758:	sturb	w8, [x29, #-117]
  40575c:	sturb	w8, [x29, #-123]
  405760:	ldur	w8, [x29, #-44]
  405764:	cmp	w8, #0x2
  405768:	b.ne	405830 <__fxstatat@plt+0x3d00>  // b.any
  40576c:	ldurb	w8, [x29, #-115]
  405770:	tbnz	w8, #0, 405778 <__fxstatat@plt+0x3c48>
  405774:	b	40577c <__fxstatat@plt+0x3c4c>
  405778:	b	4060c8 <__fxstatat@plt+0x4598>
  40577c:	ldur	x8, [x29, #-24]
  405780:	cbz	x8, 405798 <__fxstatat@plt+0x3c68>
  405784:	ldur	x8, [x29, #-96]
  405788:	cbnz	x8, 405798 <__fxstatat@plt+0x3c68>
  40578c:	ldur	x8, [x29, #-24]
  405790:	stur	x8, [x29, #-96]
  405794:	stur	xzr, [x29, #-24]
  405798:	ldur	x8, [x29, #-88]
  40579c:	ldur	x9, [x29, #-24]
  4057a0:	cmp	x8, x9
  4057a4:	b.cs	4057bc <__fxstatat@plt+0x3c8c>  // b.hs, b.nlast
  4057a8:	ldur	x8, [x29, #-16]
  4057ac:	ldur	x9, [x29, #-88]
  4057b0:	add	x8, x8, x9
  4057b4:	mov	w10, #0x27                  	// #39
  4057b8:	strb	w10, [x8]
  4057bc:	ldur	x8, [x29, #-88]
  4057c0:	add	x8, x8, #0x1
  4057c4:	stur	x8, [x29, #-88]
  4057c8:	ldur	x8, [x29, #-88]
  4057cc:	ldur	x9, [x29, #-24]
  4057d0:	cmp	x8, x9
  4057d4:	b.cs	4057ec <__fxstatat@plt+0x3cbc>  // b.hs, b.nlast
  4057d8:	ldur	x8, [x29, #-16]
  4057dc:	ldur	x9, [x29, #-88]
  4057e0:	add	x8, x8, x9
  4057e4:	mov	w10, #0x5c                  	// #92
  4057e8:	strb	w10, [x8]
  4057ec:	ldur	x8, [x29, #-88]
  4057f0:	add	x8, x8, #0x1
  4057f4:	stur	x8, [x29, #-88]
  4057f8:	ldur	x8, [x29, #-88]
  4057fc:	ldur	x9, [x29, #-24]
  405800:	cmp	x8, x9
  405804:	b.cs	40581c <__fxstatat@plt+0x3cec>  // b.hs, b.nlast
  405808:	ldur	x8, [x29, #-16]
  40580c:	ldur	x9, [x29, #-88]
  405810:	add	x8, x8, x9
  405814:	mov	w10, #0x27                  	// #39
  405818:	strb	w10, [x8]
  40581c:	ldur	x8, [x29, #-88]
  405820:	add	x8, x8, #0x1
  405824:	stur	x8, [x29, #-88]
  405828:	mov	w8, #0x0                   	// #0
  40582c:	sturb	w8, [x29, #-116]
  405830:	b	405d60 <__fxstatat@plt+0x4230>
  405834:	mov	w8, #0x1                   	// #1
  405838:	sturb	w8, [x29, #-123]
  40583c:	b	405d60 <__fxstatat@plt+0x4230>
  405840:	ldurb	w8, [x29, #-114]
  405844:	tbnz	w8, #0, 40584c <__fxstatat@plt+0x3d1c>
  405848:	b	405878 <__fxstatat@plt+0x3d48>
  40584c:	mov	x8, #0x1                   	// #1
  405850:	str	x8, [sp, #136]
  405854:	bl	4019c0 <__ctype_b_loc@plt>
  405858:	ldr	x8, [x0]
  40585c:	ldurb	w9, [x29, #-119]
  405860:	ldrh	w9, [x8, w9, sxtw #1]
  405864:	tst	w9, #0x4000
  405868:	cset	w9, ne  // ne = any
  40586c:	and	w9, w9, #0x1
  405870:	strb	w9, [sp, #135]
  405874:	b	405a64 <__fxstatat@plt+0x3f34>
  405878:	str	xzr, [sp, #120]
  40587c:	str	xzr, [sp, #136]
  405880:	mov	w8, #0x1                   	// #1
  405884:	strb	w8, [sp, #135]
  405888:	ldur	x9, [x29, #-40]
  40588c:	mov	x10, #0xffffffffffffffff    	// #-1
  405890:	cmp	x9, x10
  405894:	b.ne	4058a4 <__fxstatat@plt+0x3d74>  // b.any
  405898:	ldur	x0, [x29, #-32]
  40589c:	bl	401760 <strlen@plt>
  4058a0:	stur	x0, [x29, #-40]
  4058a4:	ldur	x8, [x29, #-32]
  4058a8:	ldur	x9, [x29, #-80]
  4058ac:	ldr	x10, [sp, #136]
  4058b0:	add	x9, x9, x10
  4058b4:	add	x1, x8, x9
  4058b8:	ldur	x8, [x29, #-40]
  4058bc:	ldur	x9, [x29, #-80]
  4058c0:	ldr	x10, [sp, #136]
  4058c4:	add	x9, x9, x10
  4058c8:	subs	x2, x8, x9
  4058cc:	add	x0, sp, #0x74
  4058d0:	add	x3, sp, #0x78
  4058d4:	bl	40b4e4 <__fxstatat@plt+0x99b4>
  4058d8:	str	x0, [sp, #104]
  4058dc:	ldr	x8, [sp, #104]
  4058e0:	cbnz	x8, 4058e8 <__fxstatat@plt+0x3db8>
  4058e4:	b	405a64 <__fxstatat@plt+0x3f34>
  4058e8:	ldr	x8, [sp, #104]
  4058ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4058f0:	cmp	x8, x9
  4058f4:	b.ne	405904 <__fxstatat@plt+0x3dd4>  // b.any
  4058f8:	mov	w8, #0x0                   	// #0
  4058fc:	strb	w8, [sp, #135]
  405900:	b	405a64 <__fxstatat@plt+0x3f34>
  405904:	ldr	x8, [sp, #104]
  405908:	mov	x9, #0xfffffffffffffffe    	// #-2
  40590c:	cmp	x8, x9
  405910:	b.ne	40597c <__fxstatat@plt+0x3e4c>  // b.any
  405914:	mov	w8, #0x0                   	// #0
  405918:	strb	w8, [sp, #135]
  40591c:	ldur	x8, [x29, #-80]
  405920:	ldr	x9, [sp, #136]
  405924:	add	x8, x8, x9
  405928:	ldur	x9, [x29, #-40]
  40592c:	mov	w10, #0x0                   	// #0
  405930:	cmp	x8, x9
  405934:	str	w10, [sp, #20]
  405938:	b.cs	40595c <__fxstatat@plt+0x3e2c>  // b.hs, b.nlast
  40593c:	ldur	x8, [x29, #-32]
  405940:	ldur	x9, [x29, #-80]
  405944:	ldr	x10, [sp, #136]
  405948:	add	x9, x9, x10
  40594c:	ldrb	w11, [x8, x9]
  405950:	cmp	w11, #0x0
  405954:	cset	w11, ne  // ne = any
  405958:	str	w11, [sp, #20]
  40595c:	ldr	w8, [sp, #20]
  405960:	tbnz	w8, #0, 405968 <__fxstatat@plt+0x3e38>
  405964:	b	405978 <__fxstatat@plt+0x3e48>
  405968:	ldr	x8, [sp, #136]
  40596c:	add	x8, x8, #0x1
  405970:	str	x8, [sp, #136]
  405974:	b	40591c <__fxstatat@plt+0x3dec>
  405978:	b	405a64 <__fxstatat@plt+0x3f34>
  40597c:	ldurb	w8, [x29, #-115]
  405980:	tbnz	w8, #0, 405988 <__fxstatat@plt+0x3e58>
  405984:	b	405a28 <__fxstatat@plt+0x3ef8>
  405988:	ldur	w8, [x29, #-44]
  40598c:	cmp	w8, #0x2
  405990:	b.ne	405a28 <__fxstatat@plt+0x3ef8>  // b.any
  405994:	mov	x8, #0x1                   	// #1
  405998:	str	x8, [sp, #96]
  40599c:	ldr	x8, [sp, #96]
  4059a0:	ldr	x9, [sp, #104]
  4059a4:	cmp	x8, x9
  4059a8:	b.cs	405a28 <__fxstatat@plt+0x3ef8>  // b.hs, b.nlast
  4059ac:	ldur	x8, [x29, #-32]
  4059b0:	ldur	x9, [x29, #-80]
  4059b4:	ldr	x10, [sp, #136]
  4059b8:	add	x9, x9, x10
  4059bc:	ldr	x10, [sp, #96]
  4059c0:	add	x9, x9, x10
  4059c4:	ldrb	w11, [x8, x9]
  4059c8:	subs	w12, w11, #0x5b
  4059cc:	cmp	w12, #0x1
  4059d0:	str	w11, [sp, #16]
  4059d4:	b.ls	405a14 <__fxstatat@plt+0x3ee4>  // b.plast
  4059d8:	b	4059dc <__fxstatat@plt+0x3eac>
  4059dc:	ldr	w8, [sp, #16]
  4059e0:	cmp	w8, #0x5e
  4059e4:	b.eq	405a14 <__fxstatat@plt+0x3ee4>  // b.none
  4059e8:	b	4059ec <__fxstatat@plt+0x3ebc>
  4059ec:	ldr	w8, [sp, #16]
  4059f0:	cmp	w8, #0x60
  4059f4:	b.eq	405a14 <__fxstatat@plt+0x3ee4>  // b.none
  4059f8:	b	4059fc <__fxstatat@plt+0x3ecc>
  4059fc:	ldr	w8, [sp, #16]
  405a00:	cmp	w8, #0x7c
  405a04:	cset	w9, eq  // eq = none
  405a08:	eor	w9, w9, #0x1
  405a0c:	tbnz	w9, #0, 405a18 <__fxstatat@plt+0x3ee8>
  405a10:	b	405a14 <__fxstatat@plt+0x3ee4>
  405a14:	b	4060c8 <__fxstatat@plt+0x4598>
  405a18:	ldr	x8, [sp, #96]
  405a1c:	add	x8, x8, #0x1
  405a20:	str	x8, [sp, #96]
  405a24:	b	40599c <__fxstatat@plt+0x3e6c>
  405a28:	ldr	w0, [sp, #116]
  405a2c:	bl	401a90 <iswprint@plt>
  405a30:	cbnz	w0, 405a3c <__fxstatat@plt+0x3f0c>
  405a34:	mov	w8, #0x0                   	// #0
  405a38:	strb	w8, [sp, #135]
  405a3c:	ldr	x8, [sp, #104]
  405a40:	ldr	x9, [sp, #136]
  405a44:	add	x8, x9, x8
  405a48:	str	x8, [sp, #136]
  405a4c:	add	x0, sp, #0x78
  405a50:	bl	401970 <mbsinit@plt>
  405a54:	cmp	w0, #0x0
  405a58:	cset	w8, ne  // ne = any
  405a5c:	eor	w8, w8, #0x1
  405a60:	tbnz	w8, #0, 4058a4 <__fxstatat@plt+0x3d74>
  405a64:	ldrb	w8, [sp, #135]
  405a68:	and	w8, w8, #0x1
  405a6c:	sturb	w8, [x29, #-123]
  405a70:	ldr	x9, [sp, #136]
  405a74:	mov	x10, #0x1                   	// #1
  405a78:	cmp	x10, x9
  405a7c:	b.cc	405a94 <__fxstatat@plt+0x3f64>  // b.lo, b.ul, b.last
  405a80:	ldurb	w8, [x29, #-113]
  405a84:	tbnz	w8, #0, 405a8c <__fxstatat@plt+0x3f5c>
  405a88:	b	405d60 <__fxstatat@plt+0x4230>
  405a8c:	ldrb	w8, [sp, #135]
  405a90:	tbnz	w8, #0, 405d60 <__fxstatat@plt+0x4230>
  405a94:	ldur	x8, [x29, #-80]
  405a98:	ldr	x9, [sp, #136]
  405a9c:	add	x8, x8, x9
  405aa0:	str	x8, [sp, #88]
  405aa4:	ldurb	w8, [x29, #-113]
  405aa8:	tbnz	w8, #0, 405ab0 <__fxstatat@plt+0x3f80>
  405aac:	b	405c34 <__fxstatat@plt+0x4104>
  405ab0:	ldrb	w8, [sp, #135]
  405ab4:	tbnz	w8, #0, 405c34 <__fxstatat@plt+0x4104>
  405ab8:	ldurb	w8, [x29, #-115]
  405abc:	tbnz	w8, #0, 405ac4 <__fxstatat@plt+0x3f94>
  405ac0:	b	405ac8 <__fxstatat@plt+0x3f98>
  405ac4:	b	4060c8 <__fxstatat@plt+0x4598>
  405ac8:	mov	w8, #0x1                   	// #1
  405acc:	sturb	w8, [x29, #-122]
  405ad0:	ldur	w8, [x29, #-44]
  405ad4:	cmp	w8, #0x2
  405ad8:	b.ne	405b7c <__fxstatat@plt+0x404c>  // b.any
  405adc:	ldurb	w8, [x29, #-116]
  405ae0:	tbnz	w8, #0, 405b7c <__fxstatat@plt+0x404c>
  405ae4:	ldur	x8, [x29, #-88]
  405ae8:	ldur	x9, [x29, #-24]
  405aec:	cmp	x8, x9
  405af0:	b.cs	405b08 <__fxstatat@plt+0x3fd8>  // b.hs, b.nlast
  405af4:	ldur	x8, [x29, #-16]
  405af8:	ldur	x9, [x29, #-88]
  405afc:	add	x8, x8, x9
  405b00:	mov	w10, #0x27                  	// #39
  405b04:	strb	w10, [x8]
  405b08:	ldur	x8, [x29, #-88]
  405b0c:	add	x8, x8, #0x1
  405b10:	stur	x8, [x29, #-88]
  405b14:	ldur	x8, [x29, #-88]
  405b18:	ldur	x9, [x29, #-24]
  405b1c:	cmp	x8, x9
  405b20:	b.cs	405b38 <__fxstatat@plt+0x4008>  // b.hs, b.nlast
  405b24:	ldur	x8, [x29, #-16]
  405b28:	ldur	x9, [x29, #-88]
  405b2c:	add	x8, x8, x9
  405b30:	mov	w10, #0x24                  	// #36
  405b34:	strb	w10, [x8]
  405b38:	ldur	x8, [x29, #-88]
  405b3c:	add	x8, x8, #0x1
  405b40:	stur	x8, [x29, #-88]
  405b44:	ldur	x8, [x29, #-88]
  405b48:	ldur	x9, [x29, #-24]
  405b4c:	cmp	x8, x9
  405b50:	b.cs	405b68 <__fxstatat@plt+0x4038>  // b.hs, b.nlast
  405b54:	ldur	x8, [x29, #-16]
  405b58:	ldur	x9, [x29, #-88]
  405b5c:	add	x8, x8, x9
  405b60:	mov	w10, #0x27                  	// #39
  405b64:	strb	w10, [x8]
  405b68:	ldur	x8, [x29, #-88]
  405b6c:	add	x8, x8, #0x1
  405b70:	stur	x8, [x29, #-88]
  405b74:	mov	w8, #0x1                   	// #1
  405b78:	sturb	w8, [x29, #-116]
  405b7c:	ldur	x8, [x29, #-88]
  405b80:	ldur	x9, [x29, #-24]
  405b84:	cmp	x8, x9
  405b88:	b.cs	405ba0 <__fxstatat@plt+0x4070>  // b.hs, b.nlast
  405b8c:	ldur	x8, [x29, #-16]
  405b90:	ldur	x9, [x29, #-88]
  405b94:	add	x8, x8, x9
  405b98:	mov	w10, #0x5c                  	// #92
  405b9c:	strb	w10, [x8]
  405ba0:	ldur	x8, [x29, #-88]
  405ba4:	add	x8, x8, #0x1
  405ba8:	stur	x8, [x29, #-88]
  405bac:	ldur	x8, [x29, #-88]
  405bb0:	ldur	x9, [x29, #-24]
  405bb4:	cmp	x8, x9
  405bb8:	b.cs	405bd8 <__fxstatat@plt+0x40a8>  // b.hs, b.nlast
  405bbc:	ldurb	w8, [x29, #-119]
  405bc0:	asr	w8, w8, #6
  405bc4:	add	w8, w8, #0x30
  405bc8:	ldur	x9, [x29, #-16]
  405bcc:	ldur	x10, [x29, #-88]
  405bd0:	add	x9, x9, x10
  405bd4:	strb	w8, [x9]
  405bd8:	ldur	x8, [x29, #-88]
  405bdc:	add	x8, x8, #0x1
  405be0:	stur	x8, [x29, #-88]
  405be4:	ldur	x8, [x29, #-88]
  405be8:	ldur	x9, [x29, #-24]
  405bec:	cmp	x8, x9
  405bf0:	b.cs	405c14 <__fxstatat@plt+0x40e4>  // b.hs, b.nlast
  405bf4:	ldurb	w8, [x29, #-119]
  405bf8:	asr	w8, w8, #3
  405bfc:	and	w8, w8, #0x7
  405c00:	add	w8, w8, #0x30
  405c04:	ldur	x9, [x29, #-16]
  405c08:	ldur	x10, [x29, #-88]
  405c0c:	add	x9, x9, x10
  405c10:	strb	w8, [x9]
  405c14:	ldur	x8, [x29, #-88]
  405c18:	add	x8, x8, #0x1
  405c1c:	stur	x8, [x29, #-88]
  405c20:	ldurb	w8, [x29, #-119]
  405c24:	and	w8, w8, #0x7
  405c28:	add	w8, w8, #0x30
  405c2c:	sturb	w8, [x29, #-119]
  405c30:	b	405c78 <__fxstatat@plt+0x4148>
  405c34:	ldurb	w8, [x29, #-121]
  405c38:	tbnz	w8, #0, 405c40 <__fxstatat@plt+0x4110>
  405c3c:	b	405c78 <__fxstatat@plt+0x4148>
  405c40:	ldur	x8, [x29, #-88]
  405c44:	ldur	x9, [x29, #-24]
  405c48:	cmp	x8, x9
  405c4c:	b.cs	405c64 <__fxstatat@plt+0x4134>  // b.hs, b.nlast
  405c50:	ldur	x8, [x29, #-16]
  405c54:	ldur	x9, [x29, #-88]
  405c58:	add	x8, x8, x9
  405c5c:	mov	w10, #0x5c                  	// #92
  405c60:	strb	w10, [x8]
  405c64:	ldur	x8, [x29, #-88]
  405c68:	add	x8, x8, #0x1
  405c6c:	stur	x8, [x29, #-88]
  405c70:	mov	w8, #0x0                   	// #0
  405c74:	sturb	w8, [x29, #-121]
  405c78:	ldr	x8, [sp, #88]
  405c7c:	ldur	x9, [x29, #-80]
  405c80:	add	x9, x9, #0x1
  405c84:	cmp	x8, x9
  405c88:	b.hi	405c90 <__fxstatat@plt+0x4160>  // b.pmore
  405c8c:	b	405d5c <__fxstatat@plt+0x422c>
  405c90:	ldurb	w8, [x29, #-116]
  405c94:	tbnz	w8, #0, 405c9c <__fxstatat@plt+0x416c>
  405c98:	b	405d0c <__fxstatat@plt+0x41dc>
  405c9c:	ldurb	w8, [x29, #-122]
  405ca0:	tbnz	w8, #0, 405d0c <__fxstatat@plt+0x41dc>
  405ca4:	ldur	x8, [x29, #-88]
  405ca8:	ldur	x9, [x29, #-24]
  405cac:	cmp	x8, x9
  405cb0:	b.cs	405cc8 <__fxstatat@plt+0x4198>  // b.hs, b.nlast
  405cb4:	ldur	x8, [x29, #-16]
  405cb8:	ldur	x9, [x29, #-88]
  405cbc:	add	x8, x8, x9
  405cc0:	mov	w10, #0x27                  	// #39
  405cc4:	strb	w10, [x8]
  405cc8:	ldur	x8, [x29, #-88]
  405ccc:	add	x8, x8, #0x1
  405cd0:	stur	x8, [x29, #-88]
  405cd4:	ldur	x8, [x29, #-88]
  405cd8:	ldur	x9, [x29, #-24]
  405cdc:	cmp	x8, x9
  405ce0:	b.cs	405cf8 <__fxstatat@plt+0x41c8>  // b.hs, b.nlast
  405ce4:	ldur	x8, [x29, #-16]
  405ce8:	ldur	x9, [x29, #-88]
  405cec:	add	x8, x8, x9
  405cf0:	mov	w10, #0x27                  	// #39
  405cf4:	strb	w10, [x8]
  405cf8:	ldur	x8, [x29, #-88]
  405cfc:	add	x8, x8, #0x1
  405d00:	stur	x8, [x29, #-88]
  405d04:	mov	w8, #0x0                   	// #0
  405d08:	sturb	w8, [x29, #-116]
  405d0c:	ldur	x8, [x29, #-88]
  405d10:	ldur	x9, [x29, #-24]
  405d14:	cmp	x8, x9
  405d18:	b.cs	405d30 <__fxstatat@plt+0x4200>  // b.hs, b.nlast
  405d1c:	ldurb	w8, [x29, #-119]
  405d20:	ldur	x9, [x29, #-16]
  405d24:	ldur	x10, [x29, #-88]
  405d28:	add	x9, x9, x10
  405d2c:	strb	w8, [x9]
  405d30:	ldur	x8, [x29, #-88]
  405d34:	add	x8, x8, #0x1
  405d38:	stur	x8, [x29, #-88]
  405d3c:	ldur	x8, [x29, #-32]
  405d40:	ldur	x9, [x29, #-80]
  405d44:	add	x9, x9, #0x1
  405d48:	stur	x9, [x29, #-80]
  405d4c:	add	x8, x8, x9
  405d50:	ldrb	w10, [x8]
  405d54:	sturb	w10, [x29, #-119]
  405d58:	b	405aa4 <__fxstatat@plt+0x3f74>
  405d5c:	b	405ec4 <__fxstatat@plt+0x4394>
  405d60:	ldurb	w8, [x29, #-113]
  405d64:	tbnz	w8, #0, 405d6c <__fxstatat@plt+0x423c>
  405d68:	b	405d78 <__fxstatat@plt+0x4248>
  405d6c:	ldur	w8, [x29, #-44]
  405d70:	cmp	w8, #0x2
  405d74:	b.ne	405d84 <__fxstatat@plt+0x4254>  // b.any
  405d78:	ldurb	w8, [x29, #-115]
  405d7c:	tbnz	w8, #0, 405d84 <__fxstatat@plt+0x4254>
  405d80:	b	405dc4 <__fxstatat@plt+0x4294>
  405d84:	ldur	x8, [x29, #-56]
  405d88:	cbz	x8, 405dc4 <__fxstatat@plt+0x4294>
  405d8c:	ldur	x8, [x29, #-56]
  405d90:	ldurb	w9, [x29, #-119]
  405d94:	mov	w10, w9
  405d98:	mov	x11, #0x20                  	// #32
  405d9c:	udiv	x10, x10, x11
  405da0:	ldr	w9, [x8, x10, lsl #2]
  405da4:	ldurb	w12, [x29, #-119]
  405da8:	mov	w8, w12
  405dac:	udiv	x10, x8, x11
  405db0:	mul	x10, x10, x11
  405db4:	subs	x8, x8, x10
  405db8:	lsr	w8, w9, w8
  405dbc:	and	w8, w8, #0x1
  405dc0:	cbnz	w8, 405dd0 <__fxstatat@plt+0x42a0>
  405dc4:	ldurb	w8, [x29, #-121]
  405dc8:	tbnz	w8, #0, 405dd0 <__fxstatat@plt+0x42a0>
  405dcc:	b	405ec4 <__fxstatat@plt+0x4394>
  405dd0:	ldurb	w8, [x29, #-115]
  405dd4:	tbnz	w8, #0, 405ddc <__fxstatat@plt+0x42ac>
  405dd8:	b	405de0 <__fxstatat@plt+0x42b0>
  405ddc:	b	4060c8 <__fxstatat@plt+0x4598>
  405de0:	mov	w8, #0x1                   	// #1
  405de4:	sturb	w8, [x29, #-122]
  405de8:	ldur	w8, [x29, #-44]
  405dec:	cmp	w8, #0x2
  405df0:	b.ne	405e94 <__fxstatat@plt+0x4364>  // b.any
  405df4:	ldurb	w8, [x29, #-116]
  405df8:	tbnz	w8, #0, 405e94 <__fxstatat@plt+0x4364>
  405dfc:	ldur	x8, [x29, #-88]
  405e00:	ldur	x9, [x29, #-24]
  405e04:	cmp	x8, x9
  405e08:	b.cs	405e20 <__fxstatat@plt+0x42f0>  // b.hs, b.nlast
  405e0c:	ldur	x8, [x29, #-16]
  405e10:	ldur	x9, [x29, #-88]
  405e14:	add	x8, x8, x9
  405e18:	mov	w10, #0x27                  	// #39
  405e1c:	strb	w10, [x8]
  405e20:	ldur	x8, [x29, #-88]
  405e24:	add	x8, x8, #0x1
  405e28:	stur	x8, [x29, #-88]
  405e2c:	ldur	x8, [x29, #-88]
  405e30:	ldur	x9, [x29, #-24]
  405e34:	cmp	x8, x9
  405e38:	b.cs	405e50 <__fxstatat@plt+0x4320>  // b.hs, b.nlast
  405e3c:	ldur	x8, [x29, #-16]
  405e40:	ldur	x9, [x29, #-88]
  405e44:	add	x8, x8, x9
  405e48:	mov	w10, #0x24                  	// #36
  405e4c:	strb	w10, [x8]
  405e50:	ldur	x8, [x29, #-88]
  405e54:	add	x8, x8, #0x1
  405e58:	stur	x8, [x29, #-88]
  405e5c:	ldur	x8, [x29, #-88]
  405e60:	ldur	x9, [x29, #-24]
  405e64:	cmp	x8, x9
  405e68:	b.cs	405e80 <__fxstatat@plt+0x4350>  // b.hs, b.nlast
  405e6c:	ldur	x8, [x29, #-16]
  405e70:	ldur	x9, [x29, #-88]
  405e74:	add	x8, x8, x9
  405e78:	mov	w10, #0x27                  	// #39
  405e7c:	strb	w10, [x8]
  405e80:	ldur	x8, [x29, #-88]
  405e84:	add	x8, x8, #0x1
  405e88:	stur	x8, [x29, #-88]
  405e8c:	mov	w8, #0x1                   	// #1
  405e90:	sturb	w8, [x29, #-116]
  405e94:	ldur	x8, [x29, #-88]
  405e98:	ldur	x9, [x29, #-24]
  405e9c:	cmp	x8, x9
  405ea0:	b.cs	405eb8 <__fxstatat@plt+0x4388>  // b.hs, b.nlast
  405ea4:	ldur	x8, [x29, #-16]
  405ea8:	ldur	x9, [x29, #-88]
  405eac:	add	x8, x8, x9
  405eb0:	mov	w10, #0x5c                  	// #92
  405eb4:	strb	w10, [x8]
  405eb8:	ldur	x8, [x29, #-88]
  405ebc:	add	x8, x8, #0x1
  405ec0:	stur	x8, [x29, #-88]
  405ec4:	ldurb	w8, [x29, #-116]
  405ec8:	tbnz	w8, #0, 405ed0 <__fxstatat@plt+0x43a0>
  405ecc:	b	405f40 <__fxstatat@plt+0x4410>
  405ed0:	ldurb	w8, [x29, #-122]
  405ed4:	tbnz	w8, #0, 405f40 <__fxstatat@plt+0x4410>
  405ed8:	ldur	x8, [x29, #-88]
  405edc:	ldur	x9, [x29, #-24]
  405ee0:	cmp	x8, x9
  405ee4:	b.cs	405efc <__fxstatat@plt+0x43cc>  // b.hs, b.nlast
  405ee8:	ldur	x8, [x29, #-16]
  405eec:	ldur	x9, [x29, #-88]
  405ef0:	add	x8, x8, x9
  405ef4:	mov	w10, #0x27                  	// #39
  405ef8:	strb	w10, [x8]
  405efc:	ldur	x8, [x29, #-88]
  405f00:	add	x8, x8, #0x1
  405f04:	stur	x8, [x29, #-88]
  405f08:	ldur	x8, [x29, #-88]
  405f0c:	ldur	x9, [x29, #-24]
  405f10:	cmp	x8, x9
  405f14:	b.cs	405f2c <__fxstatat@plt+0x43fc>  // b.hs, b.nlast
  405f18:	ldur	x8, [x29, #-16]
  405f1c:	ldur	x9, [x29, #-88]
  405f20:	add	x8, x8, x9
  405f24:	mov	w10, #0x27                  	// #39
  405f28:	strb	w10, [x8]
  405f2c:	ldur	x8, [x29, #-88]
  405f30:	add	x8, x8, #0x1
  405f34:	stur	x8, [x29, #-88]
  405f38:	mov	w8, #0x0                   	// #0
  405f3c:	sturb	w8, [x29, #-116]
  405f40:	ldur	x8, [x29, #-88]
  405f44:	ldur	x9, [x29, #-24]
  405f48:	cmp	x8, x9
  405f4c:	b.cs	405f64 <__fxstatat@plt+0x4434>  // b.hs, b.nlast
  405f50:	ldurb	w8, [x29, #-119]
  405f54:	ldur	x9, [x29, #-16]
  405f58:	ldur	x10, [x29, #-88]
  405f5c:	add	x9, x9, x10
  405f60:	strb	w8, [x9]
  405f64:	ldur	x8, [x29, #-88]
  405f68:	add	x8, x8, #0x1
  405f6c:	stur	x8, [x29, #-88]
  405f70:	ldurb	w8, [x29, #-123]
  405f74:	tbnz	w8, #0, 405f80 <__fxstatat@plt+0x4450>
  405f78:	mov	w8, #0x0                   	// #0
  405f7c:	sturb	w8, [x29, #-118]
  405f80:	ldur	x8, [x29, #-80]
  405f84:	add	x8, x8, #0x1
  405f88:	stur	x8, [x29, #-80]
  405f8c:	b	4050fc <__fxstatat@plt+0x35cc>
  405f90:	ldur	x8, [x29, #-88]
  405f94:	cbnz	x8, 405fb4 <__fxstatat@plt+0x4484>
  405f98:	ldur	w8, [x29, #-44]
  405f9c:	cmp	w8, #0x2
  405fa0:	b.ne	405fb4 <__fxstatat@plt+0x4484>  // b.any
  405fa4:	ldurb	w8, [x29, #-115]
  405fa8:	tbnz	w8, #0, 405fb0 <__fxstatat@plt+0x4480>
  405fac:	b	405fb4 <__fxstatat@plt+0x4484>
  405fb0:	b	4060c8 <__fxstatat@plt+0x4598>
  405fb4:	ldur	w8, [x29, #-44]
  405fb8:	cmp	w8, #0x2
  405fbc:	b.ne	406038 <__fxstatat@plt+0x4508>  // b.any
  405fc0:	ldurb	w8, [x29, #-115]
  405fc4:	tbnz	w8, #0, 406038 <__fxstatat@plt+0x4508>
  405fc8:	ldurb	w8, [x29, #-117]
  405fcc:	tbnz	w8, #0, 405fd4 <__fxstatat@plt+0x44a4>
  405fd0:	b	406038 <__fxstatat@plt+0x4508>
  405fd4:	ldurb	w8, [x29, #-118]
  405fd8:	tbnz	w8, #0, 405fe0 <__fxstatat@plt+0x44b0>
  405fdc:	b	406018 <__fxstatat@plt+0x44e8>
  405fe0:	ldur	x0, [x29, #-16]
  405fe4:	ldur	x1, [x29, #-96]
  405fe8:	ldur	x2, [x29, #-32]
  405fec:	ldur	x3, [x29, #-40]
  405ff0:	ldur	w5, [x29, #-48]
  405ff4:	ldur	x6, [x29, #-56]
  405ff8:	ldur	x7, [x29, #-64]
  405ffc:	ldur	x8, [x29, #-72]
  406000:	mov	w4, #0x5                   	// #5
  406004:	mov	x9, sp
  406008:	str	x8, [x9]
  40600c:	bl	404e64 <__fxstatat@plt+0x3334>
  406010:	stur	x0, [x29, #-8]
  406014:	b	406124 <__fxstatat@plt+0x45f4>
  406018:	ldur	x8, [x29, #-24]
  40601c:	cbnz	x8, 406038 <__fxstatat@plt+0x4508>
  406020:	ldur	x8, [x29, #-96]
  406024:	cbz	x8, 406038 <__fxstatat@plt+0x4508>
  406028:	ldur	x8, [x29, #-96]
  40602c:	stur	x8, [x29, #-24]
  406030:	stur	xzr, [x29, #-88]
  406034:	b	404f0c <__fxstatat@plt+0x33dc>
  406038:	ldur	x8, [x29, #-104]
  40603c:	cbz	x8, 406098 <__fxstatat@plt+0x4568>
  406040:	ldurb	w8, [x29, #-115]
  406044:	tbnz	w8, #0, 406098 <__fxstatat@plt+0x4568>
  406048:	ldur	x8, [x29, #-104]
  40604c:	ldrb	w9, [x8]
  406050:	cbz	w9, 406098 <__fxstatat@plt+0x4568>
  406054:	ldur	x8, [x29, #-88]
  406058:	ldur	x9, [x29, #-24]
  40605c:	cmp	x8, x9
  406060:	b.cs	40607c <__fxstatat@plt+0x454c>  // b.hs, b.nlast
  406064:	ldur	x8, [x29, #-104]
  406068:	ldrb	w9, [x8]
  40606c:	ldur	x8, [x29, #-16]
  406070:	ldur	x10, [x29, #-88]
  406074:	add	x8, x8, x10
  406078:	strb	w9, [x8]
  40607c:	ldur	x8, [x29, #-88]
  406080:	add	x8, x8, #0x1
  406084:	stur	x8, [x29, #-88]
  406088:	ldur	x8, [x29, #-104]
  40608c:	add	x8, x8, #0x1
  406090:	stur	x8, [x29, #-104]
  406094:	b	406048 <__fxstatat@plt+0x4518>
  406098:	ldur	x8, [x29, #-88]
  40609c:	ldur	x9, [x29, #-24]
  4060a0:	cmp	x8, x9
  4060a4:	b.cs	4060bc <__fxstatat@plt+0x458c>  // b.hs, b.nlast
  4060a8:	ldur	x8, [x29, #-16]
  4060ac:	ldur	x9, [x29, #-88]
  4060b0:	add	x8, x8, x9
  4060b4:	mov	w10, #0x0                   	// #0
  4060b8:	strb	w10, [x8]
  4060bc:	ldur	x8, [x29, #-88]
  4060c0:	stur	x8, [x29, #-8]
  4060c4:	b	406124 <__fxstatat@plt+0x45f4>
  4060c8:	ldur	w8, [x29, #-44]
  4060cc:	cmp	w8, #0x2
  4060d0:	b.ne	4060e8 <__fxstatat@plt+0x45b8>  // b.any
  4060d4:	ldurb	w8, [x29, #-113]
  4060d8:	tbnz	w8, #0, 4060e0 <__fxstatat@plt+0x45b0>
  4060dc:	b	4060e8 <__fxstatat@plt+0x45b8>
  4060e0:	mov	w8, #0x4                   	// #4
  4060e4:	stur	w8, [x29, #-44]
  4060e8:	ldur	x0, [x29, #-16]
  4060ec:	ldur	x1, [x29, #-24]
  4060f0:	ldur	x2, [x29, #-32]
  4060f4:	ldur	x3, [x29, #-40]
  4060f8:	ldur	w4, [x29, #-44]
  4060fc:	ldur	w8, [x29, #-48]
  406100:	and	w5, w8, #0xfffffffd
  406104:	ldur	x7, [x29, #-64]
  406108:	ldur	x9, [x29, #-72]
  40610c:	mov	x10, xzr
  406110:	mov	x6, x10
  406114:	mov	x10, sp
  406118:	str	x9, [x10]
  40611c:	bl	404e64 <__fxstatat@plt+0x3334>
  406120:	stur	x0, [x29, #-8]
  406124:	ldur	x0, [x29, #-8]
  406128:	ldr	x28, [sp, #288]
  40612c:	ldp	x29, x30, [sp, #272]
  406130:	add	sp, sp, #0x130
  406134:	ret
  406138:	sub	sp, sp, #0x30
  40613c:	stp	x29, x30, [sp, #32]
  406140:	add	x29, sp, #0x20
  406144:	mov	x8, xzr
  406148:	stur	x0, [x29, #-8]
  40614c:	str	x1, [sp, #16]
  406150:	str	x2, [sp, #8]
  406154:	ldur	x0, [x29, #-8]
  406158:	ldr	x1, [sp, #16]
  40615c:	ldr	x3, [sp, #8]
  406160:	mov	x2, x8
  406164:	bl	406174 <__fxstatat@plt+0x4644>
  406168:	ldp	x29, x30, [sp, #32]
  40616c:	add	sp, sp, #0x30
  406170:	ret
  406174:	sub	sp, sp, #0x70
  406178:	stp	x29, x30, [sp, #96]
  40617c:	add	x29, sp, #0x60
  406180:	stur	x0, [x29, #-8]
  406184:	stur	x1, [x29, #-16]
  406188:	stur	x2, [x29, #-24]
  40618c:	stur	x3, [x29, #-32]
  406190:	ldur	x8, [x29, #-32]
  406194:	cbz	x8, 4061a4 <__fxstatat@plt+0x4674>
  406198:	ldur	x8, [x29, #-32]
  40619c:	str	x8, [sp, #24]
  4061a0:	b	4061b0 <__fxstatat@plt+0x4680>
  4061a4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4061a8:	add	x8, x8, #0x308
  4061ac:	str	x8, [sp, #24]
  4061b0:	ldr	x8, [sp, #24]
  4061b4:	stur	x8, [x29, #-40]
  4061b8:	bl	401ae0 <__errno_location@plt>
  4061bc:	ldr	w9, [x0]
  4061c0:	stur	w9, [x29, #-44]
  4061c4:	ldur	x8, [x29, #-40]
  4061c8:	ldr	w9, [x8, #4]
  4061cc:	ldur	x8, [x29, #-24]
  4061d0:	mov	x10, xzr
  4061d4:	mov	w11, #0x1                   	// #1
  4061d8:	mov	w12, wzr
  4061dc:	cmp	x8, #0x0
  4061e0:	csel	w11, w12, w11, ne  // ne = any
  4061e4:	orr	w9, w9, w11
  4061e8:	str	w9, [sp, #48]
  4061ec:	ldur	x2, [x29, #-8]
  4061f0:	ldur	x3, [x29, #-16]
  4061f4:	ldur	x8, [x29, #-40]
  4061f8:	ldr	w4, [x8]
  4061fc:	ldr	w5, [sp, #48]
  406200:	ldur	x8, [x29, #-40]
  406204:	add	x6, x8, #0x8
  406208:	ldur	x8, [x29, #-40]
  40620c:	ldr	x7, [x8, #40]
  406210:	ldur	x8, [x29, #-40]
  406214:	ldr	x8, [x8, #48]
  406218:	mov	x0, x10
  40621c:	mov	x1, x10
  406220:	mov	x10, sp
  406224:	str	x8, [x10]
  406228:	bl	404e64 <__fxstatat@plt+0x3334>
  40622c:	add	x8, x0, #0x1
  406230:	str	x8, [sp, #40]
  406234:	ldr	x0, [sp, #40]
  406238:	bl	407868 <__fxstatat@plt+0x5d38>
  40623c:	str	x0, [sp, #32]
  406240:	ldr	x0, [sp, #32]
  406244:	ldr	x1, [sp, #40]
  406248:	ldur	x2, [x29, #-8]
  40624c:	ldur	x3, [x29, #-16]
  406250:	ldur	x8, [x29, #-40]
  406254:	ldr	w4, [x8]
  406258:	ldr	w5, [sp, #48]
  40625c:	ldur	x8, [x29, #-40]
  406260:	add	x6, x8, #0x8
  406264:	ldur	x8, [x29, #-40]
  406268:	ldr	x7, [x8, #40]
  40626c:	ldur	x8, [x29, #-40]
  406270:	ldr	x8, [x8, #48]
  406274:	mov	x10, sp
  406278:	str	x8, [x10]
  40627c:	bl	404e64 <__fxstatat@plt+0x3334>
  406280:	ldur	w9, [x29, #-44]
  406284:	str	w9, [sp, #20]
  406288:	bl	401ae0 <__errno_location@plt>
  40628c:	ldr	w9, [sp, #20]
  406290:	str	w9, [x0]
  406294:	ldur	x8, [x29, #-24]
  406298:	cbz	x8, 4062ac <__fxstatat@plt+0x477c>
  40629c:	ldr	x8, [sp, #40]
  4062a0:	subs	x8, x8, #0x1
  4062a4:	ldur	x9, [x29, #-24]
  4062a8:	str	x8, [x9]
  4062ac:	ldr	x0, [sp, #32]
  4062b0:	ldp	x29, x30, [sp, #96]
  4062b4:	add	sp, sp, #0x70
  4062b8:	ret
  4062bc:	sub	sp, sp, #0x30
  4062c0:	stp	x29, x30, [sp, #32]
  4062c4:	add	x29, sp, #0x20
  4062c8:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4062cc:	add	x8, x8, #0x240
  4062d0:	mov	w9, #0x1                   	// #1
  4062d4:	adrp	x10, 421000 <__fxstatat@plt+0x1f4d0>
  4062d8:	add	x10, x10, #0x250
  4062dc:	ldr	x8, [x8]
  4062e0:	stur	x8, [x29, #-8]
  4062e4:	stur	w9, [x29, #-12]
  4062e8:	str	x10, [sp, #8]
  4062ec:	ldur	w8, [x29, #-12]
  4062f0:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  4062f4:	add	x9, x9, #0x248
  4062f8:	ldr	w10, [x9]
  4062fc:	cmp	w8, w10
  406300:	b.ge	406330 <__fxstatat@plt+0x4800>  // b.tcont
  406304:	ldur	x8, [x29, #-8]
  406308:	ldursw	x9, [x29, #-12]
  40630c:	mov	x10, #0x10                  	// #16
  406310:	mul	x9, x10, x9
  406314:	add	x8, x8, x9
  406318:	ldr	x0, [x8, #8]
  40631c:	bl	4019f0 <free@plt>
  406320:	ldur	w8, [x29, #-12]
  406324:	add	w8, w8, #0x1
  406328:	stur	w8, [x29, #-12]
  40632c:	b	4062ec <__fxstatat@plt+0x47bc>
  406330:	ldur	x8, [x29, #-8]
  406334:	ldr	x8, [x8, #8]
  406338:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  40633c:	add	x9, x9, #0x340
  406340:	cmp	x8, x9
  406344:	b.eq	40636c <__fxstatat@plt+0x483c>  // b.none
  406348:	ldur	x8, [x29, #-8]
  40634c:	ldr	x0, [x8, #8]
  406350:	bl	4019f0 <free@plt>
  406354:	mov	x8, #0x100                 	// #256
  406358:	ldr	x9, [sp, #8]
  40635c:	str	x8, [x9]
  406360:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  406364:	add	x8, x8, #0x340
  406368:	str	x8, [x9, #8]
  40636c:	ldur	x8, [x29, #-8]
  406370:	ldr	x9, [sp, #8]
  406374:	cmp	x8, x9
  406378:	b.eq	406394 <__fxstatat@plt+0x4864>  // b.none
  40637c:	ldur	x0, [x29, #-8]
  406380:	bl	4019f0 <free@plt>
  406384:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  406388:	add	x8, x8, #0x240
  40638c:	ldr	x9, [sp, #8]
  406390:	str	x9, [x8]
  406394:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  406398:	add	x8, x8, #0x248
  40639c:	mov	w9, #0x1                   	// #1
  4063a0:	str	w9, [x8]
  4063a4:	ldp	x29, x30, [sp, #32]
  4063a8:	add	sp, sp, #0x30
  4063ac:	ret
  4063b0:	sub	sp, sp, #0x20
  4063b4:	stp	x29, x30, [sp, #16]
  4063b8:	add	x29, sp, #0x10
  4063bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4063c0:	adrp	x3, 421000 <__fxstatat@plt+0x1f4d0>
  4063c4:	add	x3, x3, #0x308
  4063c8:	stur	w0, [x29, #-4]
  4063cc:	str	x1, [sp]
  4063d0:	ldur	w0, [x29, #-4]
  4063d4:	ldr	x1, [sp]
  4063d8:	bl	4063e8 <__fxstatat@plt+0x48b8>
  4063dc:	ldp	x29, x30, [sp, #16]
  4063e0:	add	sp, sp, #0x20
  4063e4:	ret
  4063e8:	sub	sp, sp, #0x90
  4063ec:	stp	x29, x30, [sp, #128]
  4063f0:	add	x29, sp, #0x80
  4063f4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4063f8:	add	x8, x8, #0x240
  4063fc:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  406400:	add	x9, x9, #0x248
  406404:	stur	w0, [x29, #-4]
  406408:	stur	x1, [x29, #-16]
  40640c:	stur	x2, [x29, #-24]
  406410:	stur	x3, [x29, #-32]
  406414:	str	x8, [sp, #32]
  406418:	str	x9, [sp, #24]
  40641c:	bl	401ae0 <__errno_location@plt>
  406420:	ldr	w10, [x0]
  406424:	stur	w10, [x29, #-36]
  406428:	ldr	x8, [sp, #32]
  40642c:	ldr	x9, [x8]
  406430:	stur	x9, [x29, #-48]
  406434:	ldur	w10, [x29, #-4]
  406438:	cmp	w10, #0x0
  40643c:	cset	w10, ge  // ge = tcont
  406440:	tbnz	w10, #0, 406448 <__fxstatat@plt+0x4918>
  406444:	bl	401960 <abort@plt>
  406448:	ldr	x8, [sp, #24]
  40644c:	ldr	w9, [x8]
  406450:	ldur	w10, [x29, #-4]
  406454:	cmp	w9, w10
  406458:	b.gt	40654c <__fxstatat@plt+0x4a1c>
  40645c:	ldur	x8, [x29, #-48]
  406460:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  406464:	add	x9, x9, #0x250
  406468:	cmp	x8, x9
  40646c:	cset	w10, eq  // eq = none
  406470:	and	w10, w10, #0x1
  406474:	sturb	w10, [x29, #-49]
  406478:	mov	w10, #0x7ffffffe            	// #2147483646
  40647c:	stur	w10, [x29, #-56]
  406480:	ldur	w10, [x29, #-56]
  406484:	ldur	w11, [x29, #-4]
  406488:	cmp	w10, w11
  40648c:	b.ge	406494 <__fxstatat@plt+0x4964>  // b.tcont
  406490:	bl	4079c4 <__fxstatat@plt+0x5e94>
  406494:	ldurb	w8, [x29, #-49]
  406498:	tbnz	w8, #0, 4064a0 <__fxstatat@plt+0x4970>
  40649c:	b	4064ac <__fxstatat@plt+0x497c>
  4064a0:	mov	x8, xzr
  4064a4:	str	x8, [sp, #16]
  4064a8:	b	4064b4 <__fxstatat@plt+0x4984>
  4064ac:	ldur	x8, [x29, #-48]
  4064b0:	str	x8, [sp, #16]
  4064b4:	ldr	x8, [sp, #16]
  4064b8:	ldur	w9, [x29, #-4]
  4064bc:	add	w9, w9, #0x1
  4064c0:	mov	w10, #0x10                  	// #16
  4064c4:	smull	x1, w9, w10
  4064c8:	mov	x0, x8
  4064cc:	bl	407708 <__fxstatat@plt+0x5bd8>
  4064d0:	stur	x0, [x29, #-48]
  4064d4:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4064d8:	add	x8, x8, #0x240
  4064dc:	str	x0, [x8]
  4064e0:	ldurb	w9, [x29, #-49]
  4064e4:	tbnz	w9, #0, 4064ec <__fxstatat@plt+0x49bc>
  4064e8:	b	406500 <__fxstatat@plt+0x49d0>
  4064ec:	ldur	x8, [x29, #-48]
  4064f0:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  4064f4:	add	x9, x9, #0x250
  4064f8:	ldr	q0, [x9]
  4064fc:	str	q0, [x8]
  406500:	ldur	x8, [x29, #-48]
  406504:	ldr	x9, [sp, #24]
  406508:	ldrsw	x10, [x9]
  40650c:	mov	x11, #0x10                  	// #16
  406510:	mul	x10, x11, x10
  406514:	add	x0, x8, x10
  406518:	ldur	w12, [x29, #-4]
  40651c:	add	w12, w12, #0x1
  406520:	ldr	w13, [x9]
  406524:	subs	w12, w12, w13
  406528:	mov	w13, #0x10                  	// #16
  40652c:	smull	x2, w12, w13
  406530:	mov	w12, wzr
  406534:	mov	w1, w12
  406538:	bl	4018d0 <memset@plt>
  40653c:	ldur	w12, [x29, #-4]
  406540:	add	w12, w12, #0x1
  406544:	ldr	x8, [sp, #24]
  406548:	str	w12, [x8]
  40654c:	ldur	x8, [x29, #-48]
  406550:	ldursw	x9, [x29, #-4]
  406554:	mov	x10, #0x10                  	// #16
  406558:	mul	x9, x10, x9
  40655c:	ldr	x8, [x8, x9]
  406560:	str	x8, [sp, #64]
  406564:	ldur	x8, [x29, #-48]
  406568:	ldursw	x9, [x29, #-4]
  40656c:	mul	x9, x10, x9
  406570:	add	x8, x8, x9
  406574:	ldr	x8, [x8, #8]
  406578:	str	x8, [sp, #56]
  40657c:	ldur	x8, [x29, #-32]
  406580:	ldr	w11, [x8, #4]
  406584:	orr	w11, w11, #0x1
  406588:	str	w11, [sp, #52]
  40658c:	ldr	x0, [sp, #56]
  406590:	ldr	x1, [sp, #64]
  406594:	ldur	x2, [x29, #-16]
  406598:	ldur	x3, [x29, #-24]
  40659c:	ldur	x8, [x29, #-32]
  4065a0:	ldr	w4, [x8]
  4065a4:	ldr	w5, [sp, #52]
  4065a8:	ldur	x8, [x29, #-32]
  4065ac:	add	x6, x8, #0x8
  4065b0:	ldur	x8, [x29, #-32]
  4065b4:	ldr	x7, [x8, #40]
  4065b8:	ldur	x8, [x29, #-32]
  4065bc:	ldr	x8, [x8, #48]
  4065c0:	mov	x9, sp
  4065c4:	str	x8, [x9]
  4065c8:	bl	404e64 <__fxstatat@plt+0x3334>
  4065cc:	str	x0, [sp, #40]
  4065d0:	ldr	x8, [sp, #64]
  4065d4:	ldr	x9, [sp, #40]
  4065d8:	cmp	x8, x9
  4065dc:	b.hi	406680 <__fxstatat@plt+0x4b50>  // b.pmore
  4065e0:	ldr	x8, [sp, #40]
  4065e4:	add	x8, x8, #0x1
  4065e8:	str	x8, [sp, #64]
  4065ec:	ldur	x9, [x29, #-48]
  4065f0:	ldursw	x10, [x29, #-4]
  4065f4:	mov	x11, #0x10                  	// #16
  4065f8:	mul	x10, x11, x10
  4065fc:	str	x8, [x9, x10]
  406600:	ldr	x8, [sp, #56]
  406604:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  406608:	add	x9, x9, #0x340
  40660c:	cmp	x8, x9
  406610:	b.eq	40661c <__fxstatat@plt+0x4aec>  // b.none
  406614:	ldr	x0, [sp, #56]
  406618:	bl	4019f0 <free@plt>
  40661c:	ldr	x0, [sp, #64]
  406620:	bl	407868 <__fxstatat@plt+0x5d38>
  406624:	str	x0, [sp, #56]
  406628:	ldur	x8, [x29, #-48]
  40662c:	ldursw	x9, [x29, #-4]
  406630:	mov	x10, #0x10                  	// #16
  406634:	mul	x9, x10, x9
  406638:	add	x8, x8, x9
  40663c:	str	x0, [x8, #8]
  406640:	ldr	x0, [sp, #56]
  406644:	ldr	x1, [sp, #64]
  406648:	ldur	x2, [x29, #-16]
  40664c:	ldur	x3, [x29, #-24]
  406650:	ldur	x8, [x29, #-32]
  406654:	ldr	w4, [x8]
  406658:	ldr	w5, [sp, #52]
  40665c:	ldur	x8, [x29, #-32]
  406660:	add	x6, x8, #0x8
  406664:	ldur	x8, [x29, #-32]
  406668:	ldr	x7, [x8, #40]
  40666c:	ldur	x8, [x29, #-32]
  406670:	ldr	x8, [x8, #48]
  406674:	mov	x9, sp
  406678:	str	x8, [x9]
  40667c:	bl	404e64 <__fxstatat@plt+0x3334>
  406680:	ldur	w8, [x29, #-36]
  406684:	str	w8, [sp, #12]
  406688:	bl	401ae0 <__errno_location@plt>
  40668c:	ldr	w8, [sp, #12]
  406690:	str	w8, [x0]
  406694:	ldr	x0, [sp, #56]
  406698:	ldp	x29, x30, [sp, #128]
  40669c:	add	sp, sp, #0x90
  4066a0:	ret
  4066a4:	sub	sp, sp, #0x30
  4066a8:	stp	x29, x30, [sp, #32]
  4066ac:	add	x29, sp, #0x20
  4066b0:	adrp	x3, 421000 <__fxstatat@plt+0x1f4d0>
  4066b4:	add	x3, x3, #0x308
  4066b8:	stur	w0, [x29, #-4]
  4066bc:	str	x1, [sp, #16]
  4066c0:	str	x2, [sp, #8]
  4066c4:	ldur	w0, [x29, #-4]
  4066c8:	ldr	x1, [sp, #16]
  4066cc:	ldr	x2, [sp, #8]
  4066d0:	bl	4063e8 <__fxstatat@plt+0x48b8>
  4066d4:	ldp	x29, x30, [sp, #32]
  4066d8:	add	sp, sp, #0x30
  4066dc:	ret
  4066e0:	sub	sp, sp, #0x20
  4066e4:	stp	x29, x30, [sp, #16]
  4066e8:	add	x29, sp, #0x10
  4066ec:	mov	w8, wzr
  4066f0:	str	x0, [sp, #8]
  4066f4:	ldr	x1, [sp, #8]
  4066f8:	mov	w0, w8
  4066fc:	bl	4063b0 <__fxstatat@plt+0x4880>
  406700:	ldp	x29, x30, [sp, #16]
  406704:	add	sp, sp, #0x20
  406708:	ret
  40670c:	sub	sp, sp, #0x20
  406710:	stp	x29, x30, [sp, #16]
  406714:	add	x29, sp, #0x10
  406718:	mov	w8, wzr
  40671c:	str	x0, [sp, #8]
  406720:	str	x1, [sp]
  406724:	ldr	x1, [sp, #8]
  406728:	ldr	x2, [sp]
  40672c:	mov	w0, w8
  406730:	bl	4066a4 <__fxstatat@plt+0x4b74>
  406734:	ldp	x29, x30, [sp, #16]
  406738:	add	sp, sp, #0x20
  40673c:	ret
  406740:	sub	sp, sp, #0x70
  406744:	stp	x29, x30, [sp, #96]
  406748:	add	x29, sp, #0x60
  40674c:	mov	x8, #0xffffffffffffffff    	// #-1
  406750:	add	x9, sp, #0x18
  406754:	stur	w0, [x29, #-4]
  406758:	stur	w1, [x29, #-8]
  40675c:	stur	x2, [x29, #-16]
  406760:	ldur	w0, [x29, #-8]
  406764:	str	x8, [sp, #16]
  406768:	mov	x8, x9
  40676c:	str	x9, [sp, #8]
  406770:	bl	406794 <__fxstatat@plt+0x4c64>
  406774:	ldur	w0, [x29, #-4]
  406778:	ldur	x1, [x29, #-16]
  40677c:	ldr	x2, [sp, #16]
  406780:	ldr	x3, [sp, #8]
  406784:	bl	4063e8 <__fxstatat@plt+0x48b8>
  406788:	ldp	x29, x30, [sp, #96]
  40678c:	add	sp, sp, #0x70
  406790:	ret
  406794:	sub	sp, sp, #0x20
  406798:	stp	x29, x30, [sp, #16]
  40679c:	add	x29, sp, #0x10
  4067a0:	mov	x2, #0x38                  	// #56
  4067a4:	stur	w0, [x29, #-4]
  4067a8:	mov	x0, x8
  4067ac:	mov	w9, wzr
  4067b0:	mov	w1, w9
  4067b4:	str	x8, [sp]
  4067b8:	bl	4018d0 <memset@plt>
  4067bc:	ldur	w9, [x29, #-4]
  4067c0:	cmp	w9, #0xa
  4067c4:	b.ne	4067cc <__fxstatat@plt+0x4c9c>  // b.any
  4067c8:	bl	401960 <abort@plt>
  4067cc:	ldur	w8, [x29, #-4]
  4067d0:	ldr	x9, [sp]
  4067d4:	str	w8, [x9]
  4067d8:	ldp	x29, x30, [sp, #16]
  4067dc:	add	sp, sp, #0x20
  4067e0:	ret
  4067e4:	sub	sp, sp, #0x70
  4067e8:	stp	x29, x30, [sp, #96]
  4067ec:	add	x29, sp, #0x60
  4067f0:	add	x8, sp, #0x10
  4067f4:	stur	w0, [x29, #-4]
  4067f8:	stur	w1, [x29, #-8]
  4067fc:	stur	x2, [x29, #-16]
  406800:	stur	x3, [x29, #-24]
  406804:	ldur	w0, [x29, #-8]
  406808:	str	x8, [sp, #8]
  40680c:	bl	406794 <__fxstatat@plt+0x4c64>
  406810:	ldur	w0, [x29, #-4]
  406814:	ldur	x1, [x29, #-16]
  406818:	ldur	x2, [x29, #-24]
  40681c:	ldr	x3, [sp, #8]
  406820:	bl	4063e8 <__fxstatat@plt+0x48b8>
  406824:	ldp	x29, x30, [sp, #96]
  406828:	add	sp, sp, #0x70
  40682c:	ret
  406830:	sub	sp, sp, #0x20
  406834:	stp	x29, x30, [sp, #16]
  406838:	add	x29, sp, #0x10
  40683c:	mov	w8, wzr
  406840:	stur	w0, [x29, #-4]
  406844:	str	x1, [sp]
  406848:	ldur	w1, [x29, #-4]
  40684c:	ldr	x2, [sp]
  406850:	mov	w0, w8
  406854:	bl	406740 <__fxstatat@plt+0x4c10>
  406858:	ldp	x29, x30, [sp, #16]
  40685c:	add	sp, sp, #0x20
  406860:	ret
  406864:	sub	sp, sp, #0x30
  406868:	stp	x29, x30, [sp, #32]
  40686c:	add	x29, sp, #0x20
  406870:	mov	w8, wzr
  406874:	stur	w0, [x29, #-4]
  406878:	str	x1, [sp, #16]
  40687c:	str	x2, [sp, #8]
  406880:	ldur	w1, [x29, #-4]
  406884:	ldr	x2, [sp, #16]
  406888:	ldr	x3, [sp, #8]
  40688c:	mov	w0, w8
  406890:	bl	4067e4 <__fxstatat@plt+0x4cb4>
  406894:	ldp	x29, x30, [sp, #32]
  406898:	add	sp, sp, #0x30
  40689c:	ret
  4068a0:	sub	sp, sp, #0x70
  4068a4:	stp	x29, x30, [sp, #96]
  4068a8:	add	x29, sp, #0x60
  4068ac:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4068b0:	add	x8, x8, #0x308
  4068b4:	mov	x9, #0x38                  	// #56
  4068b8:	mov	w10, #0x1                   	// #1
  4068bc:	mov	w11, wzr
  4068c0:	add	x12, sp, #0x10
  4068c4:	stur	x0, [x29, #-8]
  4068c8:	stur	x1, [x29, #-16]
  4068cc:	sturb	w2, [x29, #-17]
  4068d0:	mov	x0, x12
  4068d4:	mov	x1, x8
  4068d8:	mov	x2, x9
  4068dc:	str	w10, [sp, #12]
  4068e0:	str	w11, [sp, #8]
  4068e4:	str	x12, [sp]
  4068e8:	bl	401720 <memcpy@plt>
  4068ec:	ldurb	w1, [x29, #-17]
  4068f0:	ldr	x0, [sp]
  4068f4:	ldr	w2, [sp, #12]
  4068f8:	bl	404c2c <__fxstatat@plt+0x30fc>
  4068fc:	ldur	x1, [x29, #-8]
  406900:	ldur	x2, [x29, #-16]
  406904:	ldr	w10, [sp, #8]
  406908:	mov	w0, w10
  40690c:	ldr	x3, [sp]
  406910:	bl	4063e8 <__fxstatat@plt+0x48b8>
  406914:	ldp	x29, x30, [sp, #96]
  406918:	add	sp, sp, #0x70
  40691c:	ret
  406920:	sub	sp, sp, #0x20
  406924:	stp	x29, x30, [sp, #16]
  406928:	add	x29, sp, #0x10
  40692c:	mov	x8, #0xffffffffffffffff    	// #-1
  406930:	str	x0, [sp, #8]
  406934:	strb	w1, [sp, #7]
  406938:	ldr	x0, [sp, #8]
  40693c:	ldrb	w2, [sp, #7]
  406940:	mov	x1, x8
  406944:	bl	4068a0 <__fxstatat@plt+0x4d70>
  406948:	ldp	x29, x30, [sp, #16]
  40694c:	add	sp, sp, #0x20
  406950:	ret
  406954:	sub	sp, sp, #0x20
  406958:	stp	x29, x30, [sp, #16]
  40695c:	add	x29, sp, #0x10
  406960:	str	x0, [sp, #8]
  406964:	ldr	x0, [sp, #8]
  406968:	mov	w1, #0x3a                  	// #58
  40696c:	bl	406920 <__fxstatat@plt+0x4df0>
  406970:	ldp	x29, x30, [sp, #16]
  406974:	add	sp, sp, #0x20
  406978:	ret
  40697c:	sub	sp, sp, #0x20
  406980:	stp	x29, x30, [sp, #16]
  406984:	add	x29, sp, #0x10
  406988:	str	x0, [sp, #8]
  40698c:	str	x1, [sp]
  406990:	ldr	x0, [sp, #8]
  406994:	ldr	x1, [sp]
  406998:	mov	w2, #0x3a                  	// #58
  40699c:	bl	4068a0 <__fxstatat@plt+0x4d70>
  4069a0:	ldp	x29, x30, [sp, #16]
  4069a4:	add	sp, sp, #0x20
  4069a8:	ret
  4069ac:	sub	sp, sp, #0xc0
  4069b0:	stp	x29, x30, [sp, #176]
  4069b4:	add	x29, sp, #0xb0
  4069b8:	mov	x8, #0x38                  	// #56
  4069bc:	mov	w9, #0x1                   	// #1
  4069c0:	mov	x10, #0xffffffffffffffff    	// #-1
  4069c4:	sub	x11, x29, #0x48
  4069c8:	add	x12, sp, #0x30
  4069cc:	stur	w0, [x29, #-4]
  4069d0:	stur	w1, [x29, #-8]
  4069d4:	stur	x2, [x29, #-16]
  4069d8:	ldur	w0, [x29, #-8]
  4069dc:	str	x8, [sp, #40]
  4069e0:	mov	x8, x12
  4069e4:	str	w9, [sp, #36]
  4069e8:	str	x10, [sp, #24]
  4069ec:	str	x11, [sp, #16]
  4069f0:	str	x12, [sp, #8]
  4069f4:	bl	406794 <__fxstatat@plt+0x4c64>
  4069f8:	ldr	x0, [sp, #16]
  4069fc:	ldr	x1, [sp, #8]
  406a00:	ldr	x2, [sp, #40]
  406a04:	bl	401720 <memcpy@plt>
  406a08:	ldr	x0, [sp, #16]
  406a0c:	mov	w1, #0x3a                  	// #58
  406a10:	ldr	w2, [sp, #36]
  406a14:	bl	404c2c <__fxstatat@plt+0x30fc>
  406a18:	ldur	w9, [x29, #-4]
  406a1c:	ldur	x1, [x29, #-16]
  406a20:	mov	w0, w9
  406a24:	ldr	x2, [sp, #24]
  406a28:	ldr	x3, [sp, #16]
  406a2c:	bl	4063e8 <__fxstatat@plt+0x48b8>
  406a30:	ldp	x29, x30, [sp, #176]
  406a34:	add	sp, sp, #0xc0
  406a38:	ret
  406a3c:	sub	sp, sp, #0x30
  406a40:	stp	x29, x30, [sp, #32]
  406a44:	add	x29, sp, #0x20
  406a48:	mov	x4, #0xffffffffffffffff    	// #-1
  406a4c:	stur	w0, [x29, #-4]
  406a50:	str	x1, [sp, #16]
  406a54:	str	x2, [sp, #8]
  406a58:	str	x3, [sp]
  406a5c:	ldur	w0, [x29, #-4]
  406a60:	ldr	x1, [sp, #16]
  406a64:	ldr	x2, [sp, #8]
  406a68:	ldr	x3, [sp]
  406a6c:	bl	406a7c <__fxstatat@plt+0x4f4c>
  406a70:	ldp	x29, x30, [sp, #32]
  406a74:	add	sp, sp, #0x30
  406a78:	ret
  406a7c:	sub	sp, sp, #0x80
  406a80:	stp	x29, x30, [sp, #112]
  406a84:	add	x29, sp, #0x70
  406a88:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  406a8c:	add	x8, x8, #0x308
  406a90:	mov	x9, #0x38                  	// #56
  406a94:	add	x10, sp, #0x10
  406a98:	stur	w0, [x29, #-4]
  406a9c:	stur	x1, [x29, #-16]
  406aa0:	stur	x2, [x29, #-24]
  406aa4:	stur	x3, [x29, #-32]
  406aa8:	stur	x4, [x29, #-40]
  406aac:	mov	x0, x10
  406ab0:	mov	x1, x8
  406ab4:	mov	x2, x9
  406ab8:	str	x10, [sp, #8]
  406abc:	bl	401720 <memcpy@plt>
  406ac0:	ldur	x1, [x29, #-16]
  406ac4:	ldur	x2, [x29, #-24]
  406ac8:	ldr	x0, [sp, #8]
  406acc:	bl	404d34 <__fxstatat@plt+0x3204>
  406ad0:	ldur	w0, [x29, #-4]
  406ad4:	ldur	x1, [x29, #-32]
  406ad8:	ldur	x2, [x29, #-40]
  406adc:	ldr	x3, [sp, #8]
  406ae0:	bl	4063e8 <__fxstatat@plt+0x48b8>
  406ae4:	ldp	x29, x30, [sp, #112]
  406ae8:	add	sp, sp, #0x80
  406aec:	ret
  406af0:	sub	sp, sp, #0x30
  406af4:	stp	x29, x30, [sp, #32]
  406af8:	add	x29, sp, #0x20
  406afc:	mov	w8, wzr
  406b00:	stur	x0, [x29, #-8]
  406b04:	str	x1, [sp, #16]
  406b08:	str	x2, [sp, #8]
  406b0c:	ldur	x1, [x29, #-8]
  406b10:	ldr	x2, [sp, #16]
  406b14:	ldr	x3, [sp, #8]
  406b18:	mov	w0, w8
  406b1c:	bl	406a3c <__fxstatat@plt+0x4f0c>
  406b20:	ldp	x29, x30, [sp, #32]
  406b24:	add	sp, sp, #0x30
  406b28:	ret
  406b2c:	sub	sp, sp, #0x30
  406b30:	stp	x29, x30, [sp, #32]
  406b34:	add	x29, sp, #0x20
  406b38:	mov	w8, wzr
  406b3c:	stur	x0, [x29, #-8]
  406b40:	str	x1, [sp, #16]
  406b44:	str	x2, [sp, #8]
  406b48:	str	x3, [sp]
  406b4c:	ldur	x1, [x29, #-8]
  406b50:	ldr	x2, [sp, #16]
  406b54:	ldr	x3, [sp, #8]
  406b58:	ldr	x4, [sp]
  406b5c:	mov	w0, w8
  406b60:	bl	406a7c <__fxstatat@plt+0x4f4c>
  406b64:	ldp	x29, x30, [sp, #32]
  406b68:	add	sp, sp, #0x30
  406b6c:	ret
  406b70:	sub	sp, sp, #0x30
  406b74:	stp	x29, x30, [sp, #32]
  406b78:	add	x29, sp, #0x20
  406b7c:	adrp	x3, 421000 <__fxstatat@plt+0x1f4d0>
  406b80:	add	x3, x3, #0x260
  406b84:	stur	w0, [x29, #-4]
  406b88:	str	x1, [sp, #16]
  406b8c:	str	x2, [sp, #8]
  406b90:	ldur	w0, [x29, #-4]
  406b94:	ldr	x1, [sp, #16]
  406b98:	ldr	x2, [sp, #8]
  406b9c:	bl	4063e8 <__fxstatat@plt+0x48b8>
  406ba0:	ldp	x29, x30, [sp, #32]
  406ba4:	add	sp, sp, #0x30
  406ba8:	ret
  406bac:	sub	sp, sp, #0x20
  406bb0:	stp	x29, x30, [sp, #16]
  406bb4:	add	x29, sp, #0x10
  406bb8:	mov	w8, wzr
  406bbc:	str	x0, [sp, #8]
  406bc0:	str	x1, [sp]
  406bc4:	ldr	x1, [sp, #8]
  406bc8:	ldr	x2, [sp]
  406bcc:	mov	w0, w8
  406bd0:	bl	406b70 <__fxstatat@plt+0x5040>
  406bd4:	ldp	x29, x30, [sp, #16]
  406bd8:	add	sp, sp, #0x20
  406bdc:	ret
  406be0:	sub	sp, sp, #0x20
  406be4:	stp	x29, x30, [sp, #16]
  406be8:	add	x29, sp, #0x10
  406bec:	mov	x2, #0xffffffffffffffff    	// #-1
  406bf0:	stur	w0, [x29, #-4]
  406bf4:	str	x1, [sp]
  406bf8:	ldur	w0, [x29, #-4]
  406bfc:	ldr	x1, [sp]
  406c00:	bl	406b70 <__fxstatat@plt+0x5040>
  406c04:	ldp	x29, x30, [sp, #16]
  406c08:	add	sp, sp, #0x20
  406c0c:	ret
  406c10:	sub	sp, sp, #0x20
  406c14:	stp	x29, x30, [sp, #16]
  406c18:	add	x29, sp, #0x10
  406c1c:	mov	w8, wzr
  406c20:	str	x0, [sp, #8]
  406c24:	ldr	x1, [sp, #8]
  406c28:	mov	w0, w8
  406c2c:	bl	406be0 <__fxstatat@plt+0x50b0>
  406c30:	ldp	x29, x30, [sp, #16]
  406c34:	add	sp, sp, #0x20
  406c38:	ret
  406c3c:	sub	sp, sp, #0x40
  406c40:	stp	x29, x30, [sp, #48]
  406c44:	add	x29, sp, #0x30
  406c48:	stur	x0, [x29, #-16]
  406c4c:	stur	w1, [x29, #-20]
  406c50:	ldur	x0, [x29, #-16]
  406c54:	bl	401b00 <gettext@plt>
  406c58:	str	x0, [sp, #16]
  406c5c:	ldr	x8, [sp, #16]
  406c60:	ldur	x9, [x29, #-16]
  406c64:	cmp	x8, x9
  406c68:	b.eq	406c78 <__fxstatat@plt+0x5148>  // b.none
  406c6c:	ldr	x8, [sp, #16]
  406c70:	stur	x8, [x29, #-8]
  406c74:	b	406d18 <__fxstatat@plt+0x51e8>
  406c78:	bl	40d608 <__fxstatat@plt+0xbad8>
  406c7c:	str	x0, [sp, #8]
  406c80:	ldr	x0, [sp, #8]
  406c84:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  406c88:	add	x1, x1, #0xd7a
  406c8c:	bl	40b58c <__fxstatat@plt+0x9a5c>
  406c90:	cbnz	w0, 406cbc <__fxstatat@plt+0x518c>
  406c94:	ldur	x8, [x29, #-16]
  406c98:	ldrb	w9, [x8]
  406c9c:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406ca0:	add	x8, x8, #0xd84
  406ca4:	adrp	x10, 40f000 <__fxstatat@plt+0xd4d0>
  406ca8:	add	x10, x10, #0xd80
  406cac:	cmp	w9, #0x60
  406cb0:	csel	x8, x10, x8, eq  // eq = none
  406cb4:	stur	x8, [x29, #-8]
  406cb8:	b	406d18 <__fxstatat@plt+0x51e8>
  406cbc:	ldr	x0, [sp, #8]
  406cc0:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  406cc4:	add	x1, x1, #0xd88
  406cc8:	bl	40b58c <__fxstatat@plt+0x9a5c>
  406ccc:	cbnz	w0, 406cf8 <__fxstatat@plt+0x51c8>
  406cd0:	ldur	x8, [x29, #-16]
  406cd4:	ldrb	w9, [x8]
  406cd8:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406cdc:	add	x8, x8, #0xd94
  406ce0:	adrp	x10, 40f000 <__fxstatat@plt+0xd4d0>
  406ce4:	add	x10, x10, #0xd90
  406ce8:	cmp	w9, #0x60
  406cec:	csel	x8, x10, x8, eq  // eq = none
  406cf0:	stur	x8, [x29, #-8]
  406cf4:	b	406d18 <__fxstatat@plt+0x51e8>
  406cf8:	ldur	w8, [x29, #-20]
  406cfc:	adrp	x9, 40f000 <__fxstatat@plt+0xd4d0>
  406d00:	add	x9, x9, #0xd78
  406d04:	adrp	x10, 40f000 <__fxstatat@plt+0xd4d0>
  406d08:	add	x10, x10, #0xd74
  406d0c:	cmp	w8, #0x9
  406d10:	csel	x9, x10, x9, eq  // eq = none
  406d14:	stur	x9, [x29, #-8]
  406d18:	ldur	x0, [x29, #-8]
  406d1c:	ldp	x29, x30, [sp, #48]
  406d20:	add	sp, sp, #0x40
  406d24:	ret
  406d28:	sub	sp, sp, #0xa0
  406d2c:	stp	x29, x30, [sp, #144]
  406d30:	add	x29, sp, #0x90
  406d34:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406d38:	add	x8, x8, #0xa76
  406d3c:	mov	x1, sp
  406d40:	stur	x0, [x29, #-16]
  406d44:	mov	x0, x8
  406d48:	bl	40e7d0 <__fxstatat@plt+0xcca0>
  406d4c:	cbz	w0, 406d5c <__fxstatat@plt+0x522c>
  406d50:	mov	x8, xzr
  406d54:	stur	x8, [x29, #-8]
  406d58:	b	406d7c <__fxstatat@plt+0x524c>
  406d5c:	ldr	x8, [sp, #8]
  406d60:	ldur	x9, [x29, #-16]
  406d64:	str	x8, [x9]
  406d68:	ldr	x8, [sp]
  406d6c:	ldur	x9, [x29, #-16]
  406d70:	str	x8, [x9, #8]
  406d74:	ldur	x8, [x29, #-16]
  406d78:	stur	x8, [x29, #-8]
  406d7c:	ldur	x0, [x29, #-8]
  406d80:	ldp	x29, x30, [sp, #144]
  406d84:	add	sp, sp, #0xa0
  406d88:	ret
  406d8c:	sub	sp, sp, #0x30
  406d90:	stp	x29, x30, [sp, #32]
  406d94:	add	x29, sp, #0x20
  406d98:	mov	w8, wzr
  406d9c:	stur	w0, [x29, #-4]
  406da0:	str	x1, [sp, #16]
  406da4:	str	x2, [sp, #8]
  406da8:	ldur	w0, [x29, #-4]
  406dac:	ldr	x1, [sp, #16]
  406db0:	ldr	x2, [sp, #8]
  406db4:	mov	w3, w8
  406db8:	bl	40e7e0 <__fxstatat@plt+0xccb0>
  406dbc:	ldp	x29, x30, [sp, #32]
  406dc0:	add	sp, sp, #0x30
  406dc4:	ret
  406dc8:	sub	sp, sp, #0x30
  406dcc:	stp	x29, x30, [sp, #32]
  406dd0:	add	x29, sp, #0x20
  406dd4:	mov	w3, #0x100                 	// #256
  406dd8:	stur	w0, [x29, #-4]
  406ddc:	str	x1, [sp, #16]
  406de0:	str	x2, [sp, #8]
  406de4:	ldur	w0, [x29, #-4]
  406de8:	ldr	x1, [sp, #16]
  406dec:	ldr	x2, [sp, #8]
  406df0:	bl	40e7e0 <__fxstatat@plt+0xccb0>
  406df4:	ldp	x29, x30, [sp, #32]
  406df8:	add	sp, sp, #0x30
  406dfc:	ret
  406e00:	sub	sp, sp, #0x120
  406e04:	stp	x29, x30, [sp, #256]
  406e08:	str	x28, [sp, #272]
  406e0c:	add	x29, sp, #0x100
  406e10:	stur	x0, [x29, #-8]
  406e14:	stur	x1, [x29, #-16]
  406e18:	stur	x2, [x29, #-24]
  406e1c:	stur	x3, [x29, #-32]
  406e20:	stur	x4, [x29, #-40]
  406e24:	stur	x5, [x29, #-48]
  406e28:	ldur	x8, [x29, #-16]
  406e2c:	cbz	x8, 406e50 <__fxstatat@plt+0x5320>
  406e30:	ldur	x0, [x29, #-8]
  406e34:	ldur	x2, [x29, #-16]
  406e38:	ldur	x3, [x29, #-24]
  406e3c:	ldur	x4, [x29, #-32]
  406e40:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  406e44:	add	x1, x1, #0xdc0
  406e48:	bl	401b10 <fprintf@plt>
  406e4c:	b	406e68 <__fxstatat@plt+0x5338>
  406e50:	ldur	x0, [x29, #-8]
  406e54:	ldur	x2, [x29, #-24]
  406e58:	ldur	x3, [x29, #-32]
  406e5c:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  406e60:	add	x1, x1, #0xdcc
  406e64:	bl	401b10 <fprintf@plt>
  406e68:	ldur	x0, [x29, #-8]
  406e6c:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406e70:	add	x8, x8, #0xdd3
  406e74:	stur	x0, [x29, #-56]
  406e78:	mov	x0, x8
  406e7c:	bl	401b00 <gettext@plt>
  406e80:	ldur	x8, [x29, #-56]
  406e84:	stur	x0, [x29, #-64]
  406e88:	mov	x0, x8
  406e8c:	adrp	x1, 410000 <__fxstatat@plt+0xe4d0>
  406e90:	add	x1, x1, #0x88
  406e94:	ldur	x2, [x29, #-64]
  406e98:	mov	w3, #0x7e3                 	// #2019
  406e9c:	bl	401b10 <fprintf@plt>
  406ea0:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406ea4:	add	x8, x8, #0xdd7
  406ea8:	mov	x0, x8
  406eac:	bl	401b00 <gettext@plt>
  406eb0:	ldur	x1, [x29, #-8]
  406eb4:	bl	401a70 <fputs_unlocked@plt>
  406eb8:	ldur	x8, [x29, #-48]
  406ebc:	subs	x8, x8, #0x0
  406ec0:	cmp	x8, #0x9
  406ec4:	stur	x8, [x29, #-72]
  406ec8:	b.hi	407230 <__fxstatat@plt+0x5700>  // b.pmore
  406ecc:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406ed0:	add	x8, x8, #0xd98
  406ed4:	ldur	x11, [x29, #-72]
  406ed8:	ldrsw	x10, [x8, x11, lsl #2]
  406edc:	add	x9, x8, x10
  406ee0:	br	x9
  406ee4:	b	4072bc <__fxstatat@plt+0x578c>
  406ee8:	ldur	x0, [x29, #-8]
  406eec:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406ef0:	add	x8, x8, #0xea3
  406ef4:	stur	x0, [x29, #-80]
  406ef8:	mov	x0, x8
  406efc:	bl	401b00 <gettext@plt>
  406f00:	ldur	x8, [x29, #-40]
  406f04:	ldr	x2, [x8]
  406f08:	ldur	x8, [x29, #-80]
  406f0c:	stur	x0, [x29, #-88]
  406f10:	mov	x0, x8
  406f14:	ldur	x1, [x29, #-88]
  406f18:	bl	401b10 <fprintf@plt>
  406f1c:	b	4072bc <__fxstatat@plt+0x578c>
  406f20:	ldur	x0, [x29, #-8]
  406f24:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406f28:	add	x8, x8, #0xeb3
  406f2c:	stur	x0, [x29, #-96]
  406f30:	mov	x0, x8
  406f34:	bl	401b00 <gettext@plt>
  406f38:	ldur	x8, [x29, #-40]
  406f3c:	ldr	x2, [x8]
  406f40:	ldur	x8, [x29, #-40]
  406f44:	ldr	x3, [x8, #8]
  406f48:	ldur	x8, [x29, #-96]
  406f4c:	stur	x0, [x29, #-104]
  406f50:	mov	x0, x8
  406f54:	ldur	x1, [x29, #-104]
  406f58:	bl	401b10 <fprintf@plt>
  406f5c:	b	4072bc <__fxstatat@plt+0x578c>
  406f60:	ldur	x0, [x29, #-8]
  406f64:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406f68:	add	x8, x8, #0xeca
  406f6c:	stur	x0, [x29, #-112]
  406f70:	mov	x0, x8
  406f74:	bl	401b00 <gettext@plt>
  406f78:	ldur	x8, [x29, #-40]
  406f7c:	ldr	x2, [x8]
  406f80:	ldur	x8, [x29, #-40]
  406f84:	ldr	x3, [x8, #8]
  406f88:	ldur	x8, [x29, #-40]
  406f8c:	ldr	x4, [x8, #16]
  406f90:	ldur	x8, [x29, #-112]
  406f94:	stur	x0, [x29, #-120]
  406f98:	mov	x0, x8
  406f9c:	ldur	x1, [x29, #-120]
  406fa0:	bl	401b10 <fprintf@plt>
  406fa4:	b	4072bc <__fxstatat@plt+0x578c>
  406fa8:	ldur	x0, [x29, #-8]
  406fac:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  406fb0:	add	x8, x8, #0xee6
  406fb4:	str	x0, [sp, #128]
  406fb8:	mov	x0, x8
  406fbc:	bl	401b00 <gettext@plt>
  406fc0:	ldur	x8, [x29, #-40]
  406fc4:	ldr	x2, [x8]
  406fc8:	ldur	x8, [x29, #-40]
  406fcc:	ldr	x3, [x8, #8]
  406fd0:	ldur	x8, [x29, #-40]
  406fd4:	ldr	x4, [x8, #16]
  406fd8:	ldur	x8, [x29, #-40]
  406fdc:	ldr	x5, [x8, #24]
  406fe0:	ldr	x8, [sp, #128]
  406fe4:	str	x0, [sp, #120]
  406fe8:	mov	x0, x8
  406fec:	ldr	x1, [sp, #120]
  406ff0:	bl	401b10 <fprintf@plt>
  406ff4:	b	4072bc <__fxstatat@plt+0x578c>
  406ff8:	ldur	x0, [x29, #-8]
  406ffc:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  407000:	add	x8, x8, #0xf06
  407004:	str	x0, [sp, #112]
  407008:	mov	x0, x8
  40700c:	bl	401b00 <gettext@plt>
  407010:	ldur	x8, [x29, #-40]
  407014:	ldr	x2, [x8]
  407018:	ldur	x8, [x29, #-40]
  40701c:	ldr	x3, [x8, #8]
  407020:	ldur	x8, [x29, #-40]
  407024:	ldr	x4, [x8, #16]
  407028:	ldur	x8, [x29, #-40]
  40702c:	ldr	x5, [x8, #24]
  407030:	ldur	x8, [x29, #-40]
  407034:	ldr	x6, [x8, #32]
  407038:	ldr	x8, [sp, #112]
  40703c:	str	x0, [sp, #104]
  407040:	mov	x0, x8
  407044:	ldr	x1, [sp, #104]
  407048:	bl	401b10 <fprintf@plt>
  40704c:	b	4072bc <__fxstatat@plt+0x578c>
  407050:	ldur	x0, [x29, #-8]
  407054:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  407058:	add	x8, x8, #0xf2a
  40705c:	str	x0, [sp, #96]
  407060:	mov	x0, x8
  407064:	bl	401b00 <gettext@plt>
  407068:	ldur	x8, [x29, #-40]
  40706c:	ldr	x2, [x8]
  407070:	ldur	x8, [x29, #-40]
  407074:	ldr	x3, [x8, #8]
  407078:	ldur	x8, [x29, #-40]
  40707c:	ldr	x4, [x8, #16]
  407080:	ldur	x8, [x29, #-40]
  407084:	ldr	x5, [x8, #24]
  407088:	ldur	x8, [x29, #-40]
  40708c:	ldr	x6, [x8, #32]
  407090:	ldur	x8, [x29, #-40]
  407094:	ldr	x7, [x8, #40]
  407098:	ldr	x8, [sp, #96]
  40709c:	str	x0, [sp, #88]
  4070a0:	mov	x0, x8
  4070a4:	ldr	x1, [sp, #88]
  4070a8:	bl	401b10 <fprintf@plt>
  4070ac:	b	4072bc <__fxstatat@plt+0x578c>
  4070b0:	ldur	x0, [x29, #-8]
  4070b4:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  4070b8:	add	x8, x8, #0xf52
  4070bc:	str	x0, [sp, #80]
  4070c0:	mov	x0, x8
  4070c4:	bl	401b00 <gettext@plt>
  4070c8:	ldur	x8, [x29, #-40]
  4070cc:	ldr	x2, [x8]
  4070d0:	ldur	x8, [x29, #-40]
  4070d4:	ldr	x3, [x8, #8]
  4070d8:	ldur	x8, [x29, #-40]
  4070dc:	ldr	x4, [x8, #16]
  4070e0:	ldur	x8, [x29, #-40]
  4070e4:	ldr	x5, [x8, #24]
  4070e8:	ldur	x8, [x29, #-40]
  4070ec:	ldr	x6, [x8, #32]
  4070f0:	ldur	x8, [x29, #-40]
  4070f4:	ldr	x7, [x8, #40]
  4070f8:	ldur	x8, [x29, #-40]
  4070fc:	ldr	x8, [x8, #48]
  407100:	ldr	x9, [sp, #80]
  407104:	str	x0, [sp, #72]
  407108:	mov	x0, x9
  40710c:	ldr	x1, [sp, #72]
  407110:	mov	x10, sp
  407114:	str	x8, [x10]
  407118:	bl	401b10 <fprintf@plt>
  40711c:	b	4072bc <__fxstatat@plt+0x578c>
  407120:	ldur	x0, [x29, #-8]
  407124:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  407128:	add	x8, x8, #0xf7e
  40712c:	str	x0, [sp, #64]
  407130:	mov	x0, x8
  407134:	bl	401b00 <gettext@plt>
  407138:	ldur	x8, [x29, #-40]
  40713c:	ldr	x2, [x8]
  407140:	ldur	x8, [x29, #-40]
  407144:	ldr	x3, [x8, #8]
  407148:	ldur	x8, [x29, #-40]
  40714c:	ldr	x4, [x8, #16]
  407150:	ldur	x8, [x29, #-40]
  407154:	ldr	x5, [x8, #24]
  407158:	ldur	x8, [x29, #-40]
  40715c:	ldr	x6, [x8, #32]
  407160:	ldur	x8, [x29, #-40]
  407164:	ldr	x7, [x8, #40]
  407168:	ldur	x8, [x29, #-40]
  40716c:	ldr	x8, [x8, #48]
  407170:	ldur	x9, [x29, #-40]
  407174:	ldr	x9, [x9, #56]
  407178:	ldr	x10, [sp, #64]
  40717c:	str	x0, [sp, #56]
  407180:	mov	x0, x10
  407184:	ldr	x1, [sp, #56]
  407188:	mov	x11, sp
  40718c:	str	x8, [x11]
  407190:	mov	x8, sp
  407194:	str	x9, [x8, #8]
  407198:	bl	401b10 <fprintf@plt>
  40719c:	b	4072bc <__fxstatat@plt+0x578c>
  4071a0:	ldur	x0, [x29, #-8]
  4071a4:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  4071a8:	add	x8, x8, #0xfae
  4071ac:	str	x0, [sp, #48]
  4071b0:	mov	x0, x8
  4071b4:	bl	401b00 <gettext@plt>
  4071b8:	ldur	x8, [x29, #-40]
  4071bc:	ldr	x2, [x8]
  4071c0:	ldur	x8, [x29, #-40]
  4071c4:	ldr	x3, [x8, #8]
  4071c8:	ldur	x8, [x29, #-40]
  4071cc:	ldr	x4, [x8, #16]
  4071d0:	ldur	x8, [x29, #-40]
  4071d4:	ldr	x5, [x8, #24]
  4071d8:	ldur	x8, [x29, #-40]
  4071dc:	ldr	x6, [x8, #32]
  4071e0:	ldur	x8, [x29, #-40]
  4071e4:	ldr	x7, [x8, #40]
  4071e8:	ldur	x8, [x29, #-40]
  4071ec:	ldr	x8, [x8, #48]
  4071f0:	ldur	x9, [x29, #-40]
  4071f4:	ldr	x9, [x9, #56]
  4071f8:	ldur	x10, [x29, #-40]
  4071fc:	ldr	x10, [x10, #64]
  407200:	ldr	x11, [sp, #48]
  407204:	str	x0, [sp, #40]
  407208:	mov	x0, x11
  40720c:	ldr	x1, [sp, #40]
  407210:	mov	x12, sp
  407214:	str	x8, [x12]
  407218:	mov	x8, sp
  40721c:	str	x9, [x8, #8]
  407220:	mov	x8, sp
  407224:	str	x10, [x8, #16]
  407228:	bl	401b10 <fprintf@plt>
  40722c:	b	4072bc <__fxstatat@plt+0x578c>
  407230:	ldur	x0, [x29, #-8]
  407234:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  407238:	add	x8, x8, #0xfe2
  40723c:	str	x0, [sp, #32]
  407240:	mov	x0, x8
  407244:	bl	401b00 <gettext@plt>
  407248:	ldur	x8, [x29, #-40]
  40724c:	ldr	x2, [x8]
  407250:	ldur	x8, [x29, #-40]
  407254:	ldr	x3, [x8, #8]
  407258:	ldur	x8, [x29, #-40]
  40725c:	ldr	x4, [x8, #16]
  407260:	ldur	x8, [x29, #-40]
  407264:	ldr	x5, [x8, #24]
  407268:	ldur	x8, [x29, #-40]
  40726c:	ldr	x6, [x8, #32]
  407270:	ldur	x8, [x29, #-40]
  407274:	ldr	x7, [x8, #40]
  407278:	ldur	x8, [x29, #-40]
  40727c:	ldr	x8, [x8, #48]
  407280:	ldur	x9, [x29, #-40]
  407284:	ldr	x9, [x9, #56]
  407288:	ldur	x10, [x29, #-40]
  40728c:	ldr	x10, [x10, #64]
  407290:	ldr	x11, [sp, #32]
  407294:	str	x0, [sp, #24]
  407298:	mov	x0, x11
  40729c:	ldr	x1, [sp, #24]
  4072a0:	mov	x12, sp
  4072a4:	str	x8, [x12]
  4072a8:	mov	x8, sp
  4072ac:	str	x9, [x8, #8]
  4072b0:	mov	x8, sp
  4072b4:	str	x10, [x8, #16]
  4072b8:	bl	401b10 <fprintf@plt>
  4072bc:	ldr	x28, [sp, #272]
  4072c0:	ldp	x29, x30, [sp, #256]
  4072c4:	add	sp, sp, #0x120
  4072c8:	ret
  4072cc:	sub	sp, sp, #0x40
  4072d0:	stp	x29, x30, [sp, #48]
  4072d4:	add	x29, sp, #0x30
  4072d8:	stur	x0, [x29, #-8]
  4072dc:	stur	x1, [x29, #-16]
  4072e0:	str	x2, [sp, #24]
  4072e4:	str	x3, [sp, #16]
  4072e8:	str	x4, [sp, #8]
  4072ec:	str	xzr, [sp]
  4072f0:	ldr	x8, [sp, #8]
  4072f4:	ldr	x9, [sp]
  4072f8:	mov	x10, #0x8                   	// #8
  4072fc:	mul	x9, x10, x9
  407300:	add	x8, x8, x9
  407304:	ldr	x8, [x8]
  407308:	cbz	x8, 40731c <__fxstatat@plt+0x57ec>
  40730c:	ldr	x8, [sp]
  407310:	add	x8, x8, #0x1
  407314:	str	x8, [sp]
  407318:	b	4072f0 <__fxstatat@plt+0x57c0>
  40731c:	ldur	x0, [x29, #-8]
  407320:	ldur	x1, [x29, #-16]
  407324:	ldr	x2, [sp, #24]
  407328:	ldr	x3, [sp, #16]
  40732c:	ldr	x4, [sp, #8]
  407330:	ldr	x5, [sp]
  407334:	bl	406e00 <__fxstatat@plt+0x52d0>
  407338:	ldp	x29, x30, [sp, #48]
  40733c:	add	sp, sp, #0x40
  407340:	ret
  407344:	sub	sp, sp, #0xb0
  407348:	stp	x29, x30, [sp, #160]
  40734c:	add	x29, sp, #0xa0
  407350:	stur	x0, [x29, #-8]
  407354:	stur	x1, [x29, #-16]
  407358:	stur	x2, [x29, #-24]
  40735c:	stur	x3, [x29, #-32]
  407360:	stur	xzr, [x29, #-40]
  407364:	str	x4, [sp, #32]
  407368:	ldur	x8, [x29, #-40]
  40736c:	mov	w9, #0x0                   	// #0
  407370:	cmp	x8, #0xa
  407374:	str	w9, [sp, #28]
  407378:	b.cs	40740c <__fxstatat@plt+0x58dc>  // b.hs, b.nlast
  40737c:	ldr	x8, [sp, #32]
  407380:	ldrsw	x9, [x8, #24]
  407384:	mov	w10, w9
  407388:	cmp	w10, #0x0
  40738c:	cset	w10, ge  // ge = tcont
  407390:	str	x9, [sp, #16]
  407394:	tbnz	w10, #0, 4073cc <__fxstatat@plt+0x589c>
  407398:	ldr	x8, [sp, #16]
  40739c:	add	w8, w8, #0x8
  4073a0:	ldr	x9, [sp, #32]
  4073a4:	str	w8, [x9, #24]
  4073a8:	cmp	w8, #0x0
  4073ac:	cset	w8, gt
  4073b0:	tbnz	w8, #0, 4073cc <__fxstatat@plt+0x589c>
  4073b4:	ldr	x8, [sp, #32]
  4073b8:	ldr	x9, [x8, #8]
  4073bc:	ldr	x10, [sp, #16]
  4073c0:	add	x9, x9, x10
  4073c4:	str	x9, [sp, #8]
  4073c8:	b	4073e0 <__fxstatat@plt+0x58b0>
  4073cc:	ldr	x8, [sp, #32]
  4073d0:	ldr	x9, [x8]
  4073d4:	add	x10, x9, #0x8
  4073d8:	str	x10, [x8]
  4073dc:	str	x9, [sp, #8]
  4073e0:	ldr	x8, [sp, #8]
  4073e4:	ldr	x8, [x8]
  4073e8:	ldur	x9, [x29, #-40]
  4073ec:	mov	x10, #0x8                   	// #8
  4073f0:	mul	x9, x10, x9
  4073f4:	add	x10, sp, #0x28
  4073f8:	add	x9, x10, x9
  4073fc:	str	x8, [x9]
  407400:	cmp	x8, #0x0
  407404:	cset	w11, ne  // ne = any
  407408:	str	w11, [sp, #28]
  40740c:	ldr	w8, [sp, #28]
  407410:	tbnz	w8, #0, 407418 <__fxstatat@plt+0x58e8>
  407414:	b	407428 <__fxstatat@plt+0x58f8>
  407418:	ldur	x8, [x29, #-40]
  40741c:	add	x8, x8, #0x1
  407420:	stur	x8, [x29, #-40]
  407424:	b	407368 <__fxstatat@plt+0x5838>
  407428:	ldur	x0, [x29, #-8]
  40742c:	ldur	x1, [x29, #-16]
  407430:	ldur	x2, [x29, #-24]
  407434:	ldur	x3, [x29, #-32]
  407438:	ldur	x5, [x29, #-40]
  40743c:	add	x4, sp, #0x28
  407440:	bl	406e00 <__fxstatat@plt+0x52d0>
  407444:	ldp	x29, x30, [sp, #160]
  407448:	add	sp, sp, #0xb0
  40744c:	ret
  407450:	sub	sp, sp, #0x120
  407454:	stp	x29, x30, [sp, #256]
  407458:	str	x28, [sp, #272]
  40745c:	add	x29, sp, #0x100
  407460:	str	q7, [sp, #112]
  407464:	str	q6, [sp, #96]
  407468:	str	q5, [sp, #80]
  40746c:	str	q4, [sp, #64]
  407470:	str	q3, [sp, #48]
  407474:	str	q2, [sp, #32]
  407478:	str	q1, [sp, #16]
  40747c:	str	q0, [sp]
  407480:	str	x7, [sp, #152]
  407484:	str	x6, [sp, #144]
  407488:	str	x5, [sp, #136]
  40748c:	str	x4, [sp, #128]
  407490:	stur	x0, [x29, #-8]
  407494:	stur	x1, [x29, #-16]
  407498:	stur	x2, [x29, #-24]
  40749c:	stur	x3, [x29, #-32]
  4074a0:	mov	w8, #0xffffff80            	// #-128
  4074a4:	stur	w8, [x29, #-36]
  4074a8:	mov	w8, #0xffffffe0            	// #-32
  4074ac:	stur	w8, [x29, #-40]
  4074b0:	mov	x9, sp
  4074b4:	add	x9, x9, #0x80
  4074b8:	stur	x9, [x29, #-48]
  4074bc:	add	x9, sp, #0x80
  4074c0:	add	x9, x9, #0x20
  4074c4:	stur	x9, [x29, #-56]
  4074c8:	add	x9, x29, #0x20
  4074cc:	stur	x9, [x29, #-64]
  4074d0:	ldur	x0, [x29, #-8]
  4074d4:	ldur	x1, [x29, #-16]
  4074d8:	ldur	x2, [x29, #-24]
  4074dc:	ldur	x3, [x29, #-32]
  4074e0:	ldur	q0, [x29, #-64]
  4074e4:	ldur	q1, [x29, #-48]
  4074e8:	stur	q1, [x29, #-80]
  4074ec:	stur	q0, [x29, #-96]
  4074f0:	sub	x4, x29, #0x60
  4074f4:	bl	407344 <__fxstatat@plt+0x5814>
  4074f8:	ldr	x28, [sp, #272]
  4074fc:	ldp	x29, x30, [sp, #256]
  407500:	add	sp, sp, #0x120
  407504:	ret
  407508:	sub	sp, sp, #0x40
  40750c:	stp	x29, x30, [sp, #48]
  407510:	add	x29, sp, #0x30
  407514:	adrp	x0, 410000 <__fxstatat@plt+0xe4d0>
  407518:	add	x0, x0, #0x1e
  40751c:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  407520:	add	x1, x1, #0x84f
  407524:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  407528:	add	x8, x8, #0x33
  40752c:	adrp	x9, 40f000 <__fxstatat@plt+0xd4d0>
  407530:	add	x9, x9, #0x10
  407534:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  407538:	add	x2, x2, #0x1b7
  40753c:	adrp	x10, 410000 <__fxstatat@plt+0xe4d0>
  407540:	add	x10, x10, #0x47
  407544:	adrp	x11, 421000 <__fxstatat@plt+0x1f4d0>
  407548:	add	x11, x11, #0x2b8
  40754c:	stur	x1, [x29, #-8]
  407550:	stur	x8, [x29, #-16]
  407554:	str	x9, [sp, #24]
  407558:	str	x2, [sp, #16]
  40755c:	str	x10, [sp, #8]
  407560:	str	x11, [sp]
  407564:	bl	401b00 <gettext@plt>
  407568:	ldur	x1, [x29, #-8]
  40756c:	bl	401ac0 <printf@plt>
  407570:	ldur	x8, [x29, #-16]
  407574:	mov	x0, x8
  407578:	bl	401b00 <gettext@plt>
  40757c:	ldr	x1, [sp, #24]
  407580:	ldr	x2, [sp, #16]
  407584:	bl	401ac0 <printf@plt>
  407588:	ldr	x8, [sp, #8]
  40758c:	mov	x0, x8
  407590:	bl	401b00 <gettext@plt>
  407594:	ldr	x8, [sp]
  407598:	ldr	x1, [x8]
  40759c:	bl	401a70 <fputs_unlocked@plt>
  4075a0:	ldp	x29, x30, [sp, #48]
  4075a4:	add	sp, sp, #0x40
  4075a8:	ret
  4075ac:	sub	sp, sp, #0x20
  4075b0:	stp	x29, x30, [sp, #16]
  4075b4:	add	x29, sp, #0x10
  4075b8:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4075bc:	add	x8, x8, #0x440
  4075c0:	ldrb	w9, [x8]
  4075c4:	tbnz	w9, #0, 40760c <__fxstatat@plt+0x5adc>
  4075c8:	mov	w8, #0x0                   	// #0
  4075cc:	sturb	w8, [x29, #-1]
  4075d0:	bl	4017c0 <geteuid@plt>
  4075d4:	cmp	w0, #0x0
  4075d8:	cset	w8, eq  // eq = none
  4075dc:	mov	w9, #0x1                   	// #1
  4075e0:	and	w8, w8, w9
  4075e4:	sturb	w8, [x29, #-1]
  4075e8:	ldurb	w8, [x29, #-1]
  4075ec:	and	w8, w8, #0x1
  4075f0:	adrp	x10, 421000 <__fxstatat@plt+0x1f4d0>
  4075f4:	add	x10, x10, #0x441
  4075f8:	strb	w8, [x10]
  4075fc:	mov	w8, #0x1                   	// #1
  407600:	adrp	x10, 421000 <__fxstatat@plt+0x1f4d0>
  407604:	add	x10, x10, #0x440
  407608:	strb	w8, [x10]
  40760c:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  407610:	add	x8, x8, #0x441
  407614:	ldrb	w9, [x8]
  407618:	and	w0, w9, #0x1
  40761c:	ldp	x29, x30, [sp, #16]
  407620:	add	sp, sp, #0x20
  407624:	ret
  407628:	sub	sp, sp, #0x20
  40762c:	stp	x29, x30, [sp, #16]
  407630:	add	x29, sp, #0x10
  407634:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407638:	str	x0, [sp, #8]
  40763c:	str	x1, [sp]
  407640:	ldr	x9, [sp]
  407644:	udiv	x8, x8, x9
  407648:	ldr	x9, [sp, #8]
  40764c:	cmp	x8, x9
  407650:	b.cs	407658 <__fxstatat@plt+0x5b28>  // b.hs, b.nlast
  407654:	bl	4079c4 <__fxstatat@plt+0x5e94>
  407658:	ldr	x8, [sp, #8]
  40765c:	ldr	x9, [sp]
  407660:	mul	x0, x8, x9
  407664:	bl	407674 <__fxstatat@plt+0x5b44>
  407668:	ldp	x29, x30, [sp, #16]
  40766c:	add	sp, sp, #0x20
  407670:	ret
  407674:	sub	sp, sp, #0x20
  407678:	stp	x29, x30, [sp, #16]
  40767c:	add	x29, sp, #0x10
  407680:	str	x0, [sp, #8]
  407684:	ldr	x0, [sp, #8]
  407688:	bl	401870 <malloc@plt>
  40768c:	str	x0, [sp]
  407690:	ldr	x8, [sp]
  407694:	cbnz	x8, 4076a4 <__fxstatat@plt+0x5b74>
  407698:	ldr	x8, [sp, #8]
  40769c:	cbz	x8, 4076a4 <__fxstatat@plt+0x5b74>
  4076a0:	bl	4079c4 <__fxstatat@plt+0x5e94>
  4076a4:	ldr	x0, [sp]
  4076a8:	ldp	x29, x30, [sp, #16]
  4076ac:	add	sp, sp, #0x20
  4076b0:	ret
  4076b4:	sub	sp, sp, #0x30
  4076b8:	stp	x29, x30, [sp, #32]
  4076bc:	add	x29, sp, #0x20
  4076c0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4076c4:	stur	x0, [x29, #-8]
  4076c8:	str	x1, [sp, #16]
  4076cc:	str	x2, [sp, #8]
  4076d0:	ldr	x9, [sp, #8]
  4076d4:	udiv	x8, x8, x9
  4076d8:	ldr	x9, [sp, #16]
  4076dc:	cmp	x8, x9
  4076e0:	b.cs	4076e8 <__fxstatat@plt+0x5bb8>  // b.hs, b.nlast
  4076e4:	bl	4079c4 <__fxstatat@plt+0x5e94>
  4076e8:	ldur	x0, [x29, #-8]
  4076ec:	ldr	x8, [sp, #16]
  4076f0:	ldr	x9, [sp, #8]
  4076f4:	mul	x1, x8, x9
  4076f8:	bl	407708 <__fxstatat@plt+0x5bd8>
  4076fc:	ldp	x29, x30, [sp, #32]
  407700:	add	sp, sp, #0x30
  407704:	ret
  407708:	sub	sp, sp, #0x30
  40770c:	stp	x29, x30, [sp, #32]
  407710:	add	x29, sp, #0x20
  407714:	str	x0, [sp, #16]
  407718:	str	x1, [sp, #8]
  40771c:	ldr	x8, [sp, #8]
  407720:	cbnz	x8, 407740 <__fxstatat@plt+0x5c10>
  407724:	ldr	x8, [sp, #16]
  407728:	cbz	x8, 407740 <__fxstatat@plt+0x5c10>
  40772c:	ldr	x0, [sp, #16]
  407730:	bl	4019f0 <free@plt>
  407734:	mov	x8, xzr
  407738:	stur	x8, [x29, #-8]
  40773c:	b	40776c <__fxstatat@plt+0x5c3c>
  407740:	ldr	x0, [sp, #16]
  407744:	ldr	x1, [sp, #8]
  407748:	bl	401900 <realloc@plt>
  40774c:	str	x0, [sp, #16]
  407750:	ldr	x8, [sp, #16]
  407754:	cbnz	x8, 407764 <__fxstatat@plt+0x5c34>
  407758:	ldr	x8, [sp, #8]
  40775c:	cbz	x8, 407764 <__fxstatat@plt+0x5c34>
  407760:	bl	4079c4 <__fxstatat@plt+0x5e94>
  407764:	ldr	x8, [sp, #16]
  407768:	stur	x8, [x29, #-8]
  40776c:	ldur	x0, [x29, #-8]
  407770:	ldp	x29, x30, [sp, #32]
  407774:	add	sp, sp, #0x30
  407778:	ret
  40777c:	sub	sp, sp, #0x30
  407780:	stp	x29, x30, [sp, #32]
  407784:	add	x29, sp, #0x20
  407788:	stur	x0, [x29, #-8]
  40778c:	str	x1, [sp, #16]
  407790:	str	x2, [sp, #8]
  407794:	ldr	x8, [sp, #16]
  407798:	ldr	x8, [x8]
  40779c:	str	x8, [sp]
  4077a0:	ldur	x8, [x29, #-8]
  4077a4:	cbnz	x8, 407800 <__fxstatat@plt+0x5cd0>
  4077a8:	ldr	x8, [sp]
  4077ac:	cbnz	x8, 4077e0 <__fxstatat@plt+0x5cb0>
  4077b0:	ldr	x8, [sp, #8]
  4077b4:	mov	x9, #0x80                  	// #128
  4077b8:	udiv	x8, x9, x8
  4077bc:	str	x8, [sp]
  4077c0:	ldr	x8, [sp]
  4077c4:	cmp	x8, #0x0
  4077c8:	cset	w10, ne  // ne = any
  4077cc:	eor	w10, w10, #0x1
  4077d0:	and	w10, w10, #0x1
  4077d4:	ldr	x8, [sp]
  4077d8:	add	x8, x8, w10, sxtw
  4077dc:	str	x8, [sp]
  4077e0:	ldr	x8, [sp, #8]
  4077e4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4077e8:	udiv	x8, x9, x8
  4077ec:	ldr	x9, [sp]
  4077f0:	cmp	x8, x9
  4077f4:	b.cs	4077fc <__fxstatat@plt+0x5ccc>  // b.hs, b.nlast
  4077f8:	bl	4079c4 <__fxstatat@plt+0x5e94>
  4077fc:	b	40783c <__fxstatat@plt+0x5d0c>
  407800:	ldr	x8, [sp, #8]
  407804:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407808:	movk	x9, #0x5554
  40780c:	udiv	x8, x9, x8
  407810:	ldr	x9, [sp]
  407814:	cmp	x8, x9
  407818:	b.hi	407820 <__fxstatat@plt+0x5cf0>  // b.pmore
  40781c:	bl	4079c4 <__fxstatat@plt+0x5e94>
  407820:	ldr	x8, [sp]
  407824:	mov	x9, #0x2                   	// #2
  407828:	udiv	x8, x8, x9
  40782c:	add	x8, x8, #0x1
  407830:	ldr	x9, [sp]
  407834:	add	x8, x9, x8
  407838:	str	x8, [sp]
  40783c:	ldr	x8, [sp]
  407840:	ldr	x9, [sp, #16]
  407844:	str	x8, [x9]
  407848:	ldur	x0, [x29, #-8]
  40784c:	ldr	x8, [sp]
  407850:	ldr	x9, [sp, #8]
  407854:	mul	x1, x8, x9
  407858:	bl	407708 <__fxstatat@plt+0x5bd8>
  40785c:	ldp	x29, x30, [sp, #32]
  407860:	add	sp, sp, #0x30
  407864:	ret
  407868:	sub	sp, sp, #0x20
  40786c:	stp	x29, x30, [sp, #16]
  407870:	add	x29, sp, #0x10
  407874:	str	x0, [sp, #8]
  407878:	ldr	x0, [sp, #8]
  40787c:	bl	407674 <__fxstatat@plt+0x5b44>
  407880:	ldp	x29, x30, [sp, #16]
  407884:	add	sp, sp, #0x20
  407888:	ret
  40788c:	sub	sp, sp, #0x20
  407890:	stp	x29, x30, [sp, #16]
  407894:	add	x29, sp, #0x10
  407898:	mov	x2, #0x1                   	// #1
  40789c:	str	x0, [sp, #8]
  4078a0:	str	x1, [sp]
  4078a4:	ldr	x0, [sp, #8]
  4078a8:	ldr	x1, [sp]
  4078ac:	bl	40777c <__fxstatat@plt+0x5c4c>
  4078b0:	ldp	x29, x30, [sp, #16]
  4078b4:	add	sp, sp, #0x20
  4078b8:	ret
  4078bc:	sub	sp, sp, #0x20
  4078c0:	stp	x29, x30, [sp, #16]
  4078c4:	add	x29, sp, #0x10
  4078c8:	str	x0, [sp, #8]
  4078cc:	ldr	x0, [sp, #8]
  4078d0:	bl	407674 <__fxstatat@plt+0x5b44>
  4078d4:	ldr	x2, [sp, #8]
  4078d8:	str	x0, [sp]
  4078dc:	mov	w8, wzr
  4078e0:	mov	w1, w8
  4078e4:	bl	4018d0 <memset@plt>
  4078e8:	ldr	x0, [sp]
  4078ec:	ldp	x29, x30, [sp, #16]
  4078f0:	add	sp, sp, #0x20
  4078f4:	ret
  4078f8:	sub	sp, sp, #0x30
  4078fc:	stp	x29, x30, [sp, #32]
  407900:	add	x29, sp, #0x20
  407904:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407908:	stur	x0, [x29, #-8]
  40790c:	str	x1, [sp, #16]
  407910:	ldr	x9, [sp, #16]
  407914:	udiv	x8, x8, x9
  407918:	ldur	x9, [x29, #-8]
  40791c:	cmp	x8, x9
  407920:	b.cc	407938 <__fxstatat@plt+0x5e08>  // b.lo, b.ul, b.last
  407924:	ldur	x0, [x29, #-8]
  407928:	ldr	x1, [sp, #16]
  40792c:	bl	4018e0 <calloc@plt>
  407930:	str	x0, [sp, #8]
  407934:	cbnz	x0, 40793c <__fxstatat@plt+0x5e0c>
  407938:	bl	4079c4 <__fxstatat@plt+0x5e94>
  40793c:	ldr	x0, [sp, #8]
  407940:	ldp	x29, x30, [sp, #32]
  407944:	add	sp, sp, #0x30
  407948:	ret
  40794c:	sub	sp, sp, #0x30
  407950:	stp	x29, x30, [sp, #32]
  407954:	add	x29, sp, #0x20
  407958:	stur	x0, [x29, #-8]
  40795c:	str	x1, [sp, #16]
  407960:	ldr	x0, [sp, #16]
  407964:	bl	407674 <__fxstatat@plt+0x5b44>
  407968:	ldur	x1, [x29, #-8]
  40796c:	ldr	x2, [sp, #16]
  407970:	str	x0, [sp, #8]
  407974:	bl	401720 <memcpy@plt>
  407978:	ldr	x0, [sp, #8]
  40797c:	ldp	x29, x30, [sp, #32]
  407980:	add	sp, sp, #0x30
  407984:	ret
  407988:	sub	sp, sp, #0x20
  40798c:	stp	x29, x30, [sp, #16]
  407990:	add	x29, sp, #0x10
  407994:	str	x0, [sp, #8]
  407998:	ldr	x0, [sp, #8]
  40799c:	ldr	x8, [sp, #8]
  4079a0:	str	x0, [sp]
  4079a4:	mov	x0, x8
  4079a8:	bl	401760 <strlen@plt>
  4079ac:	add	x1, x0, #0x1
  4079b0:	ldr	x0, [sp]
  4079b4:	bl	40794c <__fxstatat@plt+0x5e1c>
  4079b8:	ldp	x29, x30, [sp, #16]
  4079bc:	add	sp, sp, #0x20
  4079c0:	ret
  4079c4:	sub	sp, sp, #0x30
  4079c8:	stp	x29, x30, [sp, #32]
  4079cc:	add	x29, sp, #0x20
  4079d0:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  4079d4:	add	x8, x8, #0x238
  4079d8:	adrp	x0, 410000 <__fxstatat@plt+0xe4d0>
  4079dc:	add	x0, x0, #0xb7
  4079e0:	mov	w9, wzr
  4079e4:	adrp	x2, 40f000 <__fxstatat@plt+0xd4d0>
  4079e8:	add	x2, x2, #0x969
  4079ec:	ldr	w10, [x8]
  4079f0:	stur	w9, [x29, #-4]
  4079f4:	str	x2, [sp, #16]
  4079f8:	str	w10, [sp, #12]
  4079fc:	bl	401b00 <gettext@plt>
  407a00:	ldr	w9, [sp, #12]
  407a04:	str	x0, [sp]
  407a08:	mov	w0, w9
  407a0c:	ldur	w1, [x29, #-4]
  407a10:	ldr	x2, [sp, #16]
  407a14:	ldr	x3, [sp]
  407a18:	bl	401790 <error@plt>
  407a1c:	bl	401960 <abort@plt>
  407a20:	sub	sp, sp, #0x30
  407a24:	stp	x29, x30, [sp, #32]
  407a28:	add	x29, sp, #0x20
  407a2c:	stur	x0, [x29, #-8]
  407a30:	stur	w1, [x29, #-12]
  407a34:	str	x2, [sp, #8]
  407a38:	ldur	x0, [x29, #-8]
  407a3c:	ldur	w8, [x29, #-12]
  407a40:	orr	w1, w8, #0x200
  407a44:	ldr	x2, [sp, #8]
  407a48:	bl	407de0 <__fxstatat@plt+0x62b0>
  407a4c:	str	x0, [sp]
  407a50:	ldr	x9, [sp]
  407a54:	cbnz	x9, 407a90 <__fxstatat@plt+0x5f60>
  407a58:	bl	401ae0 <__errno_location@plt>
  407a5c:	ldr	w8, [x0]
  407a60:	cmp	w8, #0x16
  407a64:	b.eq	407a6c <__fxstatat@plt+0x5f3c>  // b.none
  407a68:	b	407a8c <__fxstatat@plt+0x5f5c>
  407a6c:	adrp	x0, 410000 <__fxstatat@plt+0xe4d0>
  407a70:	add	x0, x0, #0xc8
  407a74:	adrp	x1, 410000 <__fxstatat@plt+0xe4d0>
  407a78:	add	x1, x1, #0xd8
  407a7c:	mov	w2, #0x29                  	// #41
  407a80:	adrp	x3, 410000 <__fxstatat@plt+0xe4d0>
  407a84:	add	x3, x3, #0xe3
  407a88:	bl	401ad0 <__assert_fail@plt>
  407a8c:	bl	4079c4 <__fxstatat@plt+0x5e94>
  407a90:	ldr	x0, [sp]
  407a94:	ldp	x29, x30, [sp, #32]
  407a98:	add	sp, sp, #0x30
  407a9c:	ret
  407aa0:	sub	sp, sp, #0x20
  407aa4:	str	x0, [sp, #24]
  407aa8:	str	x1, [sp, #16]
  407aac:	ldr	x8, [sp, #24]
  407ab0:	ldr	w9, [x8, #72]
  407ab4:	and	w9, w9, #0x10
  407ab8:	cbz	w9, 407ad4 <__fxstatat@plt+0x5fa4>
  407abc:	ldr	x8, [sp, #24]
  407ac0:	ldr	w9, [x8, #72]
  407ac4:	and	w9, w9, #0x1
  407ac8:	mov	w10, #0x1                   	// #1
  407acc:	str	w10, [sp, #12]
  407ad0:	cbz	w9, 407b20 <__fxstatat@plt+0x5ff0>
  407ad4:	ldr	x8, [sp, #24]
  407ad8:	ldr	w9, [x8, #72]
  407adc:	and	w9, w9, #0x10
  407ae0:	mov	w10, #0x0                   	// #0
  407ae4:	str	w10, [sp, #8]
  407ae8:	cbz	w9, 407b18 <__fxstatat@plt+0x5fe8>
  407aec:	ldr	x8, [sp, #24]
  407af0:	ldr	w9, [x8, #72]
  407af4:	and	w9, w9, #0x1
  407af8:	mov	w10, #0x0                   	// #0
  407afc:	str	w10, [sp, #8]
  407b00:	cbz	w9, 407b18 <__fxstatat@plt+0x5fe8>
  407b04:	ldr	x8, [sp, #16]
  407b08:	ldr	x8, [x8, #88]
  407b0c:	cmp	x8, #0x0
  407b10:	cset	w9, ne  // ne = any
  407b14:	str	w9, [sp, #8]
  407b18:	ldr	w8, [sp, #8]
  407b1c:	str	w8, [sp, #12]
  407b20:	ldr	w8, [sp, #12]
  407b24:	and	w0, w8, #0x1
  407b28:	add	sp, sp, #0x20
  407b2c:	ret
  407b30:	sub	sp, sp, #0x30
  407b34:	stp	x29, x30, [sp, #32]
  407b38:	add	x29, sp, #0x20
  407b3c:	mov	x8, xzr
  407b40:	adrp	x9, 421000 <__fxstatat@plt+0x1f4d0>
  407b44:	add	x9, x9, #0x2c0
  407b48:	add	x0, sp, #0x10
  407b4c:	add	x1, sp, #0x8
  407b50:	str	x8, [sp, #16]
  407b54:	str	xzr, [sp, #8]
  407b58:	ldr	x2, [x9]
  407b5c:	bl	4019e0 <getline@plt>
  407b60:	str	x0, [sp]
  407b64:	ldr	x8, [sp]
  407b68:	cmp	x8, #0x0
  407b6c:	cset	w10, gt
  407b70:	tbnz	w10, #0, 407b80 <__fxstatat@plt+0x6050>
  407b74:	mov	w8, #0x0                   	// #0
  407b78:	sturb	w8, [x29, #-1]
  407b7c:	b	407bcc <__fxstatat@plt+0x609c>
  407b80:	ldr	x8, [sp, #16]
  407b84:	ldr	x9, [sp]
  407b88:	subs	x9, x9, #0x1
  407b8c:	ldrb	w10, [x8, x9]
  407b90:	cmp	w10, #0xa
  407b94:	b.ne	407bb0 <__fxstatat@plt+0x6080>  // b.any
  407b98:	ldr	x8, [sp, #16]
  407b9c:	ldr	x9, [sp]
  407ba0:	subs	x9, x9, #0x1
  407ba4:	add	x8, x8, x9
  407ba8:	mov	w10, #0x0                   	// #0
  407bac:	strb	w10, [x8]
  407bb0:	ldr	x0, [sp, #16]
  407bb4:	bl	4017b0 <rpmatch@plt>
  407bb8:	mov	w8, wzr
  407bbc:	cmp	w8, w0
  407bc0:	cset	w8, lt  // lt = tstop
  407bc4:	and	w8, w8, #0x1
  407bc8:	sturb	w8, [x29, #-1]
  407bcc:	ldr	x0, [sp, #16]
  407bd0:	bl	4019f0 <free@plt>
  407bd4:	ldurb	w8, [x29, #-1]
  407bd8:	and	w0, w8, #0x1
  407bdc:	ldp	x29, x30, [sp, #32]
  407be0:	add	sp, sp, #0x30
  407be4:	ret
  407be8:	sub	sp, sp, #0x20
  407bec:	stp	x29, x30, [sp, #16]
  407bf0:	add	x29, sp, #0x10
  407bf4:	str	x0, [sp]
  407bf8:	ldr	x8, [sp]
  407bfc:	cbz	x8, 407c0c <__fxstatat@plt+0x60dc>
  407c00:	ldr	x0, [sp]
  407c04:	bl	401a80 <__freading@plt>
  407c08:	cbnz	w0, 407c1c <__fxstatat@plt+0x60ec>
  407c0c:	ldr	x0, [sp]
  407c10:	bl	401a20 <fflush@plt>
  407c14:	stur	w0, [x29, #-4]
  407c18:	b	407c30 <__fxstatat@plt+0x6100>
  407c1c:	ldr	x0, [sp]
  407c20:	bl	407c40 <__fxstatat@plt+0x6110>
  407c24:	ldr	x0, [sp]
  407c28:	bl	401a20 <fflush@plt>
  407c2c:	stur	w0, [x29, #-4]
  407c30:	ldur	w0, [x29, #-4]
  407c34:	ldp	x29, x30, [sp, #16]
  407c38:	add	sp, sp, #0x20
  407c3c:	ret
  407c40:	sub	sp, sp, #0x20
  407c44:	stp	x29, x30, [sp, #16]
  407c48:	add	x29, sp, #0x10
  407c4c:	str	x0, [sp, #8]
  407c50:	ldr	x8, [sp, #8]
  407c54:	ldr	w9, [x8]
  407c58:	and	w9, w9, #0x100
  407c5c:	cbz	w9, 407c74 <__fxstatat@plt+0x6144>
  407c60:	ldr	x0, [sp, #8]
  407c64:	mov	x8, xzr
  407c68:	mov	x1, x8
  407c6c:	mov	w2, #0x1                   	// #1
  407c70:	bl	407d10 <__fxstatat@plt+0x61e0>
  407c74:	ldp	x29, x30, [sp, #16]
  407c78:	add	sp, sp, #0x20
  407c7c:	ret
  407c80:	sub	sp, sp, #0x20
  407c84:	str	x0, [sp, #16]
  407c88:	ldr	x8, [sp, #16]
  407c8c:	ldr	x8, [x8, #40]
  407c90:	ldr	x9, [sp, #16]
  407c94:	ldr	x9, [x9, #32]
  407c98:	cmp	x8, x9
  407c9c:	b.ls	407ca8 <__fxstatat@plt+0x6178>  // b.plast
  407ca0:	str	xzr, [sp, #24]
  407ca4:	b	407d04 <__fxstatat@plt+0x61d4>
  407ca8:	ldr	x8, [sp, #16]
  407cac:	ldr	x8, [x8, #16]
  407cb0:	ldr	x9, [sp, #16]
  407cb4:	ldr	x9, [x9, #8]
  407cb8:	subs	x8, x8, x9
  407cbc:	ldr	x9, [sp, #16]
  407cc0:	ldr	w10, [x9]
  407cc4:	and	w10, w10, #0x100
  407cc8:	str	x8, [sp, #8]
  407ccc:	cbz	w10, 407cec <__fxstatat@plt+0x61bc>
  407cd0:	ldr	x8, [sp, #16]
  407cd4:	ldr	x8, [x8, #88]
  407cd8:	ldr	x9, [sp, #16]
  407cdc:	ldr	x9, [x9, #72]
  407ce0:	subs	x8, x8, x9
  407ce4:	str	x8, [sp]
  407ce8:	b	407cf4 <__fxstatat@plt+0x61c4>
  407cec:	mov	x8, xzr
  407cf0:	str	x8, [sp]
  407cf4:	ldr	x8, [sp]
  407cf8:	ldr	x9, [sp, #8]
  407cfc:	add	x8, x9, x8
  407d00:	str	x8, [sp, #24]
  407d04:	ldr	x0, [sp, #24]
  407d08:	add	sp, sp, #0x20
  407d0c:	ret
  407d10:	sub	sp, sp, #0x40
  407d14:	stp	x29, x30, [sp, #48]
  407d18:	add	x29, sp, #0x30
  407d1c:	stur	x0, [x29, #-16]
  407d20:	str	x1, [sp, #24]
  407d24:	str	w2, [sp, #20]
  407d28:	ldur	x8, [x29, #-16]
  407d2c:	ldr	x8, [x8, #16]
  407d30:	ldur	x9, [x29, #-16]
  407d34:	ldr	x9, [x9, #8]
  407d38:	cmp	x8, x9
  407d3c:	b.ne	407dbc <__fxstatat@plt+0x628c>  // b.any
  407d40:	ldur	x8, [x29, #-16]
  407d44:	ldr	x8, [x8, #40]
  407d48:	ldur	x9, [x29, #-16]
  407d4c:	ldr	x9, [x9, #32]
  407d50:	cmp	x8, x9
  407d54:	b.ne	407dbc <__fxstatat@plt+0x628c>  // b.any
  407d58:	ldur	x8, [x29, #-16]
  407d5c:	ldr	x8, [x8, #72]
  407d60:	cbnz	x8, 407dbc <__fxstatat@plt+0x628c>
  407d64:	ldur	x0, [x29, #-16]
  407d68:	bl	401830 <fileno@plt>
  407d6c:	ldr	x1, [sp, #24]
  407d70:	ldr	w2, [sp, #20]
  407d74:	bl	401810 <lseek@plt>
  407d78:	str	x0, [sp, #8]
  407d7c:	ldr	x8, [sp, #8]
  407d80:	mov	x9, #0xffffffffffffffff    	// #-1
  407d84:	cmp	x8, x9
  407d88:	b.ne	407d98 <__fxstatat@plt+0x6268>  // b.any
  407d8c:	mov	w8, #0xffffffff            	// #-1
  407d90:	stur	w8, [x29, #-4]
  407d94:	b	407dd0 <__fxstatat@plt+0x62a0>
  407d98:	ldur	x8, [x29, #-16]
  407d9c:	ldr	w9, [x8]
  407da0:	and	w9, w9, #0xffffffef
  407da4:	str	w9, [x8]
  407da8:	ldr	x8, [sp, #8]
  407dac:	ldur	x10, [x29, #-16]
  407db0:	str	x8, [x10, #144]
  407db4:	stur	wzr, [x29, #-4]
  407db8:	b	407dd0 <__fxstatat@plt+0x62a0>
  407dbc:	ldur	x0, [x29, #-16]
  407dc0:	ldr	x1, [sp, #24]
  407dc4:	ldr	w2, [sp, #20]
  407dc8:	bl	4019d0 <fseeko@plt>
  407dcc:	stur	w0, [x29, #-4]
  407dd0:	ldur	w0, [x29, #-4]
  407dd4:	ldp	x29, x30, [sp, #48]
  407dd8:	add	sp, sp, #0x40
  407ddc:	ret
  407de0:	sub	sp, sp, #0xa0
  407de4:	stp	x29, x30, [sp, #144]
  407de8:	add	x29, sp, #0x90
  407dec:	mov	x8, xzr
  407df0:	mov	w9, #0x1                   	// #1
  407df4:	stur	x0, [x29, #-16]
  407df8:	stur	w1, [x29, #-20]
  407dfc:	stur	x2, [x29, #-32]
  407e00:	str	x8, [sp, #72]
  407e04:	str	x8, [sp, #64]
  407e08:	ldur	w10, [x29, #-20]
  407e0c:	and	w10, w10, #0xfffff000
  407e10:	str	w9, [sp, #28]
  407e14:	cbz	w10, 407e30 <__fxstatat@plt+0x6300>
  407e18:	bl	401ae0 <__errno_location@plt>
  407e1c:	mov	w8, #0x16                  	// #22
  407e20:	str	w8, [x0]
  407e24:	mov	x9, xzr
  407e28:	stur	x9, [x29, #-8]
  407e2c:	b	408308 <__fxstatat@plt+0x67d8>
  407e30:	ldur	w8, [x29, #-20]
  407e34:	and	w8, w8, #0x4
  407e38:	cbz	w8, 407e60 <__fxstatat@plt+0x6330>
  407e3c:	ldur	w8, [x29, #-20]
  407e40:	and	w8, w8, #0x200
  407e44:	cbz	w8, 407e60 <__fxstatat@plt+0x6330>
  407e48:	bl	401ae0 <__errno_location@plt>
  407e4c:	mov	w8, #0x16                  	// #22
  407e50:	str	w8, [x0]
  407e54:	mov	x9, xzr
  407e58:	stur	x9, [x29, #-8]
  407e5c:	b	408308 <__fxstatat@plt+0x67d8>
  407e60:	ldur	w8, [x29, #-20]
  407e64:	mov	w9, #0x12                  	// #18
  407e68:	and	w8, w8, w9
  407e6c:	cbnz	w8, 407e88 <__fxstatat@plt+0x6358>
  407e70:	bl	401ae0 <__errno_location@plt>
  407e74:	mov	w8, #0x16                  	// #22
  407e78:	str	w8, [x0]
  407e7c:	mov	x9, xzr
  407e80:	stur	x9, [x29, #-8]
  407e84:	b	408308 <__fxstatat@plt+0x67d8>
  407e88:	mov	x0, #0x80                  	// #128
  407e8c:	bl	401870 <malloc@plt>
  407e90:	stur	x0, [x29, #-40]
  407e94:	cbnz	x0, 407ea4 <__fxstatat@plt+0x6374>
  407e98:	mov	x8, xzr
  407e9c:	stur	x8, [x29, #-8]
  407ea0:	b	408308 <__fxstatat@plt+0x67d8>
  407ea4:	ldur	x0, [x29, #-40]
  407ea8:	mov	w8, wzr
  407eac:	mov	w1, w8
  407eb0:	mov	x2, #0x80                  	// #128
  407eb4:	bl	4018d0 <memset@plt>
  407eb8:	ldur	x9, [x29, #-32]
  407ebc:	ldur	x10, [x29, #-40]
  407ec0:	str	x9, [x10, #64]
  407ec4:	ldur	w8, [x29, #-20]
  407ec8:	ldur	x9, [x29, #-40]
  407ecc:	str	w8, [x9, #72]
  407ed0:	ldur	x9, [x29, #-40]
  407ed4:	ldr	w8, [x9, #72]
  407ed8:	and	w8, w8, #0x2
  407edc:	cbz	w8, 407f00 <__fxstatat@plt+0x63d0>
  407ee0:	ldur	x8, [x29, #-40]
  407ee4:	ldr	w9, [x8, #72]
  407ee8:	orr	w9, w9, #0x4
  407eec:	str	w9, [x8, #72]
  407ef0:	ldur	x8, [x29, #-40]
  407ef4:	ldr	w9, [x8, #72]
  407ef8:	and	w9, w9, #0xfffffdff
  407efc:	str	w9, [x8, #72]
  407f00:	ldur	x8, [x29, #-40]
  407f04:	mov	w9, #0xffffff9c            	// #-100
  407f08:	str	w9, [x8, #44]
  407f0c:	ldur	x8, [x29, #-40]
  407f10:	ldr	w9, [x8, #72]
  407f14:	and	w9, w9, #0x200
  407f18:	cbz	w9, 407f58 <__fxstatat@plt+0x6428>
  407f1c:	ldr	w8, [sp, #28]
  407f20:	tbnz	w8, #0, 407f58 <__fxstatat@plt+0x6428>
  407f24:	adrp	x0, 40f000 <__fxstatat@plt+0xd4d0>
  407f28:	add	x0, x0, #0x63c
  407f2c:	mov	w8, wzr
  407f30:	mov	w1, w8
  407f34:	bl	40b864 <__fxstatat@plt+0x9d34>
  407f38:	str	w0, [sp, #56]
  407f3c:	ldr	w8, [sp, #56]
  407f40:	cmp	w8, #0x0
  407f44:	cset	w8, ge  // ge = tcont
  407f48:	tbnz	w8, #0, 407f50 <__fxstatat@plt+0x6420>
  407f4c:	b	407f58 <__fxstatat@plt+0x6428>
  407f50:	ldr	w0, [sp, #56]
  407f54:	bl	401920 <close@plt>
  407f58:	ldur	x0, [x29, #-16]
  407f5c:	bl	408318 <__fxstatat@plt+0x67e8>
  407f60:	str	x0, [sp, #48]
  407f64:	ldur	x0, [x29, #-40]
  407f68:	ldr	x8, [sp, #48]
  407f6c:	cmp	x8, #0x1, lsl #12
  407f70:	str	x0, [sp, #16]
  407f74:	b.ls	407f84 <__fxstatat@plt+0x6454>  // b.plast
  407f78:	ldr	x8, [sp, #48]
  407f7c:	str	x8, [sp, #8]
  407f80:	b	407f8c <__fxstatat@plt+0x645c>
  407f84:	mov	x8, #0x1000                	// #4096
  407f88:	str	x8, [sp, #8]
  407f8c:	ldr	x8, [sp, #8]
  407f90:	ldr	x0, [sp, #16]
  407f94:	mov	x1, x8
  407f98:	bl	408380 <__fxstatat@plt+0x6850>
  407f9c:	tbnz	w0, #0, 407fa4 <__fxstatat@plt+0x6474>
  407fa0:	b	4082f8 <__fxstatat@plt+0x67c8>
  407fa4:	ldur	x8, [x29, #-16]
  407fa8:	ldr	x8, [x8]
  407fac:	cbz	x8, 407fec <__fxstatat@plt+0x64bc>
  407fb0:	ldur	x0, [x29, #-40]
  407fb4:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  407fb8:	add	x1, x1, #0xea2
  407fbc:	mov	x8, xzr
  407fc0:	mov	x2, x8
  407fc4:	bl	408474 <__fxstatat@plt+0x6944>
  407fc8:	str	x0, [sp, #72]
  407fcc:	cbnz	x0, 407fd4 <__fxstatat@plt+0x64a4>
  407fd0:	b	4082ec <__fxstatat@plt+0x67bc>
  407fd4:	ldr	x8, [sp, #72]
  407fd8:	mov	x9, #0xffffffffffffffff    	// #-1
  407fdc:	str	x9, [x8, #88]
  407fe0:	ldr	x8, [sp, #72]
  407fe4:	mov	w10, #0xffffffff            	// #-1
  407fe8:	str	w10, [x8, #104]
  407fec:	ldur	x8, [x29, #-32]
  407ff0:	mov	w9, #0x1                   	// #1
  407ff4:	str	w9, [sp, #4]
  407ff8:	cbz	x8, 408010 <__fxstatat@plt+0x64e0>
  407ffc:	ldur	x8, [x29, #-40]
  408000:	ldr	w9, [x8, #72]
  408004:	tst	w9, #0x400
  408008:	cset	w9, ne  // ne = any
  40800c:	str	w9, [sp, #4]
  408010:	ldr	w8, [sp, #4]
  408014:	and	w8, w8, #0x1
  408018:	strb	w8, [sp, #63]
  40801c:	mov	x9, xzr
  408020:	stur	x9, [x29, #-56]
  408024:	stur	xzr, [x29, #-64]
  408028:	ldur	x8, [x29, #-16]
  40802c:	ldr	x8, [x8]
  408030:	cbz	x8, 4081dc <__fxstatat@plt+0x66ac>
  408034:	ldur	x8, [x29, #-16]
  408038:	ldr	x0, [x8]
  40803c:	bl	401760 <strlen@plt>
  408040:	str	x0, [sp, #40]
  408044:	ldur	w9, [x29, #-20]
  408048:	and	w9, w9, #0x800
  40804c:	cbnz	w9, 4080d4 <__fxstatat@plt+0x65a4>
  408050:	ldur	x8, [x29, #-16]
  408054:	ldr	x8, [x8]
  408058:	str	x8, [sp, #32]
  40805c:	ldr	x8, [sp, #40]
  408060:	mov	x9, #0x2                   	// #2
  408064:	cmp	x9, x8
  408068:	b.cs	4080d4 <__fxstatat@plt+0x65a4>  // b.hs, b.nlast
  40806c:	ldr	x8, [sp, #32]
  408070:	ldr	x9, [sp, #40]
  408074:	subs	x9, x9, #0x1
  408078:	ldrb	w10, [x8, x9]
  40807c:	cmp	w10, #0x2f
  408080:	b.ne	4080d4 <__fxstatat@plt+0x65a4>  // b.any
  408084:	ldr	x8, [sp, #40]
  408088:	mov	x9, #0x1                   	// #1
  40808c:	mov	w10, #0x0                   	// #0
  408090:	cmp	x9, x8
  408094:	str	w10, [sp]
  408098:	b.cs	4080b8 <__fxstatat@plt+0x6588>  // b.hs, b.nlast
  40809c:	ldr	x8, [sp, #32]
  4080a0:	ldr	x9, [sp, #40]
  4080a4:	subs	x9, x9, #0x2
  4080a8:	ldrb	w10, [x8, x9]
  4080ac:	cmp	w10, #0x2f
  4080b0:	cset	w10, eq  // eq = none
  4080b4:	str	w10, [sp]
  4080b8:	ldr	w8, [sp]
  4080bc:	tbnz	w8, #0, 4080c4 <__fxstatat@plt+0x6594>
  4080c0:	b	4080d4 <__fxstatat@plt+0x65a4>
  4080c4:	ldr	x8, [sp, #40]
  4080c8:	subs	x8, x8, #0x1
  4080cc:	str	x8, [sp, #40]
  4080d0:	b	408084 <__fxstatat@plt+0x6554>
  4080d4:	ldur	x0, [x29, #-40]
  4080d8:	ldur	x8, [x29, #-16]
  4080dc:	ldr	x1, [x8]
  4080e0:	ldr	x2, [sp, #40]
  4080e4:	bl	408474 <__fxstatat@plt+0x6944>
  4080e8:	stur	x0, [x29, #-48]
  4080ec:	cbnz	x0, 4080f4 <__fxstatat@plt+0x65c4>
  4080f0:	b	4082dc <__fxstatat@plt+0x67ac>
  4080f4:	ldur	x8, [x29, #-48]
  4080f8:	str	xzr, [x8, #88]
  4080fc:	ldr	x8, [sp, #72]
  408100:	ldur	x9, [x29, #-48]
  408104:	str	x8, [x9, #8]
  408108:	ldur	x8, [x29, #-48]
  40810c:	add	x8, x8, #0xf8
  408110:	ldur	x9, [x29, #-48]
  408114:	str	x8, [x9, #48]
  408118:	ldrb	w10, [sp, #63]
  40811c:	tbnz	w10, #0, 408124 <__fxstatat@plt+0x65f4>
  408120:	b	40814c <__fxstatat@plt+0x661c>
  408124:	ldur	x8, [x29, #-56]
  408128:	cbz	x8, 40814c <__fxstatat@plt+0x661c>
  40812c:	ldur	x8, [x29, #-48]
  408130:	mov	w9, #0xb                   	// #11
  408134:	strh	w9, [x8, #108]
  408138:	ldur	x0, [x29, #-48]
  40813c:	mov	w9, #0x1                   	// #1
  408140:	and	w1, w9, #0x1
  408144:	bl	408564 <__fxstatat@plt+0x6a34>
  408148:	b	408168 <__fxstatat@plt+0x6638>
  40814c:	ldur	x0, [x29, #-40]
  408150:	ldur	x1, [x29, #-48]
  408154:	mov	w8, wzr
  408158:	and	w2, w8, #0x1
  40815c:	bl	4085c4 <__fxstatat@plt+0x6a94>
  408160:	ldur	x9, [x29, #-48]
  408164:	strh	w0, [x9, #108]
  408168:	ldur	x8, [x29, #-32]
  40816c:	cbz	x8, 408188 <__fxstatat@plt+0x6658>
  408170:	ldur	x8, [x29, #-56]
  408174:	ldur	x9, [x29, #-48]
  408178:	str	x8, [x9, #16]
  40817c:	ldur	x8, [x29, #-48]
  408180:	stur	x8, [x29, #-56]
  408184:	b	4081c0 <__fxstatat@plt+0x6690>
  408188:	ldur	x8, [x29, #-48]
  40818c:	mov	x9, xzr
  408190:	str	x9, [x8, #16]
  408194:	ldur	x8, [x29, #-56]
  408198:	cbnz	x8, 4081ac <__fxstatat@plt+0x667c>
  40819c:	ldur	x8, [x29, #-48]
  4081a0:	stur	x8, [x29, #-56]
  4081a4:	str	x8, [sp, #64]
  4081a8:	b	4081c0 <__fxstatat@plt+0x6690>
  4081ac:	ldur	x8, [x29, #-48]
  4081b0:	ldr	x9, [sp, #64]
  4081b4:	str	x8, [x9, #16]
  4081b8:	ldur	x8, [x29, #-48]
  4081bc:	str	x8, [sp, #64]
  4081c0:	ldur	x8, [x29, #-16]
  4081c4:	add	x8, x8, #0x8
  4081c8:	stur	x8, [x29, #-16]
  4081cc:	ldur	x8, [x29, #-64]
  4081d0:	add	x8, x8, #0x1
  4081d4:	stur	x8, [x29, #-64]
  4081d8:	b	408028 <__fxstatat@plt+0x64f8>
  4081dc:	ldur	x8, [x29, #-32]
  4081e0:	cbz	x8, 408204 <__fxstatat@plt+0x66d4>
  4081e4:	ldur	x8, [x29, #-64]
  4081e8:	cmp	x8, #0x1
  4081ec:	b.ls	408204 <__fxstatat@plt+0x66d4>  // b.plast
  4081f0:	ldur	x0, [x29, #-40]
  4081f4:	ldur	x1, [x29, #-56]
  4081f8:	ldur	x2, [x29, #-64]
  4081fc:	bl	408818 <__fxstatat@plt+0x6ce8>
  408200:	stur	x0, [x29, #-56]
  408204:	ldur	x0, [x29, #-40]
  408208:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  40820c:	add	x1, x1, #0xea2
  408210:	mov	x8, xzr
  408214:	mov	x2, x8
  408218:	bl	408474 <__fxstatat@plt+0x6944>
  40821c:	ldur	x8, [x29, #-40]
  408220:	str	x0, [x8]
  408224:	cbnz	x0, 40822c <__fxstatat@plt+0x66fc>
  408228:	b	4082dc <__fxstatat@plt+0x67ac>
  40822c:	ldur	x8, [x29, #-56]
  408230:	ldur	x9, [x29, #-40]
  408234:	ldr	x9, [x9]
  408238:	str	x8, [x9, #16]
  40823c:	ldur	x8, [x29, #-40]
  408240:	ldr	x8, [x8]
  408244:	mov	w10, #0x9                   	// #9
  408248:	strh	w10, [x8, #108]
  40824c:	ldur	x8, [x29, #-40]
  408250:	ldr	x8, [x8]
  408254:	mov	x9, #0x1                   	// #1
  408258:	str	x9, [x8, #88]
  40825c:	ldur	x0, [x29, #-40]
  408260:	bl	4089c0 <__fxstatat@plt+0x6e90>
  408264:	tbnz	w0, #0, 40826c <__fxstatat@plt+0x673c>
  408268:	b	4082dc <__fxstatat@plt+0x67ac>
  40826c:	ldur	x8, [x29, #-40]
  408270:	ldr	w9, [x8, #72]
  408274:	and	w9, w9, #0x4
  408278:	cbnz	w9, 4082c0 <__fxstatat@plt+0x6790>
  40827c:	ldur	x8, [x29, #-40]
  408280:	ldr	w9, [x8, #72]
  408284:	and	w9, w9, #0x200
  408288:	cbnz	w9, 4082c0 <__fxstatat@plt+0x6790>
  40828c:	ldur	x0, [x29, #-40]
  408290:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  408294:	add	x1, x1, #0x63c
  408298:	bl	408a8c <__fxstatat@plt+0x6f5c>
  40829c:	ldur	x8, [x29, #-40]
  4082a0:	str	w0, [x8, #40]
  4082a4:	cmp	w0, #0x0
  4082a8:	cset	w9, ge  // ge = tcont
  4082ac:	tbnz	w9, #0, 4082c0 <__fxstatat@plt+0x6790>
  4082b0:	ldur	x8, [x29, #-40]
  4082b4:	ldr	w9, [x8, #72]
  4082b8:	orr	w9, w9, #0x4
  4082bc:	str	w9, [x8, #72]
  4082c0:	ldur	x8, [x29, #-40]
  4082c4:	add	x0, x8, #0x60
  4082c8:	mov	w1, #0xffffffff            	// #-1
  4082cc:	bl	40d3f8 <__fxstatat@plt+0xb8c8>
  4082d0:	ldur	x8, [x29, #-40]
  4082d4:	stur	x8, [x29, #-8]
  4082d8:	b	408308 <__fxstatat@plt+0x67d8>
  4082dc:	ldur	x0, [x29, #-56]
  4082e0:	bl	408b1c <__fxstatat@plt+0x6fec>
  4082e4:	ldr	x0, [sp, #72]
  4082e8:	bl	4019f0 <free@plt>
  4082ec:	ldur	x8, [x29, #-40]
  4082f0:	ldr	x0, [x8, #32]
  4082f4:	bl	4019f0 <free@plt>
  4082f8:	ldur	x0, [x29, #-40]
  4082fc:	bl	4019f0 <free@plt>
  408300:	mov	x8, xzr
  408304:	stur	x8, [x29, #-8]
  408308:	ldur	x0, [x29, #-8]
  40830c:	ldp	x29, x30, [sp, #144]
  408310:	add	sp, sp, #0xa0
  408314:	ret
  408318:	sub	sp, sp, #0x30
  40831c:	stp	x29, x30, [sp, #32]
  408320:	add	x29, sp, #0x20
  408324:	stur	x0, [x29, #-8]
  408328:	str	xzr, [sp, #8]
  40832c:	ldur	x8, [x29, #-8]
  408330:	ldr	x8, [x8]
  408334:	cbz	x8, 40836c <__fxstatat@plt+0x683c>
  408338:	ldur	x8, [x29, #-8]
  40833c:	ldr	x0, [x8]
  408340:	bl	401760 <strlen@plt>
  408344:	str	x0, [sp, #16]
  408348:	ldr	x8, [sp, #8]
  40834c:	cmp	x0, x8
  408350:	b.ls	40835c <__fxstatat@plt+0x682c>  // b.plast
  408354:	ldr	x8, [sp, #16]
  408358:	str	x8, [sp, #8]
  40835c:	ldur	x8, [x29, #-8]
  408360:	add	x8, x8, #0x8
  408364:	stur	x8, [x29, #-8]
  408368:	b	40832c <__fxstatat@plt+0x67fc>
  40836c:	ldr	x8, [sp, #8]
  408370:	add	x0, x8, #0x1
  408374:	ldp	x29, x30, [sp, #32]
  408378:	add	sp, sp, #0x30
  40837c:	ret
  408380:	sub	sp, sp, #0x40
  408384:	stp	x29, x30, [sp, #48]
  408388:	add	x29, sp, #0x30
  40838c:	stur	x0, [x29, #-16]
  408390:	str	x1, [sp, #24]
  408394:	ldur	x8, [x29, #-16]
  408398:	ldr	x8, [x8, #48]
  40839c:	ldr	x9, [sp, #24]
  4083a0:	add	x8, x8, x9
  4083a4:	add	x8, x8, #0x100
  4083a8:	str	x8, [sp, #8]
  4083ac:	ldr	x8, [sp, #8]
  4083b0:	ldur	x9, [x29, #-16]
  4083b4:	ldr	x9, [x9, #48]
  4083b8:	cmp	x8, x9
  4083bc:	b.cs	4083f4 <__fxstatat@plt+0x68c4>  // b.hs, b.nlast
  4083c0:	ldur	x8, [x29, #-16]
  4083c4:	ldr	x0, [x8, #32]
  4083c8:	bl	4019f0 <free@plt>
  4083cc:	ldur	x8, [x29, #-16]
  4083d0:	mov	x9, xzr
  4083d4:	str	x9, [x8, #32]
  4083d8:	bl	401ae0 <__errno_location@plt>
  4083dc:	mov	w10, #0x24                  	// #36
  4083e0:	str	w10, [x0]
  4083e4:	mov	w10, wzr
  4083e8:	and	w10, w10, #0x1
  4083ec:	sturb	w10, [x29, #-1]
  4083f0:	b	408460 <__fxstatat@plt+0x6930>
  4083f4:	ldr	x8, [sp, #8]
  4083f8:	ldur	x9, [x29, #-16]
  4083fc:	str	x8, [x9, #48]
  408400:	ldur	x8, [x29, #-16]
  408404:	ldr	x0, [x8, #32]
  408408:	ldur	x8, [x29, #-16]
  40840c:	ldr	x1, [x8, #48]
  408410:	bl	401900 <realloc@plt>
  408414:	str	x0, [sp, #16]
  408418:	ldr	x8, [sp, #16]
  40841c:	cbnz	x8, 408448 <__fxstatat@plt+0x6918>
  408420:	ldur	x8, [x29, #-16]
  408424:	ldr	x0, [x8, #32]
  408428:	bl	4019f0 <free@plt>
  40842c:	ldur	x8, [x29, #-16]
  408430:	mov	x9, xzr
  408434:	str	x9, [x8, #32]
  408438:	mov	w10, wzr
  40843c:	and	w10, w10, #0x1
  408440:	sturb	w10, [x29, #-1]
  408444:	b	408460 <__fxstatat@plt+0x6930>
  408448:	ldr	x8, [sp, #16]
  40844c:	ldur	x9, [x29, #-16]
  408450:	str	x8, [x9, #32]
  408454:	mov	w10, #0x1                   	// #1
  408458:	and	w10, w10, #0x1
  40845c:	sturb	w10, [x29, #-1]
  408460:	ldurb	w8, [x29, #-1]
  408464:	and	w0, w8, #0x1
  408468:	ldp	x29, x30, [sp, #48]
  40846c:	add	sp, sp, #0x40
  408470:	ret
  408474:	sub	sp, sp, #0x40
  408478:	stp	x29, x30, [sp, #48]
  40847c:	add	x29, sp, #0x30
  408480:	stur	x0, [x29, #-16]
  408484:	str	x1, [sp, #24]
  408488:	str	x2, [sp, #16]
  40848c:	ldr	x8, [sp, #16]
  408490:	add	x8, x8, #0x1
  408494:	add	x8, x8, #0xff
  408498:	and	x8, x8, #0xfffffffffffffff8
  40849c:	str	x8, [sp]
  4084a0:	ldr	x0, [sp]
  4084a4:	bl	401870 <malloc@plt>
  4084a8:	str	x0, [sp, #8]
  4084ac:	cbnz	x0, 4084bc <__fxstatat@plt+0x698c>
  4084b0:	mov	x8, xzr
  4084b4:	stur	x8, [x29, #-8]
  4084b8:	b	408554 <__fxstatat@plt+0x6a24>
  4084bc:	ldr	x8, [sp, #8]
  4084c0:	add	x0, x8, #0xf8
  4084c4:	ldr	x1, [sp, #24]
  4084c8:	ldr	x2, [sp, #16]
  4084cc:	bl	401720 <memcpy@plt>
  4084d0:	ldr	x8, [sp, #8]
  4084d4:	add	x8, x8, #0xf8
  4084d8:	ldr	x9, [sp, #16]
  4084dc:	add	x8, x8, x9
  4084e0:	mov	w10, #0x0                   	// #0
  4084e4:	strb	w10, [x8]
  4084e8:	ldr	x8, [sp, #16]
  4084ec:	ldr	x9, [sp, #8]
  4084f0:	str	x8, [x9, #96]
  4084f4:	ldur	x8, [x29, #-16]
  4084f8:	ldr	x9, [sp, #8]
  4084fc:	str	x8, [x9, #80]
  408500:	ldur	x8, [x29, #-16]
  408504:	ldr	x8, [x8, #32]
  408508:	ldr	x9, [sp, #8]
  40850c:	str	x8, [x9, #56]
  408510:	ldr	x8, [sp, #8]
  408514:	str	wzr, [x8, #64]
  408518:	ldr	x8, [sp, #8]
  40851c:	mov	x9, xzr
  408520:	str	x9, [x8, #24]
  408524:	ldr	x8, [sp, #8]
  408528:	mov	w10, #0x0                   	// #0
  40852c:	strh	w10, [x8, #110]
  408530:	ldr	x8, [sp, #8]
  408534:	mov	w10, #0x3                   	// #3
  408538:	strh	w10, [x8, #112]
  40853c:	ldr	x8, [sp, #8]
  408540:	str	xzr, [x8, #32]
  408544:	ldr	x8, [sp, #8]
  408548:	str	x9, [x8, #40]
  40854c:	ldr	x8, [sp, #8]
  408550:	stur	x8, [x29, #-8]
  408554:	ldur	x0, [x29, #-8]
  408558:	ldp	x29, x30, [sp, #48]
  40855c:	add	sp, sp, #0x40
  408560:	ret
  408564:	sub	sp, sp, #0x20
  408568:	stp	x29, x30, [sp, #16]
  40856c:	add	x29, sp, #0x10
  408570:	mov	w8, #0x1                   	// #1
  408574:	str	x0, [sp, #8]
  408578:	and	w8, w1, w8
  40857c:	strb	w8, [sp, #7]
  408580:	ldr	x8, [sp, #8]
  408584:	ldrh	w9, [x8, #108]
  408588:	cmp	w9, #0xb
  40858c:	b.eq	408594 <__fxstatat@plt+0x6a64>  // b.none
  408590:	bl	401960 <abort@plt>
  408594:	ldrb	w8, [sp, #7]
  408598:	mov	w9, #0x1                   	// #1
  40859c:	mov	w10, #0x2                   	// #2
  4085a0:	tst	w8, #0x1
  4085a4:	csel	w8, w10, w9, ne  // ne = any
  4085a8:	mov	w0, w8
  4085ac:	sxtw	x11, w0
  4085b0:	ldr	x12, [sp, #8]
  4085b4:	str	x11, [x12, #168]
  4085b8:	ldp	x29, x30, [sp, #16]
  4085bc:	add	sp, sp, #0x20
  4085c0:	ret
  4085c4:	sub	sp, sp, #0x40
  4085c8:	stp	x29, x30, [sp, #48]
  4085cc:	add	x29, sp, #0x30
  4085d0:	mov	w8, #0x1                   	// #1
  4085d4:	stur	x0, [x29, #-16]
  4085d8:	str	x1, [sp, #24]
  4085dc:	and	w8, w2, w8
  4085e0:	strb	w8, [sp, #23]
  4085e4:	ldr	x9, [sp, #24]
  4085e8:	add	x9, x9, #0x78
  4085ec:	str	x9, [sp, #8]
  4085f0:	ldr	x9, [sp, #24]
  4085f4:	ldr	x9, [x9, #88]
  4085f8:	cbnz	x9, 408614 <__fxstatat@plt+0x6ae4>
  4085fc:	ldur	x8, [x29, #-16]
  408600:	ldr	w9, [x8, #72]
  408604:	and	w9, w9, #0x1
  408608:	cbz	w9, 408614 <__fxstatat@plt+0x6ae4>
  40860c:	mov	w8, #0x1                   	// #1
  408610:	strb	w8, [sp, #23]
  408614:	ldur	x8, [x29, #-16]
  408618:	ldr	w9, [x8, #72]
  40861c:	and	w9, w9, #0x2
  408620:	cbnz	w9, 408630 <__fxstatat@plt+0x6b00>
  408624:	ldrb	w8, [sp, #23]
  408628:	tbnz	w8, #0, 408630 <__fxstatat@plt+0x6b00>
  40862c:	b	408694 <__fxstatat@plt+0x6b64>
  408630:	ldr	x8, [sp, #24]
  408634:	ldr	x0, [x8, #48]
  408638:	ldr	x1, [sp, #8]
  40863c:	bl	40e7b0 <__fxstatat@plt+0xcc80>
  408640:	cbz	w0, 408690 <__fxstatat@plt+0x6b60>
  408644:	bl	401ae0 <__errno_location@plt>
  408648:	ldr	w8, [x0]
  40864c:	cmp	w8, #0x2
  408650:	b.ne	40867c <__fxstatat@plt+0x6b4c>  // b.any
  408654:	ldr	x8, [sp, #24]
  408658:	ldr	x0, [x8, #48]
  40865c:	ldr	x1, [sp, #8]
  408660:	bl	40e7d0 <__fxstatat@plt+0xcca0>
  408664:	cbnz	w0, 40867c <__fxstatat@plt+0x6b4c>
  408668:	bl	401ae0 <__errno_location@plt>
  40866c:	str	wzr, [x0]
  408670:	mov	w8, #0xd                   	// #13
  408674:	sturh	w8, [x29, #-2]
  408678:	b	408808 <__fxstatat@plt+0x6cd8>
  40867c:	bl	401ae0 <__errno_location@plt>
  408680:	ldr	w8, [x0]
  408684:	ldr	x9, [sp, #24]
  408688:	str	w8, [x9, #64]
  40868c:	b	4086c4 <__fxstatat@plt+0x6b94>
  408690:	b	4086e4 <__fxstatat@plt+0x6bb4>
  408694:	ldur	x8, [x29, #-16]
  408698:	ldr	w0, [x8, #44]
  40869c:	ldr	x8, [sp, #24]
  4086a0:	ldr	x1, [x8, #48]
  4086a4:	ldr	x2, [sp, #8]
  4086a8:	mov	w3, #0x100                 	// #256
  4086ac:	bl	40e7e0 <__fxstatat@plt+0xccb0>
  4086b0:	cbz	w0, 4086e4 <__fxstatat@plt+0x6bb4>
  4086b4:	bl	401ae0 <__errno_location@plt>
  4086b8:	ldr	w8, [x0]
  4086bc:	ldr	x9, [sp, #24]
  4086c0:	str	w8, [x9, #64]
  4086c4:	ldr	x0, [sp, #8]
  4086c8:	mov	w8, wzr
  4086cc:	mov	w1, w8
  4086d0:	mov	x2, #0x80                  	// #128
  4086d4:	bl	4018d0 <memset@plt>
  4086d8:	mov	w8, #0xa                   	// #10
  4086dc:	sturh	w8, [x29, #-2]
  4086e0:	b	408808 <__fxstatat@plt+0x6cd8>
  4086e4:	ldr	x8, [sp, #8]
  4086e8:	ldr	w9, [x8, #16]
  4086ec:	and	w9, w9, #0xf000
  4086f0:	cmp	w9, #0x4, lsl #12
  4086f4:	b.ne	4087c0 <__fxstatat@plt+0x6c90>  // b.any
  4086f8:	ldr	x8, [sp, #8]
  4086fc:	ldr	w9, [x8, #20]
  408700:	cmp	w9, #0x2
  408704:	b.cc	40871c <__fxstatat@plt+0x6bec>  // b.lo, b.ul, b.last
  408708:	ldr	x8, [sp, #24]
  40870c:	ldr	x8, [x8, #88]
  408710:	cmp	x8, #0x0
  408714:	cset	w9, gt
  408718:	tbnz	w9, #0, 408728 <__fxstatat@plt+0x6bf8>
  40871c:	mov	w8, #0xffffffff            	// #-1
  408720:	str	w8, [sp, #4]
  408724:	b	408750 <__fxstatat@plt+0x6c20>
  408728:	ldr	x8, [sp, #8]
  40872c:	ldr	w9, [x8, #20]
  408730:	ldur	x8, [x29, #-16]
  408734:	ldr	w10, [x8, #72]
  408738:	mov	w11, wzr
  40873c:	mov	w12, #0x2                   	// #2
  408740:	tst	w10, #0x20
  408744:	csel	w10, w11, w12, ne  // ne = any
  408748:	subs	w9, w9, w10
  40874c:	str	w9, [sp, #4]
  408750:	ldr	w8, [sp, #4]
  408754:	ldr	x9, [sp, #24]
  408758:	str	w8, [x9, #104]
  40875c:	ldr	x9, [sp, #24]
  408760:	ldrb	w8, [x9, #248]
  408764:	cmp	w8, #0x2e
  408768:	b.ne	4087b4 <__fxstatat@plt+0x6c84>  // b.any
  40876c:	ldr	x8, [sp, #24]
  408770:	ldrb	w9, [x8, #249]
  408774:	cbz	w9, 408794 <__fxstatat@plt+0x6c64>
  408778:	ldr	x8, [sp, #24]
  40877c:	ldrb	w9, [x8, #249]
  408780:	cmp	w9, #0x2e
  408784:	b.ne	4087b4 <__fxstatat@plt+0x6c84>  // b.any
  408788:	ldr	x8, [sp, #24]
  40878c:	ldrb	w9, [x8, #250]
  408790:	cbnz	w9, 4087b4 <__fxstatat@plt+0x6c84>
  408794:	ldr	x8, [sp, #24]
  408798:	ldr	x8, [x8, #88]
  40879c:	mov	w9, #0x5                   	// #5
  4087a0:	mov	w10, #0x1                   	// #1
  4087a4:	cmp	x8, #0x0
  4087a8:	csel	w9, w10, w9, eq  // eq = none
  4087ac:	sturh	w9, [x29, #-2]
  4087b0:	b	408808 <__fxstatat@plt+0x6cd8>
  4087b4:	mov	w8, #0x1                   	// #1
  4087b8:	sturh	w8, [x29, #-2]
  4087bc:	b	408808 <__fxstatat@plt+0x6cd8>
  4087c0:	ldr	x8, [sp, #8]
  4087c4:	ldr	w9, [x8, #16]
  4087c8:	and	w9, w9, #0xf000
  4087cc:	cmp	w9, #0xa, lsl #12
  4087d0:	b.ne	4087e0 <__fxstatat@plt+0x6cb0>  // b.any
  4087d4:	mov	w8, #0xc                   	// #12
  4087d8:	sturh	w8, [x29, #-2]
  4087dc:	b	408808 <__fxstatat@plt+0x6cd8>
  4087e0:	ldr	x8, [sp, #8]
  4087e4:	ldr	w9, [x8, #16]
  4087e8:	and	w9, w9, #0xf000
  4087ec:	cmp	w9, #0x8, lsl #12
  4087f0:	b.ne	408800 <__fxstatat@plt+0x6cd0>  // b.any
  4087f4:	mov	w8, #0x8                   	// #8
  4087f8:	sturh	w8, [x29, #-2]
  4087fc:	b	408808 <__fxstatat@plt+0x6cd8>
  408800:	mov	w8, #0x3                   	// #3
  408804:	sturh	w8, [x29, #-2]
  408808:	ldurh	w0, [x29, #-2]
  40880c:	ldp	x29, x30, [sp, #48]
  408810:	add	sp, sp, #0x40
  408814:	ret
  408818:	sub	sp, sp, #0x60
  40881c:	stp	x29, x30, [sp, #80]
  408820:	add	x29, sp, #0x50
  408824:	add	x8, sp, #0x18
  408828:	stur	x0, [x29, #-16]
  40882c:	stur	x1, [x29, #-24]
  408830:	stur	x2, [x29, #-32]
  408834:	mov	x9, x8
  408838:	cmp	x9, x8
  40883c:	b.ne	408850 <__fxstatat@plt+0x6d20>  // b.any
  408840:	ldur	x8, [x29, #-16]
  408844:	ldr	x8, [x8, #64]
  408848:	str	x8, [sp]
  40884c:	b	40885c <__fxstatat@plt+0x6d2c>
  408850:	adrp	x8, 40b000 <__fxstatat@plt+0x94d0>
  408854:	add	x8, x8, #0x498
  408858:	str	x8, [sp]
  40885c:	ldr	x8, [sp]
  408860:	str	x8, [sp, #16]
  408864:	ldur	x8, [x29, #-32]
  408868:	ldur	x9, [x29, #-16]
  40886c:	ldr	x9, [x9, #56]
  408870:	cmp	x8, x9
  408874:	b.ls	4088f8 <__fxstatat@plt+0x6dc8>  // b.plast
  408878:	ldur	x8, [x29, #-32]
  40887c:	add	x8, x8, #0x28
  408880:	ldur	x9, [x29, #-16]
  408884:	str	x8, [x9, #56]
  408888:	ldur	x8, [x29, #-16]
  40888c:	ldr	x8, [x8, #56]
  408890:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  408894:	cmp	x9, x8
  408898:	b.cc	4088c0 <__fxstatat@plt+0x6d90>  // b.lo, b.ul, b.last
  40889c:	ldur	x8, [x29, #-16]
  4088a0:	ldr	x0, [x8, #16]
  4088a4:	ldur	x8, [x29, #-16]
  4088a8:	ldr	x8, [x8, #56]
  4088ac:	mov	x9, #0x8                   	// #8
  4088b0:	mul	x1, x8, x9
  4088b4:	bl	401900 <realloc@plt>
  4088b8:	str	x0, [sp, #8]
  4088bc:	cbnz	x0, 4088ec <__fxstatat@plt+0x6dbc>
  4088c0:	ldur	x8, [x29, #-16]
  4088c4:	ldr	x0, [x8, #16]
  4088c8:	bl	4019f0 <free@plt>
  4088cc:	ldur	x8, [x29, #-16]
  4088d0:	mov	x9, xzr
  4088d4:	str	x9, [x8, #16]
  4088d8:	ldur	x8, [x29, #-16]
  4088dc:	str	xzr, [x8, #56]
  4088e0:	ldur	x8, [x29, #-24]
  4088e4:	stur	x8, [x29, #-8]
  4088e8:	b	4089b0 <__fxstatat@plt+0x6e80>
  4088ec:	ldr	x8, [sp, #8]
  4088f0:	ldur	x9, [x29, #-16]
  4088f4:	str	x8, [x9, #16]
  4088f8:	ldur	x8, [x29, #-16]
  4088fc:	ldr	x8, [x8, #16]
  408900:	str	x8, [sp, #40]
  408904:	ldur	x8, [x29, #-24]
  408908:	str	x8, [sp, #32]
  40890c:	ldr	x8, [sp, #32]
  408910:	cbz	x8, 408938 <__fxstatat@plt+0x6e08>
  408914:	ldr	x8, [sp, #32]
  408918:	ldr	x9, [sp, #40]
  40891c:	add	x10, x9, #0x8
  408920:	str	x10, [sp, #40]
  408924:	str	x8, [x9]
  408928:	ldr	x8, [sp, #32]
  40892c:	ldr	x8, [x8, #16]
  408930:	str	x8, [sp, #32]
  408934:	b	40890c <__fxstatat@plt+0x6ddc>
  408938:	ldur	x8, [x29, #-16]
  40893c:	ldr	x0, [x8, #16]
  408940:	ldur	x1, [x29, #-32]
  408944:	ldr	x3, [sp, #16]
  408948:	mov	x2, #0x8                   	// #8
  40894c:	bl	401800 <qsort@plt>
  408950:	ldur	x8, [x29, #-16]
  408954:	ldr	x8, [x8, #16]
  408958:	str	x8, [sp, #40]
  40895c:	ldr	x8, [x8]
  408960:	stur	x8, [x29, #-24]
  408964:	ldur	x8, [x29, #-32]
  408968:	subs	x8, x8, #0x1
  40896c:	stur	x8, [x29, #-32]
  408970:	cbz	x8, 408998 <__fxstatat@plt+0x6e68>
  408974:	ldr	x8, [sp, #40]
  408978:	ldr	x8, [x8, #8]
  40897c:	ldr	x9, [sp, #40]
  408980:	ldr	x9, [x9]
  408984:	str	x8, [x9, #16]
  408988:	ldr	x8, [sp, #40]
  40898c:	add	x8, x8, #0x8
  408990:	str	x8, [sp, #40]
  408994:	b	408964 <__fxstatat@plt+0x6e34>
  408998:	ldr	x8, [sp, #40]
  40899c:	ldr	x8, [x8]
  4089a0:	mov	x9, xzr
  4089a4:	str	x9, [x8, #16]
  4089a8:	ldur	x8, [x29, #-24]
  4089ac:	stur	x8, [x29, #-8]
  4089b0:	ldur	x0, [x29, #-8]
  4089b4:	ldp	x29, x30, [sp, #80]
  4089b8:	add	sp, sp, #0x60
  4089bc:	ret
  4089c0:	sub	sp, sp, #0x20
  4089c4:	stp	x29, x30, [sp, #16]
  4089c8:	add	x29, sp, #0x10
  4089cc:	mov	w8, #0x102                 	// #258
  4089d0:	str	x0, [sp]
  4089d4:	ldr	x9, [sp]
  4089d8:	ldr	w10, [x9, #72]
  4089dc:	and	w8, w10, w8
  4089e0:	cbz	w8, 408a34 <__fxstatat@plt+0x6f04>
  4089e4:	mov	x0, #0x1f                  	// #31
  4089e8:	mov	x8, xzr
  4089ec:	mov	x1, x8
  4089f0:	adrp	x2, 40a000 <__fxstatat@plt+0x84d0>
  4089f4:	add	x2, x2, #0xf2c
  4089f8:	adrp	x3, 40a000 <__fxstatat@plt+0x84d0>
  4089fc:	add	x3, x3, #0xf60
  408a00:	adrp	x4, 401000 <mbrtowc@plt-0x710>
  408a04:	add	x4, x4, #0x9f0
  408a08:	bl	40c158 <__fxstatat@plt+0xa628>
  408a0c:	ldr	x8, [sp]
  408a10:	str	x0, [x8, #88]
  408a14:	ldr	x8, [sp]
  408a18:	ldr	x8, [x8, #88]
  408a1c:	cbnz	x8, 408a30 <__fxstatat@plt+0x6f00>
  408a20:	mov	w8, wzr
  408a24:	and	w8, w8, #0x1
  408a28:	sturb	w8, [x29, #-1]
  408a2c:	b	408a78 <__fxstatat@plt+0x6f48>
  408a30:	b	408a6c <__fxstatat@plt+0x6f3c>
  408a34:	mov	x0, #0x20                  	// #32
  408a38:	bl	401870 <malloc@plt>
  408a3c:	ldr	x8, [sp]
  408a40:	str	x0, [x8, #88]
  408a44:	ldr	x8, [sp]
  408a48:	ldr	x8, [x8, #88]
  408a4c:	cbnz	x8, 408a60 <__fxstatat@plt+0x6f30>
  408a50:	mov	w8, wzr
  408a54:	and	w8, w8, #0x1
  408a58:	sturb	w8, [x29, #-1]
  408a5c:	b	408a78 <__fxstatat@plt+0x6f48>
  408a60:	ldr	x8, [sp]
  408a64:	ldr	x0, [x8, #88]
  408a68:	bl	40b6fc <__fxstatat@plt+0x9bcc>
  408a6c:	mov	w8, #0x1                   	// #1
  408a70:	and	w8, w8, #0x1
  408a74:	sturb	w8, [x29, #-1]
  408a78:	ldurb	w8, [x29, #-1]
  408a7c:	and	w0, w8, #0x1
  408a80:	ldp	x29, x30, [sp, #16]
  408a84:	add	sp, sp, #0x20
  408a88:	ret
  408a8c:	sub	sp, sp, #0x30
  408a90:	stp	x29, x30, [sp, #32]
  408a94:	add	x29, sp, #0x20
  408a98:	mov	w8, wzr
  408a9c:	mov	w9, #0x8000                	// #32768
  408aa0:	mov	w10, #0x4900                	// #18688
  408aa4:	movk	w10, #0x8, lsl #16
  408aa8:	stur	x0, [x29, #-8]
  408aac:	str	x1, [sp, #16]
  408ab0:	ldur	x11, [x29, #-8]
  408ab4:	ldr	w12, [x11, #72]
  408ab8:	tst	w12, #0x10
  408abc:	csel	w8, w9, w8, ne  // ne = any
  408ac0:	orr	w8, w10, w8
  408ac4:	str	w8, [sp, #12]
  408ac8:	ldur	x11, [x29, #-8]
  408acc:	ldr	w8, [x11, #72]
  408ad0:	and	w8, w8, #0x200
  408ad4:	cbz	w8, 408af4 <__fxstatat@plt+0x6fc4>
  408ad8:	ldur	x8, [x29, #-8]
  408adc:	ldr	w0, [x8, #44]
  408ae0:	ldr	x1, [sp, #16]
  408ae4:	ldr	w2, [sp, #12]
  408ae8:	bl	40d65c <__fxstatat@plt+0xbb2c>
  408aec:	str	w0, [sp, #4]
  408af0:	b	408b04 <__fxstatat@plt+0x6fd4>
  408af4:	ldr	x0, [sp, #16]
  408af8:	ldr	w1, [sp, #12]
  408afc:	bl	40b864 <__fxstatat@plt+0x9d34>
  408b00:	str	w0, [sp, #4]
  408b04:	ldr	w8, [sp, #4]
  408b08:	str	w8, [sp, #8]
  408b0c:	ldr	w0, [sp, #8]
  408b10:	ldp	x29, x30, [sp, #32]
  408b14:	add	sp, sp, #0x30
  408b18:	ret
  408b1c:	sub	sp, sp, #0x20
  408b20:	stp	x29, x30, [sp, #16]
  408b24:	add	x29, sp, #0x10
  408b28:	str	x0, [sp, #8]
  408b2c:	ldr	x8, [sp, #8]
  408b30:	str	x8, [sp]
  408b34:	cbz	x8, 408b68 <__fxstatat@plt+0x7038>
  408b38:	ldr	x8, [sp, #8]
  408b3c:	ldr	x8, [x8, #16]
  408b40:	str	x8, [sp, #8]
  408b44:	ldr	x8, [sp]
  408b48:	ldr	x8, [x8, #24]
  408b4c:	cbz	x8, 408b5c <__fxstatat@plt+0x702c>
  408b50:	ldr	x8, [sp]
  408b54:	ldr	x0, [x8, #24]
  408b58:	bl	401910 <closedir@plt>
  408b5c:	ldr	x0, [sp]
  408b60:	bl	4019f0 <free@plt>
  408b64:	b	408b2c <__fxstatat@plt+0x6ffc>
  408b68:	ldp	x29, x30, [sp, #16]
  408b6c:	add	sp, sp, #0x20
  408b70:	ret
  408b74:	sub	sp, sp, #0x50
  408b78:	stp	x29, x30, [sp, #64]
  408b7c:	add	x29, sp, #0x40
  408b80:	stur	x0, [x29, #-16]
  408b84:	str	wzr, [sp, #28]
  408b88:	ldur	x8, [x29, #-16]
  408b8c:	ldr	x8, [x8]
  408b90:	cbz	x8, 408c00 <__fxstatat@plt+0x70d0>
  408b94:	ldur	x8, [x29, #-16]
  408b98:	ldr	x8, [x8]
  408b9c:	str	x8, [sp, #32]
  408ba0:	ldr	x8, [sp, #32]
  408ba4:	ldr	x8, [x8, #88]
  408ba8:	cmp	x8, #0x0
  408bac:	cset	w9, lt  // lt = tstop
  408bb0:	tbnz	w9, #0, 408bf8 <__fxstatat@plt+0x70c8>
  408bb4:	ldr	x8, [sp, #32]
  408bb8:	stur	x8, [x29, #-24]
  408bbc:	ldr	x8, [sp, #32]
  408bc0:	ldr	x8, [x8, #16]
  408bc4:	cbz	x8, 408bd8 <__fxstatat@plt+0x70a8>
  408bc8:	ldr	x8, [sp, #32]
  408bcc:	ldr	x8, [x8, #16]
  408bd0:	str	x8, [sp, #16]
  408bd4:	b	408be4 <__fxstatat@plt+0x70b4>
  408bd8:	ldr	x8, [sp, #32]
  408bdc:	ldr	x8, [x8, #8]
  408be0:	str	x8, [sp, #16]
  408be4:	ldr	x8, [sp, #16]
  408be8:	str	x8, [sp, #32]
  408bec:	ldur	x0, [x29, #-24]
  408bf0:	bl	4019f0 <free@plt>
  408bf4:	b	408ba0 <__fxstatat@plt+0x7070>
  408bf8:	ldr	x0, [sp, #32]
  408bfc:	bl	4019f0 <free@plt>
  408c00:	ldur	x8, [x29, #-16]
  408c04:	ldr	x8, [x8, #8]
  408c08:	cbz	x8, 408c18 <__fxstatat@plt+0x70e8>
  408c0c:	ldur	x8, [x29, #-16]
  408c10:	ldr	x0, [x8, #8]
  408c14:	bl	408b1c <__fxstatat@plt+0x6fec>
  408c18:	ldur	x8, [x29, #-16]
  408c1c:	ldr	x0, [x8, #16]
  408c20:	bl	4019f0 <free@plt>
  408c24:	ldur	x8, [x29, #-16]
  408c28:	ldr	x0, [x8, #32]
  408c2c:	bl	4019f0 <free@plt>
  408c30:	ldur	x8, [x29, #-16]
  408c34:	ldr	w9, [x8, #72]
  408c38:	and	w9, w9, #0x200
  408c3c:	cbz	w9, 408c78 <__fxstatat@plt+0x7148>
  408c40:	ldur	x8, [x29, #-16]
  408c44:	ldr	w9, [x8, #44]
  408c48:	mov	w10, wzr
  408c4c:	cmp	w10, w9
  408c50:	cset	w9, gt
  408c54:	tbnz	w9, #0, 408c74 <__fxstatat@plt+0x7144>
  408c58:	ldur	x8, [x29, #-16]
  408c5c:	ldr	w0, [x8, #44]
  408c60:	bl	401920 <close@plt>
  408c64:	cbz	w0, 408c74 <__fxstatat@plt+0x7144>
  408c68:	bl	401ae0 <__errno_location@plt>
  408c6c:	ldr	w8, [x0]
  408c70:	str	w8, [sp, #28]
  408c74:	b	408cc8 <__fxstatat@plt+0x7198>
  408c78:	ldur	x8, [x29, #-16]
  408c7c:	ldr	w9, [x8, #72]
  408c80:	and	w9, w9, #0x4
  408c84:	cbnz	w9, 408cc8 <__fxstatat@plt+0x7198>
  408c88:	ldur	x8, [x29, #-16]
  408c8c:	ldr	w0, [x8, #40]
  408c90:	bl	4017a0 <fchdir@plt>
  408c94:	cbz	w0, 408ca4 <__fxstatat@plt+0x7174>
  408c98:	bl	401ae0 <__errno_location@plt>
  408c9c:	ldr	w8, [x0]
  408ca0:	str	w8, [sp, #28]
  408ca4:	ldur	x8, [x29, #-16]
  408ca8:	ldr	w0, [x8, #40]
  408cac:	bl	401920 <close@plt>
  408cb0:	cbz	w0, 408cc8 <__fxstatat@plt+0x7198>
  408cb4:	ldr	w8, [sp, #28]
  408cb8:	cbnz	w8, 408cc8 <__fxstatat@plt+0x7198>
  408cbc:	bl	401ae0 <__errno_location@plt>
  408cc0:	ldr	w8, [x0]
  408cc4:	str	w8, [sp, #28]
  408cc8:	ldur	x8, [x29, #-16]
  408ccc:	add	x0, x8, #0x60
  408cd0:	bl	408d38 <__fxstatat@plt+0x7208>
  408cd4:	ldur	x8, [x29, #-16]
  408cd8:	ldr	x8, [x8, #80]
  408cdc:	cbz	x8, 408cec <__fxstatat@plt+0x71bc>
  408ce0:	ldur	x8, [x29, #-16]
  408ce4:	ldr	x0, [x8, #80]
  408ce8:	bl	40c660 <__fxstatat@plt+0xab30>
  408cec:	ldur	x0, [x29, #-16]
  408cf0:	bl	408d94 <__fxstatat@plt+0x7264>
  408cf4:	ldur	x0, [x29, #-16]
  408cf8:	bl	4019f0 <free@plt>
  408cfc:	ldr	w8, [sp, #28]
  408d00:	cbz	w8, 408d24 <__fxstatat@plt+0x71f4>
  408d04:	ldr	w8, [sp, #28]
  408d08:	str	w8, [sp, #12]
  408d0c:	bl	401ae0 <__errno_location@plt>
  408d10:	ldr	w8, [sp, #12]
  408d14:	str	w8, [x0]
  408d18:	mov	w9, #0xffffffff            	// #-1
  408d1c:	stur	w9, [x29, #-4]
  408d20:	b	408d28 <__fxstatat@plt+0x71f8>
  408d24:	stur	wzr, [x29, #-4]
  408d28:	ldur	w0, [x29, #-4]
  408d2c:	ldp	x29, x30, [sp, #64]
  408d30:	add	sp, sp, #0x50
  408d34:	ret
  408d38:	sub	sp, sp, #0x20
  408d3c:	stp	x29, x30, [sp, #16]
  408d40:	add	x29, sp, #0x10
  408d44:	str	x0, [sp, #8]
  408d48:	ldr	x0, [sp, #8]
  408d4c:	bl	40d464 <__fxstatat@plt+0xb934>
  408d50:	eor	w8, w0, #0x1
  408d54:	tbnz	w8, #0, 408d5c <__fxstatat@plt+0x722c>
  408d58:	b	408d88 <__fxstatat@plt+0x7258>
  408d5c:	ldr	x0, [sp, #8]
  408d60:	bl	40d550 <__fxstatat@plt+0xba20>
  408d64:	str	w0, [sp, #4]
  408d68:	ldr	w8, [sp, #4]
  408d6c:	mov	w9, wzr
  408d70:	cmp	w9, w8
  408d74:	cset	w8, gt
  408d78:	tbnz	w8, #0, 408d84 <__fxstatat@plt+0x7254>
  408d7c:	ldr	w0, [sp, #4]
  408d80:	bl	401920 <close@plt>
  408d84:	b	408d48 <__fxstatat@plt+0x7218>
  408d88:	ldp	x29, x30, [sp, #16]
  408d8c:	add	sp, sp, #0x20
  408d90:	ret
  408d94:	sub	sp, sp, #0x20
  408d98:	stp	x29, x30, [sp, #16]
  408d9c:	add	x29, sp, #0x10
  408da0:	mov	w8, #0x102                 	// #258
  408da4:	str	x0, [sp, #8]
  408da8:	ldr	x9, [sp, #8]
  408dac:	ldr	w10, [x9, #72]
  408db0:	and	w8, w10, w8
  408db4:	cbz	w8, 408dd4 <__fxstatat@plt+0x72a4>
  408db8:	ldr	x8, [sp, #8]
  408dbc:	ldr	x8, [x8, #88]
  408dc0:	cbz	x8, 408dd0 <__fxstatat@plt+0x72a0>
  408dc4:	ldr	x8, [sp, #8]
  408dc8:	ldr	x0, [x8, #88]
  408dcc:	bl	40c660 <__fxstatat@plt+0xab30>
  408dd0:	b	408de0 <__fxstatat@plt+0x72b0>
  408dd4:	ldr	x8, [sp, #8]
  408dd8:	ldr	x0, [x8, #88]
  408ddc:	bl	4019f0 <free@plt>
  408de0:	ldp	x29, x30, [sp, #16]
  408de4:	add	sp, sp, #0x20
  408de8:	ret
  408dec:	sub	sp, sp, #0x70
  408df0:	stp	x29, x30, [sp, #96]
  408df4:	add	x29, sp, #0x60
  408df8:	mov	w8, #0x0                   	// #0
  408dfc:	stur	x0, [x29, #-16]
  408e00:	ldur	x9, [x29, #-16]
  408e04:	ldr	x9, [x9]
  408e08:	str	w8, [sp, #36]
  408e0c:	cbz	x9, 408e20 <__fxstatat@plt+0x72f0>
  408e10:	ldur	x8, [x29, #-16]
  408e14:	ldr	w9, [x8, #72]
  408e18:	and	w9, w9, #0x2000
  408e1c:	cbz	w9, 408e2c <__fxstatat@plt+0x72fc>
  408e20:	mov	x8, xzr
  408e24:	stur	x8, [x29, #-8]
  408e28:	b	40973c <__fxstatat@plt+0x7c0c>
  408e2c:	ldur	x8, [x29, #-16]
  408e30:	ldr	x8, [x8]
  408e34:	stur	x8, [x29, #-24]
  408e38:	ldur	x8, [x29, #-24]
  408e3c:	ldrh	w9, [x8, #112]
  408e40:	sturh	w9, [x29, #-34]
  408e44:	ldur	x8, [x29, #-24]
  408e48:	mov	w9, #0x3                   	// #3
  408e4c:	strh	w9, [x8, #112]
  408e50:	ldurh	w9, [x29, #-34]
  408e54:	cmp	w9, #0x1
  408e58:	b.ne	408e84 <__fxstatat@plt+0x7354>  // b.any
  408e5c:	ldur	x0, [x29, #-16]
  408e60:	ldur	x1, [x29, #-24]
  408e64:	mov	w8, wzr
  408e68:	and	w2, w8, #0x1
  408e6c:	bl	4085c4 <__fxstatat@plt+0x6a94>
  408e70:	ldur	x9, [x29, #-24]
  408e74:	strh	w0, [x9, #108]
  408e78:	ldur	x9, [x29, #-24]
  408e7c:	stur	x9, [x29, #-8]
  408e80:	b	40973c <__fxstatat@plt+0x7c0c>
  408e84:	ldurh	w8, [x29, #-34]
  408e88:	cmp	w8, #0x2
  408e8c:	b.ne	408f44 <__fxstatat@plt+0x7414>  // b.any
  408e90:	ldur	x8, [x29, #-24]
  408e94:	ldrh	w9, [x8, #108]
  408e98:	cmp	w9, #0xc
  408e9c:	b.eq	408eb0 <__fxstatat@plt+0x7380>  // b.none
  408ea0:	ldur	x8, [x29, #-24]
  408ea4:	ldrh	w9, [x8, #108]
  408ea8:	cmp	w9, #0xd
  408eac:	b.ne	408f44 <__fxstatat@plt+0x7414>  // b.any
  408eb0:	ldur	x0, [x29, #-16]
  408eb4:	ldur	x1, [x29, #-24]
  408eb8:	mov	w8, #0x1                   	// #1
  408ebc:	and	w2, w8, #0x1
  408ec0:	bl	4085c4 <__fxstatat@plt+0x6a94>
  408ec4:	ldur	x9, [x29, #-24]
  408ec8:	strh	w0, [x9, #108]
  408ecc:	ldur	x9, [x29, #-24]
  408ed0:	ldrh	w8, [x9, #108]
  408ed4:	cmp	w8, #0x1
  408ed8:	b.ne	408f40 <__fxstatat@plt+0x7410>  // b.any
  408edc:	ldur	x8, [x29, #-16]
  408ee0:	ldr	w9, [x8, #72]
  408ee4:	and	w9, w9, #0x4
  408ee8:	cbnz	w9, 408f40 <__fxstatat@plt+0x7410>
  408eec:	ldur	x0, [x29, #-16]
  408ef0:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  408ef4:	add	x1, x1, #0x63c
  408ef8:	bl	408a8c <__fxstatat@plt+0x6f5c>
  408efc:	ldur	x8, [x29, #-24]
  408f00:	str	w0, [x8, #68]
  408f04:	cmp	w0, #0x0
  408f08:	cset	w9, ge  // ge = tcont
  408f0c:	tbnz	w9, #0, 408f30 <__fxstatat@plt+0x7400>
  408f10:	bl	401ae0 <__errno_location@plt>
  408f14:	ldr	w8, [x0]
  408f18:	ldur	x9, [x29, #-24]
  408f1c:	str	w8, [x9, #64]
  408f20:	ldur	x9, [x29, #-24]
  408f24:	mov	w8, #0x7                   	// #7
  408f28:	strh	w8, [x9, #108]
  408f2c:	b	408f40 <__fxstatat@plt+0x7410>
  408f30:	ldur	x8, [x29, #-24]
  408f34:	ldrh	w9, [x8, #110]
  408f38:	orr	w9, w9, #0x2
  408f3c:	strh	w9, [x8, #110]
  408f40:	b	4093b0 <__fxstatat@plt+0x7880>
  408f44:	ldur	x8, [x29, #-24]
  408f48:	ldrh	w9, [x8, #108]
  408f4c:	cmp	w9, #0x1
  408f50:	b.ne	409144 <__fxstatat@plt+0x7614>  // b.any
  408f54:	ldurh	w8, [x29, #-34]
  408f58:	cmp	w8, #0x4
  408f5c:	b.eq	408f88 <__fxstatat@plt+0x7458>  // b.none
  408f60:	ldur	x8, [x29, #-16]
  408f64:	ldr	w9, [x8, #72]
  408f68:	and	w9, w9, #0x40
  408f6c:	cbz	w9, 408fec <__fxstatat@plt+0x74bc>
  408f70:	ldur	x8, [x29, #-24]
  408f74:	ldr	x8, [x8, #120]
  408f78:	ldur	x9, [x29, #-16]
  408f7c:	ldr	x9, [x9, #24]
  408f80:	cmp	x8, x9
  408f84:	b.eq	408fec <__fxstatat@plt+0x74bc>  // b.none
  408f88:	ldur	x8, [x29, #-24]
  408f8c:	ldrh	w9, [x8, #110]
  408f90:	and	w9, w9, #0x2
  408f94:	cbz	w9, 408fa4 <__fxstatat@plt+0x7474>
  408f98:	ldur	x8, [x29, #-24]
  408f9c:	ldr	w0, [x8, #68]
  408fa0:	bl	401920 <close@plt>
  408fa4:	ldur	x8, [x29, #-16]
  408fa8:	ldr	x8, [x8, #8]
  408fac:	cbz	x8, 408fc8 <__fxstatat@plt+0x7498>
  408fb0:	ldur	x8, [x29, #-16]
  408fb4:	ldr	x0, [x8, #8]
  408fb8:	bl	408b1c <__fxstatat@plt+0x6fec>
  408fbc:	ldur	x8, [x29, #-16]
  408fc0:	mov	x9, xzr
  408fc4:	str	x9, [x8, #8]
  408fc8:	ldur	x8, [x29, #-24]
  408fcc:	mov	w9, #0x6                   	// #6
  408fd0:	strh	w9, [x8, #108]
  408fd4:	ldur	x0, [x29, #-16]
  408fd8:	ldur	x1, [x29, #-24]
  408fdc:	bl	40974c <__fxstatat@plt+0x7c1c>
  408fe0:	ldur	x8, [x29, #-24]
  408fe4:	stur	x8, [x29, #-8]
  408fe8:	b	40973c <__fxstatat@plt+0x7c0c>
  408fec:	ldur	x8, [x29, #-16]
  408ff0:	ldr	x8, [x8, #8]
  408ff4:	cbz	x8, 409030 <__fxstatat@plt+0x7500>
  408ff8:	ldur	x8, [x29, #-16]
  408ffc:	ldr	w9, [x8, #72]
  409000:	and	w9, w9, #0x1000
  409004:	cbz	w9, 409030 <__fxstatat@plt+0x7500>
  409008:	ldur	x8, [x29, #-16]
  40900c:	ldr	w9, [x8, #72]
  409010:	and	w9, w9, #0xffffefff
  409014:	str	w9, [x8, #72]
  409018:	ldur	x8, [x29, #-16]
  40901c:	ldr	x0, [x8, #8]
  409020:	bl	408b1c <__fxstatat@plt+0x6fec>
  409024:	ldur	x8, [x29, #-16]
  409028:	mov	x10, xzr
  40902c:	str	x10, [x8, #8]
  409030:	ldur	x8, [x29, #-16]
  409034:	ldr	x8, [x8, #8]
  409038:	cbz	x8, 4090b4 <__fxstatat@plt+0x7584>
  40903c:	ldur	x0, [x29, #-16]
  409040:	ldur	x1, [x29, #-24]
  409044:	ldur	x8, [x29, #-24]
  409048:	ldr	x3, [x8, #48]
  40904c:	mov	w2, #0xffffffff            	// #-1
  409050:	bl	409870 <__fxstatat@plt+0x7d40>
  409054:	cbz	w0, 4090b0 <__fxstatat@plt+0x7580>
  409058:	bl	401ae0 <__errno_location@plt>
  40905c:	ldr	w8, [x0]
  409060:	ldur	x9, [x29, #-24]
  409064:	str	w8, [x9, #64]
  409068:	ldur	x9, [x29, #-24]
  40906c:	ldrh	w8, [x9, #110]
  409070:	orr	w8, w8, #0x1
  409074:	strh	w8, [x9, #110]
  409078:	ldur	x9, [x29, #-16]
  40907c:	ldr	x9, [x9, #8]
  409080:	stur	x9, [x29, #-24]
  409084:	ldur	x8, [x29, #-24]
  409088:	cbz	x8, 4090b0 <__fxstatat@plt+0x7580>
  40908c:	ldur	x8, [x29, #-24]
  409090:	ldr	x8, [x8, #8]
  409094:	ldr	x8, [x8, #48]
  409098:	ldur	x9, [x29, #-24]
  40909c:	str	x8, [x9, #48]
  4090a0:	ldur	x8, [x29, #-24]
  4090a4:	ldr	x8, [x8, #16]
  4090a8:	stur	x8, [x29, #-24]
  4090ac:	b	409084 <__fxstatat@plt+0x7554>
  4090b0:	b	409128 <__fxstatat@plt+0x75f8>
  4090b4:	ldur	x0, [x29, #-16]
  4090b8:	mov	w1, #0x3                   	// #3
  4090bc:	bl	409b18 <__fxstatat@plt+0x7fe8>
  4090c0:	ldur	x8, [x29, #-16]
  4090c4:	str	x0, [x8, #8]
  4090c8:	cbnz	x0, 409128 <__fxstatat@plt+0x75f8>
  4090cc:	ldur	x8, [x29, #-16]
  4090d0:	ldr	w9, [x8, #72]
  4090d4:	and	w9, w9, #0x2000
  4090d8:	cbz	w9, 4090e8 <__fxstatat@plt+0x75b8>
  4090dc:	mov	x8, xzr
  4090e0:	stur	x8, [x29, #-8]
  4090e4:	b	40973c <__fxstatat@plt+0x7c0c>
  4090e8:	ldur	x8, [x29, #-24]
  4090ec:	ldr	w9, [x8, #64]
  4090f0:	cbz	w9, 409110 <__fxstatat@plt+0x75e0>
  4090f4:	ldur	x8, [x29, #-24]
  4090f8:	ldrh	w9, [x8, #108]
  4090fc:	cmp	w9, #0x4
  409100:	b.eq	409110 <__fxstatat@plt+0x75e0>  // b.none
  409104:	ldur	x8, [x29, #-24]
  409108:	mov	w9, #0x7                   	// #7
  40910c:	strh	w9, [x8, #108]
  409110:	ldur	x0, [x29, #-16]
  409114:	ldur	x1, [x29, #-24]
  409118:	bl	40974c <__fxstatat@plt+0x7c1c>
  40911c:	ldur	x8, [x29, #-24]
  409120:	stur	x8, [x29, #-8]
  409124:	b	40973c <__fxstatat@plt+0x7c0c>
  409128:	ldur	x8, [x29, #-16]
  40912c:	ldr	x8, [x8, #8]
  409130:	stur	x8, [x29, #-24]
  409134:	ldur	x8, [x29, #-16]
  409138:	mov	x9, xzr
  40913c:	str	x9, [x8, #8]
  409140:	b	409314 <__fxstatat@plt+0x77e4>
  409144:	ldur	x8, [x29, #-24]
  409148:	stur	x8, [x29, #-32]
  40914c:	ldur	x8, [x29, #-24]
  409150:	ldr	x8, [x8, #16]
  409154:	cbnz	x8, 4091dc <__fxstatat@plt+0x76ac>
  409158:	ldur	x8, [x29, #-24]
  40915c:	ldr	x8, [x8, #8]
  409160:	ldr	x8, [x8, #24]
  409164:	cbz	x8, 4091dc <__fxstatat@plt+0x76ac>
  409168:	ldur	x8, [x29, #-32]
  40916c:	ldr	x8, [x8, #8]
  409170:	stur	x8, [x29, #-24]
  409174:	ldur	x8, [x29, #-24]
  409178:	ldur	x9, [x29, #-16]
  40917c:	str	x8, [x9]
  409180:	ldur	x8, [x29, #-16]
  409184:	ldr	x8, [x8, #32]
  409188:	ldur	x9, [x29, #-24]
  40918c:	ldr	x9, [x9, #72]
  409190:	add	x8, x8, x9
  409194:	mov	w10, #0x0                   	// #0
  409198:	strb	w10, [x8]
  40919c:	ldur	x0, [x29, #-16]
  4091a0:	mov	w1, #0x3                   	// #3
  4091a4:	bl	409b18 <__fxstatat@plt+0x7fe8>
  4091a8:	stur	x0, [x29, #-24]
  4091ac:	cbnz	x0, 4091d0 <__fxstatat@plt+0x76a0>
  4091b0:	ldur	x8, [x29, #-16]
  4091b4:	ldr	w9, [x8, #72]
  4091b8:	and	w9, w9, #0x2000
  4091bc:	cbz	w9, 4091cc <__fxstatat@plt+0x769c>
  4091c0:	mov	x8, xzr
  4091c4:	stur	x8, [x29, #-8]
  4091c8:	b	40973c <__fxstatat@plt+0x7c0c>
  4091cc:	b	409520 <__fxstatat@plt+0x79f0>
  4091d0:	ldur	x0, [x29, #-32]
  4091d4:	bl	4019f0 <free@plt>
  4091d8:	b	409314 <__fxstatat@plt+0x77e4>
  4091dc:	ldur	x8, [x29, #-24]
  4091e0:	ldr	x8, [x8, #16]
  4091e4:	stur	x8, [x29, #-24]
  4091e8:	cbz	x8, 409520 <__fxstatat@plt+0x79f0>
  4091ec:	ldur	x8, [x29, #-24]
  4091f0:	ldur	x9, [x29, #-16]
  4091f4:	str	x8, [x9]
  4091f8:	ldur	x0, [x29, #-32]
  4091fc:	bl	4019f0 <free@plt>
  409200:	ldur	x8, [x29, #-24]
  409204:	ldr	x8, [x8, #88]
  409208:	cbnz	x8, 409254 <__fxstatat@plt+0x7724>
  40920c:	ldur	x0, [x29, #-16]
  409210:	bl	40a7bc <__fxstatat@plt+0x8c8c>
  409214:	cbz	w0, 409234 <__fxstatat@plt+0x7704>
  409218:	ldur	x8, [x29, #-16]
  40921c:	ldr	w9, [x8, #72]
  409220:	orr	w9, w9, #0x2000
  409224:	str	w9, [x8, #72]
  409228:	mov	x8, xzr
  40922c:	stur	x8, [x29, #-8]
  409230:	b	40973c <__fxstatat@plt+0x7c0c>
  409234:	ldur	x0, [x29, #-16]
  409238:	bl	408d94 <__fxstatat@plt+0x7264>
  40923c:	ldur	x0, [x29, #-16]
  409240:	ldur	x1, [x29, #-24]
  409244:	bl	40a8c0 <__fxstatat@plt+0x8d90>
  409248:	ldur	x0, [x29, #-16]
  40924c:	bl	4089c0 <__fxstatat@plt+0x6e90>
  409250:	b	4093b0 <__fxstatat@plt+0x7880>
  409254:	ldur	x8, [x29, #-24]
  409258:	ldrh	w9, [x8, #112]
  40925c:	cmp	w9, #0x4
  409260:	b.ne	409268 <__fxstatat@plt+0x7738>  // b.any
  409264:	b	409144 <__fxstatat@plt+0x7614>
  409268:	ldur	x8, [x29, #-24]
  40926c:	ldrh	w9, [x8, #112]
  409270:	cmp	w9, #0x2
  409274:	b.ne	409314 <__fxstatat@plt+0x77e4>  // b.any
  409278:	ldur	x0, [x29, #-16]
  40927c:	ldur	x1, [x29, #-24]
  409280:	mov	w8, #0x1                   	// #1
  409284:	and	w2, w8, #0x1
  409288:	bl	4085c4 <__fxstatat@plt+0x6a94>
  40928c:	ldur	x9, [x29, #-24]
  409290:	strh	w0, [x9, #108]
  409294:	ldur	x9, [x29, #-24]
  409298:	ldrh	w8, [x9, #108]
  40929c:	cmp	w8, #0x1
  4092a0:	b.ne	409308 <__fxstatat@plt+0x77d8>  // b.any
  4092a4:	ldur	x8, [x29, #-16]
  4092a8:	ldr	w9, [x8, #72]
  4092ac:	and	w9, w9, #0x4
  4092b0:	cbnz	w9, 409308 <__fxstatat@plt+0x77d8>
  4092b4:	ldur	x0, [x29, #-16]
  4092b8:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  4092bc:	add	x1, x1, #0x63c
  4092c0:	bl	408a8c <__fxstatat@plt+0x6f5c>
  4092c4:	ldur	x8, [x29, #-24]
  4092c8:	str	w0, [x8, #68]
  4092cc:	cmp	w0, #0x0
  4092d0:	cset	w9, ge  // ge = tcont
  4092d4:	tbnz	w9, #0, 4092f8 <__fxstatat@plt+0x77c8>
  4092d8:	bl	401ae0 <__errno_location@plt>
  4092dc:	ldr	w8, [x0]
  4092e0:	ldur	x9, [x29, #-24]
  4092e4:	str	w8, [x9, #64]
  4092e8:	ldur	x9, [x29, #-24]
  4092ec:	mov	w8, #0x7                   	// #7
  4092f0:	strh	w8, [x9, #108]
  4092f4:	b	409308 <__fxstatat@plt+0x77d8>
  4092f8:	ldur	x8, [x29, #-24]
  4092fc:	ldrh	w9, [x8, #110]
  409300:	orr	w9, w9, #0x2
  409304:	strh	w9, [x8, #110]
  409308:	ldur	x8, [x29, #-24]
  40930c:	mov	w9, #0x3                   	// #3
  409310:	strh	w9, [x8, #112]
  409314:	ldur	x8, [x29, #-16]
  409318:	ldr	x8, [x8, #32]
  40931c:	ldur	x9, [x29, #-24]
  409320:	ldr	x9, [x9, #8]
  409324:	ldr	x9, [x9, #56]
  409328:	ldur	x10, [x29, #-24]
  40932c:	ldr	x10, [x10, #8]
  409330:	ldr	x10, [x10, #72]
  409334:	subs	x10, x10, #0x1
  409338:	ldrb	w11, [x9, x10]
  40933c:	cmp	w11, #0x2f
  409340:	str	x8, [sp, #24]
  409344:	b.ne	409360 <__fxstatat@plt+0x7830>  // b.any
  409348:	ldur	x8, [x29, #-24]
  40934c:	ldr	x8, [x8, #8]
  409350:	ldr	x8, [x8, #72]
  409354:	subs	x8, x8, #0x1
  409358:	str	x8, [sp, #16]
  40935c:	b	409370 <__fxstatat@plt+0x7840>
  409360:	ldur	x8, [x29, #-24]
  409364:	ldr	x8, [x8, #8]
  409368:	ldr	x8, [x8, #72]
  40936c:	str	x8, [sp, #16]
  409370:	ldr	x8, [sp, #16]
  409374:	ldr	x9, [sp, #24]
  409378:	add	x8, x9, x8
  40937c:	str	x8, [sp, #48]
  409380:	ldr	x8, [sp, #48]
  409384:	add	x10, x8, #0x1
  409388:	str	x10, [sp, #48]
  40938c:	mov	w11, #0x2f                  	// #47
  409390:	strb	w11, [x8]
  409394:	ldr	x0, [sp, #48]
  409398:	ldur	x8, [x29, #-24]
  40939c:	add	x1, x8, #0xf8
  4093a0:	ldur	x8, [x29, #-24]
  4093a4:	ldr	x8, [x8, #96]
  4093a8:	add	x2, x8, #0x1
  4093ac:	bl	401730 <memmove@plt>
  4093b0:	ldur	x8, [x29, #-24]
  4093b4:	ldur	x9, [x29, #-16]
  4093b8:	str	x8, [x9]
  4093bc:	ldur	x8, [x29, #-24]
  4093c0:	ldrh	w10, [x8, #108]
  4093c4:	cmp	w10, #0xb
  4093c8:	b.ne	4094c0 <__fxstatat@plt+0x7990>  // b.any
  4093cc:	ldur	x8, [x29, #-24]
  4093d0:	ldr	x8, [x8, #168]
  4093d4:	cmp	x8, #0x2
  4093d8:	b.ne	4094ac <__fxstatat@plt+0x797c>  // b.any
  4093dc:	ldur	x8, [x29, #-24]
  4093e0:	ldr	x8, [x8, #8]
  4093e4:	str	x8, [sp, #40]
  4093e8:	ldr	x8, [sp, #40]
  4093ec:	ldr	w9, [x8, #104]
  4093f0:	cbnz	w9, 409430 <__fxstatat@plt+0x7900>
  4093f4:	ldur	x8, [x29, #-16]
  4093f8:	ldr	w9, [x8, #72]
  4093fc:	and	w9, w9, #0x8
  409400:	cbz	w9, 409430 <__fxstatat@plt+0x7900>
  409404:	ldur	x8, [x29, #-16]
  409408:	ldr	w9, [x8, #72]
  40940c:	and	w9, w9, #0x10
  409410:	cbz	w9, 409430 <__fxstatat@plt+0x7900>
  409414:	ldr	x0, [sp, #40]
  409418:	ldur	x8, [x29, #-16]
  40941c:	ldr	w1, [x8, #44]
  409420:	bl	40a9a4 <__fxstatat@plt+0x8e74>
  409424:	cmp	w0, #0x2
  409428:	b.ne	409430 <__fxstatat@plt+0x7900>  // b.any
  40942c:	b	4094a8 <__fxstatat@plt+0x7978>
  409430:	ldur	x0, [x29, #-16]
  409434:	ldur	x1, [x29, #-24]
  409438:	mov	w8, wzr
  40943c:	and	w2, w8, #0x1
  409440:	bl	4085c4 <__fxstatat@plt+0x6a94>
  409444:	ldur	x9, [x29, #-24]
  409448:	strh	w0, [x9, #108]
  40944c:	ldur	x9, [x29, #-24]
  409450:	ldr	w8, [x9, #136]
  409454:	and	w8, w8, #0xf000
  409458:	cmp	w8, #0x4, lsl #12
  40945c:	b.ne	4094a8 <__fxstatat@plt+0x7978>  // b.any
  409460:	ldur	x8, [x29, #-24]
  409464:	ldr	x8, [x8, #88]
  409468:	cbz	x8, 4094a8 <__fxstatat@plt+0x7978>
  40946c:	ldr	x8, [sp, #40]
  409470:	ldr	w9, [x8, #104]
  409474:	mov	w10, wzr
  409478:	cmp	w10, w9
  40947c:	cset	w9, cs  // cs = hs, nlast
  409480:	tbnz	w9, #0, 4094a8 <__fxstatat@plt+0x7978>
  409484:	ldr	x8, [sp, #40]
  409488:	ldr	w9, [x8, #104]
  40948c:	mov	w10, #0xffffffff            	// #-1
  409490:	cmp	w9, w10
  409494:	b.eq	4094a8 <__fxstatat@plt+0x7978>  // b.none
  409498:	ldr	x8, [sp, #40]
  40949c:	ldr	w9, [x8, #104]
  4094a0:	subs	w9, w9, #0x1
  4094a4:	str	w9, [x8, #104]
  4094a8:	b	4094c0 <__fxstatat@plt+0x7990>
  4094ac:	ldur	x8, [x29, #-24]
  4094b0:	ldr	x8, [x8, #168]
  4094b4:	cmp	x8, #0x1
  4094b8:	b.eq	4094c0 <__fxstatat@plt+0x7990>  // b.none
  4094bc:	bl	401960 <abort@plt>
  4094c0:	ldur	x8, [x29, #-24]
  4094c4:	ldrh	w9, [x8, #108]
  4094c8:	cmp	w9, #0x1
  4094cc:	b.ne	409514 <__fxstatat@plt+0x79e4>  // b.any
  4094d0:	ldur	x8, [x29, #-24]
  4094d4:	ldr	x8, [x8, #88]
  4094d8:	cbnz	x8, 4094ec <__fxstatat@plt+0x79bc>
  4094dc:	ldur	x8, [x29, #-24]
  4094e0:	ldr	x8, [x8, #120]
  4094e4:	ldur	x9, [x29, #-16]
  4094e8:	str	x8, [x9, #24]
  4094ec:	ldur	x0, [x29, #-16]
  4094f0:	ldur	x1, [x29, #-24]
  4094f4:	bl	40aa84 <__fxstatat@plt+0x8f54>
  4094f8:	tbnz	w0, #0, 409514 <__fxstatat@plt+0x79e4>
  4094fc:	bl	401ae0 <__errno_location@plt>
  409500:	mov	w8, #0xc                   	// #12
  409504:	str	w8, [x0]
  409508:	mov	x9, xzr
  40950c:	stur	x9, [x29, #-8]
  409510:	b	40973c <__fxstatat@plt+0x7c0c>
  409514:	ldur	x8, [x29, #-24]
  409518:	stur	x8, [x29, #-8]
  40951c:	b	40973c <__fxstatat@plt+0x7c0c>
  409520:	ldur	x8, [x29, #-32]
  409524:	ldr	x8, [x8, #8]
  409528:	stur	x8, [x29, #-24]
  40952c:	ldur	x8, [x29, #-24]
  409530:	ldur	x9, [x29, #-16]
  409534:	str	x8, [x9]
  409538:	ldur	x0, [x29, #-32]
  40953c:	bl	4019f0 <free@plt>
  409540:	ldur	x8, [x29, #-24]
  409544:	ldr	x8, [x8, #88]
  409548:	mov	x9, #0xffffffffffffffff    	// #-1
  40954c:	cmp	x8, x9
  409550:	b.ne	409578 <__fxstatat@plt+0x7a48>  // b.any
  409554:	ldur	x0, [x29, #-24]
  409558:	bl	4019f0 <free@plt>
  40955c:	bl	401ae0 <__errno_location@plt>
  409560:	str	wzr, [x0]
  409564:	ldur	x8, [x29, #-16]
  409568:	mov	x9, xzr
  40956c:	str	x9, [x8]
  409570:	stur	x9, [x29, #-8]
  409574:	b	40973c <__fxstatat@plt+0x7c0c>
  409578:	ldur	x8, [x29, #-24]
  40957c:	ldrh	w9, [x8, #108]
  409580:	cmp	w9, #0xb
  409584:	b.ne	40958c <__fxstatat@plt+0x7a5c>  // b.any
  409588:	bl	401960 <abort@plt>
  40958c:	ldur	x8, [x29, #-16]
  409590:	ldr	x8, [x8, #32]
  409594:	ldur	x9, [x29, #-24]
  409598:	ldr	x9, [x9, #72]
  40959c:	add	x8, x8, x9
  4095a0:	mov	w10, #0x0                   	// #0
  4095a4:	strb	w10, [x8]
  4095a8:	ldur	x8, [x29, #-24]
  4095ac:	ldr	x8, [x8, #88]
  4095b0:	cbnz	x8, 4095e4 <__fxstatat@plt+0x7ab4>
  4095b4:	ldur	x0, [x29, #-16]
  4095b8:	bl	40a7bc <__fxstatat@plt+0x8c8c>
  4095bc:	cbz	w0, 4095e0 <__fxstatat@plt+0x7ab0>
  4095c0:	bl	401ae0 <__errno_location@plt>
  4095c4:	ldr	w8, [x0]
  4095c8:	ldur	x9, [x29, #-24]
  4095cc:	str	w8, [x9, #64]
  4095d0:	ldur	x9, [x29, #-16]
  4095d4:	ldr	w8, [x9, #72]
  4095d8:	orr	w8, w8, #0x2000
  4095dc:	str	w8, [x9, #72]
  4095e0:	b	4096c8 <__fxstatat@plt+0x7b98>
  4095e4:	ldur	x8, [x29, #-24]
  4095e8:	ldrh	w9, [x8, #110]
  4095ec:	and	w9, w9, #0x2
  4095f0:	cbz	w9, 409678 <__fxstatat@plt+0x7b48>
  4095f4:	ldur	x8, [x29, #-16]
  4095f8:	ldr	w9, [x8, #72]
  4095fc:	and	w9, w9, #0x4
  409600:	cbnz	w9, 409668 <__fxstatat@plt+0x7b38>
  409604:	ldur	x8, [x29, #-16]
  409608:	ldr	w9, [x8, #72]
  40960c:	and	w9, w9, #0x200
  409610:	cbz	w9, 409638 <__fxstatat@plt+0x7b08>
  409614:	ldur	x0, [x29, #-16]
  409618:	ldur	x8, [x29, #-24]
  40961c:	ldr	w1, [x8, #68]
  409620:	mov	w9, #0x1                   	// #1
  409624:	and	w2, w9, #0x1
  409628:	bl	40abc0 <__fxstatat@plt+0x9090>
  40962c:	ldr	w9, [sp, #36]
  409630:	tbnz	w9, #0, 409648 <__fxstatat@plt+0x7b18>
  409634:	b	409668 <__fxstatat@plt+0x7b38>
  409638:	ldur	x8, [x29, #-24]
  40963c:	ldr	w0, [x8, #68]
  409640:	bl	4017a0 <fchdir@plt>
  409644:	cbz	w0, 409668 <__fxstatat@plt+0x7b38>
  409648:	bl	401ae0 <__errno_location@plt>
  40964c:	ldr	w8, [x0]
  409650:	ldur	x9, [x29, #-24]
  409654:	str	w8, [x9, #64]
  409658:	ldur	x9, [x29, #-16]
  40965c:	ldr	w8, [x9, #72]
  409660:	orr	w8, w8, #0x2000
  409664:	str	w8, [x9, #72]
  409668:	ldur	x8, [x29, #-24]
  40966c:	ldr	w0, [x8, #68]
  409670:	bl	401920 <close@plt>
  409674:	b	4096c8 <__fxstatat@plt+0x7b98>
  409678:	ldur	x8, [x29, #-24]
  40967c:	ldrh	w9, [x8, #110]
  409680:	and	w9, w9, #0x1
  409684:	cbnz	w9, 4096c8 <__fxstatat@plt+0x7b98>
  409688:	ldur	x0, [x29, #-16]
  40968c:	ldur	x8, [x29, #-24]
  409690:	ldr	x1, [x8, #8]
  409694:	mov	w2, #0xffffffff            	// #-1
  409698:	adrp	x3, 40f000 <__fxstatat@plt+0xd4d0>
  40969c:	add	x3, x3, #0x63b
  4096a0:	bl	409870 <__fxstatat@plt+0x7d40>
  4096a4:	cbz	w0, 4096c8 <__fxstatat@plt+0x7b98>
  4096a8:	bl	401ae0 <__errno_location@plt>
  4096ac:	ldr	w8, [x0]
  4096b0:	ldur	x9, [x29, #-24]
  4096b4:	str	w8, [x9, #64]
  4096b8:	ldur	x9, [x29, #-16]
  4096bc:	ldr	w8, [x9, #72]
  4096c0:	orr	w8, w8, #0x2000
  4096c4:	str	w8, [x9, #72]
  4096c8:	ldur	x8, [x29, #-24]
  4096cc:	ldrh	w9, [x8, #108]
  4096d0:	cmp	w9, #0x2
  4096d4:	b.eq	409710 <__fxstatat@plt+0x7be0>  // b.none
  4096d8:	ldur	x8, [x29, #-24]
  4096dc:	ldr	w9, [x8, #64]
  4096e0:	mov	w10, #0x6                   	// #6
  4096e4:	mov	w11, #0x7                   	// #7
  4096e8:	cmp	w9, #0x0
  4096ec:	csel	w9, w11, w10, ne  // ne = any
  4096f0:	ldur	x8, [x29, #-24]
  4096f4:	strh	w9, [x8, #108]
  4096f8:	ldur	x8, [x29, #-24]
  4096fc:	ldr	w9, [x8, #64]
  409700:	cbnz	w9, 409710 <__fxstatat@plt+0x7be0>
  409704:	ldur	x0, [x29, #-16]
  409708:	ldur	x1, [x29, #-24]
  40970c:	bl	40974c <__fxstatat@plt+0x7c1c>
  409710:	ldur	x8, [x29, #-16]
  409714:	ldr	w9, [x8, #72]
  409718:	and	w9, w9, #0x2000
  40971c:	cbz	w9, 40972c <__fxstatat@plt+0x7bfc>
  409720:	mov	x8, xzr
  409724:	str	x8, [sp, #8]
  409728:	b	409734 <__fxstatat@plt+0x7c04>
  40972c:	ldur	x8, [x29, #-24]
  409730:	str	x8, [sp, #8]
  409734:	ldr	x8, [sp, #8]
  409738:	stur	x8, [x29, #-8]
  40973c:	ldur	x0, [x29, #-8]
  409740:	ldp	x29, x30, [sp, #96]
  409744:	add	sp, sp, #0x70
  409748:	ret
  40974c:	sub	sp, sp, #0x50
  409750:	stp	x29, x30, [sp, #64]
  409754:	add	x29, sp, #0x40
  409758:	mov	w8, #0x102                 	// #258
  40975c:	stur	x0, [x29, #-8]
  409760:	stur	x1, [x29, #-16]
  409764:	ldur	x9, [x29, #-16]
  409768:	add	x9, x9, #0x78
  40976c:	stur	x9, [x29, #-24]
  409770:	ldur	x9, [x29, #-8]
  409774:	ldr	w10, [x9, #72]
  409778:	and	w8, w10, w8
  40977c:	cbz	w8, 4097c4 <__fxstatat@plt+0x7c94>
  409780:	ldur	x8, [x29, #-24]
  409784:	ldr	x8, [x8]
  409788:	add	x1, sp, #0x10
  40978c:	str	x8, [sp, #16]
  409790:	ldur	x8, [x29, #-24]
  409794:	ldr	x8, [x8, #8]
  409798:	str	x8, [sp, #24]
  40979c:	ldur	x8, [x29, #-8]
  4097a0:	ldr	x0, [x8, #88]
  4097a4:	bl	40d0a8 <__fxstatat@plt+0xb578>
  4097a8:	str	x0, [sp, #8]
  4097ac:	ldr	x8, [sp, #8]
  4097b0:	cbnz	x8, 4097b8 <__fxstatat@plt+0x7c88>
  4097b4:	bl	401960 <abort@plt>
  4097b8:	ldr	x0, [sp, #8]
  4097bc:	bl	4019f0 <free@plt>
  4097c0:	b	409864 <__fxstatat@plt+0x7d34>
  4097c4:	ldur	x8, [x29, #-16]
  4097c8:	ldr	x8, [x8, #8]
  4097cc:	str	x8, [sp]
  4097d0:	ldr	x8, [sp]
  4097d4:	cbz	x8, 409864 <__fxstatat@plt+0x7d34>
  4097d8:	ldr	x8, [sp]
  4097dc:	ldr	x8, [x8, #88]
  4097e0:	mov	x9, xzr
  4097e4:	cmp	x9, x8
  4097e8:	cset	w10, gt
  4097ec:	tbnz	w10, #0, 409864 <__fxstatat@plt+0x7d34>
  4097f0:	ldur	x8, [x29, #-8]
  4097f4:	ldr	x8, [x8, #88]
  4097f8:	ldr	x8, [x8, #16]
  4097fc:	cbnz	x8, 409804 <__fxstatat@plt+0x7cd4>
  409800:	bl	401960 <abort@plt>
  409804:	ldur	x8, [x29, #-8]
  409808:	ldr	x8, [x8, #88]
  40980c:	ldr	x8, [x8]
  409810:	ldur	x9, [x29, #-24]
  409814:	ldr	x9, [x9, #8]
  409818:	cmp	x8, x9
  40981c:	b.ne	409864 <__fxstatat@plt+0x7d34>  // b.any
  409820:	ldur	x8, [x29, #-8]
  409824:	ldr	x8, [x8, #88]
  409828:	ldr	x8, [x8, #8]
  40982c:	ldur	x9, [x29, #-24]
  409830:	ldr	x9, [x9]
  409834:	cmp	x8, x9
  409838:	b.ne	409864 <__fxstatat@plt+0x7d34>  // b.any
  40983c:	ldr	x8, [sp]
  409840:	ldr	x8, [x8, #120]
  409844:	ldur	x9, [x29, #-8]
  409848:	ldr	x9, [x9, #88]
  40984c:	str	x8, [x9, #8]
  409850:	ldr	x8, [sp]
  409854:	ldr	x8, [x8, #128]
  409858:	ldur	x9, [x29, #-8]
  40985c:	ldr	x9, [x9, #88]
  409860:	str	x8, [x9]
  409864:	ldp	x29, x30, [sp, #64]
  409868:	add	sp, sp, #0x50
  40986c:	ret
  409870:	sub	sp, sp, #0xe0
  409874:	stp	x29, x30, [sp, #208]
  409878:	add	x29, sp, #0xd0
  40987c:	sub	x8, x29, #0x28
  409880:	str	x0, [x8, #24]
  409884:	str	x1, [x8, #16]
  409888:	stur	w2, [x29, #-28]
  40988c:	str	x3, [x8]
  409890:	ldr	x9, [x8]
  409894:	mov	w10, #0x0                   	// #0
  409898:	str	x8, [sp, #8]
  40989c:	str	w10, [sp, #4]
  4098a0:	cbz	x9, 4098c4 <__fxstatat@plt+0x7d94>
  4098a4:	ldr	x8, [sp, #8]
  4098a8:	ldr	x0, [x8]
  4098ac:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  4098b0:	add	x1, x1, #0x63b
  4098b4:	bl	4019b0 <strcmp@plt>
  4098b8:	cmp	w0, #0x0
  4098bc:	cset	w9, eq  // eq = none
  4098c0:	str	w9, [sp, #4]
  4098c4:	ldr	w8, [sp, #4]
  4098c8:	and	w8, w8, #0x1
  4098cc:	sturb	w8, [x29, #-45]
  4098d0:	ldr	x9, [sp, #8]
  4098d4:	ldr	x10, [x9, #24]
  4098d8:	ldr	w8, [x10, #72]
  4098dc:	and	w8, w8, #0x4
  4098e0:	cbz	w8, 40991c <__fxstatat@plt+0x7dec>
  4098e4:	ldr	x8, [sp, #8]
  4098e8:	ldr	x9, [x8, #24]
  4098ec:	ldr	w10, [x9, #72]
  4098f0:	and	w10, w10, #0x200
  4098f4:	cbz	w10, 409914 <__fxstatat@plt+0x7de4>
  4098f8:	ldur	w8, [x29, #-28]
  4098fc:	mov	w9, wzr
  409900:	cmp	w9, w8
  409904:	cset	w8, gt
  409908:	tbnz	w8, #0, 409914 <__fxstatat@plt+0x7de4>
  40990c:	ldur	w0, [x29, #-28]
  409910:	bl	401920 <close@plt>
  409914:	stur	wzr, [x29, #-4]
  409918:	b	409b08 <__fxstatat@plt+0x7fd8>
  40991c:	ldur	w8, [x29, #-28]
  409920:	cmp	w8, #0x0
  409924:	cset	w8, ge  // ge = tcont
  409928:	tbnz	w8, #0, 4099a4 <__fxstatat@plt+0x7e74>
  40992c:	ldurb	w8, [x29, #-45]
  409930:	tbnz	w8, #0, 409938 <__fxstatat@plt+0x7e08>
  409934:	b	4099a4 <__fxstatat@plt+0x7e74>
  409938:	ldr	x8, [sp, #8]
  40993c:	ldr	x9, [x8, #24]
  409940:	ldr	w10, [x9, #72]
  409944:	and	w10, w10, #0x200
  409948:	cbz	w10, 4099a4 <__fxstatat@plt+0x7e74>
  40994c:	ldr	x8, [sp, #8]
  409950:	ldr	x9, [x8, #24]
  409954:	add	x0, x9, #0x60
  409958:	bl	40d464 <__fxstatat@plt+0xb934>
  40995c:	tbnz	w0, #0, 4099a4 <__fxstatat@plt+0x7e74>
  409960:	ldr	x8, [sp, #8]
  409964:	ldr	x9, [x8, #24]
  409968:	add	x0, x9, #0x60
  40996c:	bl	40d550 <__fxstatat@plt+0xba20>
  409970:	stur	w0, [x29, #-56]
  409974:	mov	w10, #0x1                   	// #1
  409978:	sturb	w10, [x29, #-45]
  40997c:	ldur	w10, [x29, #-56]
  409980:	mov	w11, wzr
  409984:	cmp	w11, w10
  409988:	cset	w10, gt
  40998c:	tbnz	w10, #0, 4099a4 <__fxstatat@plt+0x7e74>
  409990:	ldur	w8, [x29, #-56]
  409994:	stur	w8, [x29, #-28]
  409998:	mov	x9, xzr
  40999c:	ldr	x10, [sp, #8]
  4099a0:	str	x9, [x10]
  4099a4:	ldur	w8, [x29, #-28]
  4099a8:	stur	w8, [x29, #-52]
  4099ac:	ldur	w8, [x29, #-28]
  4099b0:	cmp	w8, #0x0
  4099b4:	cset	w8, ge  // ge = tcont
  4099b8:	tbnz	w8, #0, 4099e8 <__fxstatat@plt+0x7eb8>
  4099bc:	ldr	x8, [sp, #8]
  4099c0:	ldr	x0, [x8, #24]
  4099c4:	ldr	x1, [x8]
  4099c8:	bl	408a8c <__fxstatat@plt+0x6f5c>
  4099cc:	stur	w0, [x29, #-52]
  4099d0:	cmp	w0, #0x0
  4099d4:	cset	w9, ge  // ge = tcont
  4099d8:	tbnz	w9, #0, 4099e8 <__fxstatat@plt+0x7eb8>
  4099dc:	mov	w8, #0xffffffff            	// #-1
  4099e0:	stur	w8, [x29, #-4]
  4099e4:	b	409b08 <__fxstatat@plt+0x7fd8>
  4099e8:	ldr	x8, [sp, #8]
  4099ec:	ldr	x9, [x8, #24]
  4099f0:	ldr	w10, [x9, #72]
  4099f4:	and	w10, w10, #0x2
  4099f8:	cbnz	w10, 409a20 <__fxstatat@plt+0x7ef0>
  4099fc:	ldr	x8, [sp, #8]
  409a00:	ldr	x9, [x8]
  409a04:	cbz	x9, 409a84 <__fxstatat@plt+0x7f54>
  409a08:	ldr	x8, [sp, #8]
  409a0c:	ldr	x0, [x8]
  409a10:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  409a14:	add	x1, x1, #0x63b
  409a18:	bl	4019b0 <strcmp@plt>
  409a1c:	cbnz	w0, 409a84 <__fxstatat@plt+0x7f54>
  409a20:	ldur	w0, [x29, #-52]
  409a24:	add	x1, sp, #0x18
  409a28:	bl	40e7c0 <__fxstatat@plt+0xcc90>
  409a2c:	cbz	w0, 409a3c <__fxstatat@plt+0x7f0c>
  409a30:	mov	w8, #0xffffffff            	// #-1
  409a34:	stur	w8, [x29, #-44]
  409a38:	b	409ac8 <__fxstatat@plt+0x7f98>
  409a3c:	ldr	x8, [sp, #8]
  409a40:	ldr	x9, [x8, #16]
  409a44:	ldr	x9, [x9, #120]
  409a48:	ldr	x10, [sp, #24]
  409a4c:	cmp	x9, x10
  409a50:	b.ne	409a6c <__fxstatat@plt+0x7f3c>  // b.any
  409a54:	ldr	x8, [sp, #8]
  409a58:	ldr	x9, [x8, #16]
  409a5c:	ldr	x9, [x9, #128]
  409a60:	ldr	x10, [sp, #32]
  409a64:	cmp	x9, x10
  409a68:	b.eq	409a84 <__fxstatat@plt+0x7f54>  // b.none
  409a6c:	bl	401ae0 <__errno_location@plt>
  409a70:	mov	w8, #0x2                   	// #2
  409a74:	str	w8, [x0]
  409a78:	mov	w8, #0xffffffff            	// #-1
  409a7c:	stur	w8, [x29, #-44]
  409a80:	b	409ac8 <__fxstatat@plt+0x7f98>
  409a84:	ldr	x8, [sp, #8]
  409a88:	ldr	x9, [x8, #24]
  409a8c:	ldr	w10, [x9, #72]
  409a90:	and	w10, w10, #0x200
  409a94:	cbz	w10, 409abc <__fxstatat@plt+0x7f8c>
  409a98:	ldr	x8, [sp, #8]
  409a9c:	ldr	x0, [x8, #24]
  409aa0:	ldur	w1, [x29, #-52]
  409aa4:	ldurb	w9, [x29, #-45]
  409aa8:	eor	w9, w9, #0x1
  409aac:	and	w2, w9, #0x1
  409ab0:	bl	40abc0 <__fxstatat@plt+0x9090>
  409ab4:	stur	wzr, [x29, #-4]
  409ab8:	b	409b08 <__fxstatat@plt+0x7fd8>
  409abc:	ldur	w0, [x29, #-52]
  409ac0:	bl	4017a0 <fchdir@plt>
  409ac4:	stur	w0, [x29, #-44]
  409ac8:	ldur	w8, [x29, #-28]
  409acc:	cmp	w8, #0x0
  409ad0:	cset	w8, ge  // ge = tcont
  409ad4:	tbnz	w8, #0, 409b00 <__fxstatat@plt+0x7fd0>
  409ad8:	bl	401ae0 <__errno_location@plt>
  409adc:	ldr	w8, [x0]
  409ae0:	str	w8, [sp, #20]
  409ae4:	ldur	w0, [x29, #-52]
  409ae8:	bl	401920 <close@plt>
  409aec:	ldr	w8, [sp, #20]
  409af0:	str	w8, [sp]
  409af4:	bl	401ae0 <__errno_location@plt>
  409af8:	ldr	w8, [sp]
  409afc:	str	w8, [x0]
  409b00:	ldur	w8, [x29, #-44]
  409b04:	stur	w8, [x29, #-4]
  409b08:	ldur	w0, [x29, #-4]
  409b0c:	ldp	x29, x30, [sp, #208]
  409b10:	add	sp, sp, #0xe0
  409b14:	ret
  409b18:	sub	sp, sp, #0x100
  409b1c:	stp	x29, x30, [sp, #240]
  409b20:	add	x29, sp, #0xf0
  409b24:	sub	x8, x29, #0x28
  409b28:	mov	w9, #0x0                   	// #0
  409b2c:	mov	w10, #0x1                   	// #1
  409b30:	str	x0, [x8, #24]
  409b34:	str	w1, [x8, #20]
  409b38:	ldr	x11, [x8, #24]
  409b3c:	ldr	x11, [x11]
  409b40:	str	x11, [sp, #112]
  409b44:	ldr	x11, [sp, #112]
  409b48:	ldr	x11, [x11, #24]
  409b4c:	cmp	x11, #0x0
  409b50:	cset	w12, ne  // ne = any
  409b54:	eor	w12, w12, w10
  409b58:	eor	w12, w12, w10
  409b5c:	and	w10, w12, w10
  409b60:	strb	w10, [sp, #111]
  409b64:	strb	w9, [sp, #110]
  409b68:	ldrb	w9, [sp, #111]
  409b6c:	str	x8, [sp, #56]
  409b70:	tbnz	w9, #0, 409b78 <__fxstatat@plt+0x8048>
  409b74:	b	409bf8 <__fxstatat@plt+0x80c8>
  409b78:	ldr	x8, [sp, #112]
  409b7c:	ldr	x8, [x8, #24]
  409b80:	str	x8, [sp, #88]
  409b84:	ldr	x0, [sp, #88]
  409b88:	bl	401a30 <dirfd@plt>
  409b8c:	stur	w0, [x29, #-116]
  409b90:	ldur	w9, [x29, #-116]
  409b94:	cmp	w9, #0x0
  409b98:	cset	w9, ge  // ge = tcont
  409b9c:	tbnz	w9, #0, 409bf4 <__fxstatat@plt+0x80c4>
  409ba0:	ldr	x8, [sp, #112]
  409ba4:	ldr	x0, [x8, #24]
  409ba8:	bl	401910 <closedir@plt>
  409bac:	ldr	x8, [sp, #112]
  409bb0:	mov	x9, xzr
  409bb4:	str	x9, [x8, #24]
  409bb8:	ldr	x8, [sp, #56]
  409bbc:	ldr	w9, [x8, #20]
  409bc0:	cmp	w9, #0x3
  409bc4:	b.ne	409be4 <__fxstatat@plt+0x80b4>  // b.any
  409bc8:	ldr	x8, [sp, #112]
  409bcc:	mov	w9, #0x4                   	// #4
  409bd0:	strh	w9, [x8, #108]
  409bd4:	bl	401ae0 <__errno_location@plt>
  409bd8:	ldr	w9, [x0]
  409bdc:	ldr	x8, [sp, #112]
  409be0:	str	w9, [x8, #64]
  409be4:	mov	x8, xzr
  409be8:	ldr	x9, [sp, #56]
  409bec:	str	x8, [x9, #32]
  409bf0:	b	40a7a8 <__fxstatat@plt+0x8c78>
  409bf4:	b	409db8 <__fxstatat@plt+0x8288>
  409bf8:	ldr	x8, [sp, #56]
  409bfc:	ldr	x9, [x8, #24]
  409c00:	ldr	w10, [x9, #72]
  409c04:	and	w10, w10, #0x4
  409c08:	cbnz	w10, 409c34 <__fxstatat@plt+0x8104>
  409c0c:	ldr	x8, [sp, #56]
  409c10:	ldr	x9, [x8, #24]
  409c14:	ldr	w10, [x9, #72]
  409c18:	and	w10, w10, #0x200
  409c1c:	cbz	w10, 409c34 <__fxstatat@plt+0x8104>
  409c20:	ldr	x8, [sp, #56]
  409c24:	ldr	x9, [x8, #24]
  409c28:	ldr	w10, [x9, #44]
  409c2c:	str	w10, [sp, #52]
  409c30:	b	409c3c <__fxstatat@plt+0x810c>
  409c34:	mov	w8, #0xffffff9c            	// #-100
  409c38:	str	w8, [sp, #52]
  409c3c:	ldr	w8, [sp, #52]
  409c40:	ldr	x9, [sp, #112]
  409c44:	ldr	x1, [x9, #48]
  409c48:	ldr	x9, [sp, #56]
  409c4c:	ldr	x10, [x9, #24]
  409c50:	ldr	w11, [x10, #72]
  409c54:	and	w11, w11, #0x10
  409c58:	mov	w12, #0x0                   	// #0
  409c5c:	str	w8, [sp, #48]
  409c60:	str	x1, [sp, #40]
  409c64:	str	w12, [sp, #36]
  409c68:	cbz	w11, 409ca8 <__fxstatat@plt+0x8178>
  409c6c:	ldr	x8, [sp, #56]
  409c70:	ldr	x9, [x8, #24]
  409c74:	ldr	w10, [x9, #72]
  409c78:	and	w10, w10, #0x1
  409c7c:	mov	w11, #0x0                   	// #0
  409c80:	str	w11, [sp, #32]
  409c84:	cbz	w10, 409c9c <__fxstatat@plt+0x816c>
  409c88:	ldr	x8, [sp, #112]
  409c8c:	ldr	x8, [x8, #88]
  409c90:	cmp	x8, #0x0
  409c94:	cset	w9, eq  // eq = none
  409c98:	str	w9, [sp, #32]
  409c9c:	ldr	w8, [sp, #32]
  409ca0:	eor	w8, w8, #0x1
  409ca4:	str	w8, [sp, #36]
  409ca8:	ldr	w8, [sp, #36]
  409cac:	mov	w9, #0x8000                	// #32768
  409cb0:	mov	w10, wzr
  409cb4:	tst	w8, #0x1
  409cb8:	csel	w2, w9, w10, ne  // ne = any
  409cbc:	ldr	w0, [sp, #48]
  409cc0:	ldr	x1, [sp, #40]
  409cc4:	sub	x3, x29, #0x74
  409cc8:	bl	40d78c <__fxstatat@plt+0xbc5c>
  409ccc:	ldr	x11, [sp, #112]
  409cd0:	str	x0, [x11, #24]
  409cd4:	cbnz	x0, 409d14 <__fxstatat@plt+0x81e4>
  409cd8:	ldr	x8, [sp, #56]
  409cdc:	ldr	w9, [x8, #20]
  409ce0:	cmp	w9, #0x3
  409ce4:	b.ne	409d04 <__fxstatat@plt+0x81d4>  // b.any
  409ce8:	ldr	x8, [sp, #112]
  409cec:	mov	w9, #0x4                   	// #4
  409cf0:	strh	w9, [x8, #108]
  409cf4:	bl	401ae0 <__errno_location@plt>
  409cf8:	ldr	w9, [x0]
  409cfc:	ldr	x8, [sp, #112]
  409d00:	str	w9, [x8, #64]
  409d04:	mov	x8, xzr
  409d08:	ldr	x9, [sp, #56]
  409d0c:	str	x8, [x9, #32]
  409d10:	b	40a7a8 <__fxstatat@plt+0x8c78>
  409d14:	ldr	x8, [sp, #112]
  409d18:	ldrh	w9, [x8, #108]
  409d1c:	cmp	w9, #0xb
  409d20:	b.ne	409d48 <__fxstatat@plt+0x8218>  // b.any
  409d24:	ldr	x8, [sp, #56]
  409d28:	ldr	x0, [x8, #24]
  409d2c:	ldr	x1, [sp, #112]
  409d30:	mov	w9, wzr
  409d34:	and	w2, w9, #0x1
  409d38:	bl	4085c4 <__fxstatat@plt+0x6a94>
  409d3c:	ldr	x8, [sp, #112]
  409d40:	strh	w0, [x8, #108]
  409d44:	b	409db8 <__fxstatat@plt+0x8288>
  409d48:	ldr	x8, [sp, #56]
  409d4c:	ldr	x9, [x8, #24]
  409d50:	ldr	w10, [x9, #72]
  409d54:	and	w10, w10, #0x100
  409d58:	cbz	w10, 409db8 <__fxstatat@plt+0x8288>
  409d5c:	ldr	x8, [sp, #56]
  409d60:	ldr	x0, [x8, #24]
  409d64:	ldr	x1, [sp, #112]
  409d68:	bl	40974c <__fxstatat@plt+0x7c1c>
  409d6c:	ldr	x8, [sp, #56]
  409d70:	ldr	x0, [x8, #24]
  409d74:	ldr	x1, [sp, #112]
  409d78:	mov	w9, wzr
  409d7c:	and	w2, w9, #0x1
  409d80:	bl	4085c4 <__fxstatat@plt+0x6a94>
  409d84:	ldr	x8, [sp, #56]
  409d88:	ldr	x10, [x8, #24]
  409d8c:	ldr	x1, [sp, #112]
  409d90:	mov	x0, x10
  409d94:	bl	40aa84 <__fxstatat@plt+0x8f54>
  409d98:	tbnz	w0, #0, 409db8 <__fxstatat@plt+0x8288>
  409d9c:	bl	401ae0 <__errno_location@plt>
  409da0:	mov	w8, #0xc                   	// #12
  409da4:	str	w8, [x0]
  409da8:	mov	x9, xzr
  409dac:	ldr	x10, [sp, #56]
  409db0:	str	x9, [x10, #32]
  409db4:	b	40a7a8 <__fxstatat@plt+0x8c78>
  409db8:	ldr	x8, [sp, #56]
  409dbc:	ldr	x9, [x8, #24]
  409dc0:	ldr	x9, [x9, #64]
  409dc4:	mov	x10, #0x86a0                	// #34464
  409dc8:	movk	x10, #0x1, lsl #16
  409dcc:	mov	x11, #0xffffffffffffffff    	// #-1
  409dd0:	cmp	x9, #0x0
  409dd4:	csel	x9, x11, x10, ne  // ne = any
  409dd8:	str	x9, [sp, #96]
  409ddc:	ldrb	w12, [sp, #111]
  409de0:	tbnz	w12, #0, 409de8 <__fxstatat@plt+0x82b8>
  409de4:	b	409df4 <__fxstatat@plt+0x82c4>
  409de8:	mov	w8, #0x1                   	// #1
  409dec:	sturb	w8, [x29, #-69]
  409df0:	b	409fbc <__fxstatat@plt+0x848c>
  409df4:	ldr	x8, [sp, #56]
  409df8:	ldr	w9, [x8, #20]
  409dfc:	mov	w10, #0x0                   	// #0
  409e00:	cmp	w9, #0x2
  409e04:	str	w10, [sp, #28]
  409e08:	b.eq	409e9c <__fxstatat@plt+0x836c>  // b.none
  409e0c:	ldr	x8, [sp, #56]
  409e10:	ldr	x9, [x8, #24]
  409e14:	ldr	w10, [x9, #72]
  409e18:	and	w10, w10, #0x8
  409e1c:	mov	w11, #0x0                   	// #0
  409e20:	str	w11, [sp, #24]
  409e24:	cbz	w10, 409e90 <__fxstatat@plt+0x8360>
  409e28:	ldr	x8, [sp, #56]
  409e2c:	ldr	x9, [x8, #24]
  409e30:	ldr	w10, [x9, #72]
  409e34:	and	w10, w10, #0x10
  409e38:	mov	w11, #0x0                   	// #0
  409e3c:	str	w11, [sp, #24]
  409e40:	cbz	w10, 409e90 <__fxstatat@plt+0x8360>
  409e44:	ldr	x8, [sp, #56]
  409e48:	ldr	x9, [x8, #24]
  409e4c:	ldr	w10, [x9, #72]
  409e50:	and	w10, w10, #0x20
  409e54:	mov	w11, #0x0                   	// #0
  409e58:	str	w11, [sp, #24]
  409e5c:	cbnz	w10, 409e90 <__fxstatat@plt+0x8360>
  409e60:	ldr	x8, [sp, #112]
  409e64:	ldr	w9, [x8, #140]
  409e68:	mov	w10, #0x0                   	// #0
  409e6c:	cmp	w9, #0x2
  409e70:	str	w10, [sp, #24]
  409e74:	b.ne	409e90 <__fxstatat@plt+0x8360>  // b.any
  409e78:	ldr	x0, [sp, #112]
  409e7c:	ldur	w1, [x29, #-116]
  409e80:	bl	40a9a4 <__fxstatat@plt+0x8e74>
  409e84:	cmp	w0, #0x0
  409e88:	cset	w8, ne  // ne = any
  409e8c:	str	w8, [sp, #24]
  409e90:	ldr	w8, [sp, #24]
  409e94:	eor	w8, w8, #0x1
  409e98:	str	w8, [sp, #28]
  409e9c:	ldr	w8, [sp, #28]
  409ea0:	and	w8, w8, #0x1
  409ea4:	sturb	w8, [x29, #-69]
  409ea8:	ldurb	w8, [x29, #-69]
  409eac:	tbnz	w8, #0, 409ec0 <__fxstatat@plt+0x8390>
  409eb0:	ldr	x8, [sp, #56]
  409eb4:	ldr	w9, [x8, #20]
  409eb8:	cmp	w9, #0x3
  409ebc:	b.ne	409fbc <__fxstatat@plt+0x848c>  // b.any
  409ec0:	ldr	x8, [sp, #56]
  409ec4:	ldr	x9, [x8, #24]
  409ec8:	ldr	w10, [x9, #72]
  409ecc:	and	w10, w10, #0x200
  409ed0:	cbz	w10, 409ee8 <__fxstatat@plt+0x83b8>
  409ed4:	ldur	w0, [x29, #-116]
  409ed8:	mov	w1, #0x406                 	// #1030
  409edc:	mov	w2, #0x3                   	// #3
  409ee0:	bl	40d9a0 <__fxstatat@plt+0xbe70>
  409ee4:	stur	w0, [x29, #-116]
  409ee8:	ldur	w8, [x29, #-116]
  409eec:	cmp	w8, #0x0
  409ef0:	cset	w8, lt  // lt = tstop
  409ef4:	tbnz	w8, #0, 409f18 <__fxstatat@plt+0x83e8>
  409ef8:	ldr	x8, [sp, #56]
  409efc:	ldr	x0, [x8, #24]
  409f00:	ldr	x1, [sp, #112]
  409f04:	ldur	w2, [x29, #-116]
  409f08:	mov	x9, xzr
  409f0c:	mov	x3, x9
  409f10:	bl	409870 <__fxstatat@plt+0x7d40>
  409f14:	cbz	w0, 409fb4 <__fxstatat@plt+0x8484>
  409f18:	ldurb	w8, [x29, #-69]
  409f1c:	tbnz	w8, #0, 409f24 <__fxstatat@plt+0x83f4>
  409f20:	b	409f44 <__fxstatat@plt+0x8414>
  409f24:	ldr	x8, [sp, #56]
  409f28:	ldr	w9, [x8, #20]
  409f2c:	cmp	w9, #0x3
  409f30:	b.ne	409f44 <__fxstatat@plt+0x8414>  // b.any
  409f34:	bl	401ae0 <__errno_location@plt>
  409f38:	ldr	w8, [x0]
  409f3c:	ldr	x9, [sp, #112]
  409f40:	str	w8, [x9, #64]
  409f44:	ldr	x8, [sp, #112]
  409f48:	ldrh	w9, [x8, #110]
  409f4c:	orr	w9, w9, #0x1
  409f50:	strh	w9, [x8, #110]
  409f54:	mov	w9, #0x0                   	// #0
  409f58:	sturb	w9, [x29, #-69]
  409f5c:	ldr	x8, [sp, #112]
  409f60:	ldr	x0, [x8, #24]
  409f64:	bl	401910 <closedir@plt>
  409f68:	ldr	x8, [sp, #112]
  409f6c:	mov	x9, xzr
  409f70:	str	x9, [x8, #24]
  409f74:	ldr	x8, [sp, #56]
  409f78:	ldr	x9, [x8, #24]
  409f7c:	ldr	w10, [x9, #72]
  409f80:	and	w10, w10, #0x200
  409f84:	cbz	w10, 409fa4 <__fxstatat@plt+0x8474>
  409f88:	ldur	w8, [x29, #-116]
  409f8c:	mov	w9, wzr
  409f90:	cmp	w9, w8
  409f94:	cset	w8, gt
  409f98:	tbnz	w8, #0, 409fa4 <__fxstatat@plt+0x8474>
  409f9c:	ldur	w0, [x29, #-116]
  409fa0:	bl	401920 <close@plt>
  409fa4:	ldr	x8, [sp, #112]
  409fa8:	mov	x9, xzr
  409fac:	str	x9, [x8, #24]
  409fb0:	b	409fbc <__fxstatat@plt+0x848c>
  409fb4:	mov	w8, #0x1                   	// #1
  409fb8:	sturb	w8, [x29, #-69]
  409fbc:	ldr	x8, [sp, #112]
  409fc0:	ldr	x8, [x8, #56]
  409fc4:	ldr	x9, [sp, #112]
  409fc8:	ldr	x9, [x9, #72]
  409fcc:	subs	x9, x9, #0x1
  409fd0:	ldrb	w10, [x8, x9]
  409fd4:	cmp	w10, #0x2f
  409fd8:	b.ne	409ff0 <__fxstatat@plt+0x84c0>  // b.any
  409fdc:	ldr	x8, [sp, #112]
  409fe0:	ldr	x8, [x8, #72]
  409fe4:	subs	x8, x8, #0x1
  409fe8:	str	x8, [sp, #16]
  409fec:	b	409ffc <__fxstatat@plt+0x84cc>
  409ff0:	ldr	x8, [sp, #112]
  409ff4:	ldr	x8, [x8, #72]
  409ff8:	str	x8, [sp, #16]
  409ffc:	ldr	x8, [sp, #16]
  40a000:	stur	x8, [x29, #-88]
  40a004:	ldr	x8, [sp, #56]
  40a008:	ldr	x9, [x8, #24]
  40a00c:	ldr	w10, [x9, #72]
  40a010:	and	w10, w10, #0x4
  40a014:	cbz	w10, 40a048 <__fxstatat@plt+0x8518>
  40a018:	ldr	x8, [sp, #56]
  40a01c:	ldr	x9, [x8, #24]
  40a020:	ldr	x9, [x9, #32]
  40a024:	ldur	x10, [x29, #-88]
  40a028:	add	x9, x9, x10
  40a02c:	stur	x9, [x29, #-112]
  40a030:	ldur	x9, [x29, #-112]
  40a034:	add	x10, x9, #0x1
  40a038:	stur	x10, [x29, #-112]
  40a03c:	mov	w11, #0x2f                  	// #47
  40a040:	strb	w11, [x9]
  40a044:	b	40a050 <__fxstatat@plt+0x8520>
  40a048:	mov	x8, xzr
  40a04c:	stur	x8, [x29, #-112]
  40a050:	ldur	x8, [x29, #-88]
  40a054:	add	x8, x8, #0x1
  40a058:	stur	x8, [x29, #-88]
  40a05c:	ldr	x8, [sp, #56]
  40a060:	ldr	x9, [x8, #24]
  40a064:	ldr	x9, [x9, #48]
  40a068:	ldur	x10, [x29, #-88]
  40a06c:	subs	x9, x9, x10
  40a070:	stur	x9, [x29, #-96]
  40a074:	ldr	x9, [sp, #112]
  40a078:	ldr	x9, [x9, #88]
  40a07c:	add	x9, x9, #0x1
  40a080:	stur	x9, [x29, #-80]
  40a084:	mov	w11, #0x0                   	// #0
  40a088:	sturb	w11, [x29, #-70]
  40a08c:	mov	x9, xzr
  40a090:	str	x9, [x8]
  40a094:	stur	x9, [x29, #-56]
  40a098:	stur	xzr, [x29, #-48]
  40a09c:	ldr	x8, [sp, #112]
  40a0a0:	ldr	x8, [x8, #24]
  40a0a4:	cbz	x8, 40a588 <__fxstatat@plt+0x8a58>
  40a0a8:	bl	401ae0 <__errno_location@plt>
  40a0ac:	str	wzr, [x0]
  40a0b0:	ldr	x8, [sp, #112]
  40a0b4:	ldr	x0, [x8, #24]
  40a0b8:	bl	4018f0 <readdir@plt>
  40a0bc:	str	x0, [sp, #72]
  40a0c0:	ldr	x8, [sp, #72]
  40a0c4:	cbnz	x8, 40a124 <__fxstatat@plt+0x85f4>
  40a0c8:	bl	401ae0 <__errno_location@plt>
  40a0cc:	ldr	w8, [x0]
  40a0d0:	cbz	w8, 40a120 <__fxstatat@plt+0x85f0>
  40a0d4:	bl	401ae0 <__errno_location@plt>
  40a0d8:	ldr	w8, [x0]
  40a0dc:	ldr	x9, [sp, #112]
  40a0e0:	str	w8, [x9, #64]
  40a0e4:	ldrb	w8, [sp, #111]
  40a0e8:	mov	w10, #0x1                   	// #1
  40a0ec:	str	w10, [sp, #12]
  40a0f0:	tbnz	w8, #0, 40a104 <__fxstatat@plt+0x85d4>
  40a0f4:	ldur	x8, [x29, #-48]
  40a0f8:	cmp	x8, #0x0
  40a0fc:	cset	w9, ne  // ne = any
  40a100:	str	w9, [sp, #12]
  40a104:	ldr	w8, [sp, #12]
  40a108:	mov	w9, #0x7                   	// #7
  40a10c:	mov	w10, #0x4                   	// #4
  40a110:	tst	w8, #0x1
  40a114:	csel	w8, w9, w10, ne  // ne = any
  40a118:	ldr	x11, [sp, #112]
  40a11c:	strh	w8, [x11, #108]
  40a120:	b	40a588 <__fxstatat@plt+0x8a58>
  40a124:	ldr	x8, [sp, #56]
  40a128:	ldr	x9, [x8, #24]
  40a12c:	ldr	w10, [x9, #72]
  40a130:	and	w10, w10, #0x20
  40a134:	cbnz	w10, 40a174 <__fxstatat@plt+0x8644>
  40a138:	ldr	x8, [sp, #72]
  40a13c:	ldrb	w9, [x8, #19]
  40a140:	cmp	w9, #0x2e
  40a144:	b.ne	40a174 <__fxstatat@plt+0x8644>  // b.any
  40a148:	ldr	x8, [sp, #72]
  40a14c:	ldrb	w9, [x8, #20]
  40a150:	cbz	w9, 40a170 <__fxstatat@plt+0x8640>
  40a154:	ldr	x8, [sp, #72]
  40a158:	ldrb	w9, [x8, #20]
  40a15c:	cmp	w9, #0x2e
  40a160:	b.ne	40a174 <__fxstatat@plt+0x8644>  // b.any
  40a164:	ldr	x8, [sp, #72]
  40a168:	ldrb	w9, [x8, #21]
  40a16c:	cbnz	w9, 40a174 <__fxstatat@plt+0x8644>
  40a170:	b	40a09c <__fxstatat@plt+0x856c>
  40a174:	ldr	x8, [sp, #72]
  40a178:	add	x0, x8, #0x13
  40a17c:	bl	401760 <strlen@plt>
  40a180:	str	x0, [sp, #80]
  40a184:	ldr	x8, [sp, #56]
  40a188:	ldr	x0, [x8, #24]
  40a18c:	ldr	x9, [sp, #72]
  40a190:	add	x1, x9, #0x13
  40a194:	ldr	x2, [sp, #80]
  40a198:	bl	408474 <__fxstatat@plt+0x6944>
  40a19c:	ldr	x8, [sp, #56]
  40a1a0:	str	x0, [x8, #8]
  40a1a4:	ldr	x9, [x8, #8]
  40a1a8:	cbnz	x9, 40a1b0 <__fxstatat@plt+0x8680>
  40a1ac:	b	40a1ec <__fxstatat@plt+0x86bc>
  40a1b0:	ldr	x8, [sp, #80]
  40a1b4:	ldur	x9, [x29, #-96]
  40a1b8:	cmp	x8, x9
  40a1bc:	b.cc	40a2d0 <__fxstatat@plt+0x87a0>  // b.lo, b.ul, b.last
  40a1c0:	ldr	x8, [sp, #56]
  40a1c4:	ldr	x9, [x8, #24]
  40a1c8:	ldr	x9, [x9, #32]
  40a1cc:	stur	x9, [x29, #-64]
  40a1d0:	ldr	x0, [x8, #24]
  40a1d4:	ldr	x9, [sp, #80]
  40a1d8:	ldur	x10, [x29, #-88]
  40a1dc:	add	x9, x9, x10
  40a1e0:	add	x1, x9, #0x1
  40a1e4:	bl	408380 <__fxstatat@plt+0x6850>
  40a1e8:	tbnz	w0, #0, 40a26c <__fxstatat@plt+0x873c>
  40a1ec:	bl	401ae0 <__errno_location@plt>
  40a1f0:	ldr	w8, [x0]
  40a1f4:	stur	w8, [x29, #-68]
  40a1f8:	ldr	x9, [sp, #56]
  40a1fc:	ldr	x0, [x9, #8]
  40a200:	bl	4019f0 <free@plt>
  40a204:	ldr	x9, [sp, #56]
  40a208:	ldr	x0, [x9]
  40a20c:	bl	408b1c <__fxstatat@plt+0x6fec>
  40a210:	ldr	x8, [sp, #112]
  40a214:	ldr	x0, [x8, #24]
  40a218:	bl	401910 <closedir@plt>
  40a21c:	ldr	x8, [sp, #112]
  40a220:	mov	x9, xzr
  40a224:	str	x9, [x8, #24]
  40a228:	ldr	x8, [sp, #112]
  40a22c:	mov	w9, #0x7                   	// #7
  40a230:	strh	w9, [x8, #108]
  40a234:	ldr	x8, [sp, #56]
  40a238:	ldr	x10, [x8, #24]
  40a23c:	ldr	w9, [x10, #72]
  40a240:	orr	w9, w9, #0x2000
  40a244:	str	w9, [x10, #72]
  40a248:	ldur	w9, [x29, #-68]
  40a24c:	str	w9, [sp, #8]
  40a250:	bl	401ae0 <__errno_location@plt>
  40a254:	ldr	w9, [sp, #8]
  40a258:	str	w9, [x0]
  40a25c:	mov	x8, xzr
  40a260:	ldr	x10, [sp, #56]
  40a264:	str	x8, [x10, #32]
  40a268:	b	40a7a8 <__fxstatat@plt+0x8c78>
  40a26c:	ldur	x8, [x29, #-64]
  40a270:	ldr	x9, [sp, #56]
  40a274:	ldr	x10, [x9, #24]
  40a278:	ldr	x10, [x10, #32]
  40a27c:	cmp	x8, x10
  40a280:	b.eq	40a2b8 <__fxstatat@plt+0x8788>  // b.none
  40a284:	mov	w8, #0x1                   	// #1
  40a288:	sturb	w8, [x29, #-70]
  40a28c:	ldr	x9, [sp, #56]
  40a290:	ldr	x10, [x9, #24]
  40a294:	ldr	w8, [x10, #72]
  40a298:	and	w8, w8, #0x4
  40a29c:	cbz	w8, 40a2b8 <__fxstatat@plt+0x8788>
  40a2a0:	ldr	x8, [sp, #56]
  40a2a4:	ldr	x9, [x8, #24]
  40a2a8:	ldr	x9, [x9, #32]
  40a2ac:	ldur	x10, [x29, #-88]
  40a2b0:	add	x9, x9, x10
  40a2b4:	stur	x9, [x29, #-112]
  40a2b8:	ldr	x8, [sp, #56]
  40a2bc:	ldr	x9, [x8, #24]
  40a2c0:	ldr	x9, [x9, #48]
  40a2c4:	ldur	x10, [x29, #-88]
  40a2c8:	subs	x9, x9, x10
  40a2cc:	stur	x9, [x29, #-96]
  40a2d0:	ldur	x8, [x29, #-88]
  40a2d4:	ldr	x9, [sp, #80]
  40a2d8:	add	x8, x8, x9
  40a2dc:	stur	x8, [x29, #-104]
  40a2e0:	ldur	x8, [x29, #-104]
  40a2e4:	ldur	x9, [x29, #-88]
  40a2e8:	cmp	x8, x9
  40a2ec:	b.cs	40a35c <__fxstatat@plt+0x882c>  // b.hs, b.nlast
  40a2f0:	ldr	x8, [sp, #56]
  40a2f4:	ldr	x0, [x8, #8]
  40a2f8:	bl	4019f0 <free@plt>
  40a2fc:	ldr	x8, [sp, #56]
  40a300:	ldr	x0, [x8]
  40a304:	bl	408b1c <__fxstatat@plt+0x6fec>
  40a308:	ldr	x8, [sp, #112]
  40a30c:	ldr	x0, [x8, #24]
  40a310:	bl	401910 <closedir@plt>
  40a314:	ldr	x8, [sp, #112]
  40a318:	mov	x9, xzr
  40a31c:	str	x9, [x8, #24]
  40a320:	ldr	x8, [sp, #112]
  40a324:	mov	w9, #0x7                   	// #7
  40a328:	strh	w9, [x8, #108]
  40a32c:	ldr	x8, [sp, #56]
  40a330:	ldr	x10, [x8, #24]
  40a334:	ldr	w9, [x10, #72]
  40a338:	orr	w9, w9, #0x2000
  40a33c:	str	w9, [x10, #72]
  40a340:	bl	401ae0 <__errno_location@plt>
  40a344:	mov	w9, #0x24                  	// #36
  40a348:	str	w9, [x0]
  40a34c:	mov	x8, xzr
  40a350:	ldr	x10, [sp, #56]
  40a354:	str	x8, [x10, #32]
  40a358:	b	40a7a8 <__fxstatat@plt+0x8c78>
  40a35c:	ldur	x8, [x29, #-80]
  40a360:	ldr	x9, [sp, #56]
  40a364:	ldr	x10, [x9, #8]
  40a368:	str	x8, [x10, #88]
  40a36c:	ldr	x8, [x9, #24]
  40a370:	ldr	x8, [x8]
  40a374:	ldr	x10, [x9, #8]
  40a378:	str	x8, [x10, #8]
  40a37c:	ldur	x8, [x29, #-104]
  40a380:	ldr	x10, [x9, #8]
  40a384:	str	x8, [x10, #72]
  40a388:	ldr	x8, [sp, #72]
  40a38c:	ldr	x8, [x8]
  40a390:	ldr	x10, [x9, #8]
  40a394:	str	x8, [x10, #128]
  40a398:	ldr	x8, [x9, #24]
  40a39c:	ldr	w11, [x8, #72]
  40a3a0:	and	w11, w11, #0x4
  40a3a4:	cbz	w11, 40a3dc <__fxstatat@plt+0x88ac>
  40a3a8:	ldr	x8, [sp, #56]
  40a3ac:	ldr	x9, [x8, #8]
  40a3b0:	ldr	x9, [x9, #56]
  40a3b4:	ldr	x10, [x8, #8]
  40a3b8:	str	x9, [x10, #48]
  40a3bc:	ldur	x0, [x29, #-112]
  40a3c0:	ldr	x9, [x8, #8]
  40a3c4:	add	x1, x9, #0xf8
  40a3c8:	ldr	x9, [x8, #8]
  40a3cc:	ldr	x9, [x9, #96]
  40a3d0:	add	x2, x9, #0x1
  40a3d4:	bl	401730 <memmove@plt>
  40a3d8:	b	40a3f0 <__fxstatat@plt+0x88c0>
  40a3dc:	ldr	x8, [sp, #56]
  40a3e0:	ldr	x9, [x8, #8]
  40a3e4:	add	x9, x9, #0xf8
  40a3e8:	ldr	x10, [x8, #8]
  40a3ec:	str	x9, [x10, #48]
  40a3f0:	ldr	x8, [sp, #56]
  40a3f4:	ldr	x9, [x8, #24]
  40a3f8:	ldr	x9, [x9, #64]
  40a3fc:	cbz	x9, 40a414 <__fxstatat@plt+0x88e4>
  40a400:	ldr	x8, [sp, #56]
  40a404:	ldr	x9, [x8, #24]
  40a408:	ldr	w10, [x9, #72]
  40a40c:	and	w10, w10, #0x400
  40a410:	cbz	w10, 40a4c8 <__fxstatat@plt+0x8998>
  40a414:	ldr	x8, [sp, #56]
  40a418:	ldr	x9, [x8, #24]
  40a41c:	ldr	w10, [x9, #72]
  40a420:	and	w10, w10, #0x10
  40a424:	mov	w11, #0x0                   	// #0
  40a428:	str	w11, [sp, #4]
  40a42c:	cbz	w10, 40a478 <__fxstatat@plt+0x8948>
  40a430:	ldr	x8, [sp, #56]
  40a434:	ldr	x9, [x8, #24]
  40a438:	ldr	w10, [x9, #72]
  40a43c:	and	w10, w10, #0x8
  40a440:	mov	w11, #0x0                   	// #0
  40a444:	str	w11, [sp, #4]
  40a448:	cbz	w10, 40a478 <__fxstatat@plt+0x8948>
  40a44c:	ldr	x8, [sp, #72]
  40a450:	ldrb	w9, [x8, #18]
  40a454:	mov	w10, #0x0                   	// #0
  40a458:	str	w10, [sp, #4]
  40a45c:	cbz	w9, 40a478 <__fxstatat@plt+0x8948>
  40a460:	ldr	x8, [sp, #72]
  40a464:	ldrb	w9, [x8, #18]
  40a468:	cmp	w9, #0x4
  40a46c:	cset	w9, eq  // eq = none
  40a470:	eor	w9, w9, #0x1
  40a474:	str	w9, [sp, #4]
  40a478:	ldr	w8, [sp, #4]
  40a47c:	mov	w9, #0x1                   	// #1
  40a480:	and	w8, w8, w9
  40a484:	strb	w8, [sp, #71]
  40a488:	ldr	x10, [sp, #56]
  40a48c:	ldr	x11, [x10, #8]
  40a490:	mov	w8, #0xb                   	// #11
  40a494:	strh	w8, [x11, #108]
  40a498:	ldr	x11, [x10, #8]
  40a49c:	add	x0, x11, #0x78
  40a4a0:	ldr	x11, [sp, #72]
  40a4a4:	ldrb	w1, [x11, #18]
  40a4a8:	bl	40b1b0 <__fxstatat@plt+0x9680>
  40a4ac:	ldr	x10, [sp, #56]
  40a4b0:	ldr	x0, [x10, #8]
  40a4b4:	ldrb	w8, [sp, #71]
  40a4b8:	eor	w8, w8, #0x1
  40a4bc:	and	w1, w8, #0x1
  40a4c0:	bl	408564 <__fxstatat@plt+0x6a34>
  40a4c4:	b	40a4ec <__fxstatat@plt+0x89bc>
  40a4c8:	ldr	x8, [sp, #56]
  40a4cc:	ldr	x0, [x8, #24]
  40a4d0:	ldr	x1, [x8, #8]
  40a4d4:	mov	w9, wzr
  40a4d8:	and	w2, w9, #0x1
  40a4dc:	bl	4085c4 <__fxstatat@plt+0x6a94>
  40a4e0:	ldr	x8, [sp, #56]
  40a4e4:	ldr	x10, [x8, #8]
  40a4e8:	strh	w0, [x10, #108]
  40a4ec:	ldr	x8, [sp, #56]
  40a4f0:	ldr	x9, [x8, #8]
  40a4f4:	mov	x10, xzr
  40a4f8:	str	x10, [x9, #16]
  40a4fc:	ldr	x9, [x8]
  40a500:	cbnz	x9, 40a518 <__fxstatat@plt+0x89e8>
  40a504:	ldr	x8, [sp, #56]
  40a508:	ldr	x9, [x8, #8]
  40a50c:	stur	x9, [x29, #-56]
  40a510:	str	x9, [x8]
  40a514:	b	40a530 <__fxstatat@plt+0x8a00>
  40a518:	ldr	x8, [sp, #56]
  40a51c:	ldr	x9, [x8, #8]
  40a520:	ldur	x10, [x29, #-56]
  40a524:	str	x9, [x10, #16]
  40a528:	ldr	x9, [x8, #8]
  40a52c:	stur	x9, [x29, #-56]
  40a530:	ldur	x8, [x29, #-48]
  40a534:	mov	x9, #0x2710                	// #10000
  40a538:	cmp	x8, x9
  40a53c:	b.ne	40a564 <__fxstatat@plt+0x8a34>  // b.any
  40a540:	ldr	x8, [sp, #56]
  40a544:	ldr	x9, [x8, #24]
  40a548:	ldr	x9, [x9, #64]
  40a54c:	cbnz	x9, 40a564 <__fxstatat@plt+0x8a34>
  40a550:	ldr	x0, [sp, #112]
  40a554:	ldur	w1, [x29, #-116]
  40a558:	bl	40b25c <__fxstatat@plt+0x972c>
  40a55c:	and	w8, w0, #0x1
  40a560:	strb	w8, [sp, #110]
  40a564:	ldur	x8, [x29, #-48]
  40a568:	add	x8, x8, #0x1
  40a56c:	stur	x8, [x29, #-48]
  40a570:	ldr	x8, [sp, #96]
  40a574:	ldur	x9, [x29, #-48]
  40a578:	cmp	x8, x9
  40a57c:	b.hi	40a584 <__fxstatat@plt+0x8a54>  // b.pmore
  40a580:	b	40a5ac <__fxstatat@plt+0x8a7c>
  40a584:	b	40a09c <__fxstatat@plt+0x856c>
  40a588:	ldr	x8, [sp, #112]
  40a58c:	ldr	x8, [x8, #24]
  40a590:	cbz	x8, 40a5ac <__fxstatat@plt+0x8a7c>
  40a594:	ldr	x8, [sp, #112]
  40a598:	ldr	x0, [x8, #24]
  40a59c:	bl	401910 <closedir@plt>
  40a5a0:	ldr	x8, [sp, #112]
  40a5a4:	mov	x9, xzr
  40a5a8:	str	x9, [x8, #24]
  40a5ac:	ldurb	w8, [x29, #-70]
  40a5b0:	tbnz	w8, #0, 40a5b8 <__fxstatat@plt+0x8a88>
  40a5b4:	b	40a5c8 <__fxstatat@plt+0x8a98>
  40a5b8:	ldr	x8, [sp, #56]
  40a5bc:	ldr	x0, [x8, #24]
  40a5c0:	ldr	x1, [x8]
  40a5c4:	bl	40b300 <__fxstatat@plt+0x97d0>
  40a5c8:	ldr	x8, [sp, #56]
  40a5cc:	ldr	x9, [x8, #24]
  40a5d0:	ldr	w10, [x9, #72]
  40a5d4:	and	w10, w10, #0x4
  40a5d8:	cbz	w10, 40a618 <__fxstatat@plt+0x8ae8>
  40a5dc:	ldur	x8, [x29, #-88]
  40a5e0:	ldr	x9, [sp, #56]
  40a5e4:	ldr	x10, [x9, #24]
  40a5e8:	ldr	x10, [x10, #48]
  40a5ec:	cmp	x8, x10
  40a5f0:	b.eq	40a5fc <__fxstatat@plt+0x8acc>  // b.none
  40a5f4:	ldur	x8, [x29, #-48]
  40a5f8:	cbnz	x8, 40a60c <__fxstatat@plt+0x8adc>
  40a5fc:	ldur	x8, [x29, #-112]
  40a600:	mov	x9, #0xffffffffffffffff    	// #-1
  40a604:	add	x8, x8, x9
  40a608:	stur	x8, [x29, #-112]
  40a60c:	ldur	x8, [x29, #-112]
  40a610:	mov	w9, #0x0                   	// #0
  40a614:	strb	w9, [x8]
  40a618:	ldrb	w8, [sp, #111]
  40a61c:	tbnz	w8, #0, 40a6c0 <__fxstatat@plt+0x8b90>
  40a620:	ldurb	w8, [x29, #-69]
  40a624:	tbnz	w8, #0, 40a62c <__fxstatat@plt+0x8afc>
  40a628:	b	40a6c0 <__fxstatat@plt+0x8b90>
  40a62c:	ldr	x8, [sp, #56]
  40a630:	ldr	w9, [x8, #20]
  40a634:	cmp	w9, #0x1
  40a638:	b.eq	40a644 <__fxstatat@plt+0x8b14>  // b.none
  40a63c:	ldur	x8, [x29, #-48]
  40a640:	cbnz	x8, 40a6c0 <__fxstatat@plt+0x8b90>
  40a644:	ldr	x8, [sp, #112]
  40a648:	ldr	x8, [x8, #88]
  40a64c:	cbnz	x8, 40a664 <__fxstatat@plt+0x8b34>
  40a650:	ldr	x8, [sp, #56]
  40a654:	ldr	x0, [x8, #24]
  40a658:	bl	40a7bc <__fxstatat@plt+0x8c8c>
  40a65c:	cbnz	w0, 40a688 <__fxstatat@plt+0x8b58>
  40a660:	b	40a6c0 <__fxstatat@plt+0x8b90>
  40a664:	ldr	x8, [sp, #56]
  40a668:	ldr	x0, [x8, #24]
  40a66c:	ldr	x9, [sp, #112]
  40a670:	ldr	x1, [x9, #8]
  40a674:	mov	w2, #0xffffffff            	// #-1
  40a678:	adrp	x3, 40f000 <__fxstatat@plt+0xd4d0>
  40a67c:	add	x3, x3, #0x63b
  40a680:	bl	409870 <__fxstatat@plt+0x7d40>
  40a684:	cbz	w0, 40a6c0 <__fxstatat@plt+0x8b90>
  40a688:	ldr	x8, [sp, #112]
  40a68c:	mov	w9, #0x7                   	// #7
  40a690:	strh	w9, [x8, #108]
  40a694:	ldr	x8, [sp, #56]
  40a698:	ldr	x10, [x8, #24]
  40a69c:	ldr	w9, [x10, #72]
  40a6a0:	orr	w9, w9, #0x2000
  40a6a4:	str	w9, [x10, #72]
  40a6a8:	ldr	x0, [x8]
  40a6ac:	bl	408b1c <__fxstatat@plt+0x6fec>
  40a6b0:	mov	x8, xzr
  40a6b4:	ldr	x10, [sp, #56]
  40a6b8:	str	x8, [x10, #32]
  40a6bc:	b	40a7a8 <__fxstatat@plt+0x8c78>
  40a6c0:	ldur	x8, [x29, #-48]
  40a6c4:	cbnz	x8, 40a720 <__fxstatat@plt+0x8bf0>
  40a6c8:	ldr	x8, [sp, #56]
  40a6cc:	ldr	w9, [x8, #20]
  40a6d0:	cmp	w9, #0x3
  40a6d4:	b.ne	40a704 <__fxstatat@plt+0x8bd4>  // b.any
  40a6d8:	ldr	x8, [sp, #112]
  40a6dc:	ldrh	w9, [x8, #108]
  40a6e0:	cmp	w9, #0x4
  40a6e4:	b.eq	40a704 <__fxstatat@plt+0x8bd4>  // b.none
  40a6e8:	ldr	x8, [sp, #112]
  40a6ec:	ldrh	w9, [x8, #108]
  40a6f0:	cmp	w9, #0x7
  40a6f4:	b.eq	40a704 <__fxstatat@plt+0x8bd4>  // b.none
  40a6f8:	ldr	x8, [sp, #112]
  40a6fc:	mov	w9, #0x6                   	// #6
  40a700:	strh	w9, [x8, #108]
  40a704:	ldr	x8, [sp, #56]
  40a708:	ldr	x0, [x8]
  40a70c:	bl	408b1c <__fxstatat@plt+0x6fec>
  40a710:	mov	x8, xzr
  40a714:	ldr	x9, [sp, #56]
  40a718:	str	x8, [x9, #32]
  40a71c:	b	40a7a8 <__fxstatat@plt+0x8c78>
  40a720:	ldrb	w8, [sp, #110]
  40a724:	tbnz	w8, #0, 40a72c <__fxstatat@plt+0x8bfc>
  40a728:	b	40a764 <__fxstatat@plt+0x8c34>
  40a72c:	ldr	x8, [sp, #56]
  40a730:	ldr	x9, [x8, #24]
  40a734:	adrp	x10, 40b000 <__fxstatat@plt+0x94d0>
  40a738:	add	x10, x10, #0x424
  40a73c:	str	x10, [x9, #64]
  40a740:	ldr	x0, [x8, #24]
  40a744:	ldr	x1, [x8]
  40a748:	ldur	x2, [x29, #-48]
  40a74c:	bl	408818 <__fxstatat@plt+0x6ce8>
  40a750:	ldr	x8, [sp, #56]
  40a754:	str	x0, [x8]
  40a758:	ldr	x9, [x8, #24]
  40a75c:	mov	x10, xzr
  40a760:	str	x10, [x9, #64]
  40a764:	ldr	x8, [sp, #56]
  40a768:	ldr	x9, [x8, #24]
  40a76c:	ldr	x9, [x9, #64]
  40a770:	cbz	x9, 40a79c <__fxstatat@plt+0x8c6c>
  40a774:	ldur	x8, [x29, #-48]
  40a778:	cmp	x8, #0x1
  40a77c:	b.ls	40a79c <__fxstatat@plt+0x8c6c>  // b.plast
  40a780:	ldr	x8, [sp, #56]
  40a784:	ldr	x0, [x8, #24]
  40a788:	ldr	x1, [x8]
  40a78c:	ldur	x2, [x29, #-48]
  40a790:	bl	408818 <__fxstatat@plt+0x6ce8>
  40a794:	ldr	x8, [sp, #56]
  40a798:	str	x0, [x8]
  40a79c:	ldr	x8, [sp, #56]
  40a7a0:	ldr	x9, [x8]
  40a7a4:	str	x9, [x8, #32]
  40a7a8:	ldr	x8, [sp, #56]
  40a7ac:	ldr	x0, [x8, #32]
  40a7b0:	ldp	x29, x30, [sp, #240]
  40a7b4:	add	sp, sp, #0x100
  40a7b8:	ret
  40a7bc:	sub	sp, sp, #0x40
  40a7c0:	stp	x29, x30, [sp, #48]
  40a7c4:	add	x29, sp, #0x30
  40a7c8:	stur	x0, [x29, #-8]
  40a7cc:	ldur	x8, [x29, #-8]
  40a7d0:	ldr	w9, [x8, #72]
  40a7d4:	and	w9, w9, #0x4
  40a7d8:	mov	w10, #0x0                   	// #0
  40a7dc:	stur	w10, [x29, #-16]
  40a7e0:	cbnz	w9, 40a898 <__fxstatat@plt+0x8d68>
  40a7e4:	ldur	x8, [x29, #-8]
  40a7e8:	ldr	w9, [x8, #72]
  40a7ec:	and	w9, w9, #0x200
  40a7f0:	cbz	w9, 40a850 <__fxstatat@plt+0x8d20>
  40a7f4:	ldur	x0, [x29, #-8]
  40a7f8:	ldur	x8, [x29, #-8]
  40a7fc:	ldr	w9, [x8, #72]
  40a800:	and	w9, w9, #0x200
  40a804:	str	x0, [sp, #24]
  40a808:	cbz	w9, 40a818 <__fxstatat@plt+0x8ce8>
  40a80c:	mov	w8, #0xffffff9c            	// #-100
  40a810:	str	w8, [sp, #20]
  40a814:	b	40a824 <__fxstatat@plt+0x8cf4>
  40a818:	ldur	x8, [x29, #-8]
  40a81c:	ldr	w9, [x8, #40]
  40a820:	str	w9, [sp, #20]
  40a824:	ldr	w8, [sp, #20]
  40a828:	mov	w9, wzr
  40a82c:	ldr	x0, [sp, #24]
  40a830:	mov	w1, w8
  40a834:	mov	w8, #0x1                   	// #1
  40a838:	and	w2, w8, #0x1
  40a83c:	str	w9, [sp, #16]
  40a840:	bl	40abc0 <__fxstatat@plt+0x9090>
  40a844:	ldr	w8, [sp, #16]
  40a848:	str	w8, [sp, #12]
  40a84c:	b	40a888 <__fxstatat@plt+0x8d58>
  40a850:	ldur	x8, [x29, #-8]
  40a854:	ldr	w9, [x8, #72]
  40a858:	and	w9, w9, #0x200
  40a85c:	cbz	w9, 40a86c <__fxstatat@plt+0x8d3c>
  40a860:	mov	w8, #0xffffff9c            	// #-100
  40a864:	str	w8, [sp, #8]
  40a868:	b	40a878 <__fxstatat@plt+0x8d48>
  40a86c:	ldur	x8, [x29, #-8]
  40a870:	ldr	w9, [x8, #40]
  40a874:	str	w9, [sp, #8]
  40a878:	ldr	w8, [sp, #8]
  40a87c:	mov	w0, w8
  40a880:	bl	4017a0 <fchdir@plt>
  40a884:	str	w0, [sp, #12]
  40a888:	ldr	w8, [sp, #12]
  40a88c:	cmp	w8, #0x0
  40a890:	cset	w8, ne  // ne = any
  40a894:	stur	w8, [x29, #-16]
  40a898:	ldur	w8, [x29, #-16]
  40a89c:	and	w8, w8, #0x1
  40a8a0:	stur	w8, [x29, #-12]
  40a8a4:	ldur	x9, [x29, #-8]
  40a8a8:	add	x0, x9, #0x60
  40a8ac:	bl	408d38 <__fxstatat@plt+0x7208>
  40a8b0:	ldur	w0, [x29, #-12]
  40a8b4:	ldp	x29, x30, [sp, #48]
  40a8b8:	add	sp, sp, #0x40
  40a8bc:	ret
  40a8c0:	sub	sp, sp, #0x40
  40a8c4:	stp	x29, x30, [sp, #48]
  40a8c8:	add	x29, sp, #0x30
  40a8cc:	mov	w8, #0x2f                  	// #47
  40a8d0:	stur	x0, [x29, #-8]
  40a8d4:	stur	x1, [x29, #-16]
  40a8d8:	ldur	x9, [x29, #-16]
  40a8dc:	ldr	x9, [x9, #96]
  40a8e0:	ldur	x10, [x29, #-16]
  40a8e4:	str	x9, [x10, #72]
  40a8e8:	str	x9, [sp, #24]
  40a8ec:	ldur	x9, [x29, #-8]
  40a8f0:	ldr	x0, [x9, #32]
  40a8f4:	ldur	x9, [x29, #-16]
  40a8f8:	add	x1, x9, #0xf8
  40a8fc:	ldr	x9, [sp, #24]
  40a900:	add	x2, x9, #0x1
  40a904:	str	w8, [sp, #12]
  40a908:	bl	401730 <memmove@plt>
  40a90c:	ldur	x9, [x29, #-16]
  40a910:	add	x0, x9, #0xf8
  40a914:	ldr	w1, [sp, #12]
  40a918:	bl	401930 <strrchr@plt>
  40a91c:	str	x0, [sp, #16]
  40a920:	cbz	x0, 40a980 <__fxstatat@plt+0x8e50>
  40a924:	ldr	x8, [sp, #16]
  40a928:	ldur	x9, [x29, #-16]
  40a92c:	add	x9, x9, #0xf8
  40a930:	cmp	x8, x9
  40a934:	b.ne	40a944 <__fxstatat@plt+0x8e14>  // b.any
  40a938:	ldr	x8, [sp, #16]
  40a93c:	ldrb	w9, [x8, #1]
  40a940:	cbz	w9, 40a980 <__fxstatat@plt+0x8e50>
  40a944:	ldr	x8, [sp, #16]
  40a948:	add	x8, x8, #0x1
  40a94c:	str	x8, [sp, #16]
  40a950:	mov	x0, x8
  40a954:	bl	401760 <strlen@plt>
  40a958:	str	x0, [sp, #24]
  40a95c:	ldur	x8, [x29, #-16]
  40a960:	add	x0, x8, #0xf8
  40a964:	ldr	x1, [sp, #16]
  40a968:	ldr	x8, [sp, #24]
  40a96c:	add	x2, x8, #0x1
  40a970:	bl	401730 <memmove@plt>
  40a974:	ldr	x8, [sp, #24]
  40a978:	ldur	x9, [x29, #-16]
  40a97c:	str	x8, [x9, #96]
  40a980:	ldur	x8, [x29, #-8]
  40a984:	ldr	x8, [x8, #32]
  40a988:	ldur	x9, [x29, #-16]
  40a98c:	str	x8, [x9, #56]
  40a990:	ldur	x9, [x29, #-16]
  40a994:	str	x8, [x9, #48]
  40a998:	ldp	x29, x30, [sp, #48]
  40a99c:	add	sp, sp, #0x40
  40a9a0:	ret
  40a9a4:	sub	sp, sp, #0x30
  40a9a8:	stp	x29, x30, [sp, #32]
  40a9ac:	add	x29, sp, #0x20
  40a9b0:	str	x0, [sp, #16]
  40a9b4:	str	w1, [sp, #12]
  40a9b8:	ldr	x0, [sp, #16]
  40a9bc:	ldr	w1, [sp, #12]
  40a9c0:	bl	40afc8 <__fxstatat@plt+0x9498>
  40a9c4:	str	x0, [sp]
  40a9c8:	cbz	x0, 40aa64 <__fxstatat@plt+0x8f34>
  40a9cc:	b	40a9d0 <__fxstatat@plt+0x8ea0>
  40a9d0:	mov	x8, #0x6969                	// #26985
  40a9d4:	ldr	x9, [sp]
  40a9d8:	cmp	x9, x8
  40a9dc:	b.eq	40aa64 <__fxstatat@plt+0x8f34>  // b.none
  40a9e0:	b	40a9e4 <__fxstatat@plt+0x8eb4>
  40a9e4:	mov	x8, #0x9fa0                	// #40864
  40a9e8:	ldr	x9, [sp]
  40a9ec:	cmp	x9, x8
  40a9f0:	b.eq	40aa64 <__fxstatat@plt+0x8f34>  // b.none
  40a9f4:	b	40a9f8 <__fxstatat@plt+0x8ec8>
  40a9f8:	mov	x8, #0x4973                	// #18803
  40a9fc:	movk	x8, #0x5265, lsl #16
  40aa00:	ldr	x9, [sp]
  40aa04:	cmp	x9, x8
  40aa08:	b.eq	40aa58 <__fxstatat@plt+0x8f28>  // b.none
  40aa0c:	b	40aa10 <__fxstatat@plt+0x8ee0>
  40aa10:	mov	x8, #0x414f                	// #16719
  40aa14:	movk	x8, #0x5346, lsl #16
  40aa18:	ldr	x9, [sp]
  40aa1c:	cmp	x9, x8
  40aa20:	b.eq	40aa64 <__fxstatat@plt+0x8f34>  // b.none
  40aa24:	b	40aa28 <__fxstatat@plt+0x8ef8>
  40aa28:	mov	x8, #0x5342                	// #21314
  40aa2c:	movk	x8, #0x5846, lsl #16
  40aa30:	ldr	x9, [sp]
  40aa34:	cmp	x9, x8
  40aa38:	b.eq	40aa58 <__fxstatat@plt+0x8f28>  // b.none
  40aa3c:	b	40aa40 <__fxstatat@plt+0x8f10>
  40aa40:	mov	x8, #0x4d42                	// #19778
  40aa44:	movk	x8, #0xff53, lsl #16
  40aa48:	ldr	x9, [sp]
  40aa4c:	cmp	x9, x8
  40aa50:	b.eq	40aa64 <__fxstatat@plt+0x8f34>  // b.none
  40aa54:	b	40aa6c <__fxstatat@plt+0x8f3c>
  40aa58:	mov	w8, #0x2                   	// #2
  40aa5c:	stur	w8, [x29, #-4]
  40aa60:	b	40aa74 <__fxstatat@plt+0x8f44>
  40aa64:	stur	wzr, [x29, #-4]
  40aa68:	b	40aa74 <__fxstatat@plt+0x8f44>
  40aa6c:	mov	w8, #0x1                   	// #1
  40aa70:	stur	w8, [x29, #-4]
  40aa74:	ldur	w0, [x29, #-4]
  40aa78:	ldp	x29, x30, [sp, #32]
  40aa7c:	add	sp, sp, #0x30
  40aa80:	ret
  40aa84:	sub	sp, sp, #0x40
  40aa88:	stp	x29, x30, [sp, #48]
  40aa8c:	add	x29, sp, #0x30
  40aa90:	mov	w8, #0x102                 	// #258
  40aa94:	stur	x0, [x29, #-16]
  40aa98:	str	x1, [sp, #24]
  40aa9c:	ldur	x9, [x29, #-16]
  40aaa0:	ldr	w10, [x9, #72]
  40aaa4:	and	w8, w10, w8
  40aaa8:	cbz	w8, 40ab6c <__fxstatat@plt+0x903c>
  40aaac:	ldr	x8, [sp, #24]
  40aab0:	add	x8, x8, #0x78
  40aab4:	str	x8, [sp, #16]
  40aab8:	mov	x0, #0x18                  	// #24
  40aabc:	bl	401870 <malloc@plt>
  40aac0:	str	x0, [sp, #8]
  40aac4:	ldr	x8, [sp, #8]
  40aac8:	cbnz	x8, 40aadc <__fxstatat@plt+0x8fac>
  40aacc:	mov	w8, wzr
  40aad0:	and	w8, w8, #0x1
  40aad4:	sturb	w8, [x29, #-1]
  40aad8:	b	40abac <__fxstatat@plt+0x907c>
  40aadc:	ldr	x8, [sp, #16]
  40aae0:	ldr	x8, [x8]
  40aae4:	ldr	x9, [sp, #8]
  40aae8:	str	x8, [x9]
  40aaec:	ldr	x8, [sp, #16]
  40aaf0:	ldr	x8, [x8, #8]
  40aaf4:	ldr	x9, [sp, #8]
  40aaf8:	str	x8, [x9, #8]
  40aafc:	ldr	x8, [sp, #24]
  40ab00:	ldr	x9, [sp, #8]
  40ab04:	str	x8, [x9, #16]
  40ab08:	ldur	x8, [x29, #-16]
  40ab0c:	ldr	x0, [x8, #88]
  40ab10:	ldr	x1, [sp, #8]
  40ab14:	bl	40d024 <__fxstatat@plt+0xb4f4>
  40ab18:	str	x0, [sp]
  40ab1c:	ldr	x8, [sp]
  40ab20:	ldr	x9, [sp, #8]
  40ab24:	cmp	x8, x9
  40ab28:	b.eq	40ab68 <__fxstatat@plt+0x9038>  // b.none
  40ab2c:	ldr	x0, [sp, #8]
  40ab30:	bl	4019f0 <free@plt>
  40ab34:	ldr	x8, [sp]
  40ab38:	cbnz	x8, 40ab4c <__fxstatat@plt+0x901c>
  40ab3c:	mov	w8, wzr
  40ab40:	and	w8, w8, #0x1
  40ab44:	sturb	w8, [x29, #-1]
  40ab48:	b	40abac <__fxstatat@plt+0x907c>
  40ab4c:	ldr	x8, [sp]
  40ab50:	ldr	x8, [x8, #16]
  40ab54:	ldr	x9, [sp, #24]
  40ab58:	str	x8, [x9]
  40ab5c:	ldr	x8, [sp, #24]
  40ab60:	mov	w10, #0x2                   	// #2
  40ab64:	strh	w10, [x8, #108]
  40ab68:	b	40aba0 <__fxstatat@plt+0x9070>
  40ab6c:	ldur	x8, [x29, #-16]
  40ab70:	ldr	x0, [x8, #88]
  40ab74:	ldr	x8, [sp, #24]
  40ab78:	add	x1, x8, #0x78
  40ab7c:	bl	40b724 <__fxstatat@plt+0x9bf4>
  40ab80:	tbnz	w0, #0, 40ab88 <__fxstatat@plt+0x9058>
  40ab84:	b	40aba0 <__fxstatat@plt+0x9070>
  40ab88:	ldr	x8, [sp, #24]
  40ab8c:	ldr	x9, [sp, #24]
  40ab90:	str	x8, [x9]
  40ab94:	ldr	x8, [sp, #24]
  40ab98:	mov	w10, #0x2                   	// #2
  40ab9c:	strh	w10, [x8, #108]
  40aba0:	mov	w8, #0x1                   	// #1
  40aba4:	and	w8, w8, #0x1
  40aba8:	sturb	w8, [x29, #-1]
  40abac:	ldurb	w8, [x29, #-1]
  40abb0:	and	w0, w8, #0x1
  40abb4:	ldp	x29, x30, [sp, #48]
  40abb8:	add	sp, sp, #0x40
  40abbc:	ret
  40abc0:	sub	sp, sp, #0x30
  40abc4:	stp	x29, x30, [sp, #32]
  40abc8:	add	x29, sp, #0x20
  40abcc:	stur	x0, [x29, #-8]
  40abd0:	stur	w1, [x29, #-12]
  40abd4:	and	w8, w2, #0x1
  40abd8:	sturb	w8, [x29, #-13]
  40abdc:	ldur	x9, [x29, #-8]
  40abe0:	ldr	w8, [x9, #44]
  40abe4:	str	w8, [sp, #12]
  40abe8:	ldr	w8, [sp, #12]
  40abec:	ldur	w9, [x29, #-12]
  40abf0:	cmp	w8, w9
  40abf4:	b.ne	40ac0c <__fxstatat@plt+0x90dc>  // b.any
  40abf8:	ldr	w8, [sp, #12]
  40abfc:	mov	w9, #0xffffff9c            	// #-100
  40ac00:	cmp	w8, w9
  40ac04:	b.eq	40ac0c <__fxstatat@plt+0x90dc>  // b.none
  40ac08:	bl	401960 <abort@plt>
  40ac0c:	ldurb	w8, [x29, #-13]
  40ac10:	tbnz	w8, #0, 40ac18 <__fxstatat@plt+0x90e8>
  40ac14:	b	40ac4c <__fxstatat@plt+0x911c>
  40ac18:	ldur	x8, [x29, #-8]
  40ac1c:	add	x0, x8, #0x60
  40ac20:	ldr	w1, [sp, #12]
  40ac24:	bl	40d480 <__fxstatat@plt+0xb950>
  40ac28:	str	w0, [sp, #8]
  40ac2c:	ldr	w9, [sp, #8]
  40ac30:	mov	w10, wzr
  40ac34:	cmp	w10, w9
  40ac38:	cset	w9, gt
  40ac3c:	tbnz	w9, #0, 40ac48 <__fxstatat@plt+0x9118>
  40ac40:	ldr	w0, [sp, #8]
  40ac44:	bl	401920 <close@plt>
  40ac48:	b	40ac78 <__fxstatat@plt+0x9148>
  40ac4c:	ldur	x8, [x29, #-8]
  40ac50:	ldr	w9, [x8, #72]
  40ac54:	and	w9, w9, #0x4
  40ac58:	cbnz	w9, 40ac78 <__fxstatat@plt+0x9148>
  40ac5c:	ldr	w8, [sp, #12]
  40ac60:	mov	w9, wzr
  40ac64:	cmp	w9, w8
  40ac68:	cset	w8, gt
  40ac6c:	tbnz	w8, #0, 40ac78 <__fxstatat@plt+0x9148>
  40ac70:	ldr	w0, [sp, #12]
  40ac74:	bl	401920 <close@plt>
  40ac78:	ldur	w8, [x29, #-12]
  40ac7c:	ldur	x9, [x29, #-8]
  40ac80:	str	w8, [x9, #44]
  40ac84:	ldp	x29, x30, [sp, #32]
  40ac88:	add	sp, sp, #0x30
  40ac8c:	ret
  40ac90:	sub	sp, sp, #0x30
  40ac94:	stp	x29, x30, [sp, #32]
  40ac98:	add	x29, sp, #0x20
  40ac9c:	str	x0, [sp, #16]
  40aca0:	str	x1, [sp, #8]
  40aca4:	str	w2, [sp, #4]
  40aca8:	ldr	w8, [sp, #4]
  40acac:	cbz	w8, 40acf8 <__fxstatat@plt+0x91c8>
  40acb0:	ldr	w8, [sp, #4]
  40acb4:	cmp	w8, #0x1
  40acb8:	b.eq	40acf8 <__fxstatat@plt+0x91c8>  // b.none
  40acbc:	ldr	w8, [sp, #4]
  40acc0:	cmp	w8, #0x2
  40acc4:	b.eq	40acf8 <__fxstatat@plt+0x91c8>  // b.none
  40acc8:	ldr	w8, [sp, #4]
  40accc:	cmp	w8, #0x3
  40acd0:	b.eq	40acf8 <__fxstatat@plt+0x91c8>  // b.none
  40acd4:	ldr	w8, [sp, #4]
  40acd8:	cmp	w8, #0x4
  40acdc:	b.eq	40acf8 <__fxstatat@plt+0x91c8>  // b.none
  40ace0:	bl	401ae0 <__errno_location@plt>
  40ace4:	mov	w8, #0x16                  	// #22
  40ace8:	str	w8, [x0]
  40acec:	mov	w8, #0x1                   	// #1
  40acf0:	stur	w8, [x29, #-4]
  40acf4:	b	40ad08 <__fxstatat@plt+0x91d8>
  40acf8:	ldr	w8, [sp, #4]
  40acfc:	ldr	x9, [sp, #8]
  40ad00:	strh	w8, [x9, #112]
  40ad04:	stur	wzr, [x29, #-4]
  40ad08:	ldur	w0, [x29, #-4]
  40ad0c:	ldp	x29, x30, [sp, #32]
  40ad10:	add	sp, sp, #0x30
  40ad14:	ret
  40ad18:	sub	sp, sp, #0x40
  40ad1c:	stp	x29, x30, [sp, #48]
  40ad20:	add	x29, sp, #0x30
  40ad24:	stur	x0, [x29, #-16]
  40ad28:	stur	w1, [x29, #-20]
  40ad2c:	ldur	w8, [x29, #-20]
  40ad30:	cbz	w8, 40ad58 <__fxstatat@plt+0x9228>
  40ad34:	ldur	w8, [x29, #-20]
  40ad38:	cmp	w8, #0x1, lsl #12
  40ad3c:	b.eq	40ad58 <__fxstatat@plt+0x9228>  // b.none
  40ad40:	bl	401ae0 <__errno_location@plt>
  40ad44:	mov	w8, #0x16                  	// #22
  40ad48:	str	w8, [x0]
  40ad4c:	mov	x9, xzr
  40ad50:	stur	x9, [x29, #-8]
  40ad54:	b	40af1c <__fxstatat@plt+0x93ec>
  40ad58:	ldur	x8, [x29, #-16]
  40ad5c:	ldr	x8, [x8]
  40ad60:	str	x8, [sp, #16]
  40ad64:	bl	401ae0 <__errno_location@plt>
  40ad68:	str	wzr, [x0]
  40ad6c:	ldur	x8, [x29, #-16]
  40ad70:	ldr	w9, [x8, #72]
  40ad74:	and	w9, w9, #0x2000
  40ad78:	cbz	w9, 40ad88 <__fxstatat@plt+0x9258>
  40ad7c:	mov	x8, xzr
  40ad80:	stur	x8, [x29, #-8]
  40ad84:	b	40af1c <__fxstatat@plt+0x93ec>
  40ad88:	ldr	x8, [sp, #16]
  40ad8c:	ldrh	w9, [x8, #108]
  40ad90:	cmp	w9, #0x9
  40ad94:	b.ne	40ada8 <__fxstatat@plt+0x9278>  // b.any
  40ad98:	ldr	x8, [sp, #16]
  40ad9c:	ldr	x8, [x8, #16]
  40ada0:	stur	x8, [x29, #-8]
  40ada4:	b	40af1c <__fxstatat@plt+0x93ec>
  40ada8:	ldr	x8, [sp, #16]
  40adac:	ldrh	w9, [x8, #108]
  40adb0:	cmp	w9, #0x1
  40adb4:	b.eq	40adc4 <__fxstatat@plt+0x9294>  // b.none
  40adb8:	mov	x8, xzr
  40adbc:	stur	x8, [x29, #-8]
  40adc0:	b	40af1c <__fxstatat@plt+0x93ec>
  40adc4:	ldur	x8, [x29, #-16]
  40adc8:	ldr	x8, [x8, #8]
  40adcc:	cbz	x8, 40addc <__fxstatat@plt+0x92ac>
  40add0:	ldur	x8, [x29, #-16]
  40add4:	ldr	x0, [x8, #8]
  40add8:	bl	408b1c <__fxstatat@plt+0x6fec>
  40addc:	ldur	w8, [x29, #-20]
  40ade0:	cmp	w8, #0x1, lsl #12
  40ade4:	b.ne	40ae04 <__fxstatat@plt+0x92d4>  // b.any
  40ade8:	ldur	x8, [x29, #-16]
  40adec:	ldr	w9, [x8, #72]
  40adf0:	orr	w9, w9, #0x1000
  40adf4:	str	w9, [x8, #72]
  40adf8:	mov	w9, #0x2                   	// #2
  40adfc:	stur	w9, [x29, #-20]
  40ae00:	b	40ae0c <__fxstatat@plt+0x92dc>
  40ae04:	mov	w8, #0x1                   	// #1
  40ae08:	stur	w8, [x29, #-20]
  40ae0c:	ldr	x8, [sp, #16]
  40ae10:	ldr	x8, [x8, #88]
  40ae14:	cbnz	x8, 40ae3c <__fxstatat@plt+0x930c>
  40ae18:	ldr	x8, [sp, #16]
  40ae1c:	ldr	x8, [x8, #48]
  40ae20:	ldrb	w9, [x8]
  40ae24:	cmp	w9, #0x2f
  40ae28:	b.eq	40ae3c <__fxstatat@plt+0x930c>  // b.none
  40ae2c:	ldur	x8, [x29, #-16]
  40ae30:	ldr	w9, [x8, #72]
  40ae34:	and	w9, w9, #0x4
  40ae38:	cbz	w9, 40ae58 <__fxstatat@plt+0x9328>
  40ae3c:	ldur	x0, [x29, #-16]
  40ae40:	ldur	w1, [x29, #-20]
  40ae44:	bl	409b18 <__fxstatat@plt+0x7fe8>
  40ae48:	ldur	x8, [x29, #-16]
  40ae4c:	str	x0, [x8, #8]
  40ae50:	stur	x0, [x29, #-8]
  40ae54:	b	40af1c <__fxstatat@plt+0x93ec>
  40ae58:	ldur	x0, [x29, #-16]
  40ae5c:	adrp	x1, 40f000 <__fxstatat@plt+0xd4d0>
  40ae60:	add	x1, x1, #0x63c
  40ae64:	bl	408a8c <__fxstatat@plt+0x6f5c>
  40ae68:	str	w0, [sp, #12]
  40ae6c:	cmp	w0, #0x0
  40ae70:	cset	w8, ge  // ge = tcont
  40ae74:	tbnz	w8, #0, 40ae8c <__fxstatat@plt+0x935c>
  40ae78:	ldur	x8, [x29, #-16]
  40ae7c:	mov	x9, xzr
  40ae80:	str	x9, [x8, #8]
  40ae84:	stur	x9, [x29, #-8]
  40ae88:	b	40af1c <__fxstatat@plt+0x93ec>
  40ae8c:	ldur	x0, [x29, #-16]
  40ae90:	ldur	w1, [x29, #-20]
  40ae94:	bl	409b18 <__fxstatat@plt+0x7fe8>
  40ae98:	ldur	x8, [x29, #-16]
  40ae9c:	str	x0, [x8, #8]
  40aea0:	ldur	x8, [x29, #-16]
  40aea4:	ldr	w9, [x8, #72]
  40aea8:	and	w9, w9, #0x200
  40aeac:	cbz	w9, 40aec8 <__fxstatat@plt+0x9398>
  40aeb0:	ldur	x0, [x29, #-16]
  40aeb4:	ldr	w1, [sp, #12]
  40aeb8:	mov	w8, #0x1                   	// #1
  40aebc:	and	w2, w8, #0x1
  40aec0:	bl	40abc0 <__fxstatat@plt+0x9090>
  40aec4:	b	40af10 <__fxstatat@plt+0x93e0>
  40aec8:	ldr	w0, [sp, #12]
  40aecc:	bl	4017a0 <fchdir@plt>
  40aed0:	cbz	w0, 40af08 <__fxstatat@plt+0x93d8>
  40aed4:	bl	401ae0 <__errno_location@plt>
  40aed8:	ldr	w8, [x0]
  40aedc:	str	w8, [sp, #8]
  40aee0:	ldr	w0, [sp, #12]
  40aee4:	bl	401920 <close@plt>
  40aee8:	ldr	w8, [sp, #8]
  40aeec:	str	w8, [sp, #4]
  40aef0:	bl	401ae0 <__errno_location@plt>
  40aef4:	ldr	w8, [sp, #4]
  40aef8:	str	w8, [x0]
  40aefc:	mov	x9, xzr
  40af00:	stur	x9, [x29, #-8]
  40af04:	b	40af1c <__fxstatat@plt+0x93ec>
  40af08:	ldr	w0, [sp, #12]
  40af0c:	bl	401920 <close@plt>
  40af10:	ldur	x8, [x29, #-16]
  40af14:	ldr	x8, [x8, #8]
  40af18:	stur	x8, [x29, #-8]
  40af1c:	ldur	x0, [x29, #-8]
  40af20:	ldp	x29, x30, [sp, #48]
  40af24:	add	sp, sp, #0x40
  40af28:	ret
  40af2c:	sub	sp, sp, #0x20
  40af30:	str	x0, [sp, #24]
  40af34:	str	x1, [sp, #16]
  40af38:	ldr	x8, [sp, #24]
  40af3c:	str	x8, [sp, #8]
  40af40:	ldr	x8, [sp, #8]
  40af44:	ldr	x8, [x8, #8]
  40af48:	ldr	x9, [sp, #16]
  40af4c:	udiv	x10, x8, x9
  40af50:	mul	x9, x10, x9
  40af54:	subs	x0, x8, x9
  40af58:	add	sp, sp, #0x20
  40af5c:	ret
  40af60:	sub	sp, sp, #0x30
  40af64:	str	x0, [sp, #40]
  40af68:	str	x1, [sp, #32]
  40af6c:	ldr	x8, [sp, #40]
  40af70:	str	x8, [sp, #24]
  40af74:	ldr	x8, [sp, #32]
  40af78:	str	x8, [sp, #16]
  40af7c:	ldr	x8, [sp, #24]
  40af80:	ldr	x8, [x8, #8]
  40af84:	ldr	x9, [sp, #16]
  40af88:	ldr	x9, [x9, #8]
  40af8c:	mov	w10, #0x0                   	// #0
  40af90:	cmp	x8, x9
  40af94:	str	w10, [sp, #12]
  40af98:	b.ne	40afb8 <__fxstatat@plt+0x9488>  // b.any
  40af9c:	ldr	x8, [sp, #24]
  40afa0:	ldr	x8, [x8]
  40afa4:	ldr	x9, [sp, #16]
  40afa8:	ldr	x9, [x9]
  40afac:	cmp	x8, x9
  40afb0:	cset	w10, eq  // eq = none
  40afb4:	str	w10, [sp, #12]
  40afb8:	ldr	w8, [sp, #12]
  40afbc:	and	w0, w8, #0x1
  40afc0:	add	sp, sp, #0x30
  40afc4:	ret
  40afc8:	sub	sp, sp, #0xd0
  40afcc:	stp	x29, x30, [sp, #192]
  40afd0:	add	x29, sp, #0xc0
  40afd4:	stur	x0, [x29, #-16]
  40afd8:	stur	w1, [x29, #-20]
  40afdc:	ldur	x8, [x29, #-16]
  40afe0:	ldr	x8, [x8, #80]
  40afe4:	stur	x8, [x29, #-32]
  40afe8:	ldur	x8, [x29, #-32]
  40afec:	ldr	x8, [x8, #80]
  40aff0:	stur	x8, [x29, #-40]
  40aff4:	ldur	x8, [x29, #-32]
  40aff8:	ldr	w9, [x8, #72]
  40affc:	and	w9, w9, #0x200
  40b000:	cbnz	w9, 40b00c <__fxstatat@plt+0x94dc>
  40b004:	stur	xzr, [x29, #-8]
  40b008:	b	40b124 <__fxstatat@plt+0x95f4>
  40b00c:	ldur	x8, [x29, #-40]
  40b010:	cbnz	x8, 40b048 <__fxstatat@plt+0x9518>
  40b014:	mov	x0, #0xd                   	// #13
  40b018:	mov	x8, xzr
  40b01c:	mov	x1, x8
  40b020:	adrp	x2, 40b000 <__fxstatat@plt+0x94d0>
  40b024:	add	x2, x2, #0x134
  40b028:	adrp	x3, 40b000 <__fxstatat@plt+0x94d0>
  40b02c:	add	x3, x3, #0x170
  40b030:	adrp	x4, 401000 <mbrtowc@plt-0x710>
  40b034:	add	x4, x4, #0x9f0
  40b038:	bl	40c158 <__fxstatat@plt+0xa628>
  40b03c:	ldur	x8, [x29, #-32]
  40b040:	str	x0, [x8, #80]
  40b044:	stur	x0, [x29, #-40]
  40b048:	ldur	x8, [x29, #-40]
  40b04c:	cbz	x8, 40b084 <__fxstatat@plt+0x9554>
  40b050:	ldur	x8, [x29, #-16]
  40b054:	ldr	x8, [x8, #120]
  40b058:	add	x1, sp, #0x8
  40b05c:	str	x8, [sp, #8]
  40b060:	ldur	x0, [x29, #-40]
  40b064:	bl	40bcc8 <__fxstatat@plt+0xa198>
  40b068:	stur	x0, [x29, #-48]
  40b06c:	ldur	x8, [x29, #-48]
  40b070:	cbz	x8, 40b084 <__fxstatat@plt+0x9554>
  40b074:	ldur	x8, [x29, #-48]
  40b078:	ldr	x8, [x8, #8]
  40b07c:	stur	x8, [x29, #-8]
  40b080:	b	40b124 <__fxstatat@plt+0x95f4>
  40b084:	ldur	w8, [x29, #-20]
  40b088:	cmp	w8, #0x0
  40b08c:	cset	w8, lt  // lt = tstop
  40b090:	tbnz	w8, #0, 40b0a4 <__fxstatat@plt+0x9574>
  40b094:	ldur	w0, [x29, #-20]
  40b098:	add	x1, sp, #0x18
  40b09c:	bl	4018c0 <fstatfs@plt>
  40b0a0:	cbz	w0, 40b0ac <__fxstatat@plt+0x957c>
  40b0a4:	stur	xzr, [x29, #-8]
  40b0a8:	b	40b124 <__fxstatat@plt+0x95f4>
  40b0ac:	ldur	x8, [x29, #-40]
  40b0b0:	cbz	x8, 40b11c <__fxstatat@plt+0x95ec>
  40b0b4:	mov	x0, #0x10                  	// #16
  40b0b8:	bl	401870 <malloc@plt>
  40b0bc:	str	x0, [sp]
  40b0c0:	ldr	x8, [sp]
  40b0c4:	cbz	x8, 40b11c <__fxstatat@plt+0x95ec>
  40b0c8:	ldur	x8, [x29, #-16]
  40b0cc:	ldr	x8, [x8, #120]
  40b0d0:	ldr	x9, [sp]
  40b0d4:	str	x8, [x9]
  40b0d8:	ldr	x8, [sp, #24]
  40b0dc:	ldr	x9, [sp]
  40b0e0:	str	x8, [x9, #8]
  40b0e4:	ldur	x0, [x29, #-40]
  40b0e8:	ldr	x1, [sp]
  40b0ec:	bl	40d024 <__fxstatat@plt+0xb4f4>
  40b0f0:	stur	x0, [x29, #-48]
  40b0f4:	ldur	x8, [x29, #-48]
  40b0f8:	cbz	x8, 40b114 <__fxstatat@plt+0x95e4>
  40b0fc:	ldur	x8, [x29, #-48]
  40b100:	ldr	x9, [sp]
  40b104:	cmp	x8, x9
  40b108:	b.eq	40b110 <__fxstatat@plt+0x95e0>  // b.none
  40b10c:	bl	401960 <abort@plt>
  40b110:	b	40b11c <__fxstatat@plt+0x95ec>
  40b114:	ldr	x0, [sp]
  40b118:	bl	4019f0 <free@plt>
  40b11c:	ldr	x8, [sp, #24]
  40b120:	stur	x8, [x29, #-8]
  40b124:	ldur	x0, [x29, #-8]
  40b128:	ldp	x29, x30, [sp, #192]
  40b12c:	add	sp, sp, #0xd0
  40b130:	ret
  40b134:	sub	sp, sp, #0x20
  40b138:	str	x0, [sp, #24]
  40b13c:	str	x1, [sp, #16]
  40b140:	ldr	x8, [sp, #24]
  40b144:	str	x8, [sp, #8]
  40b148:	ldr	x8, [sp, #8]
  40b14c:	ldr	x8, [x8]
  40b150:	str	x8, [sp]
  40b154:	ldr	x8, [sp]
  40b158:	ldr	x9, [sp, #16]
  40b15c:	udiv	x10, x8, x9
  40b160:	mul	x9, x10, x9
  40b164:	subs	x0, x8, x9
  40b168:	add	sp, sp, #0x20
  40b16c:	ret
  40b170:	sub	sp, sp, #0x20
  40b174:	str	x0, [sp, #24]
  40b178:	str	x1, [sp, #16]
  40b17c:	ldr	x8, [sp, #24]
  40b180:	str	x8, [sp, #8]
  40b184:	ldr	x8, [sp, #16]
  40b188:	str	x8, [sp]
  40b18c:	ldr	x8, [sp, #8]
  40b190:	ldr	x8, [x8]
  40b194:	ldr	x9, [sp]
  40b198:	ldr	x9, [x9]
  40b19c:	cmp	x8, x9
  40b1a0:	cset	w10, eq  // eq = none
  40b1a4:	and	w0, w10, #0x1
  40b1a8:	add	sp, sp, #0x20
  40b1ac:	ret
  40b1b0:	sub	sp, sp, #0x20
  40b1b4:	str	x0, [sp, #24]
  40b1b8:	str	w1, [sp, #20]
  40b1bc:	ldr	w8, [sp, #20]
  40b1c0:	subs	w8, w8, #0x1
  40b1c4:	mov	w9, w8
  40b1c8:	ubfx	x9, x9, #0, #32
  40b1cc:	cmp	x9, #0xb
  40b1d0:	str	x9, [sp, #8]
  40b1d4:	b.hi	40b244 <__fxstatat@plt+0x9714>  // b.pmore
  40b1d8:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  40b1dc:	add	x8, x8, #0x134
  40b1e0:	ldr	x11, [sp, #8]
  40b1e4:	ldrsw	x10, [x8, x11, lsl #2]
  40b1e8:	add	x9, x8, x10
  40b1ec:	br	x9
  40b1f0:	mov	w8, #0x6000                	// #24576
  40b1f4:	str	w8, [sp, #16]
  40b1f8:	b	40b248 <__fxstatat@plt+0x9718>
  40b1fc:	mov	w8, #0x2000                	// #8192
  40b200:	str	w8, [sp, #16]
  40b204:	b	40b248 <__fxstatat@plt+0x9718>
  40b208:	mov	w8, #0x4000                	// #16384
  40b20c:	str	w8, [sp, #16]
  40b210:	b	40b248 <__fxstatat@plt+0x9718>
  40b214:	mov	w8, #0x1000                	// #4096
  40b218:	str	w8, [sp, #16]
  40b21c:	b	40b248 <__fxstatat@plt+0x9718>
  40b220:	mov	w8, #0xa000                	// #40960
  40b224:	str	w8, [sp, #16]
  40b228:	b	40b248 <__fxstatat@plt+0x9718>
  40b22c:	mov	w8, #0x8000                	// #32768
  40b230:	str	w8, [sp, #16]
  40b234:	b	40b248 <__fxstatat@plt+0x9718>
  40b238:	mov	w8, #0xc000                	// #49152
  40b23c:	str	w8, [sp, #16]
  40b240:	b	40b248 <__fxstatat@plt+0x9718>
  40b244:	str	wzr, [sp, #16]
  40b248:	ldr	w8, [sp, #16]
  40b24c:	ldr	x9, [sp, #24]
  40b250:	str	w8, [x9, #16]
  40b254:	add	sp, sp, #0x20
  40b258:	ret
  40b25c:	sub	sp, sp, #0x40
  40b260:	stp	x29, x30, [sp, #48]
  40b264:	add	x29, sp, #0x30
  40b268:	mov	x8, #0x6969                	// #26985
  40b26c:	stur	x0, [x29, #-16]
  40b270:	stur	w1, [x29, #-20]
  40b274:	ldur	x0, [x29, #-16]
  40b278:	ldur	w1, [x29, #-20]
  40b27c:	str	x8, [sp, #16]
  40b280:	bl	40afc8 <__fxstatat@plt+0x9498>
  40b284:	ldr	x8, [sp, #16]
  40b288:	cmp	x0, x8
  40b28c:	str	x0, [sp, #8]
  40b290:	b.eq	40b2d0 <__fxstatat@plt+0x97a0>  // b.none
  40b294:	b	40b298 <__fxstatat@plt+0x9768>
  40b298:	mov	x8, #0x1994                	// #6548
  40b29c:	movk	x8, #0x102, lsl #16
  40b2a0:	ldr	x9, [sp, #8]
  40b2a4:	cmp	x9, x8
  40b2a8:	b.eq	40b2d0 <__fxstatat@plt+0x97a0>  // b.none
  40b2ac:	b	40b2b0 <__fxstatat@plt+0x9780>
  40b2b0:	mov	x8, #0x4d42                	// #19778
  40b2b4:	movk	x8, #0xff53, lsl #16
  40b2b8:	ldr	x9, [sp, #8]
  40b2bc:	cmp	x9, x8
  40b2c0:	cset	w10, eq  // eq = none
  40b2c4:	eor	w10, w10, #0x1
  40b2c8:	tbnz	w10, #0, 40b2e0 <__fxstatat@plt+0x97b0>
  40b2cc:	b	40b2d0 <__fxstatat@plt+0x97a0>
  40b2d0:	mov	w8, wzr
  40b2d4:	and	w8, w8, #0x1
  40b2d8:	sturb	w8, [x29, #-1]
  40b2dc:	b	40b2ec <__fxstatat@plt+0x97bc>
  40b2e0:	mov	w8, #0x1                   	// #1
  40b2e4:	and	w8, w8, #0x1
  40b2e8:	sturb	w8, [x29, #-1]
  40b2ec:	ldurb	w8, [x29, #-1]
  40b2f0:	and	w0, w8, #0x1
  40b2f4:	ldp	x29, x30, [sp, #48]
  40b2f8:	add	sp, sp, #0x40
  40b2fc:	ret
  40b300:	sub	sp, sp, #0x30
  40b304:	str	x0, [sp, #40]
  40b308:	str	x1, [sp, #32]
  40b30c:	ldr	x8, [sp, #40]
  40b310:	ldr	x8, [x8, #32]
  40b314:	str	x8, [sp, #16]
  40b318:	ldr	x8, [sp, #40]
  40b31c:	ldr	x8, [x8, #8]
  40b320:	str	x8, [sp, #24]
  40b324:	ldr	x8, [sp, #24]
  40b328:	cbz	x8, 40b384 <__fxstatat@plt+0x9854>
  40b32c:	ldr	x8, [sp, #24]
  40b330:	ldr	x8, [x8, #48]
  40b334:	ldr	x9, [sp, #24]
  40b338:	add	x9, x9, #0xf8
  40b33c:	cmp	x8, x9
  40b340:	b.eq	40b368 <__fxstatat@plt+0x9838>  // b.none
  40b344:	ldr	x8, [sp, #16]
  40b348:	ldr	x9, [sp, #24]
  40b34c:	ldr	x9, [x9, #48]
  40b350:	ldr	x10, [sp, #24]
  40b354:	ldr	x10, [x10, #56]
  40b358:	subs	x9, x9, x10
  40b35c:	add	x8, x8, x9
  40b360:	ldr	x9, [sp, #24]
  40b364:	str	x8, [x9, #48]
  40b368:	ldr	x8, [sp, #16]
  40b36c:	ldr	x9, [sp, #24]
  40b370:	str	x8, [x9, #56]
  40b374:	ldr	x8, [sp, #24]
  40b378:	ldr	x8, [x8, #16]
  40b37c:	str	x8, [sp, #24]
  40b380:	b	40b324 <__fxstatat@plt+0x97f4>
  40b384:	ldr	x8, [sp, #32]
  40b388:	str	x8, [sp, #24]
  40b38c:	ldr	x8, [sp, #24]
  40b390:	ldr	x8, [x8, #88]
  40b394:	cmp	x8, #0x0
  40b398:	cset	w9, lt  // lt = tstop
  40b39c:	tbnz	w9, #0, 40b41c <__fxstatat@plt+0x98ec>
  40b3a0:	ldr	x8, [sp, #24]
  40b3a4:	ldr	x8, [x8, #48]
  40b3a8:	ldr	x9, [sp, #24]
  40b3ac:	add	x9, x9, #0xf8
  40b3b0:	cmp	x8, x9
  40b3b4:	b.eq	40b3dc <__fxstatat@plt+0x98ac>  // b.none
  40b3b8:	ldr	x8, [sp, #16]
  40b3bc:	ldr	x9, [sp, #24]
  40b3c0:	ldr	x9, [x9, #48]
  40b3c4:	ldr	x10, [sp, #24]
  40b3c8:	ldr	x10, [x10, #56]
  40b3cc:	subs	x9, x9, x10
  40b3d0:	add	x8, x8, x9
  40b3d4:	ldr	x9, [sp, #24]
  40b3d8:	str	x8, [x9, #48]
  40b3dc:	ldr	x8, [sp, #16]
  40b3e0:	ldr	x9, [sp, #24]
  40b3e4:	str	x8, [x9, #56]
  40b3e8:	ldr	x8, [sp, #24]
  40b3ec:	ldr	x8, [x8, #16]
  40b3f0:	cbz	x8, 40b404 <__fxstatat@plt+0x98d4>
  40b3f4:	ldr	x8, [sp, #24]
  40b3f8:	ldr	x8, [x8, #16]
  40b3fc:	str	x8, [sp, #8]
  40b400:	b	40b410 <__fxstatat@plt+0x98e0>
  40b404:	ldr	x8, [sp, #24]
  40b408:	ldr	x8, [x8, #8]
  40b40c:	str	x8, [sp, #8]
  40b410:	ldr	x8, [sp, #8]
  40b414:	str	x8, [sp, #24]
  40b418:	b	40b38c <__fxstatat@plt+0x985c>
  40b41c:	add	sp, sp, #0x30
  40b420:	ret
  40b424:	sub	sp, sp, #0x20
  40b428:	str	x0, [sp, #24]
  40b42c:	str	x1, [sp, #16]
  40b430:	ldr	x8, [sp, #24]
  40b434:	ldr	x8, [x8]
  40b438:	ldr	x8, [x8, #128]
  40b43c:	ldr	x9, [sp, #16]
  40b440:	ldr	x9, [x9]
  40b444:	ldr	x9, [x9, #128]
  40b448:	cmp	x8, x9
  40b44c:	b.cs	40b45c <__fxstatat@plt+0x992c>  // b.hs, b.nlast
  40b450:	mov	w8, #0xffffffff            	// #-1
  40b454:	str	w8, [sp, #12]
  40b458:	b	40b488 <__fxstatat@plt+0x9958>
  40b45c:	ldr	x8, [sp, #16]
  40b460:	ldr	x8, [x8]
  40b464:	ldr	x8, [x8, #128]
  40b468:	ldr	x9, [sp, #24]
  40b46c:	ldr	x9, [x9]
  40b470:	ldr	x9, [x9, #128]
  40b474:	mov	w10, wzr
  40b478:	mov	w11, #0x1                   	// #1
  40b47c:	cmp	x8, x9
  40b480:	csel	w10, w11, w10, cc  // cc = lo, ul, last
  40b484:	str	w10, [sp, #12]
  40b488:	ldr	w8, [sp, #12]
  40b48c:	mov	w0, w8
  40b490:	add	sp, sp, #0x20
  40b494:	ret
  40b498:	sub	sp, sp, #0x30
  40b49c:	stp	x29, x30, [sp, #32]
  40b4a0:	add	x29, sp, #0x20
  40b4a4:	stur	x0, [x29, #-8]
  40b4a8:	str	x1, [sp, #16]
  40b4ac:	ldur	x8, [x29, #-8]
  40b4b0:	str	x8, [sp, #8]
  40b4b4:	ldr	x8, [sp, #16]
  40b4b8:	str	x8, [sp]
  40b4bc:	ldr	x8, [sp, #8]
  40b4c0:	ldr	x8, [x8]
  40b4c4:	ldr	x8, [x8, #80]
  40b4c8:	ldr	x8, [x8, #64]
  40b4cc:	ldr	x0, [sp, #8]
  40b4d0:	ldr	x1, [sp]
  40b4d4:	blr	x8
  40b4d8:	ldp	x29, x30, [sp, #32]
  40b4dc:	add	sp, sp, #0x30
  40b4e0:	ret
  40b4e4:	sub	sp, sp, #0x50
  40b4e8:	stp	x29, x30, [sp, #64]
  40b4ec:	add	x29, sp, #0x40
  40b4f0:	stur	x0, [x29, #-16]
  40b4f4:	stur	x1, [x29, #-24]
  40b4f8:	str	x2, [sp, #32]
  40b4fc:	str	x3, [sp, #24]
  40b500:	ldur	x8, [x29, #-16]
  40b504:	cbnz	x8, 40b510 <__fxstatat@plt+0x99e0>
  40b508:	add	x8, sp, #0xc
  40b50c:	stur	x8, [x29, #-16]
  40b510:	ldur	x0, [x29, #-16]
  40b514:	ldur	x1, [x29, #-24]
  40b518:	ldr	x2, [sp, #32]
  40b51c:	ldr	x3, [sp, #24]
  40b520:	bl	401710 <mbrtowc@plt>
  40b524:	str	x0, [sp, #16]
  40b528:	ldr	x8, [sp, #16]
  40b52c:	mov	x9, #0xfffffffffffffffe    	// #-2
  40b530:	cmp	x9, x8
  40b534:	b.hi	40b574 <__fxstatat@plt+0x9a44>  // b.pmore
  40b538:	ldr	x8, [sp, #32]
  40b53c:	cbz	x8, 40b574 <__fxstatat@plt+0x9a44>
  40b540:	mov	w8, wzr
  40b544:	mov	w0, w8
  40b548:	bl	40b990 <__fxstatat@plt+0x9e60>
  40b54c:	tbnz	w0, #0, 40b574 <__fxstatat@plt+0x9a44>
  40b550:	ldur	x8, [x29, #-24]
  40b554:	ldrb	w9, [x8]
  40b558:	strb	w9, [sp, #11]
  40b55c:	ldrb	w9, [sp, #11]
  40b560:	ldur	x8, [x29, #-16]
  40b564:	str	w9, [x8]
  40b568:	mov	x8, #0x1                   	// #1
  40b56c:	stur	x8, [x29, #-8]
  40b570:	b	40b57c <__fxstatat@plt+0x9a4c>
  40b574:	ldr	x8, [sp, #16]
  40b578:	stur	x8, [x29, #-8]
  40b57c:	ldur	x0, [x29, #-8]
  40b580:	ldp	x29, x30, [sp, #64]
  40b584:	add	sp, sp, #0x50
  40b588:	ret
  40b58c:	sub	sp, sp, #0x40
  40b590:	stp	x29, x30, [sp, #48]
  40b594:	add	x29, sp, #0x30
  40b598:	stur	x0, [x29, #-16]
  40b59c:	str	x1, [sp, #24]
  40b5a0:	ldur	x8, [x29, #-16]
  40b5a4:	str	x8, [sp, #16]
  40b5a8:	ldr	x8, [sp, #24]
  40b5ac:	str	x8, [sp, #8]
  40b5b0:	ldr	x8, [sp, #16]
  40b5b4:	ldr	x9, [sp, #8]
  40b5b8:	cmp	x8, x9
  40b5bc:	b.ne	40b5c8 <__fxstatat@plt+0x9a98>  // b.any
  40b5c0:	stur	wzr, [x29, #-4]
  40b5c4:	b	40b62c <__fxstatat@plt+0x9afc>
  40b5c8:	ldr	x8, [sp, #16]
  40b5cc:	ldrb	w0, [x8]
  40b5d0:	bl	40e64c <__fxstatat@plt+0xcb1c>
  40b5d4:	strb	w0, [sp, #7]
  40b5d8:	ldr	x8, [sp, #8]
  40b5dc:	ldrb	w0, [x8]
  40b5e0:	bl	40e64c <__fxstatat@plt+0xcb1c>
  40b5e4:	strb	w0, [sp, #6]
  40b5e8:	ldrb	w9, [sp, #7]
  40b5ec:	cbnz	w9, 40b5f4 <__fxstatat@plt+0x9ac4>
  40b5f0:	b	40b61c <__fxstatat@plt+0x9aec>
  40b5f4:	ldr	x8, [sp, #16]
  40b5f8:	add	x8, x8, #0x1
  40b5fc:	str	x8, [sp, #16]
  40b600:	ldr	x8, [sp, #8]
  40b604:	add	x8, x8, #0x1
  40b608:	str	x8, [sp, #8]
  40b60c:	ldrb	w8, [sp, #7]
  40b610:	ldrb	w9, [sp, #6]
  40b614:	cmp	w8, w9
  40b618:	b.eq	40b5c8 <__fxstatat@plt+0x9a98>  // b.none
  40b61c:	ldrb	w8, [sp, #7]
  40b620:	ldrb	w9, [sp, #6]
  40b624:	subs	w8, w8, w9
  40b628:	stur	w8, [x29, #-4]
  40b62c:	ldur	w0, [x29, #-4]
  40b630:	ldp	x29, x30, [sp, #48]
  40b634:	add	sp, sp, #0x40
  40b638:	ret
  40b63c:	sub	sp, sp, #0x30
  40b640:	stp	x29, x30, [sp, #32]
  40b644:	add	x29, sp, #0x20
  40b648:	str	x0, [sp, #16]
  40b64c:	ldr	x0, [sp, #16]
  40b650:	bl	401820 <__fpending@plt>
  40b654:	cmp	x0, #0x0
  40b658:	cset	w8, ne  // ne = any
  40b65c:	mov	w9, #0x1                   	// #1
  40b660:	and	w8, w8, w9
  40b664:	strb	w8, [sp, #15]
  40b668:	ldr	x0, [sp, #16]
  40b66c:	str	w9, [sp, #8]
  40b670:	bl	4017d0 <ferror_unlocked@plt>
  40b674:	cmp	w0, #0x0
  40b678:	cset	w8, ne  // ne = any
  40b67c:	ldr	w9, [sp, #8]
  40b680:	and	w8, w8, w9
  40b684:	strb	w8, [sp, #14]
  40b688:	ldr	x0, [sp, #16]
  40b68c:	bl	40d8cc <__fxstatat@plt+0xbd9c>
  40b690:	cmp	w0, #0x0
  40b694:	cset	w8, ne  // ne = any
  40b698:	and	w8, w8, #0x1
  40b69c:	strb	w8, [sp, #13]
  40b6a0:	ldrb	w8, [sp, #14]
  40b6a4:	tbnz	w8, #0, 40b6cc <__fxstatat@plt+0x9b9c>
  40b6a8:	ldrb	w8, [sp, #13]
  40b6ac:	tbnz	w8, #0, 40b6b4 <__fxstatat@plt+0x9b84>
  40b6b0:	b	40b6e8 <__fxstatat@plt+0x9bb8>
  40b6b4:	ldrb	w8, [sp, #15]
  40b6b8:	tbnz	w8, #0, 40b6cc <__fxstatat@plt+0x9b9c>
  40b6bc:	bl	401ae0 <__errno_location@plt>
  40b6c0:	ldr	w8, [x0]
  40b6c4:	cmp	w8, #0x9
  40b6c8:	b.eq	40b6e8 <__fxstatat@plt+0x9bb8>  // b.none
  40b6cc:	ldrb	w8, [sp, #13]
  40b6d0:	tbnz	w8, #0, 40b6dc <__fxstatat@plt+0x9bac>
  40b6d4:	bl	401ae0 <__errno_location@plt>
  40b6d8:	str	wzr, [x0]
  40b6dc:	mov	w8, #0xffffffff            	// #-1
  40b6e0:	stur	w8, [x29, #-4]
  40b6e4:	b	40b6ec <__fxstatat@plt+0x9bbc>
  40b6e8:	stur	wzr, [x29, #-4]
  40b6ec:	ldur	w0, [x29, #-4]
  40b6f0:	ldp	x29, x30, [sp, #32]
  40b6f4:	add	sp, sp, #0x30
  40b6f8:	ret
  40b6fc:	sub	sp, sp, #0x10
  40b700:	mov	w8, #0xf616                	// #62998
  40b704:	movk	w8, #0x95, lsl #16
  40b708:	str	x0, [sp, #8]
  40b70c:	ldr	x9, [sp, #8]
  40b710:	str	xzr, [x9, #16]
  40b714:	ldr	x9, [sp, #8]
  40b718:	str	w8, [x9, #24]
  40b71c:	add	sp, sp, #0x10
  40b720:	ret
  40b724:	sub	sp, sp, #0x30
  40b728:	stp	x29, x30, [sp, #32]
  40b72c:	add	x29, sp, #0x20
  40b730:	mov	w8, #0xf616                	// #62998
  40b734:	movk	w8, #0x95, lsl #16
  40b738:	str	x0, [sp, #16]
  40b73c:	str	x1, [sp, #8]
  40b740:	ldr	x9, [sp, #16]
  40b744:	ldr	w10, [x9, #24]
  40b748:	cmp	w10, w8
  40b74c:	b.ne	40b754 <__fxstatat@plt+0x9c24>  // b.any
  40b750:	b	40b774 <__fxstatat@plt+0x9c44>
  40b754:	adrp	x0, 410000 <__fxstatat@plt+0xe4d0>
  40b758:	add	x0, x0, #0x164
  40b75c:	adrp	x1, 410000 <__fxstatat@plt+0xe4d0>
  40b760:	add	x1, x1, #0x17c
  40b764:	mov	w2, #0x3c                  	// #60
  40b768:	adrp	x3, 410000 <__fxstatat@plt+0xe4d0>
  40b76c:	add	x3, x3, #0x18e
  40b770:	bl	401ad0 <__assert_fail@plt>
  40b774:	ldr	x8, [sp, #16]
  40b778:	ldr	x8, [x8, #16]
  40b77c:	cbz	x8, 40b7c0 <__fxstatat@plt+0x9c90>
  40b780:	ldr	x8, [sp, #8]
  40b784:	ldr	x8, [x8, #8]
  40b788:	ldr	x9, [sp, #16]
  40b78c:	ldr	x9, [x9]
  40b790:	cmp	x8, x9
  40b794:	b.ne	40b7c0 <__fxstatat@plt+0x9c90>  // b.any
  40b798:	ldr	x8, [sp, #8]
  40b79c:	ldr	x8, [x8]
  40b7a0:	ldr	x9, [sp, #16]
  40b7a4:	ldr	x9, [x9, #8]
  40b7a8:	cmp	x8, x9
  40b7ac:	b.ne	40b7c0 <__fxstatat@plt+0x9c90>  // b.any
  40b7b0:	mov	w8, #0x1                   	// #1
  40b7b4:	and	w8, w8, #0x1
  40b7b8:	sturb	w8, [x29, #-1]
  40b7bc:	b	40b828 <__fxstatat@plt+0x9cf8>
  40b7c0:	ldr	x8, [sp, #16]
  40b7c4:	ldr	x9, [x8, #16]
  40b7c8:	add	x9, x9, #0x1
  40b7cc:	str	x9, [x8, #16]
  40b7d0:	mov	x0, x9
  40b7d4:	bl	40b83c <__fxstatat@plt+0x9d0c>
  40b7d8:	tbnz	w0, #0, 40b7e0 <__fxstatat@plt+0x9cb0>
  40b7dc:	b	40b81c <__fxstatat@plt+0x9cec>
  40b7e0:	ldr	x8, [sp, #16]
  40b7e4:	ldr	x8, [x8, #16]
  40b7e8:	cbnz	x8, 40b7fc <__fxstatat@plt+0x9ccc>
  40b7ec:	mov	w8, #0x1                   	// #1
  40b7f0:	and	w8, w8, #0x1
  40b7f4:	sturb	w8, [x29, #-1]
  40b7f8:	b	40b828 <__fxstatat@plt+0x9cf8>
  40b7fc:	ldr	x8, [sp, #8]
  40b800:	ldr	x8, [x8]
  40b804:	ldr	x9, [sp, #16]
  40b808:	str	x8, [x9, #8]
  40b80c:	ldr	x8, [sp, #8]
  40b810:	ldr	x8, [x8, #8]
  40b814:	ldr	x9, [sp, #16]
  40b818:	str	x8, [x9]
  40b81c:	mov	w8, wzr
  40b820:	and	w8, w8, #0x1
  40b824:	sturb	w8, [x29, #-1]
  40b828:	ldurb	w8, [x29, #-1]
  40b82c:	and	w0, w8, #0x1
  40b830:	ldp	x29, x30, [sp, #32]
  40b834:	add	sp, sp, #0x30
  40b838:	ret
  40b83c:	sub	sp, sp, #0x10
  40b840:	str	x0, [sp, #8]
  40b844:	ldr	x8, [sp, #8]
  40b848:	ldr	x9, [sp, #8]
  40b84c:	subs	x9, x9, #0x1
  40b850:	tst	x8, x9
  40b854:	cset	w10, eq  // eq = none
  40b858:	and	w0, w10, #0x1
  40b85c:	add	sp, sp, #0x10
  40b860:	ret
  40b864:	sub	sp, sp, #0x120
  40b868:	stp	x29, x30, [sp, #256]
  40b86c:	str	x28, [sp, #272]
  40b870:	add	x29, sp, #0x100
  40b874:	str	q7, [sp, #144]
  40b878:	str	q6, [sp, #128]
  40b87c:	str	q5, [sp, #112]
  40b880:	str	q4, [sp, #96]
  40b884:	str	q3, [sp, #80]
  40b888:	str	q2, [sp, #64]
  40b88c:	str	q1, [sp, #48]
  40b890:	str	q0, [sp, #32]
  40b894:	stur	x7, [x29, #-56]
  40b898:	stur	x6, [x29, #-64]
  40b89c:	stur	x5, [x29, #-72]
  40b8a0:	stur	x4, [x29, #-80]
  40b8a4:	stur	x3, [x29, #-88]
  40b8a8:	stur	x2, [x29, #-96]
  40b8ac:	stur	x0, [x29, #-8]
  40b8b0:	stur	w1, [x29, #-12]
  40b8b4:	mov	w8, wzr
  40b8b8:	stur	w8, [x29, #-16]
  40b8bc:	ldurb	w8, [x29, #-12]
  40b8c0:	tbz	w8, #6, 40b96c <__fxstatat@plt+0x9e3c>
  40b8c4:	b	40b8c8 <__fxstatat@plt+0x9d98>
  40b8c8:	mov	w8, #0xffffff80            	// #-128
  40b8cc:	stur	w8, [x29, #-20]
  40b8d0:	mov	w8, #0xffffffd0            	// #-48
  40b8d4:	stur	w8, [x29, #-24]
  40b8d8:	add	x9, x29, #0x20
  40b8dc:	stur	x9, [x29, #-48]
  40b8e0:	add	x9, sp, #0x20
  40b8e4:	add	x9, x9, #0x80
  40b8e8:	stur	x9, [x29, #-32]
  40b8ec:	sub	x9, x29, #0x60
  40b8f0:	add	x9, x9, #0x30
  40b8f4:	stur	x9, [x29, #-40]
  40b8f8:	sub	x9, x29, #0x30
  40b8fc:	add	x9, x9, #0x18
  40b900:	ldur	w8, [x29, #-24]
  40b904:	mov	w10, w8
  40b908:	str	x9, [sp, #24]
  40b90c:	str	w10, [sp, #20]
  40b910:	tbz	w8, #31, 40b948 <__fxstatat@plt+0x9e18>
  40b914:	b	40b918 <__fxstatat@plt+0x9de8>
  40b918:	ldr	w8, [sp, #20]
  40b91c:	add	w9, w8, #0x8
  40b920:	ldr	x10, [sp, #24]
  40b924:	str	w9, [x10]
  40b928:	subs	w9, w9, #0x0
  40b92c:	b.gt	40b948 <__fxstatat@plt+0x9e18>
  40b930:	b	40b934 <__fxstatat@plt+0x9e04>
  40b934:	ldur	x8, [x29, #-40]
  40b938:	ldr	w9, [sp, #20]
  40b93c:	add	x8, x8, w9, sxtw
  40b940:	str	x8, [sp, #8]
  40b944:	b	40b95c <__fxstatat@plt+0x9e2c>
  40b948:	ldur	x8, [x29, #-48]
  40b94c:	add	x9, x8, #0x8
  40b950:	stur	x9, [x29, #-48]
  40b954:	str	x8, [sp, #8]
  40b958:	b	40b95c <__fxstatat@plt+0x9e2c>
  40b95c:	ldr	x8, [sp, #8]
  40b960:	ldr	w9, [x8]
  40b964:	stur	w9, [x29, #-16]
  40b968:	b	40b96c <__fxstatat@plt+0x9e3c>
  40b96c:	ldur	x0, [x29, #-8]
  40b970:	ldur	w1, [x29, #-12]
  40b974:	ldur	w2, [x29, #-16]
  40b978:	bl	401880 <open@plt>
  40b97c:	bl	40d850 <__fxstatat@plt+0xbd20>
  40b980:	ldr	x28, [sp, #272]
  40b984:	ldp	x29, x30, [sp, #256]
  40b988:	add	sp, sp, #0x120
  40b98c:	ret
  40b990:	sub	sp, sp, #0x20
  40b994:	stp	x29, x30, [sp, #16]
  40b998:	add	x29, sp, #0x10
  40b99c:	mov	w8, #0x1                   	// #1
  40b9a0:	mov	x9, xzr
  40b9a4:	stur	w0, [x29, #-4]
  40b9a8:	sturb	w8, [x29, #-5]
  40b9ac:	ldur	w0, [x29, #-4]
  40b9b0:	mov	x1, x9
  40b9b4:	bl	401b20 <setlocale@plt>
  40b9b8:	str	x0, [sp]
  40b9bc:	ldr	x9, [sp]
  40b9c0:	cbz	x9, 40b9f4 <__fxstatat@plt+0x9ec4>
  40b9c4:	ldr	x0, [sp]
  40b9c8:	adrp	x1, 410000 <__fxstatat@plt+0xe4d0>
  40b9cc:	add	x1, x1, #0x1d1
  40b9d0:	bl	4019b0 <strcmp@plt>
  40b9d4:	cbz	w0, 40b9ec <__fxstatat@plt+0x9ebc>
  40b9d8:	ldr	x0, [sp]
  40b9dc:	adrp	x1, 410000 <__fxstatat@plt+0xe4d0>
  40b9e0:	add	x1, x1, #0x1d3
  40b9e4:	bl	4019b0 <strcmp@plt>
  40b9e8:	cbnz	w0, 40b9f4 <__fxstatat@plt+0x9ec4>
  40b9ec:	mov	w8, #0x0                   	// #0
  40b9f0:	sturb	w8, [x29, #-5]
  40b9f4:	ldurb	w8, [x29, #-5]
  40b9f8:	and	w0, w8, #0x1
  40b9fc:	ldp	x29, x30, [sp, #16]
  40ba00:	add	sp, sp, #0x20
  40ba04:	ret
  40ba08:	sub	sp, sp, #0x10
  40ba0c:	str	x0, [sp, #8]
  40ba10:	ldr	x8, [sp, #8]
  40ba14:	ldr	x0, [x8, #16]
  40ba18:	add	sp, sp, #0x10
  40ba1c:	ret
  40ba20:	sub	sp, sp, #0x10
  40ba24:	str	x0, [sp, #8]
  40ba28:	ldr	x8, [sp, #8]
  40ba2c:	ldr	x0, [x8, #24]
  40ba30:	add	sp, sp, #0x10
  40ba34:	ret
  40ba38:	sub	sp, sp, #0x10
  40ba3c:	str	x0, [sp, #8]
  40ba40:	ldr	x8, [sp, #8]
  40ba44:	ldr	x0, [x8, #32]
  40ba48:	add	sp, sp, #0x10
  40ba4c:	ret
  40ba50:	sub	sp, sp, #0x30
  40ba54:	str	x0, [sp, #40]
  40ba58:	str	xzr, [sp, #24]
  40ba5c:	ldr	x8, [sp, #40]
  40ba60:	ldr	x8, [x8]
  40ba64:	str	x8, [sp, #32]
  40ba68:	ldr	x8, [sp, #32]
  40ba6c:	ldr	x9, [sp, #40]
  40ba70:	ldr	x9, [x9, #8]
  40ba74:	cmp	x8, x9
  40ba78:	b.cs	40bae4 <__fxstatat@plt+0x9fb4>  // b.hs, b.nlast
  40ba7c:	ldr	x8, [sp, #32]
  40ba80:	ldr	x8, [x8]
  40ba84:	cbz	x8, 40bad4 <__fxstatat@plt+0x9fa4>
  40ba88:	ldr	x8, [sp, #32]
  40ba8c:	str	x8, [sp, #16]
  40ba90:	mov	x8, #0x1                   	// #1
  40ba94:	str	x8, [sp, #8]
  40ba98:	ldr	x8, [sp, #16]
  40ba9c:	ldr	x8, [x8, #8]
  40baa0:	str	x8, [sp, #16]
  40baa4:	ldr	x8, [sp, #16]
  40baa8:	cbz	x8, 40babc <__fxstatat@plt+0x9f8c>
  40baac:	ldr	x8, [sp, #8]
  40bab0:	add	x8, x8, #0x1
  40bab4:	str	x8, [sp, #8]
  40bab8:	b	40ba98 <__fxstatat@plt+0x9f68>
  40babc:	ldr	x8, [sp, #8]
  40bac0:	ldr	x9, [sp, #24]
  40bac4:	cmp	x8, x9
  40bac8:	b.ls	40bad4 <__fxstatat@plt+0x9fa4>  // b.plast
  40bacc:	ldr	x8, [sp, #8]
  40bad0:	str	x8, [sp, #24]
  40bad4:	ldr	x8, [sp, #32]
  40bad8:	add	x8, x8, #0x10
  40badc:	str	x8, [sp, #32]
  40bae0:	b	40ba68 <__fxstatat@plt+0x9f38>
  40bae4:	ldr	x0, [sp, #24]
  40bae8:	add	sp, sp, #0x30
  40baec:	ret
  40baf0:	sub	sp, sp, #0x30
  40baf4:	str	x0, [sp, #32]
  40baf8:	str	xzr, [sp, #16]
  40bafc:	str	xzr, [sp, #8]
  40bb00:	ldr	x8, [sp, #32]
  40bb04:	ldr	x8, [x8]
  40bb08:	str	x8, [sp, #24]
  40bb0c:	ldr	x8, [sp, #24]
  40bb10:	ldr	x9, [sp, #32]
  40bb14:	ldr	x9, [x9, #8]
  40bb18:	cmp	x8, x9
  40bb1c:	b.cs	40bb80 <__fxstatat@plt+0xa050>  // b.hs, b.nlast
  40bb20:	ldr	x8, [sp, #24]
  40bb24:	ldr	x8, [x8]
  40bb28:	cbz	x8, 40bb70 <__fxstatat@plt+0xa040>
  40bb2c:	ldr	x8, [sp, #24]
  40bb30:	str	x8, [sp]
  40bb34:	ldr	x8, [sp, #16]
  40bb38:	add	x8, x8, #0x1
  40bb3c:	str	x8, [sp, #16]
  40bb40:	ldr	x8, [sp, #8]
  40bb44:	add	x8, x8, #0x1
  40bb48:	str	x8, [sp, #8]
  40bb4c:	ldr	x8, [sp]
  40bb50:	ldr	x8, [x8, #8]
  40bb54:	str	x8, [sp]
  40bb58:	ldr	x8, [sp]
  40bb5c:	cbz	x8, 40bb70 <__fxstatat@plt+0xa040>
  40bb60:	ldr	x8, [sp, #8]
  40bb64:	add	x8, x8, #0x1
  40bb68:	str	x8, [sp, #8]
  40bb6c:	b	40bb4c <__fxstatat@plt+0xa01c>
  40bb70:	ldr	x8, [sp, #24]
  40bb74:	add	x8, x8, #0x10
  40bb78:	str	x8, [sp, #24]
  40bb7c:	b	40bb0c <__fxstatat@plt+0x9fdc>
  40bb80:	ldr	x8, [sp, #16]
  40bb84:	ldr	x9, [sp, #32]
  40bb88:	ldr	x9, [x9, #24]
  40bb8c:	cmp	x8, x9
  40bb90:	b.ne	40bbb8 <__fxstatat@plt+0xa088>  // b.any
  40bb94:	ldr	x8, [sp, #8]
  40bb98:	ldr	x9, [sp, #32]
  40bb9c:	ldr	x9, [x9, #32]
  40bba0:	cmp	x8, x9
  40bba4:	b.ne	40bbb8 <__fxstatat@plt+0xa088>  // b.any
  40bba8:	mov	w8, #0x1                   	// #1
  40bbac:	and	w8, w8, #0x1
  40bbb0:	strb	w8, [sp, #47]
  40bbb4:	b	40bbc4 <__fxstatat@plt+0xa094>
  40bbb8:	mov	w8, wzr
  40bbbc:	and	w8, w8, #0x1
  40bbc0:	strb	w8, [sp, #47]
  40bbc4:	ldrb	w8, [sp, #47]
  40bbc8:	and	w0, w8, #0x1
  40bbcc:	add	sp, sp, #0x30
  40bbd0:	ret
  40bbd4:	sub	sp, sp, #0x70
  40bbd8:	stp	x29, x30, [sp, #96]
  40bbdc:	add	x29, sp, #0x60
  40bbe0:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  40bbe4:	add	x8, x8, #0x1d9
  40bbe8:	adrp	x9, 410000 <__fxstatat@plt+0xe4d0>
  40bbec:	add	x9, x9, #0x1f1
  40bbf0:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  40bbf4:	fmov	d0, x10
  40bbf8:	adrp	x10, 410000 <__fxstatat@plt+0xe4d0>
  40bbfc:	add	x10, x10, #0x209
  40bc00:	adrp	x11, 410000 <__fxstatat@plt+0xe4d0>
  40bc04:	add	x11, x11, #0x22a
  40bc08:	stur	x0, [x29, #-8]
  40bc0c:	stur	x1, [x29, #-16]
  40bc10:	ldur	x0, [x29, #-8]
  40bc14:	str	x8, [sp, #40]
  40bc18:	str	x9, [sp, #32]
  40bc1c:	str	d0, [sp, #24]
  40bc20:	str	x10, [sp, #16]
  40bc24:	str	x11, [sp, #8]
  40bc28:	bl	40ba38 <__fxstatat@plt+0x9f08>
  40bc2c:	stur	x0, [x29, #-24]
  40bc30:	ldur	x0, [x29, #-8]
  40bc34:	bl	40ba08 <__fxstatat@plt+0x9ed8>
  40bc38:	stur	x0, [x29, #-32]
  40bc3c:	ldur	x0, [x29, #-8]
  40bc40:	bl	40ba20 <__fxstatat@plt+0x9ef0>
  40bc44:	stur	x0, [x29, #-40]
  40bc48:	ldur	x0, [x29, #-8]
  40bc4c:	bl	40ba50 <__fxstatat@plt+0x9f20>
  40bc50:	str	x0, [sp, #48]
  40bc54:	ldur	x0, [x29, #-16]
  40bc58:	ldur	x2, [x29, #-24]
  40bc5c:	ldr	x1, [sp, #40]
  40bc60:	bl	401b10 <fprintf@plt>
  40bc64:	ldur	x8, [x29, #-16]
  40bc68:	ldur	x2, [x29, #-32]
  40bc6c:	mov	x0, x8
  40bc70:	ldr	x1, [sp, #32]
  40bc74:	bl	401b10 <fprintf@plt>
  40bc78:	ldur	x8, [x29, #-16]
  40bc7c:	ldur	x2, [x29, #-40]
  40bc80:	ldur	x9, [x29, #-40]
  40bc84:	ucvtf	d0, x9
  40bc88:	ldr	d1, [sp, #24]
  40bc8c:	fmul	d0, d1, d0
  40bc90:	ldur	x9, [x29, #-32]
  40bc94:	ucvtf	d2, x9
  40bc98:	fdiv	d0, d0, d2
  40bc9c:	mov	x0, x8
  40bca0:	ldr	x1, [sp, #16]
  40bca4:	bl	401b10 <fprintf@plt>
  40bca8:	ldur	x8, [x29, #-16]
  40bcac:	ldr	x2, [sp, #48]
  40bcb0:	mov	x0, x8
  40bcb4:	ldr	x1, [sp, #8]
  40bcb8:	bl	401b10 <fprintf@plt>
  40bcbc:	ldp	x29, x30, [sp, #96]
  40bcc0:	add	sp, sp, #0x70
  40bcc4:	ret
  40bcc8:	sub	sp, sp, #0x40
  40bccc:	stp	x29, x30, [sp, #48]
  40bcd0:	add	x29, sp, #0x30
  40bcd4:	stur	x0, [x29, #-16]
  40bcd8:	str	x1, [sp, #24]
  40bcdc:	ldur	x0, [x29, #-16]
  40bce0:	ldr	x1, [sp, #24]
  40bce4:	bl	40bd80 <__fxstatat@plt+0xa250>
  40bce8:	str	x0, [sp, #16]
  40bcec:	ldr	x8, [sp, #16]
  40bcf0:	ldr	x8, [x8]
  40bcf4:	cbnz	x8, 40bd04 <__fxstatat@plt+0xa1d4>
  40bcf8:	mov	x8, xzr
  40bcfc:	stur	x8, [x29, #-8]
  40bd00:	b	40bd70 <__fxstatat@plt+0xa240>
  40bd04:	ldr	x8, [sp, #16]
  40bd08:	str	x8, [sp, #8]
  40bd0c:	ldr	x8, [sp, #8]
  40bd10:	cbz	x8, 40bd68 <__fxstatat@plt+0xa238>
  40bd14:	ldr	x8, [sp, #24]
  40bd18:	ldr	x9, [sp, #8]
  40bd1c:	ldr	x9, [x9]
  40bd20:	cmp	x8, x9
  40bd24:	b.eq	40bd48 <__fxstatat@plt+0xa218>  // b.none
  40bd28:	ldur	x8, [x29, #-16]
  40bd2c:	ldr	x8, [x8, #56]
  40bd30:	ldr	x0, [sp, #24]
  40bd34:	ldr	x9, [sp, #8]
  40bd38:	ldr	x1, [x9]
  40bd3c:	blr	x8
  40bd40:	tbnz	w0, #0, 40bd48 <__fxstatat@plt+0xa218>
  40bd44:	b	40bd58 <__fxstatat@plt+0xa228>
  40bd48:	ldr	x8, [sp, #8]
  40bd4c:	ldr	x8, [x8]
  40bd50:	stur	x8, [x29, #-8]
  40bd54:	b	40bd70 <__fxstatat@plt+0xa240>
  40bd58:	ldr	x8, [sp, #8]
  40bd5c:	ldr	x8, [x8, #8]
  40bd60:	str	x8, [sp, #8]
  40bd64:	b	40bd0c <__fxstatat@plt+0xa1dc>
  40bd68:	mov	x8, xzr
  40bd6c:	stur	x8, [x29, #-8]
  40bd70:	ldur	x0, [x29, #-8]
  40bd74:	ldp	x29, x30, [sp, #48]
  40bd78:	add	sp, sp, #0x40
  40bd7c:	ret
  40bd80:	sub	sp, sp, #0x30
  40bd84:	stp	x29, x30, [sp, #32]
  40bd88:	add	x29, sp, #0x20
  40bd8c:	stur	x0, [x29, #-8]
  40bd90:	str	x1, [sp, #16]
  40bd94:	ldur	x8, [x29, #-8]
  40bd98:	ldr	x8, [x8, #48]
  40bd9c:	ldr	x0, [sp, #16]
  40bda0:	ldur	x9, [x29, #-8]
  40bda4:	ldr	x1, [x9, #16]
  40bda8:	blr	x8
  40bdac:	str	x0, [sp, #8]
  40bdb0:	ldr	x8, [sp, #8]
  40bdb4:	ldur	x9, [x29, #-8]
  40bdb8:	ldr	x9, [x9, #16]
  40bdbc:	cmp	x8, x9
  40bdc0:	b.cc	40bdc8 <__fxstatat@plt+0xa298>  // b.lo, b.ul, b.last
  40bdc4:	bl	401960 <abort@plt>
  40bdc8:	ldur	x8, [x29, #-8]
  40bdcc:	ldr	x8, [x8]
  40bdd0:	ldr	x9, [sp, #8]
  40bdd4:	mov	x10, #0x10                  	// #16
  40bdd8:	mul	x9, x10, x9
  40bddc:	add	x0, x8, x9
  40bde0:	ldp	x29, x30, [sp, #32]
  40bde4:	add	sp, sp, #0x30
  40bde8:	ret
  40bdec:	sub	sp, sp, #0x30
  40bdf0:	stp	x29, x30, [sp, #32]
  40bdf4:	add	x29, sp, #0x20
  40bdf8:	str	x0, [sp, #16]
  40bdfc:	ldr	x8, [sp, #16]
  40be00:	ldr	x8, [x8, #32]
  40be04:	cbnz	x8, 40be14 <__fxstatat@plt+0xa2e4>
  40be08:	mov	x8, xzr
  40be0c:	stur	x8, [x29, #-8]
  40be10:	b	40be64 <__fxstatat@plt+0xa334>
  40be14:	ldr	x8, [sp, #16]
  40be18:	ldr	x8, [x8]
  40be1c:	str	x8, [sp, #8]
  40be20:	ldr	x8, [sp, #8]
  40be24:	ldr	x9, [sp, #16]
  40be28:	ldr	x9, [x9, #8]
  40be2c:	cmp	x8, x9
  40be30:	b.cc	40be38 <__fxstatat@plt+0xa308>  // b.lo, b.ul, b.last
  40be34:	bl	401960 <abort@plt>
  40be38:	ldr	x8, [sp, #8]
  40be3c:	ldr	x8, [x8]
  40be40:	cbz	x8, 40be54 <__fxstatat@plt+0xa324>
  40be44:	ldr	x8, [sp, #8]
  40be48:	ldr	x8, [x8]
  40be4c:	stur	x8, [x29, #-8]
  40be50:	b	40be64 <__fxstatat@plt+0xa334>
  40be54:	ldr	x8, [sp, #8]
  40be58:	add	x8, x8, #0x10
  40be5c:	str	x8, [sp, #8]
  40be60:	b	40be20 <__fxstatat@plt+0xa2f0>
  40be64:	ldur	x0, [x29, #-8]
  40be68:	ldp	x29, x30, [sp, #32]
  40be6c:	add	sp, sp, #0x30
  40be70:	ret
  40be74:	sub	sp, sp, #0x40
  40be78:	stp	x29, x30, [sp, #48]
  40be7c:	add	x29, sp, #0x30
  40be80:	stur	x0, [x29, #-16]
  40be84:	str	x1, [sp, #24]
  40be88:	ldur	x0, [x29, #-16]
  40be8c:	ldr	x1, [sp, #24]
  40be90:	bl	40bd80 <__fxstatat@plt+0xa250>
  40be94:	str	x0, [sp, #16]
  40be98:	ldr	x8, [sp, #16]
  40be9c:	str	x8, [sp, #8]
  40bea0:	ldr	x8, [sp, #8]
  40bea4:	ldr	x8, [x8]
  40bea8:	ldr	x9, [sp, #24]
  40beac:	cmp	x8, x9
  40beb0:	b.ne	40bed4 <__fxstatat@plt+0xa3a4>  // b.any
  40beb4:	ldr	x8, [sp, #8]
  40beb8:	ldr	x8, [x8, #8]
  40bebc:	cbz	x8, 40bed4 <__fxstatat@plt+0xa3a4>
  40bec0:	ldr	x8, [sp, #8]
  40bec4:	ldr	x8, [x8, #8]
  40bec8:	ldr	x8, [x8]
  40becc:	stur	x8, [x29, #-8]
  40bed0:	b	40bf2c <__fxstatat@plt+0xa3fc>
  40bed4:	ldr	x8, [sp, #8]
  40bed8:	ldr	x8, [x8, #8]
  40bedc:	str	x8, [sp, #8]
  40bee0:	ldr	x8, [sp, #8]
  40bee4:	cbnz	x8, 40bea0 <__fxstatat@plt+0xa370>
  40bee8:	ldr	x8, [sp, #16]
  40beec:	add	x8, x8, #0x10
  40bef0:	str	x8, [sp, #16]
  40bef4:	ldur	x9, [x29, #-16]
  40bef8:	ldr	x9, [x9, #8]
  40befc:	cmp	x8, x9
  40bf00:	b.cs	40bf24 <__fxstatat@plt+0xa3f4>  // b.hs, b.nlast
  40bf04:	ldr	x8, [sp, #16]
  40bf08:	ldr	x8, [x8]
  40bf0c:	cbz	x8, 40bf20 <__fxstatat@plt+0xa3f0>
  40bf10:	ldr	x8, [sp, #16]
  40bf14:	ldr	x8, [x8]
  40bf18:	stur	x8, [x29, #-8]
  40bf1c:	b	40bf2c <__fxstatat@plt+0xa3fc>
  40bf20:	b	40bee8 <__fxstatat@plt+0xa3b8>
  40bf24:	mov	x8, xzr
  40bf28:	stur	x8, [x29, #-8]
  40bf2c:	ldur	x0, [x29, #-8]
  40bf30:	ldp	x29, x30, [sp, #48]
  40bf34:	add	sp, sp, #0x40
  40bf38:	ret
  40bf3c:	sub	sp, sp, #0x40
  40bf40:	str	x0, [sp, #48]
  40bf44:	str	x1, [sp, #40]
  40bf48:	str	x2, [sp, #32]
  40bf4c:	str	xzr, [sp, #24]
  40bf50:	ldr	x8, [sp, #48]
  40bf54:	ldr	x8, [x8]
  40bf58:	str	x8, [sp, #16]
  40bf5c:	ldr	x8, [sp, #16]
  40bf60:	ldr	x9, [sp, #48]
  40bf64:	ldr	x9, [x9, #8]
  40bf68:	cmp	x8, x9
  40bf6c:	b.cs	40bff0 <__fxstatat@plt+0xa4c0>  // b.hs, b.nlast
  40bf70:	ldr	x8, [sp, #16]
  40bf74:	ldr	x8, [x8]
  40bf78:	cbz	x8, 40bfe0 <__fxstatat@plt+0xa4b0>
  40bf7c:	ldr	x8, [sp, #16]
  40bf80:	str	x8, [sp, #8]
  40bf84:	ldr	x8, [sp, #8]
  40bf88:	cbz	x8, 40bfe0 <__fxstatat@plt+0xa4b0>
  40bf8c:	ldr	x8, [sp, #24]
  40bf90:	ldr	x9, [sp, #32]
  40bf94:	cmp	x8, x9
  40bf98:	b.cc	40bfa8 <__fxstatat@plt+0xa478>  // b.lo, b.ul, b.last
  40bf9c:	ldr	x8, [sp, #24]
  40bfa0:	str	x8, [sp, #56]
  40bfa4:	b	40bff8 <__fxstatat@plt+0xa4c8>
  40bfa8:	ldr	x8, [sp, #8]
  40bfac:	ldr	x8, [x8]
  40bfb0:	ldr	x9, [sp, #40]
  40bfb4:	ldr	x10, [sp, #24]
  40bfb8:	add	x11, x10, #0x1
  40bfbc:	str	x11, [sp, #24]
  40bfc0:	mov	x11, #0x8                   	// #8
  40bfc4:	mul	x10, x11, x10
  40bfc8:	add	x9, x9, x10
  40bfcc:	str	x8, [x9]
  40bfd0:	ldr	x8, [sp, #8]
  40bfd4:	ldr	x8, [x8, #8]
  40bfd8:	str	x8, [sp, #8]
  40bfdc:	b	40bf84 <__fxstatat@plt+0xa454>
  40bfe0:	ldr	x8, [sp, #16]
  40bfe4:	add	x8, x8, #0x10
  40bfe8:	str	x8, [sp, #16]
  40bfec:	b	40bf5c <__fxstatat@plt+0xa42c>
  40bff0:	ldr	x8, [sp, #24]
  40bff4:	str	x8, [sp, #56]
  40bff8:	ldr	x0, [sp, #56]
  40bffc:	add	sp, sp, #0x40
  40c000:	ret
  40c004:	sub	sp, sp, #0x50
  40c008:	stp	x29, x30, [sp, #64]
  40c00c:	add	x29, sp, #0x40
  40c010:	stur	x0, [x29, #-16]
  40c014:	stur	x1, [x29, #-24]
  40c018:	str	x2, [sp, #32]
  40c01c:	str	xzr, [sp, #24]
  40c020:	ldur	x8, [x29, #-16]
  40c024:	ldr	x8, [x8]
  40c028:	str	x8, [sp, #16]
  40c02c:	ldr	x8, [sp, #16]
  40c030:	ldur	x9, [x29, #-16]
  40c034:	ldr	x9, [x9, #8]
  40c038:	cmp	x8, x9
  40c03c:	b.cs	40c0ac <__fxstatat@plt+0xa57c>  // b.hs, b.nlast
  40c040:	ldr	x8, [sp, #16]
  40c044:	ldr	x8, [x8]
  40c048:	cbz	x8, 40c09c <__fxstatat@plt+0xa56c>
  40c04c:	ldr	x8, [sp, #16]
  40c050:	str	x8, [sp, #8]
  40c054:	ldr	x8, [sp, #8]
  40c058:	cbz	x8, 40c09c <__fxstatat@plt+0xa56c>
  40c05c:	ldur	x8, [x29, #-24]
  40c060:	ldr	x9, [sp, #8]
  40c064:	ldr	x0, [x9]
  40c068:	ldr	x1, [sp, #32]
  40c06c:	blr	x8
  40c070:	tbnz	w0, #0, 40c080 <__fxstatat@plt+0xa550>
  40c074:	ldr	x8, [sp, #24]
  40c078:	stur	x8, [x29, #-8]
  40c07c:	b	40c0b4 <__fxstatat@plt+0xa584>
  40c080:	ldr	x8, [sp, #24]
  40c084:	add	x8, x8, #0x1
  40c088:	str	x8, [sp, #24]
  40c08c:	ldr	x8, [sp, #8]
  40c090:	ldr	x8, [x8, #8]
  40c094:	str	x8, [sp, #8]
  40c098:	b	40c054 <__fxstatat@plt+0xa524>
  40c09c:	ldr	x8, [sp, #16]
  40c0a0:	add	x8, x8, #0x10
  40c0a4:	str	x8, [sp, #16]
  40c0a8:	b	40c02c <__fxstatat@plt+0xa4fc>
  40c0ac:	ldr	x8, [sp, #24]
  40c0b0:	stur	x8, [x29, #-8]
  40c0b4:	ldur	x0, [x29, #-8]
  40c0b8:	ldp	x29, x30, [sp, #64]
  40c0bc:	add	sp, sp, #0x50
  40c0c0:	ret
  40c0c4:	sub	sp, sp, #0x20
  40c0c8:	str	x0, [sp, #24]
  40c0cc:	str	x1, [sp, #16]
  40c0d0:	str	xzr, [sp, #8]
  40c0d4:	ldr	x8, [sp, #24]
  40c0d8:	ldrb	w9, [x8]
  40c0dc:	strb	w9, [sp, #7]
  40c0e0:	cbz	w9, 40c120 <__fxstatat@plt+0xa5f0>
  40c0e4:	ldr	x8, [sp, #8]
  40c0e8:	mov	x9, #0x1f                  	// #31
  40c0ec:	mul	x8, x8, x9
  40c0f0:	ldrb	w10, [sp, #7]
  40c0f4:	mov	w9, w10
  40c0f8:	add	x8, x8, x9
  40c0fc:	ldr	x9, [sp, #16]
  40c100:	udiv	x11, x8, x9
  40c104:	mul	x9, x11, x9
  40c108:	subs	x8, x8, x9
  40c10c:	str	x8, [sp, #8]
  40c110:	ldr	x8, [sp, #24]
  40c114:	add	x8, x8, #0x1
  40c118:	str	x8, [sp, #24]
  40c11c:	b	40c0d4 <__fxstatat@plt+0xa5a4>
  40c120:	ldr	x0, [sp, #8]
  40c124:	add	sp, sp, #0x20
  40c128:	ret
  40c12c:	sub	sp, sp, #0x10
  40c130:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  40c134:	add	x8, x8, #0x244
  40c138:	str	x0, [sp, #8]
  40c13c:	ldr	x9, [sp, #8]
  40c140:	ldr	q0, [x8]
  40c144:	str	q0, [x9]
  40c148:	ldr	w10, [x8, #16]
  40c14c:	str	w10, [x9, #16]
  40c150:	add	sp, sp, #0x10
  40c154:	ret
  40c158:	sub	sp, sp, #0x50
  40c15c:	stp	x29, x30, [sp, #64]
  40c160:	add	x29, sp, #0x40
  40c164:	stur	x0, [x29, #-16]
  40c168:	stur	x1, [x29, #-24]
  40c16c:	str	x2, [sp, #32]
  40c170:	str	x3, [sp, #24]
  40c174:	str	x4, [sp, #16]
  40c178:	ldr	x8, [sp, #32]
  40c17c:	cbnz	x8, 40c18c <__fxstatat@plt+0xa65c>
  40c180:	adrp	x8, 40c000 <__fxstatat@plt+0xa4d0>
  40c184:	add	x8, x8, #0x2cc
  40c188:	str	x8, [sp, #32]
  40c18c:	ldr	x8, [sp, #24]
  40c190:	cbnz	x8, 40c1a0 <__fxstatat@plt+0xa670>
  40c194:	adrp	x8, 40c000 <__fxstatat@plt+0xa4d0>
  40c198:	add	x8, x8, #0x314
  40c19c:	str	x8, [sp, #24]
  40c1a0:	mov	x0, #0x50                  	// #80
  40c1a4:	bl	401870 <malloc@plt>
  40c1a8:	str	x0, [sp, #8]
  40c1ac:	ldr	x8, [sp, #8]
  40c1b0:	cbnz	x8, 40c1c0 <__fxstatat@plt+0xa690>
  40c1b4:	mov	x8, xzr
  40c1b8:	stur	x8, [x29, #-8]
  40c1bc:	b	40c2bc <__fxstatat@plt+0xa78c>
  40c1c0:	ldur	x8, [x29, #-24]
  40c1c4:	cbnz	x8, 40c1d4 <__fxstatat@plt+0xa6a4>
  40c1c8:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  40c1cc:	add	x8, x8, #0x244
  40c1d0:	stur	x8, [x29, #-24]
  40c1d4:	ldur	x8, [x29, #-24]
  40c1d8:	ldr	x9, [sp, #8]
  40c1dc:	str	x8, [x9, #40]
  40c1e0:	ldr	x0, [sp, #8]
  40c1e4:	bl	40c33c <__fxstatat@plt+0xa80c>
  40c1e8:	tbnz	w0, #0, 40c1f0 <__fxstatat@plt+0xa6c0>
  40c1ec:	b	40c2ac <__fxstatat@plt+0xa77c>
  40c1f0:	ldur	x0, [x29, #-16]
  40c1f4:	ldur	x1, [x29, #-24]
  40c1f8:	bl	40c4ac <__fxstatat@plt+0xa97c>
  40c1fc:	ldr	x8, [sp, #8]
  40c200:	str	x0, [x8, #16]
  40c204:	ldr	x8, [sp, #8]
  40c208:	ldr	x8, [x8, #16]
  40c20c:	cbnz	x8, 40c214 <__fxstatat@plt+0xa6e4>
  40c210:	b	40c2ac <__fxstatat@plt+0xa77c>
  40c214:	ldr	x8, [sp, #8]
  40c218:	ldr	x0, [x8, #16]
  40c21c:	mov	x1, #0x10                  	// #16
  40c220:	bl	4018e0 <calloc@plt>
  40c224:	ldr	x8, [sp, #8]
  40c228:	str	x0, [x8]
  40c22c:	ldr	x8, [sp, #8]
  40c230:	ldr	x8, [x8]
  40c234:	cbnz	x8, 40c23c <__fxstatat@plt+0xa70c>
  40c238:	b	40c2ac <__fxstatat@plt+0xa77c>
  40c23c:	ldr	x8, [sp, #8]
  40c240:	ldr	x8, [x8]
  40c244:	ldr	x9, [sp, #8]
  40c248:	mov	x10, #0x10                  	// #16
  40c24c:	ldr	x9, [x9, #16]
  40c250:	mul	x9, x10, x9
  40c254:	add	x8, x8, x9
  40c258:	ldr	x9, [sp, #8]
  40c25c:	str	x8, [x9, #8]
  40c260:	ldr	x8, [sp, #8]
  40c264:	mov	x9, xzr
  40c268:	str	xzr, [x8, #24]
  40c26c:	ldr	x8, [sp, #8]
  40c270:	str	xzr, [x8, #32]
  40c274:	ldr	x8, [sp, #32]
  40c278:	ldr	x10, [sp, #8]
  40c27c:	str	x8, [x10, #48]
  40c280:	ldr	x8, [sp, #24]
  40c284:	ldr	x10, [sp, #8]
  40c288:	str	x8, [x10, #56]
  40c28c:	ldr	x8, [sp, #16]
  40c290:	ldr	x10, [sp, #8]
  40c294:	str	x8, [x10, #64]
  40c298:	ldr	x8, [sp, #8]
  40c29c:	str	x9, [x8, #72]
  40c2a0:	ldr	x8, [sp, #8]
  40c2a4:	stur	x8, [x29, #-8]
  40c2a8:	b	40c2bc <__fxstatat@plt+0xa78c>
  40c2ac:	ldr	x0, [sp, #8]
  40c2b0:	bl	4019f0 <free@plt>
  40c2b4:	mov	x8, xzr
  40c2b8:	stur	x8, [x29, #-8]
  40c2bc:	ldur	x0, [x29, #-8]
  40c2c0:	ldp	x29, x30, [sp, #64]
  40c2c4:	add	sp, sp, #0x50
  40c2c8:	ret
  40c2cc:	sub	sp, sp, #0x30
  40c2d0:	stp	x29, x30, [sp, #32]
  40c2d4:	add	x29, sp, #0x20
  40c2d8:	mov	w8, #0x3                   	// #3
  40c2dc:	stur	x0, [x29, #-8]
  40c2e0:	str	x1, [sp, #16]
  40c2e4:	ldur	x0, [x29, #-8]
  40c2e8:	mov	w1, w8
  40c2ec:	bl	40e064 <__fxstatat@plt+0xc534>
  40c2f0:	str	x0, [sp, #8]
  40c2f4:	ldr	x9, [sp, #8]
  40c2f8:	ldr	x10, [sp, #16]
  40c2fc:	udiv	x11, x9, x10
  40c300:	mul	x10, x11, x10
  40c304:	subs	x0, x9, x10
  40c308:	ldp	x29, x30, [sp, #32]
  40c30c:	add	sp, sp, #0x30
  40c310:	ret
  40c314:	sub	sp, sp, #0x10
  40c318:	str	x0, [sp, #8]
  40c31c:	str	x1, [sp]
  40c320:	ldr	x8, [sp, #8]
  40c324:	ldr	x9, [sp]
  40c328:	cmp	x8, x9
  40c32c:	cset	w10, eq  // eq = none
  40c330:	and	w0, w10, #0x1
  40c334:	add	sp, sp, #0x10
  40c338:	ret
  40c33c:	sub	sp, sp, #0x20
  40c340:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  40c344:	add	x8, x8, #0x244
  40c348:	str	x0, [sp, #16]
  40c34c:	ldr	x9, [sp, #16]
  40c350:	ldr	x9, [x9, #40]
  40c354:	str	x9, [sp, #8]
  40c358:	ldr	x9, [sp, #8]
  40c35c:	cmp	x9, x8
  40c360:	b.ne	40c374 <__fxstatat@plt+0xa844>  // b.any
  40c364:	mov	w8, #0x1                   	// #1
  40c368:	and	w8, w8, #0x1
  40c36c:	strb	w8, [sp, #31]
  40c370:	b	40c49c <__fxstatat@plt+0xa96c>
  40c374:	mov	w8, #0xcccd                	// #52429
  40c378:	movk	w8, #0x3dcc, lsl #16
  40c37c:	fmov	s0, w8
  40c380:	str	s0, [sp, #4]
  40c384:	ldr	s0, [sp, #4]
  40c388:	ldr	x9, [sp, #8]
  40c38c:	ldr	s1, [x9, #8]
  40c390:	fcmp	s0, s1
  40c394:	cset	w8, mi  // mi = first
  40c398:	tbnz	w8, #0, 40c3a0 <__fxstatat@plt+0xa870>
  40c39c:	b	40c480 <__fxstatat@plt+0xa950>
  40c3a0:	ldr	x8, [sp, #8]
  40c3a4:	ldr	s0, [x8, #8]
  40c3a8:	ldr	s1, [sp, #4]
  40c3ac:	fmov	s2, #1.000000000000000000e+00
  40c3b0:	fsub	s1, s2, s1
  40c3b4:	fcmp	s0, s1
  40c3b8:	cset	w9, mi  // mi = first
  40c3bc:	tbnz	w9, #0, 40c3c4 <__fxstatat@plt+0xa894>
  40c3c0:	b	40c480 <__fxstatat@plt+0xa950>
  40c3c4:	ldr	s0, [sp, #4]
  40c3c8:	fmov	s1, #1.000000000000000000e+00
  40c3cc:	fadd	s0, s1, s0
  40c3d0:	ldr	x8, [sp, #8]
  40c3d4:	ldr	s1, [x8, #12]
  40c3d8:	fcmp	s0, s1
  40c3dc:	cset	w9, mi  // mi = first
  40c3e0:	tbnz	w9, #0, 40c3e8 <__fxstatat@plt+0xa8b8>
  40c3e4:	b	40c480 <__fxstatat@plt+0xa950>
  40c3e8:	ldr	x8, [sp, #8]
  40c3ec:	ldr	s0, [x8]
  40c3f0:	fmov	s1, wzr
  40c3f4:	fcmp	s1, s0
  40c3f8:	cset	w9, ls  // ls = plast
  40c3fc:	tbnz	w9, #0, 40c404 <__fxstatat@plt+0xa8d4>
  40c400:	b	40c480 <__fxstatat@plt+0xa950>
  40c404:	ldr	x8, [sp, #8]
  40c408:	ldr	s0, [x8]
  40c40c:	ldr	s1, [sp, #4]
  40c410:	fadd	s0, s0, s1
  40c414:	ldr	x8, [sp, #8]
  40c418:	ldr	s1, [x8, #4]
  40c41c:	fcmp	s0, s1
  40c420:	cset	w9, mi  // mi = first
  40c424:	tbnz	w9, #0, 40c42c <__fxstatat@plt+0xa8fc>
  40c428:	b	40c480 <__fxstatat@plt+0xa950>
  40c42c:	ldr	x8, [sp, #8]
  40c430:	ldr	s0, [x8, #4]
  40c434:	fmov	s1, #1.000000000000000000e+00
  40c438:	fcmp	s0, s1
  40c43c:	cset	w9, ls  // ls = plast
  40c440:	tbnz	w9, #0, 40c448 <__fxstatat@plt+0xa918>
  40c444:	b	40c480 <__fxstatat@plt+0xa950>
  40c448:	ldr	x8, [sp, #8]
  40c44c:	ldr	s0, [x8]
  40c450:	ldr	s1, [sp, #4]
  40c454:	fadd	s0, s0, s1
  40c458:	ldr	x8, [sp, #8]
  40c45c:	ldr	s1, [x8, #8]
  40c460:	fcmp	s0, s1
  40c464:	cset	w9, mi  // mi = first
  40c468:	tbnz	w9, #0, 40c470 <__fxstatat@plt+0xa940>
  40c46c:	b	40c480 <__fxstatat@plt+0xa950>
  40c470:	mov	w8, #0x1                   	// #1
  40c474:	and	w8, w8, #0x1
  40c478:	strb	w8, [sp, #31]
  40c47c:	b	40c49c <__fxstatat@plt+0xa96c>
  40c480:	ldr	x8, [sp, #16]
  40c484:	adrp	x9, 410000 <__fxstatat@plt+0xe4d0>
  40c488:	add	x9, x9, #0x244
  40c48c:	str	x9, [x8, #40]
  40c490:	mov	w10, wzr
  40c494:	and	w10, w10, #0x1
  40c498:	strb	w10, [sp, #31]
  40c49c:	ldrb	w8, [sp, #31]
  40c4a0:	and	w0, w8, #0x1
  40c4a4:	add	sp, sp, #0x20
  40c4a8:	ret
  40c4ac:	sub	sp, sp, #0x30
  40c4b0:	stp	x29, x30, [sp, #32]
  40c4b4:	add	x29, sp, #0x20
  40c4b8:	str	x0, [sp, #16]
  40c4bc:	str	x1, [sp, #8]
  40c4c0:	ldr	x8, [sp, #8]
  40c4c4:	ldrb	w9, [x8, #16]
  40c4c8:	tbnz	w9, #0, 40c514 <__fxstatat@plt+0xa9e4>
  40c4cc:	ldr	x8, [sp, #16]
  40c4d0:	ucvtf	s0, x8
  40c4d4:	ldr	x8, [sp, #8]
  40c4d8:	ldr	s1, [x8, #8]
  40c4dc:	fdiv	s0, s0, s1
  40c4e0:	str	s0, [sp, #4]
  40c4e4:	ldr	s0, [sp, #4]
  40c4e8:	mov	w9, #0x5f800000            	// #1602224128
  40c4ec:	fmov	s1, w9
  40c4f0:	fcmp	s1, s0
  40c4f4:	cset	w9, ls  // ls = plast
  40c4f8:	tbnz	w9, #0, 40c500 <__fxstatat@plt+0xa9d0>
  40c4fc:	b	40c508 <__fxstatat@plt+0xa9d8>
  40c500:	stur	xzr, [x29, #-8]
  40c504:	b	40c540 <__fxstatat@plt+0xaa10>
  40c508:	ldr	s0, [sp, #4]
  40c50c:	fcvtzu	x8, s0
  40c510:	str	x8, [sp, #16]
  40c514:	ldr	x0, [sp, #16]
  40c518:	bl	40d268 <__fxstatat@plt+0xb738>
  40c51c:	str	x0, [sp, #16]
  40c520:	ldr	x8, [sp, #16]
  40c524:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  40c528:	cmp	x9, x8
  40c52c:	b.cs	40c538 <__fxstatat@plt+0xaa08>  // b.hs, b.nlast
  40c530:	stur	xzr, [x29, #-8]
  40c534:	b	40c540 <__fxstatat@plt+0xaa10>
  40c538:	ldr	x8, [sp, #16]
  40c53c:	stur	x8, [x29, #-8]
  40c540:	ldur	x0, [x29, #-8]
  40c544:	ldp	x29, x30, [sp, #32]
  40c548:	add	sp, sp, #0x30
  40c54c:	ret
  40c550:	sub	sp, sp, #0x30
  40c554:	stp	x29, x30, [sp, #32]
  40c558:	add	x29, sp, #0x20
  40c55c:	stur	x0, [x29, #-8]
  40c560:	ldur	x8, [x29, #-8]
  40c564:	ldr	x8, [x8]
  40c568:	str	x8, [sp, #16]
  40c56c:	ldr	x8, [sp, #16]
  40c570:	ldur	x9, [x29, #-8]
  40c574:	ldr	x9, [x9, #8]
  40c578:	cmp	x8, x9
  40c57c:	b.cs	40c644 <__fxstatat@plt+0xab14>  // b.hs, b.nlast
  40c580:	ldr	x8, [sp, #16]
  40c584:	ldr	x8, [x8]
  40c588:	cbz	x8, 40c634 <__fxstatat@plt+0xab04>
  40c58c:	ldr	x8, [sp, #16]
  40c590:	ldr	x8, [x8, #8]
  40c594:	str	x8, [sp, #8]
  40c598:	ldr	x8, [sp, #8]
  40c59c:	cbz	x8, 40c600 <__fxstatat@plt+0xaad0>
  40c5a0:	ldur	x8, [x29, #-8]
  40c5a4:	ldr	x8, [x8, #64]
  40c5a8:	cbz	x8, 40c5c0 <__fxstatat@plt+0xaa90>
  40c5ac:	ldur	x8, [x29, #-8]
  40c5b0:	ldr	x8, [x8, #64]
  40c5b4:	ldr	x9, [sp, #8]
  40c5b8:	ldr	x0, [x9]
  40c5bc:	blr	x8
  40c5c0:	ldr	x8, [sp, #8]
  40c5c4:	mov	x9, xzr
  40c5c8:	str	x9, [x8]
  40c5cc:	ldr	x8, [sp, #8]
  40c5d0:	ldr	x8, [x8, #8]
  40c5d4:	str	x8, [sp]
  40c5d8:	ldur	x8, [x29, #-8]
  40c5dc:	ldr	x8, [x8, #72]
  40c5e0:	ldr	x9, [sp, #8]
  40c5e4:	str	x8, [x9, #8]
  40c5e8:	ldr	x8, [sp, #8]
  40c5ec:	ldur	x9, [x29, #-8]
  40c5f0:	str	x8, [x9, #72]
  40c5f4:	ldr	x8, [sp]
  40c5f8:	str	x8, [sp, #8]
  40c5fc:	b	40c598 <__fxstatat@plt+0xaa68>
  40c600:	ldur	x8, [x29, #-8]
  40c604:	ldr	x8, [x8, #64]
  40c608:	cbz	x8, 40c620 <__fxstatat@plt+0xaaf0>
  40c60c:	ldur	x8, [x29, #-8]
  40c610:	ldr	x8, [x8, #64]
  40c614:	ldr	x9, [sp, #16]
  40c618:	ldr	x0, [x9]
  40c61c:	blr	x8
  40c620:	ldr	x8, [sp, #16]
  40c624:	mov	x9, xzr
  40c628:	str	x9, [x8]
  40c62c:	ldr	x8, [sp, #16]
  40c630:	str	x9, [x8, #8]
  40c634:	ldr	x8, [sp, #16]
  40c638:	add	x8, x8, #0x10
  40c63c:	str	x8, [sp, #16]
  40c640:	b	40c56c <__fxstatat@plt+0xaa3c>
  40c644:	ldur	x8, [x29, #-8]
  40c648:	str	xzr, [x8, #24]
  40c64c:	ldur	x8, [x29, #-8]
  40c650:	str	xzr, [x8, #32]
  40c654:	ldp	x29, x30, [sp, #32]
  40c658:	add	sp, sp, #0x30
  40c65c:	ret
  40c660:	sub	sp, sp, #0x30
  40c664:	stp	x29, x30, [sp, #32]
  40c668:	add	x29, sp, #0x20
  40c66c:	stur	x0, [x29, #-8]
  40c670:	ldur	x8, [x29, #-8]
  40c674:	ldr	x8, [x8, #64]
  40c678:	cbz	x8, 40c6f8 <__fxstatat@plt+0xabc8>
  40c67c:	ldur	x8, [x29, #-8]
  40c680:	ldr	x8, [x8, #32]
  40c684:	cbz	x8, 40c6f8 <__fxstatat@plt+0xabc8>
  40c688:	ldur	x8, [x29, #-8]
  40c68c:	ldr	x8, [x8]
  40c690:	str	x8, [sp, #16]
  40c694:	ldr	x8, [sp, #16]
  40c698:	ldur	x9, [x29, #-8]
  40c69c:	ldr	x9, [x9, #8]
  40c6a0:	cmp	x8, x9
  40c6a4:	b.cs	40c6f8 <__fxstatat@plt+0xabc8>  // b.hs, b.nlast
  40c6a8:	ldr	x8, [sp, #16]
  40c6ac:	ldr	x8, [x8]
  40c6b0:	cbz	x8, 40c6e8 <__fxstatat@plt+0xabb8>
  40c6b4:	ldr	x8, [sp, #16]
  40c6b8:	str	x8, [sp, #8]
  40c6bc:	ldr	x8, [sp, #8]
  40c6c0:	cbz	x8, 40c6e8 <__fxstatat@plt+0xabb8>
  40c6c4:	ldur	x8, [x29, #-8]
  40c6c8:	ldr	x8, [x8, #64]
  40c6cc:	ldr	x9, [sp, #8]
  40c6d0:	ldr	x0, [x9]
  40c6d4:	blr	x8
  40c6d8:	ldr	x8, [sp, #8]
  40c6dc:	ldr	x8, [x8, #8]
  40c6e0:	str	x8, [sp, #8]
  40c6e4:	b	40c6bc <__fxstatat@plt+0xab8c>
  40c6e8:	ldr	x8, [sp, #16]
  40c6ec:	add	x8, x8, #0x10
  40c6f0:	str	x8, [sp, #16]
  40c6f4:	b	40c694 <__fxstatat@plt+0xab64>
  40c6f8:	ldur	x8, [x29, #-8]
  40c6fc:	ldr	x8, [x8]
  40c700:	str	x8, [sp, #16]
  40c704:	ldr	x8, [sp, #16]
  40c708:	ldur	x9, [x29, #-8]
  40c70c:	ldr	x9, [x9, #8]
  40c710:	cmp	x8, x9
  40c714:	b.cs	40c75c <__fxstatat@plt+0xac2c>  // b.hs, b.nlast
  40c718:	ldr	x8, [sp, #16]
  40c71c:	ldr	x8, [x8, #8]
  40c720:	str	x8, [sp, #8]
  40c724:	ldr	x8, [sp, #8]
  40c728:	cbz	x8, 40c74c <__fxstatat@plt+0xac1c>
  40c72c:	ldr	x8, [sp, #8]
  40c730:	ldr	x8, [x8, #8]
  40c734:	str	x8, [sp]
  40c738:	ldr	x0, [sp, #8]
  40c73c:	bl	4019f0 <free@plt>
  40c740:	ldr	x8, [sp]
  40c744:	str	x8, [sp, #8]
  40c748:	b	40c724 <__fxstatat@plt+0xabf4>
  40c74c:	ldr	x8, [sp, #16]
  40c750:	add	x8, x8, #0x10
  40c754:	str	x8, [sp, #16]
  40c758:	b	40c704 <__fxstatat@plt+0xabd4>
  40c75c:	ldur	x8, [x29, #-8]
  40c760:	ldr	x8, [x8, #72]
  40c764:	str	x8, [sp, #8]
  40c768:	ldr	x8, [sp, #8]
  40c76c:	cbz	x8, 40c790 <__fxstatat@plt+0xac60>
  40c770:	ldr	x8, [sp, #8]
  40c774:	ldr	x8, [x8, #8]
  40c778:	str	x8, [sp]
  40c77c:	ldr	x0, [sp, #8]
  40c780:	bl	4019f0 <free@plt>
  40c784:	ldr	x8, [sp]
  40c788:	str	x8, [sp, #8]
  40c78c:	b	40c768 <__fxstatat@plt+0xac38>
  40c790:	ldur	x8, [x29, #-8]
  40c794:	ldr	x0, [x8]
  40c798:	bl	4019f0 <free@plt>
  40c79c:	ldur	x0, [x29, #-8]
  40c7a0:	bl	4019f0 <free@plt>
  40c7a4:	ldp	x29, x30, [sp, #32]
  40c7a8:	add	sp, sp, #0x30
  40c7ac:	ret
  40c7b0:	sub	sp, sp, #0x90
  40c7b4:	stp	x29, x30, [sp, #128]
  40c7b8:	add	x29, sp, #0x80
  40c7bc:	stur	x0, [x29, #-16]
  40c7c0:	stur	x1, [x29, #-24]
  40c7c4:	ldur	x0, [x29, #-24]
  40c7c8:	ldur	x8, [x29, #-16]
  40c7cc:	ldr	x1, [x8, #40]
  40c7d0:	bl	40c4ac <__fxstatat@plt+0xa97c>
  40c7d4:	str	x0, [sp, #8]
  40c7d8:	ldr	x8, [sp, #8]
  40c7dc:	cbnz	x8, 40c7f0 <__fxstatat@plt+0xacc0>
  40c7e0:	mov	w8, wzr
  40c7e4:	and	w8, w8, #0x1
  40c7e8:	sturb	w8, [x29, #-1]
  40c7ec:	b	40c9c0 <__fxstatat@plt+0xae90>
  40c7f0:	ldr	x8, [sp, #8]
  40c7f4:	ldur	x9, [x29, #-16]
  40c7f8:	ldr	x9, [x9, #16]
  40c7fc:	cmp	x8, x9
  40c800:	b.ne	40c814 <__fxstatat@plt+0xace4>  // b.any
  40c804:	mov	w8, #0x1                   	// #1
  40c808:	and	w8, w8, #0x1
  40c80c:	sturb	w8, [x29, #-1]
  40c810:	b	40c9c0 <__fxstatat@plt+0xae90>
  40c814:	add	x8, sp, #0x18
  40c818:	str	x8, [sp, #16]
  40c81c:	ldr	x0, [sp, #8]
  40c820:	mov	x1, #0x10                  	// #16
  40c824:	bl	4018e0 <calloc@plt>
  40c828:	ldr	x8, [sp, #16]
  40c82c:	str	x0, [x8]
  40c830:	ldr	x8, [sp, #16]
  40c834:	ldr	x8, [x8]
  40c838:	cbnz	x8, 40c84c <__fxstatat@plt+0xad1c>
  40c83c:	mov	w8, wzr
  40c840:	and	w8, w8, #0x1
  40c844:	sturb	w8, [x29, #-1]
  40c848:	b	40c9c0 <__fxstatat@plt+0xae90>
  40c84c:	ldr	x8, [sp, #8]
  40c850:	ldr	x9, [sp, #16]
  40c854:	mov	x10, #0x10                  	// #16
  40c858:	str	x8, [x9, #16]
  40c85c:	ldr	x8, [sp, #16]
  40c860:	ldr	x8, [x8]
  40c864:	ldr	x9, [sp, #8]
  40c868:	mul	x9, x10, x9
  40c86c:	add	x8, x8, x9
  40c870:	ldr	x9, [sp, #16]
  40c874:	str	x8, [x9, #8]
  40c878:	ldr	x8, [sp, #16]
  40c87c:	str	xzr, [x8, #24]
  40c880:	ldr	x8, [sp, #16]
  40c884:	str	xzr, [x8, #32]
  40c888:	ldur	x8, [x29, #-16]
  40c88c:	ldr	x8, [x8, #40]
  40c890:	ldr	x9, [sp, #16]
  40c894:	str	x8, [x9, #40]
  40c898:	ldur	x8, [x29, #-16]
  40c89c:	ldr	x8, [x8, #48]
  40c8a0:	ldr	x9, [sp, #16]
  40c8a4:	str	x8, [x9, #48]
  40c8a8:	ldur	x8, [x29, #-16]
  40c8ac:	ldr	x8, [x8, #56]
  40c8b0:	ldr	x9, [sp, #16]
  40c8b4:	str	x8, [x9, #56]
  40c8b8:	ldur	x8, [x29, #-16]
  40c8bc:	ldr	x8, [x8, #64]
  40c8c0:	ldr	x9, [sp, #16]
  40c8c4:	str	x8, [x9, #64]
  40c8c8:	ldur	x8, [x29, #-16]
  40c8cc:	ldr	x8, [x8, #72]
  40c8d0:	ldr	x9, [sp, #16]
  40c8d4:	str	x8, [x9, #72]
  40c8d8:	ldr	x0, [sp, #16]
  40c8dc:	ldur	x1, [x29, #-16]
  40c8e0:	mov	w11, wzr
  40c8e4:	and	w2, w11, #0x1
  40c8e8:	bl	40c9d4 <__fxstatat@plt+0xaea4>
  40c8ec:	tbnz	w0, #0, 40c8f4 <__fxstatat@plt+0xadc4>
  40c8f0:	b	40c960 <__fxstatat@plt+0xae30>
  40c8f4:	ldur	x8, [x29, #-16]
  40c8f8:	ldr	x0, [x8]
  40c8fc:	bl	4019f0 <free@plt>
  40c900:	ldr	x8, [sp, #16]
  40c904:	ldr	x8, [x8]
  40c908:	ldur	x9, [x29, #-16]
  40c90c:	str	x8, [x9]
  40c910:	ldr	x8, [sp, #16]
  40c914:	ldr	x8, [x8, #8]
  40c918:	ldur	x9, [x29, #-16]
  40c91c:	str	x8, [x9, #8]
  40c920:	ldr	x8, [sp, #16]
  40c924:	ldr	x8, [x8, #16]
  40c928:	ldur	x9, [x29, #-16]
  40c92c:	str	x8, [x9, #16]
  40c930:	ldr	x8, [sp, #16]
  40c934:	ldr	x8, [x8, #24]
  40c938:	ldur	x9, [x29, #-16]
  40c93c:	str	x8, [x9, #24]
  40c940:	ldr	x8, [sp, #16]
  40c944:	ldr	x8, [x8, #72]
  40c948:	ldur	x9, [x29, #-16]
  40c94c:	str	x8, [x9, #72]
  40c950:	mov	w10, #0x1                   	// #1
  40c954:	and	w10, w10, #0x1
  40c958:	sturb	w10, [x29, #-1]
  40c95c:	b	40c9c0 <__fxstatat@plt+0xae90>
  40c960:	ldr	x8, [sp, #16]
  40c964:	ldr	x8, [x8, #72]
  40c968:	ldur	x9, [x29, #-16]
  40c96c:	str	x8, [x9, #72]
  40c970:	ldur	x0, [x29, #-16]
  40c974:	ldr	x1, [sp, #16]
  40c978:	mov	w10, #0x1                   	// #1
  40c97c:	and	w2, w10, #0x1
  40c980:	bl	40c9d4 <__fxstatat@plt+0xaea4>
  40c984:	tbnz	w0, #0, 40c98c <__fxstatat@plt+0xae5c>
  40c988:	b	40c9a4 <__fxstatat@plt+0xae74>
  40c98c:	ldur	x0, [x29, #-16]
  40c990:	ldr	x1, [sp, #16]
  40c994:	mov	w8, wzr
  40c998:	and	w2, w8, #0x1
  40c99c:	bl	40c9d4 <__fxstatat@plt+0xaea4>
  40c9a0:	tbnz	w0, #0, 40c9a8 <__fxstatat@plt+0xae78>
  40c9a4:	bl	401960 <abort@plt>
  40c9a8:	ldr	x8, [sp, #16]
  40c9ac:	ldr	x0, [x8]
  40c9b0:	bl	4019f0 <free@plt>
  40c9b4:	mov	w9, wzr
  40c9b8:	and	w9, w9, #0x1
  40c9bc:	sturb	w9, [x29, #-1]
  40c9c0:	ldurb	w8, [x29, #-1]
  40c9c4:	and	w0, w8, #0x1
  40c9c8:	ldp	x29, x30, [sp, #128]
  40c9cc:	add	sp, sp, #0x90
  40c9d0:	ret
  40c9d4:	sub	sp, sp, #0x60
  40c9d8:	stp	x29, x30, [sp, #80]
  40c9dc:	add	x29, sp, #0x50
  40c9e0:	stur	x0, [x29, #-16]
  40c9e4:	stur	x1, [x29, #-24]
  40c9e8:	and	w8, w2, #0x1
  40c9ec:	sturb	w8, [x29, #-25]
  40c9f0:	ldur	x9, [x29, #-24]
  40c9f4:	ldr	x9, [x9]
  40c9f8:	str	x9, [sp, #40]
  40c9fc:	ldr	x8, [sp, #40]
  40ca00:	ldur	x9, [x29, #-24]
  40ca04:	ldr	x9, [x9, #8]
  40ca08:	cmp	x8, x9
  40ca0c:	b.cs	40cb94 <__fxstatat@plt+0xb064>  // b.hs, b.nlast
  40ca10:	ldr	x8, [sp, #40]
  40ca14:	ldr	x8, [x8]
  40ca18:	cbz	x8, 40cb84 <__fxstatat@plt+0xb054>
  40ca1c:	ldr	x8, [sp, #40]
  40ca20:	ldr	x8, [x8, #8]
  40ca24:	str	x8, [sp, #32]
  40ca28:	ldr	x8, [sp, #32]
  40ca2c:	cbz	x8, 40cab8 <__fxstatat@plt+0xaf88>
  40ca30:	ldr	x8, [sp, #32]
  40ca34:	ldr	x8, [x8]
  40ca38:	str	x8, [sp, #16]
  40ca3c:	ldur	x0, [x29, #-16]
  40ca40:	ldr	x1, [sp, #16]
  40ca44:	bl	40bd80 <__fxstatat@plt+0xa250>
  40ca48:	str	x0, [sp, #8]
  40ca4c:	ldr	x8, [sp, #32]
  40ca50:	ldr	x8, [x8, #8]
  40ca54:	str	x8, [sp, #24]
  40ca58:	ldr	x8, [sp, #8]
  40ca5c:	ldr	x8, [x8]
  40ca60:	cbz	x8, 40ca84 <__fxstatat@plt+0xaf54>
  40ca64:	ldr	x8, [sp, #8]
  40ca68:	ldr	x8, [x8, #8]
  40ca6c:	ldr	x9, [sp, #32]
  40ca70:	str	x8, [x9, #8]
  40ca74:	ldr	x8, [sp, #32]
  40ca78:	ldr	x9, [sp, #8]
  40ca7c:	str	x8, [x9, #8]
  40ca80:	b	40caac <__fxstatat@plt+0xaf7c>
  40ca84:	ldr	x8, [sp, #16]
  40ca88:	ldr	x9, [sp, #8]
  40ca8c:	str	x8, [x9]
  40ca90:	ldur	x8, [x29, #-16]
  40ca94:	ldr	x9, [x8, #24]
  40ca98:	add	x9, x9, #0x1
  40ca9c:	str	x9, [x8, #24]
  40caa0:	ldur	x0, [x29, #-16]
  40caa4:	ldr	x1, [sp, #32]
  40caa8:	bl	40d3bc <__fxstatat@plt+0xb88c>
  40caac:	ldr	x8, [sp, #24]
  40cab0:	str	x8, [sp, #32]
  40cab4:	b	40ca28 <__fxstatat@plt+0xaef8>
  40cab8:	ldr	x8, [sp, #40]
  40cabc:	ldr	x8, [x8]
  40cac0:	str	x8, [sp, #16]
  40cac4:	ldr	x8, [sp, #40]
  40cac8:	mov	x9, xzr
  40cacc:	str	x9, [x8, #8]
  40cad0:	ldurb	w10, [x29, #-25]
  40cad4:	tbnz	w10, #0, 40cadc <__fxstatat@plt+0xafac>
  40cad8:	b	40cae0 <__fxstatat@plt+0xafb0>
  40cadc:	b	40cb84 <__fxstatat@plt+0xb054>
  40cae0:	ldur	x0, [x29, #-16]
  40cae4:	ldr	x1, [sp, #16]
  40cae8:	bl	40bd80 <__fxstatat@plt+0xa250>
  40caec:	str	x0, [sp, #8]
  40caf0:	ldr	x8, [sp, #8]
  40caf4:	ldr	x8, [x8]
  40caf8:	cbz	x8, 40cb4c <__fxstatat@plt+0xb01c>
  40cafc:	ldur	x0, [x29, #-16]
  40cb00:	bl	40cfcc <__fxstatat@plt+0xb49c>
  40cb04:	str	x0, [sp]
  40cb08:	ldr	x8, [sp]
  40cb0c:	cbnz	x8, 40cb20 <__fxstatat@plt+0xaff0>
  40cb10:	mov	w8, wzr
  40cb14:	and	w8, w8, #0x1
  40cb18:	sturb	w8, [x29, #-1]
  40cb1c:	b	40cba0 <__fxstatat@plt+0xb070>
  40cb20:	ldr	x8, [sp, #16]
  40cb24:	ldr	x9, [sp]
  40cb28:	str	x8, [x9]
  40cb2c:	ldr	x8, [sp, #8]
  40cb30:	ldr	x8, [x8, #8]
  40cb34:	ldr	x9, [sp]
  40cb38:	str	x8, [x9, #8]
  40cb3c:	ldr	x8, [sp]
  40cb40:	ldr	x9, [sp, #8]
  40cb44:	str	x8, [x9, #8]
  40cb48:	b	40cb68 <__fxstatat@plt+0xb038>
  40cb4c:	ldr	x8, [sp, #16]
  40cb50:	ldr	x9, [sp, #8]
  40cb54:	str	x8, [x9]
  40cb58:	ldur	x8, [x29, #-16]
  40cb5c:	ldr	x9, [x8, #24]
  40cb60:	add	x9, x9, #0x1
  40cb64:	str	x9, [x8, #24]
  40cb68:	ldr	x8, [sp, #40]
  40cb6c:	mov	x9, xzr
  40cb70:	str	x9, [x8]
  40cb74:	ldur	x8, [x29, #-24]
  40cb78:	ldr	x9, [x8, #24]
  40cb7c:	subs	x9, x9, #0x1
  40cb80:	str	x9, [x8, #24]
  40cb84:	ldr	x8, [sp, #40]
  40cb88:	add	x8, x8, #0x10
  40cb8c:	str	x8, [sp, #40]
  40cb90:	b	40c9fc <__fxstatat@plt+0xaecc>
  40cb94:	mov	w8, #0x1                   	// #1
  40cb98:	and	w8, w8, #0x1
  40cb9c:	sturb	w8, [x29, #-1]
  40cba0:	ldurb	w8, [x29, #-1]
  40cba4:	and	w0, w8, #0x1
  40cba8:	ldp	x29, x30, [sp, #80]
  40cbac:	add	sp, sp, #0x60
  40cbb0:	ret
  40cbb4:	sub	sp, sp, #0x60
  40cbb8:	stp	x29, x30, [sp, #80]
  40cbbc:	add	x29, sp, #0x50
  40cbc0:	stur	x0, [x29, #-16]
  40cbc4:	stur	x1, [x29, #-24]
  40cbc8:	stur	x2, [x29, #-32]
  40cbcc:	ldur	x8, [x29, #-24]
  40cbd0:	cbnz	x8, 40cbd8 <__fxstatat@plt+0xb0a8>
  40cbd4:	bl	401960 <abort@plt>
  40cbd8:	ldur	x0, [x29, #-16]
  40cbdc:	ldur	x1, [x29, #-24]
  40cbe0:	add	x2, sp, #0x20
  40cbe4:	mov	w8, wzr
  40cbe8:	and	w3, w8, #0x1
  40cbec:	bl	40ce14 <__fxstatat@plt+0xb2e4>
  40cbf0:	str	x0, [sp, #40]
  40cbf4:	cbz	x0, 40cc14 <__fxstatat@plt+0xb0e4>
  40cbf8:	ldur	x8, [x29, #-32]
  40cbfc:	cbz	x8, 40cc0c <__fxstatat@plt+0xb0dc>
  40cc00:	ldr	x8, [sp, #40]
  40cc04:	ldur	x9, [x29, #-32]
  40cc08:	str	x8, [x9]
  40cc0c:	stur	wzr, [x29, #-4]
  40cc10:	b	40ce04 <__fxstatat@plt+0xb2d4>
  40cc14:	ldur	x8, [x29, #-16]
  40cc18:	ldr	x8, [x8, #24]
  40cc1c:	ucvtf	s0, x8
  40cc20:	ldur	x8, [x29, #-16]
  40cc24:	ldr	x8, [x8, #40]
  40cc28:	ldr	s1, [x8, #8]
  40cc2c:	ldur	x8, [x29, #-16]
  40cc30:	ldr	x8, [x8, #16]
  40cc34:	ucvtf	s2, x8
  40cc38:	fmul	s1, s1, s2
  40cc3c:	fcmp	s0, s1
  40cc40:	cset	w9, gt
  40cc44:	tbnz	w9, #0, 40cc4c <__fxstatat@plt+0xb11c>
  40cc48:	b	40cd60 <__fxstatat@plt+0xb230>
  40cc4c:	ldur	x0, [x29, #-16]
  40cc50:	bl	40c33c <__fxstatat@plt+0xa80c>
  40cc54:	ldur	x8, [x29, #-16]
  40cc58:	ldr	x8, [x8, #24]
  40cc5c:	ucvtf	s0, x8
  40cc60:	ldur	x8, [x29, #-16]
  40cc64:	ldr	x8, [x8, #40]
  40cc68:	ldr	s1, [x8, #8]
  40cc6c:	ldur	x8, [x29, #-16]
  40cc70:	ldr	x8, [x8, #16]
  40cc74:	ucvtf	s2, x8
  40cc78:	fmul	s1, s1, s2
  40cc7c:	fcmp	s0, s1
  40cc80:	cset	w9, gt
  40cc84:	tbnz	w9, #0, 40cc8c <__fxstatat@plt+0xb15c>
  40cc88:	b	40cd60 <__fxstatat@plt+0xb230>
  40cc8c:	ldur	x8, [x29, #-16]
  40cc90:	ldr	x8, [x8, #40]
  40cc94:	str	x8, [sp, #24]
  40cc98:	ldr	x8, [sp, #24]
  40cc9c:	ldrb	w9, [x8, #16]
  40cca0:	tbnz	w9, #0, 40cca8 <__fxstatat@plt+0xb178>
  40cca4:	b	40ccc8 <__fxstatat@plt+0xb198>
  40cca8:	ldur	x8, [x29, #-16]
  40ccac:	ldr	x8, [x8, #16]
  40ccb0:	ucvtf	s0, x8
  40ccb4:	ldr	x8, [sp, #24]
  40ccb8:	ldr	s1, [x8, #12]
  40ccbc:	fmul	s0, s0, s1
  40ccc0:	str	s0, [sp, #4]
  40ccc4:	b	40ccf0 <__fxstatat@plt+0xb1c0>
  40ccc8:	ldur	x8, [x29, #-16]
  40cccc:	ldr	x8, [x8, #16]
  40ccd0:	ucvtf	s0, x8
  40ccd4:	ldr	x8, [sp, #24]
  40ccd8:	ldr	s1, [x8, #12]
  40ccdc:	fmul	s0, s0, s1
  40cce0:	ldr	x8, [sp, #24]
  40cce4:	ldr	s1, [x8, #8]
  40cce8:	fmul	s0, s0, s1
  40ccec:	str	s0, [sp, #4]
  40ccf0:	ldr	s0, [sp, #4]
  40ccf4:	str	s0, [sp, #20]
  40ccf8:	ldr	s0, [sp, #20]
  40ccfc:	mov	w8, #0x5f800000            	// #1602224128
  40cd00:	fmov	s1, w8
  40cd04:	fcmp	s1, s0
  40cd08:	cset	w8, ls  // ls = plast
  40cd0c:	tbnz	w8, #0, 40cd14 <__fxstatat@plt+0xb1e4>
  40cd10:	b	40cd20 <__fxstatat@plt+0xb1f0>
  40cd14:	mov	w8, #0xffffffff            	// #-1
  40cd18:	stur	w8, [x29, #-4]
  40cd1c:	b	40ce04 <__fxstatat@plt+0xb2d4>
  40cd20:	ldur	x0, [x29, #-16]
  40cd24:	ldr	s0, [sp, #20]
  40cd28:	fcvtzu	x1, s0
  40cd2c:	bl	40c7b0 <__fxstatat@plt+0xac80>
  40cd30:	tbnz	w0, #0, 40cd40 <__fxstatat@plt+0xb210>
  40cd34:	mov	w8, #0xffffffff            	// #-1
  40cd38:	stur	w8, [x29, #-4]
  40cd3c:	b	40ce04 <__fxstatat@plt+0xb2d4>
  40cd40:	ldur	x0, [x29, #-16]
  40cd44:	ldur	x1, [x29, #-24]
  40cd48:	add	x2, sp, #0x20
  40cd4c:	mov	w8, wzr
  40cd50:	and	w3, w8, #0x1
  40cd54:	bl	40ce14 <__fxstatat@plt+0xb2e4>
  40cd58:	cbz	x0, 40cd60 <__fxstatat@plt+0xb230>
  40cd5c:	bl	401960 <abort@plt>
  40cd60:	ldr	x8, [sp, #32]
  40cd64:	ldr	x8, [x8]
  40cd68:	cbz	x8, 40cdd0 <__fxstatat@plt+0xb2a0>
  40cd6c:	ldur	x0, [x29, #-16]
  40cd70:	bl	40cfcc <__fxstatat@plt+0xb49c>
  40cd74:	str	x0, [sp, #8]
  40cd78:	ldr	x8, [sp, #8]
  40cd7c:	cbnz	x8, 40cd8c <__fxstatat@plt+0xb25c>
  40cd80:	mov	w8, #0xffffffff            	// #-1
  40cd84:	stur	w8, [x29, #-4]
  40cd88:	b	40ce04 <__fxstatat@plt+0xb2d4>
  40cd8c:	ldur	x8, [x29, #-24]
  40cd90:	ldr	x9, [sp, #8]
  40cd94:	str	x8, [x9]
  40cd98:	ldr	x8, [sp, #32]
  40cd9c:	ldr	x8, [x8, #8]
  40cda0:	ldr	x9, [sp, #8]
  40cda4:	str	x8, [x9, #8]
  40cda8:	ldr	x8, [sp, #8]
  40cdac:	ldr	x9, [sp, #32]
  40cdb0:	str	x8, [x9, #8]
  40cdb4:	ldur	x8, [x29, #-16]
  40cdb8:	ldr	x9, [x8, #32]
  40cdbc:	add	x9, x9, #0x1
  40cdc0:	str	x9, [x8, #32]
  40cdc4:	mov	w10, #0x1                   	// #1
  40cdc8:	stur	w10, [x29, #-4]
  40cdcc:	b	40ce04 <__fxstatat@plt+0xb2d4>
  40cdd0:	ldur	x8, [x29, #-24]
  40cdd4:	ldr	x9, [sp, #32]
  40cdd8:	str	x8, [x9]
  40cddc:	ldur	x8, [x29, #-16]
  40cde0:	ldr	x9, [x8, #32]
  40cde4:	add	x9, x9, #0x1
  40cde8:	str	x9, [x8, #32]
  40cdec:	ldur	x8, [x29, #-16]
  40cdf0:	ldr	x9, [x8, #24]
  40cdf4:	add	x9, x9, #0x1
  40cdf8:	str	x9, [x8, #24]
  40cdfc:	mov	w10, #0x1                   	// #1
  40ce00:	stur	w10, [x29, #-4]
  40ce04:	ldur	w0, [x29, #-4]
  40ce08:	ldp	x29, x30, [sp, #80]
  40ce0c:	add	sp, sp, #0x60
  40ce10:	ret
  40ce14:	sub	sp, sp, #0x70
  40ce18:	stp	x29, x30, [sp, #96]
  40ce1c:	add	x29, sp, #0x60
  40ce20:	stur	x0, [x29, #-16]
  40ce24:	stur	x1, [x29, #-24]
  40ce28:	stur	x2, [x29, #-32]
  40ce2c:	and	w8, w3, #0x1
  40ce30:	sturb	w8, [x29, #-33]
  40ce34:	ldur	x0, [x29, #-16]
  40ce38:	ldur	x1, [x29, #-24]
  40ce3c:	bl	40bd80 <__fxstatat@plt+0xa250>
  40ce40:	str	x0, [sp, #48]
  40ce44:	ldr	x9, [sp, #48]
  40ce48:	ldur	x10, [x29, #-32]
  40ce4c:	str	x9, [x10]
  40ce50:	ldr	x9, [sp, #48]
  40ce54:	ldr	x9, [x9]
  40ce58:	cbnz	x9, 40ce68 <__fxstatat@plt+0xb338>
  40ce5c:	mov	x8, xzr
  40ce60:	stur	x8, [x29, #-8]
  40ce64:	b	40cfbc <__fxstatat@plt+0xb48c>
  40ce68:	ldur	x8, [x29, #-24]
  40ce6c:	ldr	x9, [sp, #48]
  40ce70:	ldr	x9, [x9]
  40ce74:	cmp	x8, x9
  40ce78:	b.eq	40ce9c <__fxstatat@plt+0xb36c>  // b.none
  40ce7c:	ldur	x8, [x29, #-16]
  40ce80:	ldr	x8, [x8, #56]
  40ce84:	ldur	x0, [x29, #-24]
  40ce88:	ldr	x9, [sp, #48]
  40ce8c:	ldr	x1, [x9]
  40ce90:	blr	x8
  40ce94:	tbnz	w0, #0, 40ce9c <__fxstatat@plt+0xb36c>
  40ce98:	b	40cf04 <__fxstatat@plt+0xb3d4>
  40ce9c:	ldr	x8, [sp, #48]
  40cea0:	ldr	x8, [x8]
  40cea4:	str	x8, [sp, #32]
  40cea8:	ldurb	w9, [x29, #-33]
  40ceac:	tbnz	w9, #0, 40ceb4 <__fxstatat@plt+0xb384>
  40ceb0:	b	40cef8 <__fxstatat@plt+0xb3c8>
  40ceb4:	ldr	x8, [sp, #48]
  40ceb8:	ldr	x8, [x8, #8]
  40cebc:	cbz	x8, 40ceec <__fxstatat@plt+0xb3bc>
  40cec0:	ldr	x8, [sp, #48]
  40cec4:	ldr	x8, [x8, #8]
  40cec8:	str	x8, [sp, #24]
  40cecc:	ldr	x8, [sp, #48]
  40ced0:	ldr	x9, [sp, #24]
  40ced4:	ldr	q0, [x9]
  40ced8:	str	q0, [x8]
  40cedc:	ldur	x0, [x29, #-16]
  40cee0:	ldr	x1, [sp, #24]
  40cee4:	bl	40d3bc <__fxstatat@plt+0xb88c>
  40cee8:	b	40cef8 <__fxstatat@plt+0xb3c8>
  40ceec:	ldr	x8, [sp, #48]
  40cef0:	mov	x9, xzr
  40cef4:	str	x9, [x8]
  40cef8:	ldr	x8, [sp, #32]
  40cefc:	stur	x8, [x29, #-8]
  40cf00:	b	40cfbc <__fxstatat@plt+0xb48c>
  40cf04:	ldr	x8, [sp, #48]
  40cf08:	str	x8, [sp, #40]
  40cf0c:	ldr	x8, [sp, #40]
  40cf10:	ldr	x8, [x8, #8]
  40cf14:	cbz	x8, 40cfb4 <__fxstatat@plt+0xb484>
  40cf18:	ldur	x8, [x29, #-24]
  40cf1c:	ldr	x9, [sp, #40]
  40cf20:	ldr	x9, [x9, #8]
  40cf24:	ldr	x9, [x9]
  40cf28:	cmp	x8, x9
  40cf2c:	b.eq	40cf54 <__fxstatat@plt+0xb424>  // b.none
  40cf30:	ldur	x8, [x29, #-16]
  40cf34:	ldr	x8, [x8, #56]
  40cf38:	ldur	x0, [x29, #-24]
  40cf3c:	ldr	x9, [sp, #40]
  40cf40:	ldr	x9, [x9, #8]
  40cf44:	ldr	x1, [x9]
  40cf48:	blr	x8
  40cf4c:	tbnz	w0, #0, 40cf54 <__fxstatat@plt+0xb424>
  40cf50:	b	40cfa4 <__fxstatat@plt+0xb474>
  40cf54:	ldr	x8, [sp, #40]
  40cf58:	ldr	x8, [x8, #8]
  40cf5c:	ldr	x8, [x8]
  40cf60:	str	x8, [sp, #16]
  40cf64:	ldurb	w9, [x29, #-33]
  40cf68:	tbnz	w9, #0, 40cf70 <__fxstatat@plt+0xb440>
  40cf6c:	b	40cf98 <__fxstatat@plt+0xb468>
  40cf70:	ldr	x8, [sp, #40]
  40cf74:	ldr	x8, [x8, #8]
  40cf78:	str	x8, [sp, #8]
  40cf7c:	ldr	x8, [sp, #8]
  40cf80:	ldr	x8, [x8, #8]
  40cf84:	ldr	x9, [sp, #40]
  40cf88:	str	x8, [x9, #8]
  40cf8c:	ldur	x0, [x29, #-16]
  40cf90:	ldr	x1, [sp, #8]
  40cf94:	bl	40d3bc <__fxstatat@plt+0xb88c>
  40cf98:	ldr	x8, [sp, #16]
  40cf9c:	stur	x8, [x29, #-8]
  40cfa0:	b	40cfbc <__fxstatat@plt+0xb48c>
  40cfa4:	ldr	x8, [sp, #40]
  40cfa8:	ldr	x8, [x8, #8]
  40cfac:	str	x8, [sp, #40]
  40cfb0:	b	40cf0c <__fxstatat@plt+0xb3dc>
  40cfb4:	mov	x8, xzr
  40cfb8:	stur	x8, [x29, #-8]
  40cfbc:	ldur	x0, [x29, #-8]
  40cfc0:	ldp	x29, x30, [sp, #96]
  40cfc4:	add	sp, sp, #0x70
  40cfc8:	ret
  40cfcc:	sub	sp, sp, #0x20
  40cfd0:	stp	x29, x30, [sp, #16]
  40cfd4:	add	x29, sp, #0x10
  40cfd8:	str	x0, [sp, #8]
  40cfdc:	ldr	x8, [sp, #8]
  40cfe0:	ldr	x8, [x8, #72]
  40cfe4:	cbz	x8, 40d008 <__fxstatat@plt+0xb4d8>
  40cfe8:	ldr	x8, [sp, #8]
  40cfec:	ldr	x8, [x8, #72]
  40cff0:	str	x8, [sp]
  40cff4:	ldr	x8, [sp]
  40cff8:	ldr	x8, [x8, #8]
  40cffc:	ldr	x9, [sp, #8]
  40d000:	str	x8, [x9, #72]
  40d004:	b	40d014 <__fxstatat@plt+0xb4e4>
  40d008:	mov	x0, #0x10                  	// #16
  40d00c:	bl	401870 <malloc@plt>
  40d010:	str	x0, [sp]
  40d014:	ldr	x0, [sp]
  40d018:	ldp	x29, x30, [sp, #16]
  40d01c:	add	sp, sp, #0x20
  40d020:	ret
  40d024:	sub	sp, sp, #0x40
  40d028:	stp	x29, x30, [sp, #48]
  40d02c:	add	x29, sp, #0x30
  40d030:	mov	w8, #0xffffffff            	// #-1
  40d034:	add	x2, sp, #0x18
  40d038:	stur	x0, [x29, #-8]
  40d03c:	stur	x1, [x29, #-16]
  40d040:	ldur	x0, [x29, #-8]
  40d044:	ldur	x1, [x29, #-16]
  40d048:	str	w8, [sp, #16]
  40d04c:	bl	40cbb4 <__fxstatat@plt+0xb084>
  40d050:	str	w0, [sp, #20]
  40d054:	ldr	w8, [sp, #20]
  40d058:	ldr	w9, [sp, #16]
  40d05c:	cmp	w8, w9
  40d060:	b.ne	40d070 <__fxstatat@plt+0xb540>  // b.any
  40d064:	mov	x8, xzr
  40d068:	str	x8, [sp, #8]
  40d06c:	b	40d094 <__fxstatat@plt+0xb564>
  40d070:	ldr	w8, [sp, #20]
  40d074:	cbnz	w8, 40d084 <__fxstatat@plt+0xb554>
  40d078:	ldr	x8, [sp, #24]
  40d07c:	str	x8, [sp]
  40d080:	b	40d08c <__fxstatat@plt+0xb55c>
  40d084:	ldur	x8, [x29, #-16]
  40d088:	str	x8, [sp]
  40d08c:	ldr	x8, [sp]
  40d090:	str	x8, [sp, #8]
  40d094:	ldr	x8, [sp, #8]
  40d098:	mov	x0, x8
  40d09c:	ldp	x29, x30, [sp, #48]
  40d0a0:	add	sp, sp, #0x40
  40d0a4:	ret
  40d0a8:	sub	sp, sp, #0x60
  40d0ac:	stp	x29, x30, [sp, #80]
  40d0b0:	add	x29, sp, #0x50
  40d0b4:	add	x2, sp, #0x28
  40d0b8:	stur	x0, [x29, #-16]
  40d0bc:	stur	x1, [x29, #-24]
  40d0c0:	ldur	x0, [x29, #-16]
  40d0c4:	ldur	x1, [x29, #-24]
  40d0c8:	mov	w8, #0x1                   	// #1
  40d0cc:	and	w3, w8, #0x1
  40d0d0:	bl	40ce14 <__fxstatat@plt+0xb2e4>
  40d0d4:	stur	x0, [x29, #-32]
  40d0d8:	ldur	x9, [x29, #-32]
  40d0dc:	cbnz	x9, 40d0ec <__fxstatat@plt+0xb5bc>
  40d0e0:	mov	x8, xzr
  40d0e4:	stur	x8, [x29, #-8]
  40d0e8:	b	40d258 <__fxstatat@plt+0xb728>
  40d0ec:	ldur	x8, [x29, #-16]
  40d0f0:	ldr	x9, [x8, #32]
  40d0f4:	subs	x9, x9, #0x1
  40d0f8:	str	x9, [x8, #32]
  40d0fc:	ldr	x8, [sp, #40]
  40d100:	ldr	x8, [x8]
  40d104:	cbnz	x8, 40d250 <__fxstatat@plt+0xb720>
  40d108:	ldur	x8, [x29, #-16]
  40d10c:	ldr	x9, [x8, #24]
  40d110:	subs	x9, x9, #0x1
  40d114:	str	x9, [x8, #24]
  40d118:	ldur	x8, [x29, #-16]
  40d11c:	ldr	x8, [x8, #24]
  40d120:	ucvtf	s0, x8
  40d124:	ldur	x8, [x29, #-16]
  40d128:	ldr	x8, [x8, #40]
  40d12c:	ldr	s1, [x8]
  40d130:	ldur	x8, [x29, #-16]
  40d134:	ldr	x8, [x8, #16]
  40d138:	ucvtf	s2, x8
  40d13c:	fmul	s1, s1, s2
  40d140:	fcmp	s0, s1
  40d144:	cset	w10, mi  // mi = first
  40d148:	tbnz	w10, #0, 40d150 <__fxstatat@plt+0xb620>
  40d14c:	b	40d250 <__fxstatat@plt+0xb720>
  40d150:	ldur	x0, [x29, #-16]
  40d154:	bl	40c33c <__fxstatat@plt+0xa80c>
  40d158:	ldur	x8, [x29, #-16]
  40d15c:	ldr	x8, [x8, #24]
  40d160:	ucvtf	s0, x8
  40d164:	ldur	x8, [x29, #-16]
  40d168:	ldr	x8, [x8, #40]
  40d16c:	ldr	s1, [x8]
  40d170:	ldur	x8, [x29, #-16]
  40d174:	ldr	x8, [x8, #16]
  40d178:	ucvtf	s2, x8
  40d17c:	fmul	s1, s1, s2
  40d180:	fcmp	s0, s1
  40d184:	cset	w9, mi  // mi = first
  40d188:	tbnz	w9, #0, 40d190 <__fxstatat@plt+0xb660>
  40d18c:	b	40d250 <__fxstatat@plt+0xb720>
  40d190:	ldur	x8, [x29, #-16]
  40d194:	ldr	x8, [x8, #40]
  40d198:	str	x8, [sp, #32]
  40d19c:	ldr	x8, [sp, #32]
  40d1a0:	ldrb	w9, [x8, #16]
  40d1a4:	tbnz	w9, #0, 40d1ac <__fxstatat@plt+0xb67c>
  40d1a8:	b	40d1cc <__fxstatat@plt+0xb69c>
  40d1ac:	ldur	x8, [x29, #-16]
  40d1b0:	ldr	x8, [x8, #16]
  40d1b4:	ucvtf	s0, x8
  40d1b8:	ldr	x8, [sp, #32]
  40d1bc:	ldr	s1, [x8, #4]
  40d1c0:	fmul	s0, s0, s1
  40d1c4:	str	s0, [sp, #4]
  40d1c8:	b	40d1f4 <__fxstatat@plt+0xb6c4>
  40d1cc:	ldur	x8, [x29, #-16]
  40d1d0:	ldr	x8, [x8, #16]
  40d1d4:	ucvtf	s0, x8
  40d1d8:	ldr	x8, [sp, #32]
  40d1dc:	ldr	s1, [x8, #4]
  40d1e0:	fmul	s0, s0, s1
  40d1e4:	ldr	x8, [sp, #32]
  40d1e8:	ldr	s1, [x8, #8]
  40d1ec:	fmul	s0, s0, s1
  40d1f0:	str	s0, [sp, #4]
  40d1f4:	ldr	s0, [sp, #4]
  40d1f8:	fcvtzu	x8, s0
  40d1fc:	str	x8, [sp, #24]
  40d200:	ldur	x0, [x29, #-16]
  40d204:	ldr	x1, [sp, #24]
  40d208:	bl	40c7b0 <__fxstatat@plt+0xac80>
  40d20c:	tbnz	w0, #0, 40d250 <__fxstatat@plt+0xb720>
  40d210:	ldur	x8, [x29, #-16]
  40d214:	ldr	x8, [x8, #72]
  40d218:	str	x8, [sp, #16]
  40d21c:	ldr	x8, [sp, #16]
  40d220:	cbz	x8, 40d244 <__fxstatat@plt+0xb714>
  40d224:	ldr	x8, [sp, #16]
  40d228:	ldr	x8, [x8, #8]
  40d22c:	str	x8, [sp, #8]
  40d230:	ldr	x0, [sp, #16]
  40d234:	bl	4019f0 <free@plt>
  40d238:	ldr	x8, [sp, #8]
  40d23c:	str	x8, [sp, #16]
  40d240:	b	40d21c <__fxstatat@plt+0xb6ec>
  40d244:	ldur	x8, [x29, #-16]
  40d248:	mov	x9, xzr
  40d24c:	str	x9, [x8, #72]
  40d250:	ldur	x8, [x29, #-32]
  40d254:	stur	x8, [x29, #-8]
  40d258:	ldur	x0, [x29, #-8]
  40d25c:	ldp	x29, x30, [sp, #80]
  40d260:	add	sp, sp, #0x60
  40d264:	ret
  40d268:	sub	sp, sp, #0x20
  40d26c:	stp	x29, x30, [sp, #16]
  40d270:	add	x29, sp, #0x10
  40d274:	str	x0, [sp, #8]
  40d278:	ldr	x8, [sp, #8]
  40d27c:	cmp	x8, #0xa
  40d280:	b.cs	40d28c <__fxstatat@plt+0xb75c>  // b.hs, b.nlast
  40d284:	mov	x8, #0xa                   	// #10
  40d288:	str	x8, [sp, #8]
  40d28c:	ldr	x8, [sp, #8]
  40d290:	orr	x8, x8, #0x1
  40d294:	str	x8, [sp, #8]
  40d298:	ldr	x8, [sp, #8]
  40d29c:	mov	x9, #0xffffffffffffffff    	// #-1
  40d2a0:	mov	w10, #0x0                   	// #0
  40d2a4:	cmp	x9, x8
  40d2a8:	str	w10, [sp, #4]
  40d2ac:	b.eq	40d2c0 <__fxstatat@plt+0xb790>  // b.none
  40d2b0:	ldr	x0, [sp, #8]
  40d2b4:	bl	40d2ec <__fxstatat@plt+0xb7bc>
  40d2b8:	eor	w8, w0, #0x1
  40d2bc:	str	w8, [sp, #4]
  40d2c0:	ldr	w8, [sp, #4]
  40d2c4:	tbnz	w8, #0, 40d2cc <__fxstatat@plt+0xb79c>
  40d2c8:	b	40d2dc <__fxstatat@plt+0xb7ac>
  40d2cc:	ldr	x8, [sp, #8]
  40d2d0:	add	x8, x8, #0x2
  40d2d4:	str	x8, [sp, #8]
  40d2d8:	b	40d298 <__fxstatat@plt+0xb768>
  40d2dc:	ldr	x0, [sp, #8]
  40d2e0:	ldp	x29, x30, [sp, #16]
  40d2e4:	add	sp, sp, #0x20
  40d2e8:	ret
  40d2ec:	sub	sp, sp, #0x20
  40d2f0:	mov	x8, #0x3                   	// #3
  40d2f4:	str	x0, [sp, #24]
  40d2f8:	str	x8, [sp, #16]
  40d2fc:	ldr	x8, [sp, #16]
  40d300:	ldr	x9, [sp, #16]
  40d304:	mul	x8, x8, x9
  40d308:	str	x8, [sp, #8]
  40d30c:	ldr	x8, [sp, #8]
  40d310:	ldr	x9, [sp, #24]
  40d314:	mov	w10, #0x0                   	// #0
  40d318:	cmp	x8, x9
  40d31c:	str	w10, [sp, #4]
  40d320:	b.cs	40d344 <__fxstatat@plt+0xb814>  // b.hs, b.nlast
  40d324:	ldr	x8, [sp, #24]
  40d328:	ldr	x9, [sp, #16]
  40d32c:	udiv	x10, x8, x9
  40d330:	mul	x9, x10, x9
  40d334:	subs	x8, x8, x9
  40d338:	cmp	x8, #0x0
  40d33c:	cset	w11, ne  // ne = any
  40d340:	str	w11, [sp, #4]
  40d344:	ldr	w8, [sp, #4]
  40d348:	tbnz	w8, #0, 40d350 <__fxstatat@plt+0xb820>
  40d34c:	b	40d384 <__fxstatat@plt+0xb854>
  40d350:	ldr	x8, [sp, #16]
  40d354:	add	x8, x8, #0x1
  40d358:	str	x8, [sp, #16]
  40d35c:	ldr	x8, [sp, #16]
  40d360:	mov	x9, #0x4                   	// #4
  40d364:	mul	x8, x9, x8
  40d368:	ldr	x9, [sp, #8]
  40d36c:	add	x8, x9, x8
  40d370:	str	x8, [sp, #8]
  40d374:	ldr	x8, [sp, #16]
  40d378:	add	x8, x8, #0x1
  40d37c:	str	x8, [sp, #16]
  40d380:	b	40d30c <__fxstatat@plt+0xb7dc>
  40d384:	ldr	x8, [sp, #24]
  40d388:	ldr	x9, [sp, #16]
  40d38c:	udiv	x10, x8, x9
  40d390:	mul	x9, x10, x9
  40d394:	subs	x8, x8, x9
  40d398:	mov	w11, wzr
  40d39c:	mov	w12, #0x1                   	// #1
  40d3a0:	cmp	x8, #0x0
  40d3a4:	csel	w11, w12, w11, ne  // ne = any
  40d3a8:	cmp	w11, #0x0
  40d3ac:	cset	w11, ne  // ne = any
  40d3b0:	and	w0, w11, #0x1
  40d3b4:	add	sp, sp, #0x20
  40d3b8:	ret
  40d3bc:	sub	sp, sp, #0x10
  40d3c0:	mov	x8, xzr
  40d3c4:	str	x0, [sp, #8]
  40d3c8:	str	x1, [sp]
  40d3cc:	ldr	x9, [sp]
  40d3d0:	str	x8, [x9]
  40d3d4:	ldr	x8, [sp, #8]
  40d3d8:	ldr	x8, [x8, #72]
  40d3dc:	ldr	x9, [sp]
  40d3e0:	str	x8, [x9, #8]
  40d3e4:	ldr	x8, [sp]
  40d3e8:	ldr	x9, [sp, #8]
  40d3ec:	str	x8, [x9, #72]
  40d3f0:	add	sp, sp, #0x10
  40d3f4:	ret
  40d3f8:	sub	sp, sp, #0x10
  40d3fc:	mov	w8, #0x1                   	// #1
  40d400:	str	x0, [sp, #8]
  40d404:	str	w1, [sp, #4]
  40d408:	ldr	x9, [sp, #8]
  40d40c:	strb	w8, [x9, #28]
  40d410:	ldr	x9, [sp, #8]
  40d414:	str	wzr, [x9, #20]
  40d418:	ldr	x9, [sp, #8]
  40d41c:	str	wzr, [x9, #24]
  40d420:	str	wzr, [sp]
  40d424:	ldr	w8, [sp]
  40d428:	cmp	w8, #0x4
  40d42c:	b.ge	40d450 <__fxstatat@plt+0xb920>  // b.tcont
  40d430:	ldr	w8, [sp, #4]
  40d434:	ldr	x9, [sp, #8]
  40d438:	ldrsw	x10, [sp]
  40d43c:	str	w8, [x9, x10, lsl #2]
  40d440:	ldr	w8, [sp]
  40d444:	add	w8, w8, #0x1
  40d448:	str	w8, [sp]
  40d44c:	b	40d424 <__fxstatat@plt+0xb8f4>
  40d450:	ldr	w8, [sp, #4]
  40d454:	ldr	x9, [sp, #8]
  40d458:	str	w8, [x9, #16]
  40d45c:	add	sp, sp, #0x10
  40d460:	ret
  40d464:	sub	sp, sp, #0x10
  40d468:	str	x0, [sp, #8]
  40d46c:	ldr	x8, [sp, #8]
  40d470:	ldrb	w9, [x8, #28]
  40d474:	and	w0, w9, #0x1
  40d478:	add	sp, sp, #0x10
  40d47c:	ret
  40d480:	sub	sp, sp, #0x20
  40d484:	mov	w8, #0x4                   	// #4
  40d488:	str	x0, [sp, #24]
  40d48c:	str	w1, [sp, #20]
  40d490:	ldr	x9, [sp, #24]
  40d494:	ldr	w10, [x9, #20]
  40d498:	ldr	x9, [sp, #24]
  40d49c:	ldrb	w11, [x9, #28]
  40d4a0:	eor	w11, w11, #0x1
  40d4a4:	and	w11, w11, #0x1
  40d4a8:	add	w10, w10, w11
  40d4ac:	udiv	w11, w10, w8
  40d4b0:	mul	w8, w11, w8
  40d4b4:	subs	w8, w10, w8
  40d4b8:	str	w8, [sp, #16]
  40d4bc:	ldr	x9, [sp, #24]
  40d4c0:	ldr	w8, [sp, #16]
  40d4c4:	mov	w12, w8
  40d4c8:	ldr	w8, [x9, x12, lsl #2]
  40d4cc:	str	w8, [sp, #12]
  40d4d0:	ldr	w8, [sp, #20]
  40d4d4:	ldr	x9, [sp, #24]
  40d4d8:	ldr	w10, [sp, #16]
  40d4dc:	mov	w12, w10
  40d4e0:	str	w8, [x9, x12, lsl #2]
  40d4e4:	ldr	w8, [sp, #16]
  40d4e8:	ldr	x9, [sp, #24]
  40d4ec:	str	w8, [x9, #20]
  40d4f0:	ldr	w8, [sp, #16]
  40d4f4:	ldr	x9, [sp, #24]
  40d4f8:	ldr	w10, [x9, #24]
  40d4fc:	cmp	w8, w10
  40d500:	b.ne	40d538 <__fxstatat@plt+0xba08>  // b.any
  40d504:	ldr	x8, [sp, #24]
  40d508:	ldr	w9, [x8, #24]
  40d50c:	ldr	x8, [sp, #24]
  40d510:	ldrb	w10, [x8, #28]
  40d514:	eor	w10, w10, #0x1
  40d518:	and	w10, w10, #0x1
  40d51c:	add	w9, w9, w10
  40d520:	mov	w10, #0x4                   	// #4
  40d524:	udiv	w11, w9, w10
  40d528:	mul	w10, w11, w10
  40d52c:	subs	w9, w9, w10
  40d530:	ldr	x8, [sp, #24]
  40d534:	str	w9, [x8, #24]
  40d538:	ldr	x8, [sp, #24]
  40d53c:	mov	w9, #0x0                   	// #0
  40d540:	strb	w9, [x8, #28]
  40d544:	ldr	w0, [sp, #12]
  40d548:	add	sp, sp, #0x20
  40d54c:	ret
  40d550:	sub	sp, sp, #0x20
  40d554:	stp	x29, x30, [sp, #16]
  40d558:	add	x29, sp, #0x10
  40d55c:	str	x0, [sp, #8]
  40d560:	ldr	x0, [sp, #8]
  40d564:	bl	40d464 <__fxstatat@plt+0xb934>
  40d568:	tbnz	w0, #0, 40d570 <__fxstatat@plt+0xba40>
  40d56c:	b	40d574 <__fxstatat@plt+0xba44>
  40d570:	bl	401960 <abort@plt>
  40d574:	ldr	x8, [sp, #8]
  40d578:	ldr	x9, [sp, #8]
  40d57c:	ldr	w10, [x9, #20]
  40d580:	mov	w9, w10
  40d584:	ldr	w10, [x8, x9, lsl #2]
  40d588:	str	w10, [sp, #4]
  40d58c:	ldr	x8, [sp, #8]
  40d590:	ldr	w10, [x8, #16]
  40d594:	ldr	x8, [sp, #8]
  40d598:	ldr	x9, [sp, #8]
  40d59c:	ldr	w11, [x9, #20]
  40d5a0:	mov	w9, w11
  40d5a4:	str	w10, [x8, x9, lsl #2]
  40d5a8:	ldr	x8, [sp, #8]
  40d5ac:	ldr	w10, [x8, #20]
  40d5b0:	ldr	x8, [sp, #8]
  40d5b4:	ldr	w11, [x8, #24]
  40d5b8:	cmp	w10, w11
  40d5bc:	b.ne	40d5d0 <__fxstatat@plt+0xbaa0>  // b.any
  40d5c0:	ldr	x8, [sp, #8]
  40d5c4:	mov	w9, #0x1                   	// #1
  40d5c8:	strb	w9, [x8, #28]
  40d5cc:	b	40d5f8 <__fxstatat@plt+0xbac8>
  40d5d0:	ldr	x8, [sp, #8]
  40d5d4:	ldr	w9, [x8, #20]
  40d5d8:	mov	w10, #0x4                   	// #4
  40d5dc:	add	w9, w9, #0x4
  40d5e0:	subs	w9, w9, #0x1
  40d5e4:	udiv	w11, w9, w10
  40d5e8:	mul	w10, w11, w10
  40d5ec:	subs	w9, w9, w10
  40d5f0:	ldr	x8, [sp, #8]
  40d5f4:	str	w9, [x8, #20]
  40d5f8:	ldr	w0, [sp, #4]
  40d5fc:	ldp	x29, x30, [sp, #16]
  40d600:	add	sp, sp, #0x20
  40d604:	ret
  40d608:	sub	sp, sp, #0x20
  40d60c:	stp	x29, x30, [sp, #16]
  40d610:	add	x29, sp, #0x10
  40d614:	mov	w0, #0xe                   	// #14
  40d618:	bl	401860 <nl_langinfo@plt>
  40d61c:	str	x0, [sp, #8]
  40d620:	ldr	x8, [sp, #8]
  40d624:	cbnz	x8, 40d634 <__fxstatat@plt+0xbb04>
  40d628:	adrp	x8, 40f000 <__fxstatat@plt+0xd4d0>
  40d62c:	add	x8, x8, #0xea2
  40d630:	str	x8, [sp, #8]
  40d634:	ldr	x8, [sp, #8]
  40d638:	ldrb	w9, [x8]
  40d63c:	cbnz	w9, 40d64c <__fxstatat@plt+0xbb1c>
  40d640:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  40d644:	add	x8, x8, #0x258
  40d648:	str	x8, [sp, #8]
  40d64c:	ldr	x0, [sp, #8]
  40d650:	ldp	x29, x30, [sp, #16]
  40d654:	add	sp, sp, #0x20
  40d658:	ret
  40d65c:	sub	sp, sp, #0x120
  40d660:	stp	x29, x30, [sp, #256]
  40d664:	str	x28, [sp, #272]
  40d668:	add	x29, sp, #0x100
  40d66c:	str	q7, [sp, #144]
  40d670:	str	q6, [sp, #128]
  40d674:	str	q5, [sp, #112]
  40d678:	str	q4, [sp, #96]
  40d67c:	str	q3, [sp, #80]
  40d680:	str	q2, [sp, #64]
  40d684:	str	q1, [sp, #48]
  40d688:	str	q0, [sp, #32]
  40d68c:	stur	x7, [x29, #-64]
  40d690:	stur	x6, [x29, #-72]
  40d694:	stur	x5, [x29, #-80]
  40d698:	stur	x4, [x29, #-88]
  40d69c:	stur	x3, [x29, #-96]
  40d6a0:	stur	w0, [x29, #-4]
  40d6a4:	stur	x1, [x29, #-16]
  40d6a8:	stur	w2, [x29, #-20]
  40d6ac:	mov	w8, wzr
  40d6b0:	stur	w8, [x29, #-24]
  40d6b4:	ldurb	w8, [x29, #-20]
  40d6b8:	tbz	w8, #6, 40d764 <__fxstatat@plt+0xbc34>
  40d6bc:	b	40d6c0 <__fxstatat@plt+0xbb90>
  40d6c0:	mov	w8, #0xffffff80            	// #-128
  40d6c4:	stur	w8, [x29, #-28]
  40d6c8:	mov	w8, #0xffffffd8            	// #-40
  40d6cc:	stur	w8, [x29, #-32]
  40d6d0:	add	x9, x29, #0x20
  40d6d4:	stur	x9, [x29, #-56]
  40d6d8:	add	x9, sp, #0x20
  40d6dc:	add	x9, x9, #0x80
  40d6e0:	stur	x9, [x29, #-40]
  40d6e4:	sub	x9, x29, #0x60
  40d6e8:	add	x9, x9, #0x28
  40d6ec:	stur	x9, [x29, #-48]
  40d6f0:	sub	x9, x29, #0x38
  40d6f4:	add	x9, x9, #0x18
  40d6f8:	ldur	w8, [x29, #-32]
  40d6fc:	mov	w10, w8
  40d700:	str	x9, [sp, #24]
  40d704:	str	w10, [sp, #20]
  40d708:	tbz	w8, #31, 40d740 <__fxstatat@plt+0xbc10>
  40d70c:	b	40d710 <__fxstatat@plt+0xbbe0>
  40d710:	ldr	w8, [sp, #20]
  40d714:	add	w9, w8, #0x8
  40d718:	ldr	x10, [sp, #24]
  40d71c:	str	w9, [x10]
  40d720:	subs	w9, w9, #0x0
  40d724:	b.gt	40d740 <__fxstatat@plt+0xbc10>
  40d728:	b	40d72c <__fxstatat@plt+0xbbfc>
  40d72c:	ldur	x8, [x29, #-48]
  40d730:	ldr	w9, [sp, #20]
  40d734:	add	x8, x8, w9, sxtw
  40d738:	str	x8, [sp, #8]
  40d73c:	b	40d754 <__fxstatat@plt+0xbc24>
  40d740:	ldur	x8, [x29, #-56]
  40d744:	add	x9, x8, #0x8
  40d748:	stur	x9, [x29, #-56]
  40d74c:	str	x8, [sp, #8]
  40d750:	b	40d754 <__fxstatat@plt+0xbc24>
  40d754:	ldr	x8, [sp, #8]
  40d758:	ldr	w9, [x8]
  40d75c:	stur	w9, [x29, #-24]
  40d760:	b	40d764 <__fxstatat@plt+0xbc34>
  40d764:	ldur	w0, [x29, #-4]
  40d768:	ldur	x1, [x29, #-16]
  40d76c:	ldur	w2, [x29, #-20]
  40d770:	ldur	w3, [x29, #-24]
  40d774:	bl	401ab0 <openat@plt>
  40d778:	bl	40d850 <__fxstatat@plt+0xbd20>
  40d77c:	ldr	x28, [sp, #272]
  40d780:	ldp	x29, x30, [sp, #256]
  40d784:	add	sp, sp, #0x120
  40d788:	ret
  40d78c:	sub	sp, sp, #0x50
  40d790:	stp	x29, x30, [sp, #64]
  40d794:	add	x29, sp, #0x40
  40d798:	mov	w8, #0x4900                	// #18688
  40d79c:	movk	w8, #0x8, lsl #16
  40d7a0:	stur	w0, [x29, #-12]
  40d7a4:	stur	x1, [x29, #-24]
  40d7a8:	stur	w2, [x29, #-28]
  40d7ac:	str	x3, [sp, #24]
  40d7b0:	ldur	w9, [x29, #-28]
  40d7b4:	orr	w8, w8, w9
  40d7b8:	str	w8, [sp, #20]
  40d7bc:	ldur	w0, [x29, #-12]
  40d7c0:	ldur	x1, [x29, #-24]
  40d7c4:	ldr	w2, [sp, #20]
  40d7c8:	bl	40d65c <__fxstatat@plt+0xbb2c>
  40d7cc:	str	w0, [sp, #16]
  40d7d0:	ldr	w8, [sp, #16]
  40d7d4:	cmp	w8, #0x0
  40d7d8:	cset	w8, ge  // ge = tcont
  40d7dc:	tbnz	w8, #0, 40d7ec <__fxstatat@plt+0xbcbc>
  40d7e0:	mov	x8, xzr
  40d7e4:	stur	x8, [x29, #-8]
  40d7e8:	b	40d840 <__fxstatat@plt+0xbd10>
  40d7ec:	ldr	w0, [sp, #16]
  40d7f0:	bl	401950 <fdopendir@plt>
  40d7f4:	str	x0, [sp, #8]
  40d7f8:	ldr	x8, [sp, #8]
  40d7fc:	cbz	x8, 40d810 <__fxstatat@plt+0xbce0>
  40d800:	ldr	w8, [sp, #16]
  40d804:	ldr	x9, [sp, #24]
  40d808:	str	w8, [x9]
  40d80c:	b	40d838 <__fxstatat@plt+0xbd08>
  40d810:	bl	401ae0 <__errno_location@plt>
  40d814:	ldr	w8, [x0]
  40d818:	str	w8, [sp, #4]
  40d81c:	ldr	w0, [sp, #16]
  40d820:	bl	401920 <close@plt>
  40d824:	ldr	w8, [sp, #4]
  40d828:	str	w8, [sp]
  40d82c:	bl	401ae0 <__errno_location@plt>
  40d830:	ldr	w8, [sp]
  40d834:	str	w8, [x0]
  40d838:	ldr	x8, [sp, #8]
  40d83c:	stur	x8, [x29, #-8]
  40d840:	ldur	x0, [x29, #-8]
  40d844:	ldp	x29, x30, [sp, #64]
  40d848:	add	sp, sp, #0x50
  40d84c:	ret
  40d850:	sub	sp, sp, #0x20
  40d854:	stp	x29, x30, [sp, #16]
  40d858:	add	x29, sp, #0x10
  40d85c:	mov	w8, wzr
  40d860:	stur	w0, [x29, #-4]
  40d864:	ldur	w9, [x29, #-4]
  40d868:	cmp	w8, w9
  40d86c:	cset	w8, gt
  40d870:	tbnz	w8, #0, 40d8bc <__fxstatat@plt+0xbd8c>
  40d874:	ldur	w8, [x29, #-4]
  40d878:	cmp	w8, #0x2
  40d87c:	b.gt	40d8bc <__fxstatat@plt+0xbd8c>
  40d880:	ldur	w0, [x29, #-4]
  40d884:	bl	40e6e4 <__fxstatat@plt+0xcbb4>
  40d888:	str	w0, [sp, #8]
  40d88c:	bl	401ae0 <__errno_location@plt>
  40d890:	ldr	w8, [x0]
  40d894:	str	w8, [sp, #4]
  40d898:	ldur	w0, [x29, #-4]
  40d89c:	bl	401920 <close@plt>
  40d8a0:	ldr	w8, [sp, #4]
  40d8a4:	str	w8, [sp]
  40d8a8:	bl	401ae0 <__errno_location@plt>
  40d8ac:	ldr	w8, [sp]
  40d8b0:	str	w8, [x0]
  40d8b4:	ldr	w9, [sp, #8]
  40d8b8:	stur	w9, [x29, #-4]
  40d8bc:	ldur	w0, [x29, #-4]
  40d8c0:	ldp	x29, x30, [sp, #16]
  40d8c4:	add	sp, sp, #0x20
  40d8c8:	ret
  40d8cc:	sub	sp, sp, #0x30
  40d8d0:	stp	x29, x30, [sp, #32]
  40d8d4:	add	x29, sp, #0x20
  40d8d8:	str	x0, [sp, #16]
  40d8dc:	str	wzr, [sp, #12]
  40d8e0:	str	wzr, [sp, #4]
  40d8e4:	ldr	x0, [sp, #16]
  40d8e8:	bl	401830 <fileno@plt>
  40d8ec:	str	w0, [sp, #8]
  40d8f0:	ldr	w8, [sp, #8]
  40d8f4:	cmp	w8, #0x0
  40d8f8:	cset	w8, ge  // ge = tcont
  40d8fc:	tbnz	w8, #0, 40d910 <__fxstatat@plt+0xbde0>
  40d900:	ldr	x0, [sp, #16]
  40d904:	bl	401850 <fclose@plt>
  40d908:	stur	w0, [x29, #-4]
  40d90c:	b	40d990 <__fxstatat@plt+0xbe60>
  40d910:	ldr	x0, [sp, #16]
  40d914:	bl	401a80 <__freading@plt>
  40d918:	cbz	w0, 40d940 <__fxstatat@plt+0xbe10>
  40d91c:	ldr	x0, [sp, #16]
  40d920:	bl	401830 <fileno@plt>
  40d924:	mov	x8, xzr
  40d928:	mov	x1, x8
  40d92c:	mov	w2, #0x1                   	// #1
  40d930:	bl	401810 <lseek@plt>
  40d934:	mov	x8, #0xffffffffffffffff    	// #-1
  40d938:	cmp	x0, x8
  40d93c:	b.eq	40d958 <__fxstatat@plt+0xbe28>  // b.none
  40d940:	ldr	x0, [sp, #16]
  40d944:	bl	407be8 <__fxstatat@plt+0x60b8>
  40d948:	cbz	w0, 40d958 <__fxstatat@plt+0xbe28>
  40d94c:	bl	401ae0 <__errno_location@plt>
  40d950:	ldr	w8, [x0]
  40d954:	str	w8, [sp, #12]
  40d958:	ldr	x0, [sp, #16]
  40d95c:	bl	401850 <fclose@plt>
  40d960:	str	w0, [sp, #4]
  40d964:	ldr	w8, [sp, #12]
  40d968:	cbz	w8, 40d988 <__fxstatat@plt+0xbe58>
  40d96c:	ldr	w8, [sp, #12]
  40d970:	str	w8, [sp]
  40d974:	bl	401ae0 <__errno_location@plt>
  40d978:	ldr	w8, [sp]
  40d97c:	str	w8, [x0]
  40d980:	mov	w9, #0xffffffff            	// #-1
  40d984:	str	w9, [sp, #4]
  40d988:	ldr	w8, [sp, #4]
  40d98c:	stur	w8, [x29, #-4]
  40d990:	ldur	w0, [x29, #-4]
  40d994:	ldp	x29, x30, [sp, #32]
  40d998:	add	sp, sp, #0x30
  40d99c:	ret
  40d9a0:	sub	sp, sp, #0x180
  40d9a4:	stp	x29, x30, [sp, #352]
  40d9a8:	str	x28, [sp, #368]
  40d9ac:	add	x29, sp, #0x160
  40d9b0:	str	q7, [sp, #224]
  40d9b4:	str	q6, [sp, #208]
  40d9b8:	str	q5, [sp, #192]
  40d9bc:	str	q4, [sp, #176]
  40d9c0:	str	q3, [sp, #160]
  40d9c4:	str	q2, [sp, #144]
  40d9c8:	str	q1, [sp, #128]
  40d9cc:	str	q0, [sp, #112]
  40d9d0:	stur	x7, [x29, #-72]
  40d9d4:	stur	x6, [x29, #-80]
  40d9d8:	stur	x5, [x29, #-88]
  40d9dc:	stur	x4, [x29, #-96]
  40d9e0:	stur	x3, [x29, #-104]
  40d9e4:	stur	x2, [x29, #-112]
  40d9e8:	stur	w0, [x29, #-4]
  40d9ec:	stur	w1, [x29, #-8]
  40d9f0:	mov	w8, #0xffffffff            	// #-1
  40d9f4:	stur	w8, [x29, #-44]
  40d9f8:	mov	w8, #0xffffff80            	// #-128
  40d9fc:	stur	w8, [x29, #-12]
  40da00:	mov	w8, #0xffffffd0            	// #-48
  40da04:	stur	w8, [x29, #-16]
  40da08:	add	x9, sp, #0x70
  40da0c:	add	x9, x9, #0x80
  40da10:	stur	x9, [x29, #-24]
  40da14:	sub	x9, x29, #0x70
  40da18:	add	x9, x9, #0x30
  40da1c:	stur	x9, [x29, #-32]
  40da20:	add	x9, x29, #0x20
  40da24:	stur	x9, [x29, #-40]
  40da28:	ldur	w8, [x29, #-8]
  40da2c:	mov	w10, w8
  40da30:	str	w10, [sp, #108]
  40da34:	cbz	w8, 40da4c <__fxstatat@plt+0xbf1c>
  40da38:	b	40da3c <__fxstatat@plt+0xbf0c>
  40da3c:	ldr	w8, [sp, #108]
  40da40:	subs	w9, w8, #0x406
  40da44:	b.eq	40dad0 <__fxstatat@plt+0xbfa0>  // b.none
  40da48:	b	40db54 <__fxstatat@plt+0xc024>
  40da4c:	sub	x8, x29, #0x28
  40da50:	add	x8, x8, #0x18
  40da54:	ldur	w9, [x29, #-16]
  40da58:	mov	w10, w9
  40da5c:	str	x8, [sp, #96]
  40da60:	str	w10, [sp, #92]
  40da64:	tbz	w9, #31, 40da9c <__fxstatat@plt+0xbf6c>
  40da68:	b	40da6c <__fxstatat@plt+0xbf3c>
  40da6c:	ldr	w8, [sp, #92]
  40da70:	add	w9, w8, #0x8
  40da74:	ldr	x10, [sp, #96]
  40da78:	str	w9, [x10]
  40da7c:	subs	w9, w9, #0x0
  40da80:	b.gt	40da9c <__fxstatat@plt+0xbf6c>
  40da84:	b	40da88 <__fxstatat@plt+0xbf58>
  40da88:	ldur	x8, [x29, #-32]
  40da8c:	ldr	w9, [sp, #92]
  40da90:	add	x8, x8, w9, sxtw
  40da94:	str	x8, [sp, #80]
  40da98:	b	40dab0 <__fxstatat@plt+0xbf80>
  40da9c:	ldur	x8, [x29, #-40]
  40daa0:	add	x9, x8, #0x8
  40daa4:	stur	x9, [x29, #-40]
  40daa8:	str	x8, [sp, #80]
  40daac:	b	40dab0 <__fxstatat@plt+0xbf80>
  40dab0:	ldr	x8, [sp, #80]
  40dab4:	ldr	w9, [x8]
  40dab8:	stur	w9, [x29, #-48]
  40dabc:	ldur	w0, [x29, #-4]
  40dac0:	ldur	w1, [x29, #-48]
  40dac4:	bl	40dd98 <__fxstatat@plt+0xc268>
  40dac8:	stur	w0, [x29, #-44]
  40dacc:	b	40dd84 <__fxstatat@plt+0xc254>
  40dad0:	sub	x8, x29, #0x28
  40dad4:	add	x8, x8, #0x18
  40dad8:	ldur	w9, [x29, #-16]
  40dadc:	mov	w10, w9
  40dae0:	str	x8, [sp, #72]
  40dae4:	str	w10, [sp, #68]
  40dae8:	tbz	w9, #31, 40db20 <__fxstatat@plt+0xbff0>
  40daec:	b	40daf0 <__fxstatat@plt+0xbfc0>
  40daf0:	ldr	w8, [sp, #68]
  40daf4:	add	w9, w8, #0x8
  40daf8:	ldr	x10, [sp, #72]
  40dafc:	str	w9, [x10]
  40db00:	subs	w9, w9, #0x0
  40db04:	b.gt	40db20 <__fxstatat@plt+0xbff0>
  40db08:	b	40db0c <__fxstatat@plt+0xbfdc>
  40db0c:	ldur	x8, [x29, #-32]
  40db10:	ldr	w9, [sp, #68]
  40db14:	add	x8, x8, w9, sxtw
  40db18:	str	x8, [sp, #56]
  40db1c:	b	40db34 <__fxstatat@plt+0xc004>
  40db20:	ldur	x8, [x29, #-40]
  40db24:	add	x9, x8, #0x8
  40db28:	stur	x9, [x29, #-40]
  40db2c:	str	x8, [sp, #56]
  40db30:	b	40db34 <__fxstatat@plt+0xc004>
  40db34:	ldr	x8, [sp, #56]
  40db38:	ldr	w9, [x8]
  40db3c:	stur	w9, [x29, #-52]
  40db40:	ldur	w0, [x29, #-4]
  40db44:	ldur	w1, [x29, #-52]
  40db48:	bl	40ddd4 <__fxstatat@plt+0xc2a4>
  40db4c:	stur	w0, [x29, #-44]
  40db50:	b	40dd84 <__fxstatat@plt+0xc254>
  40db54:	ldur	w8, [x29, #-8]
  40db58:	mov	w9, w8
  40db5c:	str	w9, [sp, #52]
  40db60:	cbz	w8, 40dc70 <__fxstatat@plt+0xc140>
  40db64:	b	40db68 <__fxstatat@plt+0xc038>
  40db68:	ldr	w8, [sp, #52]
  40db6c:	subs	w9, w8, #0x1
  40db70:	b.eq	40dc5c <__fxstatat@plt+0xc12c>  // b.none
  40db74:	b	40db78 <__fxstatat@plt+0xc048>
  40db78:	ldr	w8, [sp, #52]
  40db7c:	subs	w9, w8, #0x2
  40db80:	b.eq	40dc70 <__fxstatat@plt+0xc140>  // b.none
  40db84:	b	40db88 <__fxstatat@plt+0xc058>
  40db88:	ldr	w8, [sp, #52]
  40db8c:	subs	w9, w8, #0x3
  40db90:	b.eq	40dc5c <__fxstatat@plt+0xc12c>  // b.none
  40db94:	b	40db98 <__fxstatat@plt+0xc068>
  40db98:	ldr	w8, [sp, #52]
  40db9c:	subs	w9, w8, #0x4
  40dba0:	b.eq	40dc70 <__fxstatat@plt+0xc140>  // b.none
  40dba4:	b	40dba8 <__fxstatat@plt+0xc078>
  40dba8:	ldr	w8, [sp, #52]
  40dbac:	subs	w9, w8, #0x8
  40dbb0:	b.eq	40dc70 <__fxstatat@plt+0xc140>  // b.none
  40dbb4:	b	40dbb8 <__fxstatat@plt+0xc088>
  40dbb8:	ldr	w8, [sp, #52]
  40dbbc:	subs	w9, w8, #0x9
  40dbc0:	b.eq	40dc5c <__fxstatat@plt+0xc12c>  // b.none
  40dbc4:	b	40dbc8 <__fxstatat@plt+0xc098>
  40dbc8:	ldr	w8, [sp, #52]
  40dbcc:	subs	w9, w8, #0xa
  40dbd0:	b.eq	40dc70 <__fxstatat@plt+0xc140>  // b.none
  40dbd4:	b	40dbd8 <__fxstatat@plt+0xc0a8>
  40dbd8:	ldr	w8, [sp, #52]
  40dbdc:	subs	w9, w8, #0xb
  40dbe0:	b.eq	40dc5c <__fxstatat@plt+0xc12c>  // b.none
  40dbe4:	b	40dbe8 <__fxstatat@plt+0xc0b8>
  40dbe8:	ldr	w8, [sp, #52]
  40dbec:	subs	w9, w8, #0x400
  40dbf0:	b.eq	40dc70 <__fxstatat@plt+0xc140>  // b.none
  40dbf4:	b	40dbf8 <__fxstatat@plt+0xc0c8>
  40dbf8:	ldr	w8, [sp, #52]
  40dbfc:	subs	w9, w8, #0x401
  40dc00:	b.eq	40dc5c <__fxstatat@plt+0xc12c>  // b.none
  40dc04:	b	40dc08 <__fxstatat@plt+0xc0d8>
  40dc08:	ldr	w8, [sp, #52]
  40dc0c:	subs	w9, w8, #0x402
  40dc10:	b.eq	40dc70 <__fxstatat@plt+0xc140>  // b.none
  40dc14:	b	40dc18 <__fxstatat@plt+0xc0e8>
  40dc18:	ldr	w8, [sp, #52]
  40dc1c:	subs	w9, w8, #0x406
  40dc20:	subs	w9, w9, #0x2
  40dc24:	b.cc	40dc70 <__fxstatat@plt+0xc140>  // b.lo, b.ul, b.last
  40dc28:	b	40dc2c <__fxstatat@plt+0xc0fc>
  40dc2c:	ldr	w8, [sp, #52]
  40dc30:	subs	w9, w8, #0x408
  40dc34:	b.eq	40dc5c <__fxstatat@plt+0xc12c>  // b.none
  40dc38:	b	40dc3c <__fxstatat@plt+0xc10c>
  40dc3c:	ldr	w8, [sp, #52]
  40dc40:	subs	w9, w8, #0x409
  40dc44:	b.eq	40dc70 <__fxstatat@plt+0xc140>  // b.none
  40dc48:	b	40dc4c <__fxstatat@plt+0xc11c>
  40dc4c:	ldr	w8, [sp, #52]
  40dc50:	subs	w9, w8, #0x40a
  40dc54:	b.ne	40dcf8 <__fxstatat@plt+0xc1c8>  // b.any
  40dc58:	b	40dc5c <__fxstatat@plt+0xc12c>
  40dc5c:	ldur	w0, [x29, #-4]
  40dc60:	ldur	w1, [x29, #-8]
  40dc64:	bl	401a10 <fcntl@plt>
  40dc68:	stur	w0, [x29, #-44]
  40dc6c:	b	40dd80 <__fxstatat@plt+0xc250>
  40dc70:	sub	x8, x29, #0x28
  40dc74:	add	x8, x8, #0x18
  40dc78:	ldur	w9, [x29, #-16]
  40dc7c:	mov	w10, w9
  40dc80:	str	x8, [sp, #40]
  40dc84:	str	w10, [sp, #36]
  40dc88:	tbz	w9, #31, 40dcc0 <__fxstatat@plt+0xc190>
  40dc8c:	b	40dc90 <__fxstatat@plt+0xc160>
  40dc90:	ldr	w8, [sp, #36]
  40dc94:	add	w9, w8, #0x8
  40dc98:	ldr	x10, [sp, #40]
  40dc9c:	str	w9, [x10]
  40dca0:	subs	w9, w9, #0x0
  40dca4:	b.gt	40dcc0 <__fxstatat@plt+0xc190>
  40dca8:	b	40dcac <__fxstatat@plt+0xc17c>
  40dcac:	ldur	x8, [x29, #-32]
  40dcb0:	ldr	w9, [sp, #36]
  40dcb4:	add	x8, x8, w9, sxtw
  40dcb8:	str	x8, [sp, #24]
  40dcbc:	b	40dcd4 <__fxstatat@plt+0xc1a4>
  40dcc0:	ldur	x8, [x29, #-40]
  40dcc4:	add	x9, x8, #0x8
  40dcc8:	stur	x9, [x29, #-40]
  40dccc:	str	x8, [sp, #24]
  40dcd0:	b	40dcd4 <__fxstatat@plt+0xc1a4>
  40dcd4:	ldr	x8, [sp, #24]
  40dcd8:	ldr	w9, [x8]
  40dcdc:	stur	w9, [x29, #-56]
  40dce0:	ldur	w0, [x29, #-4]
  40dce4:	ldur	w1, [x29, #-8]
  40dce8:	ldur	w2, [x29, #-56]
  40dcec:	bl	401a10 <fcntl@plt>
  40dcf0:	stur	w0, [x29, #-44]
  40dcf4:	b	40dd80 <__fxstatat@plt+0xc250>
  40dcf8:	sub	x8, x29, #0x28
  40dcfc:	add	x8, x8, #0x18
  40dd00:	ldur	w9, [x29, #-16]
  40dd04:	mov	w10, w9
  40dd08:	str	x8, [sp, #16]
  40dd0c:	str	w10, [sp, #12]
  40dd10:	tbz	w9, #31, 40dd48 <__fxstatat@plt+0xc218>
  40dd14:	b	40dd18 <__fxstatat@plt+0xc1e8>
  40dd18:	ldr	w8, [sp, #12]
  40dd1c:	add	w9, w8, #0x8
  40dd20:	ldr	x10, [sp, #16]
  40dd24:	str	w9, [x10]
  40dd28:	subs	w9, w9, #0x0
  40dd2c:	b.gt	40dd48 <__fxstatat@plt+0xc218>
  40dd30:	b	40dd34 <__fxstatat@plt+0xc204>
  40dd34:	ldur	x8, [x29, #-32]
  40dd38:	ldr	w9, [sp, #12]
  40dd3c:	add	x8, x8, w9, sxtw
  40dd40:	str	x8, [sp]
  40dd44:	b	40dd5c <__fxstatat@plt+0xc22c>
  40dd48:	ldur	x8, [x29, #-40]
  40dd4c:	add	x9, x8, #0x8
  40dd50:	stur	x9, [x29, #-40]
  40dd54:	str	x8, [sp]
  40dd58:	b	40dd5c <__fxstatat@plt+0xc22c>
  40dd5c:	ldr	x8, [sp]
  40dd60:	ldr	x8, [x8]
  40dd64:	stur	x8, [x29, #-64]
  40dd68:	ldur	w0, [x29, #-4]
  40dd6c:	ldur	w1, [x29, #-8]
  40dd70:	ldur	x2, [x29, #-64]
  40dd74:	bl	401a10 <fcntl@plt>
  40dd78:	stur	w0, [x29, #-44]
  40dd7c:	b	40dd80 <__fxstatat@plt+0xc250>
  40dd80:	b	40dd84 <__fxstatat@plt+0xc254>
  40dd84:	ldur	w0, [x29, #-44]
  40dd88:	ldr	x28, [sp, #368]
  40dd8c:	ldp	x29, x30, [sp, #352]
  40dd90:	add	sp, sp, #0x180
  40dd94:	ret
  40dd98:	sub	sp, sp, #0x20
  40dd9c:	stp	x29, x30, [sp, #16]
  40dda0:	add	x29, sp, #0x10
  40dda4:	mov	w8, wzr
  40dda8:	stur	w0, [x29, #-4]
  40ddac:	str	w1, [sp, #8]
  40ddb0:	ldur	w0, [x29, #-4]
  40ddb4:	ldr	w2, [sp, #8]
  40ddb8:	mov	w1, w8
  40ddbc:	bl	401a10 <fcntl@plt>
  40ddc0:	str	w0, [sp, #4]
  40ddc4:	ldr	w0, [sp, #4]
  40ddc8:	ldp	x29, x30, [sp, #16]
  40ddcc:	add	sp, sp, #0x20
  40ddd0:	ret
  40ddd4:	sub	sp, sp, #0x40
  40ddd8:	stp	x29, x30, [sp, #48]
  40dddc:	add	x29, sp, #0x30
  40dde0:	adrp	x8, 421000 <__fxstatat@plt+0x1f4d0>
  40dde4:	add	x8, x8, #0x444
  40dde8:	mov	w9, wzr
  40ddec:	stur	w0, [x29, #-4]
  40ddf0:	stur	w1, [x29, #-8]
  40ddf4:	ldr	w10, [x8]
  40ddf8:	cmp	w9, w10
  40ddfc:	cset	w9, gt
  40de00:	str	x8, [sp, #16]
  40de04:	tbnz	w9, #0, 40de80 <__fxstatat@plt+0xc350>
  40de08:	ldur	w0, [x29, #-4]
  40de0c:	ldur	w2, [x29, #-8]
  40de10:	mov	w1, #0x406                 	// #1030
  40de14:	bl	401a10 <fcntl@plt>
  40de18:	stur	w0, [x29, #-12]
  40de1c:	ldur	w8, [x29, #-12]
  40de20:	mov	w9, wzr
  40de24:	cmp	w9, w8
  40de28:	cset	w8, le
  40de2c:	tbnz	w8, #0, 40de40 <__fxstatat@plt+0xc310>
  40de30:	bl	401ae0 <__errno_location@plt>
  40de34:	ldr	w8, [x0]
  40de38:	cmp	w8, #0x16
  40de3c:	b.eq	40de50 <__fxstatat@plt+0xc320>  // b.none
  40de40:	mov	w8, #0x1                   	// #1
  40de44:	ldr	x9, [sp, #16]
  40de48:	str	w8, [x9]
  40de4c:	b	40de7c <__fxstatat@plt+0xc34c>
  40de50:	ldur	w0, [x29, #-4]
  40de54:	ldur	w1, [x29, #-8]
  40de58:	bl	40dd98 <__fxstatat@plt+0xc268>
  40de5c:	stur	w0, [x29, #-12]
  40de60:	ldur	w8, [x29, #-12]
  40de64:	cmp	w8, #0x0
  40de68:	cset	w8, lt  // lt = tstop
  40de6c:	tbnz	w8, #0, 40de7c <__fxstatat@plt+0xc34c>
  40de70:	mov	w8, #0xffffffff            	// #-1
  40de74:	ldr	x9, [sp, #16]
  40de78:	str	w8, [x9]
  40de7c:	b	40de90 <__fxstatat@plt+0xc360>
  40de80:	ldur	w0, [x29, #-4]
  40de84:	ldur	w1, [x29, #-8]
  40de88:	bl	40dd98 <__fxstatat@plt+0xc268>
  40de8c:	stur	w0, [x29, #-12]
  40de90:	ldur	w8, [x29, #-12]
  40de94:	mov	w9, wzr
  40de98:	cmp	w9, w8
  40de9c:	cset	w8, gt
  40dea0:	tbnz	w8, #0, 40df28 <__fxstatat@plt+0xc3f8>
  40dea4:	ldr	x8, [sp, #16]
  40dea8:	ldr	w9, [x8]
  40deac:	mov	w10, #0xffffffff            	// #-1
  40deb0:	cmp	w9, w10
  40deb4:	b.ne	40df28 <__fxstatat@plt+0xc3f8>  // b.any
  40deb8:	ldur	w0, [x29, #-12]
  40debc:	mov	w1, #0x1                   	// #1
  40dec0:	bl	401a10 <fcntl@plt>
  40dec4:	stur	w0, [x29, #-16]
  40dec8:	ldur	w8, [x29, #-16]
  40decc:	cmp	w8, #0x0
  40ded0:	cset	w8, lt  // lt = tstop
  40ded4:	tbnz	w8, #0, 40def8 <__fxstatat@plt+0xc3c8>
  40ded8:	ldur	w0, [x29, #-12]
  40dedc:	ldur	w8, [x29, #-16]
  40dee0:	orr	w2, w8, #0x1
  40dee4:	mov	w1, #0x2                   	// #2
  40dee8:	bl	401a10 <fcntl@plt>
  40deec:	mov	w8, #0xffffffff            	// #-1
  40def0:	cmp	w0, w8
  40def4:	b.ne	40df28 <__fxstatat@plt+0xc3f8>  // b.any
  40def8:	bl	401ae0 <__errno_location@plt>
  40defc:	ldr	w8, [x0]
  40df00:	stur	w8, [x29, #-20]
  40df04:	ldur	w0, [x29, #-12]
  40df08:	bl	401920 <close@plt>
  40df0c:	ldur	w8, [x29, #-20]
  40df10:	str	w8, [sp, #12]
  40df14:	bl	401ae0 <__errno_location@plt>
  40df18:	ldr	w8, [sp, #12]
  40df1c:	str	w8, [x0]
  40df20:	mov	w9, #0xffffffff            	// #-1
  40df24:	stur	w9, [x29, #-12]
  40df28:	ldur	w0, [x29, #-12]
  40df2c:	ldp	x29, x30, [sp, #48]
  40df30:	add	sp, sp, #0x40
  40df34:	ret
  40df38:	sub	sp, sp, #0x10
  40df3c:	mov	w8, #0x40                  	// #64
  40df40:	str	x0, [sp, #8]
  40df44:	str	w1, [sp, #4]
  40df48:	ldr	x9, [sp, #8]
  40df4c:	ldr	w10, [sp, #4]
  40df50:	mov	w11, w10
  40df54:	lsl	x9, x9, x11
  40df58:	ldr	x11, [sp, #8]
  40df5c:	ldr	w10, [sp, #4]
  40df60:	subs	w8, w8, w10
  40df64:	mov	w12, w8
  40df68:	lsr	x11, x11, x12
  40df6c:	orr	x0, x9, x11
  40df70:	add	sp, sp, #0x10
  40df74:	ret
  40df78:	sub	sp, sp, #0x10
  40df7c:	mov	w8, #0x40                  	// #64
  40df80:	str	x0, [sp, #8]
  40df84:	str	w1, [sp, #4]
  40df88:	ldr	x9, [sp, #8]
  40df8c:	ldr	w10, [sp, #4]
  40df90:	mov	w11, w10
  40df94:	lsr	x9, x9, x11
  40df98:	ldr	x11, [sp, #8]
  40df9c:	ldr	w10, [sp, #4]
  40dfa0:	subs	w8, w8, w10
  40dfa4:	mov	w12, w8
  40dfa8:	lsl	x11, x11, x12
  40dfac:	orr	x0, x9, x11
  40dfb0:	add	sp, sp, #0x10
  40dfb4:	ret
  40dfb8:	sub	sp, sp, #0x10
  40dfbc:	mov	w8, #0x20                  	// #32
  40dfc0:	str	w0, [sp, #12]
  40dfc4:	str	w1, [sp, #8]
  40dfc8:	ldr	w9, [sp, #12]
  40dfcc:	ldr	w10, [sp, #8]
  40dfd0:	lsl	w9, w9, w10
  40dfd4:	ldr	w10, [sp, #12]
  40dfd8:	ldr	w11, [sp, #8]
  40dfdc:	subs	w8, w8, w11
  40dfe0:	lsr	w8, w10, w8
  40dfe4:	orr	w0, w9, w8
  40dfe8:	add	sp, sp, #0x10
  40dfec:	ret
  40dff0:	sub	sp, sp, #0x10
  40dff4:	mov	w8, #0x20                  	// #32
  40dff8:	str	w0, [sp, #12]
  40dffc:	str	w1, [sp, #8]
  40e000:	ldr	w9, [sp, #12]
  40e004:	ldr	w10, [sp, #8]
  40e008:	lsr	w9, w9, w10
  40e00c:	ldr	w10, [sp, #12]
  40e010:	ldr	w11, [sp, #8]
  40e014:	subs	w8, w8, w11
  40e018:	lsl	w8, w10, w8
  40e01c:	orr	w0, w9, w8
  40e020:	add	sp, sp, #0x10
  40e024:	ret
  40e028:	sub	sp, sp, #0x10
  40e02c:	mov	x8, #0x40                  	// #64
  40e030:	str	x0, [sp, #8]
  40e034:	str	w1, [sp, #4]
  40e038:	ldr	x9, [sp, #8]
  40e03c:	ldr	w10, [sp, #4]
  40e040:	mov	w11, w10
  40e044:	lsl	x9, x9, x11
  40e048:	ldr	x11, [sp, #8]
  40e04c:	ldrsw	x12, [sp, #4]
  40e050:	subs	x8, x8, x12
  40e054:	lsr	x8, x11, x8
  40e058:	orr	x0, x9, x8
  40e05c:	add	sp, sp, #0x10
  40e060:	ret
  40e064:	sub	sp, sp, #0x10
  40e068:	mov	x8, #0x40                  	// #64
  40e06c:	str	x0, [sp, #8]
  40e070:	str	w1, [sp, #4]
  40e074:	ldr	x9, [sp, #8]
  40e078:	ldr	w10, [sp, #4]
  40e07c:	mov	w11, w10
  40e080:	lsr	x9, x9, x11
  40e084:	ldr	x11, [sp, #8]
  40e088:	ldrsw	x12, [sp, #4]
  40e08c:	subs	x8, x8, x12
  40e090:	lsl	x8, x11, x8
  40e094:	orr	x0, x9, x8
  40e098:	add	sp, sp, #0x10
  40e09c:	ret
  40e0a0:	sub	sp, sp, #0x10
  40e0a4:	mov	w8, #0x10                  	// #16
  40e0a8:	strh	w0, [sp, #14]
  40e0ac:	str	w1, [sp, #8]
  40e0b0:	ldrh	w9, [sp, #14]
  40e0b4:	ldr	w10, [sp, #8]
  40e0b8:	lsl	w9, w9, w10
  40e0bc:	ldrh	w10, [sp, #14]
  40e0c0:	ldr	w11, [sp, #8]
  40e0c4:	subs	w8, w8, w11
  40e0c8:	asr	w8, w10, w8
  40e0cc:	orr	w8, w9, w8
  40e0d0:	and	w8, w8, #0xffff
  40e0d4:	mov	w0, w8
  40e0d8:	add	sp, sp, #0x10
  40e0dc:	ret
  40e0e0:	sub	sp, sp, #0x10
  40e0e4:	mov	w8, #0x10                  	// #16
  40e0e8:	strh	w0, [sp, #14]
  40e0ec:	str	w1, [sp, #8]
  40e0f0:	ldrh	w9, [sp, #14]
  40e0f4:	ldr	w10, [sp, #8]
  40e0f8:	asr	w9, w9, w10
  40e0fc:	ldrh	w10, [sp, #14]
  40e100:	ldr	w11, [sp, #8]
  40e104:	subs	w8, w8, w11
  40e108:	lsl	w8, w10, w8
  40e10c:	orr	w8, w9, w8
  40e110:	and	w8, w8, #0xffff
  40e114:	mov	w0, w8
  40e118:	add	sp, sp, #0x10
  40e11c:	ret
  40e120:	sub	sp, sp, #0x10
  40e124:	mov	w8, #0x8                   	// #8
  40e128:	strb	w0, [sp, #15]
  40e12c:	str	w1, [sp, #8]
  40e130:	ldrb	w9, [sp, #15]
  40e134:	ldr	w10, [sp, #8]
  40e138:	lsl	w9, w9, w10
  40e13c:	ldrb	w10, [sp, #15]
  40e140:	ldr	w11, [sp, #8]
  40e144:	subs	w8, w8, w11
  40e148:	asr	w8, w10, w8
  40e14c:	orr	w8, w9, w8
  40e150:	and	w8, w8, #0xff
  40e154:	mov	w0, w8
  40e158:	add	sp, sp, #0x10
  40e15c:	ret
  40e160:	sub	sp, sp, #0x10
  40e164:	mov	w8, #0x8                   	// #8
  40e168:	strb	w0, [sp, #15]
  40e16c:	str	w1, [sp, #8]
  40e170:	ldrb	w9, [sp, #15]
  40e174:	ldr	w10, [sp, #8]
  40e178:	asr	w9, w9, w10
  40e17c:	ldrb	w10, [sp, #15]
  40e180:	ldr	w11, [sp, #8]
  40e184:	subs	w8, w8, w11
  40e188:	lsl	w8, w10, w8
  40e18c:	orr	w8, w9, w8
  40e190:	and	w8, w8, #0xff
  40e194:	mov	w0, w8
  40e198:	add	sp, sp, #0x10
  40e19c:	ret
  40e1a0:	sub	sp, sp, #0x10
  40e1a4:	str	w0, [sp, #8]
  40e1a8:	ldr	w8, [sp, #8]
  40e1ac:	subs	w9, w8, #0x30
  40e1b0:	cmp	w9, #0x9
  40e1b4:	str	w8, [sp, #4]
  40e1b8:	b.ls	40e1f0 <__fxstatat@plt+0xc6c0>  // b.plast
  40e1bc:	b	40e1c0 <__fxstatat@plt+0xc690>
  40e1c0:	ldr	w8, [sp, #4]
  40e1c4:	subs	w9, w8, #0x41
  40e1c8:	cmp	w9, #0x19
  40e1cc:	b.ls	40e1f0 <__fxstatat@plt+0xc6c0>  // b.plast
  40e1d0:	b	40e1d4 <__fxstatat@plt+0xc6a4>
  40e1d4:	ldr	w8, [sp, #4]
  40e1d8:	subs	w9, w8, #0x61
  40e1dc:	cmp	w9, #0x19
  40e1e0:	cset	w9, ls  // ls = plast
  40e1e4:	eor	w9, w9, #0x1
  40e1e8:	tbnz	w9, #0, 40e200 <__fxstatat@plt+0xc6d0>
  40e1ec:	b	40e1f0 <__fxstatat@plt+0xc6c0>
  40e1f0:	mov	w8, #0x1                   	// #1
  40e1f4:	and	w8, w8, #0x1
  40e1f8:	strb	w8, [sp, #15]
  40e1fc:	b	40e20c <__fxstatat@plt+0xc6dc>
  40e200:	mov	w8, wzr
  40e204:	and	w8, w8, #0x1
  40e208:	strb	w8, [sp, #15]
  40e20c:	ldrb	w8, [sp, #15]
  40e210:	and	w0, w8, #0x1
  40e214:	add	sp, sp, #0x10
  40e218:	ret
  40e21c:	sub	sp, sp, #0x10
  40e220:	str	w0, [sp, #8]
  40e224:	ldr	w8, [sp, #8]
  40e228:	subs	w9, w8, #0x41
  40e22c:	cmp	w9, #0x19
  40e230:	str	w8, [sp, #4]
  40e234:	b.ls	40e258 <__fxstatat@plt+0xc728>  // b.plast
  40e238:	b	40e23c <__fxstatat@plt+0xc70c>
  40e23c:	ldr	w8, [sp, #4]
  40e240:	subs	w9, w8, #0x61
  40e244:	cmp	w9, #0x19
  40e248:	cset	w9, ls  // ls = plast
  40e24c:	eor	w9, w9, #0x1
  40e250:	tbnz	w9, #0, 40e268 <__fxstatat@plt+0xc738>
  40e254:	b	40e258 <__fxstatat@plt+0xc728>
  40e258:	mov	w8, #0x1                   	// #1
  40e25c:	and	w8, w8, #0x1
  40e260:	strb	w8, [sp, #15]
  40e264:	b	40e274 <__fxstatat@plt+0xc744>
  40e268:	mov	w8, wzr
  40e26c:	and	w8, w8, #0x1
  40e270:	strb	w8, [sp, #15]
  40e274:	ldrb	w8, [sp, #15]
  40e278:	and	w0, w8, #0x1
  40e27c:	add	sp, sp, #0x10
  40e280:	ret
  40e284:	sub	sp, sp, #0x10
  40e288:	str	w0, [sp, #8]
  40e28c:	ldr	w8, [sp, #8]
  40e290:	subs	w8, w8, #0x0
  40e294:	cmp	w8, #0x7f
  40e298:	cset	w8, ls  // ls = plast
  40e29c:	eor	w8, w8, #0x1
  40e2a0:	tbnz	w8, #0, 40e2b8 <__fxstatat@plt+0xc788>
  40e2a4:	b	40e2a8 <__fxstatat@plt+0xc778>
  40e2a8:	mov	w8, #0x1                   	// #1
  40e2ac:	and	w8, w8, #0x1
  40e2b0:	strb	w8, [sp, #15]
  40e2b4:	b	40e2c4 <__fxstatat@plt+0xc794>
  40e2b8:	mov	w8, wzr
  40e2bc:	and	w8, w8, #0x1
  40e2c0:	strb	w8, [sp, #15]
  40e2c4:	ldrb	w8, [sp, #15]
  40e2c8:	and	w0, w8, #0x1
  40e2cc:	add	sp, sp, #0x10
  40e2d0:	ret
  40e2d4:	sub	sp, sp, #0x10
  40e2d8:	str	w0, [sp, #12]
  40e2dc:	ldr	w8, [sp, #12]
  40e2e0:	mov	w9, #0x1                   	// #1
  40e2e4:	cmp	w8, #0x20
  40e2e8:	str	w9, [sp, #8]
  40e2ec:	b.eq	40e300 <__fxstatat@plt+0xc7d0>  // b.none
  40e2f0:	ldr	w8, [sp, #12]
  40e2f4:	cmp	w8, #0x9
  40e2f8:	cset	w8, eq  // eq = none
  40e2fc:	str	w8, [sp, #8]
  40e300:	ldr	w8, [sp, #8]
  40e304:	and	w0, w8, #0x1
  40e308:	add	sp, sp, #0x10
  40e30c:	ret
  40e310:	sub	sp, sp, #0x10
  40e314:	str	w0, [sp, #8]
  40e318:	ldr	w8, [sp, #8]
  40e31c:	subs	w9, w8, #0x0
  40e320:	cmp	w9, #0x1f
  40e324:	str	w8, [sp, #4]
  40e328:	b.ls	40e348 <__fxstatat@plt+0xc818>  // b.plast
  40e32c:	b	40e330 <__fxstatat@plt+0xc800>
  40e330:	ldr	w8, [sp, #4]
  40e334:	cmp	w8, #0x7f
  40e338:	cset	w9, eq  // eq = none
  40e33c:	eor	w9, w9, #0x1
  40e340:	tbnz	w9, #0, 40e358 <__fxstatat@plt+0xc828>
  40e344:	b	40e348 <__fxstatat@plt+0xc818>
  40e348:	mov	w8, #0x1                   	// #1
  40e34c:	and	w8, w8, #0x1
  40e350:	strb	w8, [sp, #15]
  40e354:	b	40e364 <__fxstatat@plt+0xc834>
  40e358:	mov	w8, wzr
  40e35c:	and	w8, w8, #0x1
  40e360:	strb	w8, [sp, #15]
  40e364:	ldrb	w8, [sp, #15]
  40e368:	and	w0, w8, #0x1
  40e36c:	add	sp, sp, #0x10
  40e370:	ret
  40e374:	sub	sp, sp, #0x10
  40e378:	str	w0, [sp, #8]
  40e37c:	ldr	w8, [sp, #8]
  40e380:	subs	w8, w8, #0x30
  40e384:	cmp	w8, #0x9
  40e388:	cset	w8, ls  // ls = plast
  40e38c:	eor	w8, w8, #0x1
  40e390:	tbnz	w8, #0, 40e3a8 <__fxstatat@plt+0xc878>
  40e394:	b	40e398 <__fxstatat@plt+0xc868>
  40e398:	mov	w8, #0x1                   	// #1
  40e39c:	and	w8, w8, #0x1
  40e3a0:	strb	w8, [sp, #15]
  40e3a4:	b	40e3b4 <__fxstatat@plt+0xc884>
  40e3a8:	mov	w8, wzr
  40e3ac:	and	w8, w8, #0x1
  40e3b0:	strb	w8, [sp, #15]
  40e3b4:	ldrb	w8, [sp, #15]
  40e3b8:	and	w0, w8, #0x1
  40e3bc:	add	sp, sp, #0x10
  40e3c0:	ret
  40e3c4:	sub	sp, sp, #0x10
  40e3c8:	str	w0, [sp, #8]
  40e3cc:	ldr	w8, [sp, #8]
  40e3d0:	subs	w8, w8, #0x21
  40e3d4:	cmp	w8, #0x5d
  40e3d8:	cset	w8, ls  // ls = plast
  40e3dc:	eor	w8, w8, #0x1
  40e3e0:	tbnz	w8, #0, 40e3f8 <__fxstatat@plt+0xc8c8>
  40e3e4:	b	40e3e8 <__fxstatat@plt+0xc8b8>
  40e3e8:	mov	w8, #0x1                   	// #1
  40e3ec:	and	w8, w8, #0x1
  40e3f0:	strb	w8, [sp, #15]
  40e3f4:	b	40e404 <__fxstatat@plt+0xc8d4>
  40e3f8:	mov	w8, wzr
  40e3fc:	and	w8, w8, #0x1
  40e400:	strb	w8, [sp, #15]
  40e404:	ldrb	w8, [sp, #15]
  40e408:	and	w0, w8, #0x1
  40e40c:	add	sp, sp, #0x10
  40e410:	ret
  40e414:	sub	sp, sp, #0x10
  40e418:	str	w0, [sp, #8]
  40e41c:	ldr	w8, [sp, #8]
  40e420:	subs	w8, w8, #0x61
  40e424:	cmp	w8, #0x19
  40e428:	cset	w8, ls  // ls = plast
  40e42c:	eor	w8, w8, #0x1
  40e430:	tbnz	w8, #0, 40e448 <__fxstatat@plt+0xc918>
  40e434:	b	40e438 <__fxstatat@plt+0xc908>
  40e438:	mov	w8, #0x1                   	// #1
  40e43c:	and	w8, w8, #0x1
  40e440:	strb	w8, [sp, #15]
  40e444:	b	40e454 <__fxstatat@plt+0xc924>
  40e448:	mov	w8, wzr
  40e44c:	and	w8, w8, #0x1
  40e450:	strb	w8, [sp, #15]
  40e454:	ldrb	w8, [sp, #15]
  40e458:	and	w0, w8, #0x1
  40e45c:	add	sp, sp, #0x10
  40e460:	ret
  40e464:	sub	sp, sp, #0x10
  40e468:	str	w0, [sp, #8]
  40e46c:	ldr	w8, [sp, #8]
  40e470:	subs	w8, w8, #0x20
  40e474:	cmp	w8, #0x5e
  40e478:	cset	w8, ls  // ls = plast
  40e47c:	eor	w8, w8, #0x1
  40e480:	tbnz	w8, #0, 40e498 <__fxstatat@plt+0xc968>
  40e484:	b	40e488 <__fxstatat@plt+0xc958>
  40e488:	mov	w8, #0x1                   	// #1
  40e48c:	and	w8, w8, #0x1
  40e490:	strb	w8, [sp, #15]
  40e494:	b	40e4a4 <__fxstatat@plt+0xc974>
  40e498:	mov	w8, wzr
  40e49c:	and	w8, w8, #0x1
  40e4a0:	strb	w8, [sp, #15]
  40e4a4:	ldrb	w8, [sp, #15]
  40e4a8:	and	w0, w8, #0x1
  40e4ac:	add	sp, sp, #0x10
  40e4b0:	ret
  40e4b4:	sub	sp, sp, #0x10
  40e4b8:	str	w0, [sp, #8]
  40e4bc:	ldr	w8, [sp, #8]
  40e4c0:	subs	w8, w8, #0x21
  40e4c4:	mov	w9, w8
  40e4c8:	ubfx	x9, x9, #0, #32
  40e4cc:	cmp	x9, #0x5d
  40e4d0:	str	x9, [sp]
  40e4d4:	b.hi	40e500 <__fxstatat@plt+0xc9d0>  // b.pmore
  40e4d8:	adrp	x8, 410000 <__fxstatat@plt+0xe4d0>
  40e4dc:	add	x8, x8, #0x260
  40e4e0:	ldr	x11, [sp]
  40e4e4:	ldrsw	x10, [x8, x11, lsl #2]
  40e4e8:	add	x9, x8, x10
  40e4ec:	br	x9
  40e4f0:	mov	w8, #0x1                   	// #1
  40e4f4:	and	w8, w8, #0x1
  40e4f8:	strb	w8, [sp, #15]
  40e4fc:	b	40e50c <__fxstatat@plt+0xc9dc>
  40e500:	mov	w8, wzr
  40e504:	and	w8, w8, #0x1
  40e508:	strb	w8, [sp, #15]
  40e50c:	ldrb	w8, [sp, #15]
  40e510:	and	w0, w8, #0x1
  40e514:	add	sp, sp, #0x10
  40e518:	ret
  40e51c:	sub	sp, sp, #0x10
  40e520:	str	w0, [sp, #8]
  40e524:	ldr	w8, [sp, #8]
  40e528:	subs	w9, w8, #0x9
  40e52c:	cmp	w9, #0x4
  40e530:	str	w8, [sp, #4]
  40e534:	b.ls	40e554 <__fxstatat@plt+0xca24>  // b.plast
  40e538:	b	40e53c <__fxstatat@plt+0xca0c>
  40e53c:	ldr	w8, [sp, #4]
  40e540:	cmp	w8, #0x20
  40e544:	cset	w9, eq  // eq = none
  40e548:	eor	w9, w9, #0x1
  40e54c:	tbnz	w9, #0, 40e564 <__fxstatat@plt+0xca34>
  40e550:	b	40e554 <__fxstatat@plt+0xca24>
  40e554:	mov	w8, #0x1                   	// #1
  40e558:	and	w8, w8, #0x1
  40e55c:	strb	w8, [sp, #15]
  40e560:	b	40e570 <__fxstatat@plt+0xca40>
  40e564:	mov	w8, wzr
  40e568:	and	w8, w8, #0x1
  40e56c:	strb	w8, [sp, #15]
  40e570:	ldrb	w8, [sp, #15]
  40e574:	and	w0, w8, #0x1
  40e578:	add	sp, sp, #0x10
  40e57c:	ret
  40e580:	sub	sp, sp, #0x10
  40e584:	str	w0, [sp, #8]
  40e588:	ldr	w8, [sp, #8]
  40e58c:	subs	w8, w8, #0x41
  40e590:	cmp	w8, #0x19
  40e594:	cset	w8, ls  // ls = plast
  40e598:	eor	w8, w8, #0x1
  40e59c:	tbnz	w8, #0, 40e5b4 <__fxstatat@plt+0xca84>
  40e5a0:	b	40e5a4 <__fxstatat@plt+0xca74>
  40e5a4:	mov	w8, #0x1                   	// #1
  40e5a8:	and	w8, w8, #0x1
  40e5ac:	strb	w8, [sp, #15]
  40e5b0:	b	40e5c0 <__fxstatat@plt+0xca90>
  40e5b4:	mov	w8, wzr
  40e5b8:	and	w8, w8, #0x1
  40e5bc:	strb	w8, [sp, #15]
  40e5c0:	ldrb	w8, [sp, #15]
  40e5c4:	and	w0, w8, #0x1
  40e5c8:	add	sp, sp, #0x10
  40e5cc:	ret
  40e5d0:	sub	sp, sp, #0x10
  40e5d4:	str	w0, [sp, #8]
  40e5d8:	ldr	w8, [sp, #8]
  40e5dc:	subs	w9, w8, #0x30
  40e5e0:	cmp	w9, #0x9
  40e5e4:	str	w8, [sp, #4]
  40e5e8:	b.ls	40e620 <__fxstatat@plt+0xcaf0>  // b.plast
  40e5ec:	b	40e5f0 <__fxstatat@plt+0xcac0>
  40e5f0:	ldr	w8, [sp, #4]
  40e5f4:	subs	w9, w8, #0x41
  40e5f8:	cmp	w9, #0x5
  40e5fc:	b.ls	40e620 <__fxstatat@plt+0xcaf0>  // b.plast
  40e600:	b	40e604 <__fxstatat@plt+0xcad4>
  40e604:	ldr	w8, [sp, #4]
  40e608:	subs	w9, w8, #0x61
  40e60c:	cmp	w9, #0x5
  40e610:	cset	w9, ls  // ls = plast
  40e614:	eor	w9, w9, #0x1
  40e618:	tbnz	w9, #0, 40e630 <__fxstatat@plt+0xcb00>
  40e61c:	b	40e620 <__fxstatat@plt+0xcaf0>
  40e620:	mov	w8, #0x1                   	// #1
  40e624:	and	w8, w8, #0x1
  40e628:	strb	w8, [sp, #15]
  40e62c:	b	40e63c <__fxstatat@plt+0xcb0c>
  40e630:	mov	w8, wzr
  40e634:	and	w8, w8, #0x1
  40e638:	strb	w8, [sp, #15]
  40e63c:	ldrb	w8, [sp, #15]
  40e640:	and	w0, w8, #0x1
  40e644:	add	sp, sp, #0x10
  40e648:	ret
  40e64c:	sub	sp, sp, #0x10
  40e650:	str	w0, [sp, #8]
  40e654:	ldr	w8, [sp, #8]
  40e658:	subs	w8, w8, #0x41
  40e65c:	cmp	w8, #0x19
  40e660:	cset	w8, ls  // ls = plast
  40e664:	eor	w8, w8, #0x1
  40e668:	tbnz	w8, #0, 40e684 <__fxstatat@plt+0xcb54>
  40e66c:	b	40e670 <__fxstatat@plt+0xcb40>
  40e670:	ldr	w8, [sp, #8]
  40e674:	subs	w8, w8, #0x41
  40e678:	add	w8, w8, #0x61
  40e67c:	str	w8, [sp, #12]
  40e680:	b	40e68c <__fxstatat@plt+0xcb5c>
  40e684:	ldr	w8, [sp, #8]
  40e688:	str	w8, [sp, #12]
  40e68c:	ldr	w0, [sp, #12]
  40e690:	add	sp, sp, #0x10
  40e694:	ret
  40e698:	sub	sp, sp, #0x10
  40e69c:	str	w0, [sp, #8]
  40e6a0:	ldr	w8, [sp, #8]
  40e6a4:	subs	w8, w8, #0x61
  40e6a8:	cmp	w8, #0x19
  40e6ac:	cset	w8, ls  // ls = plast
  40e6b0:	eor	w8, w8, #0x1
  40e6b4:	tbnz	w8, #0, 40e6d0 <__fxstatat@plt+0xcba0>
  40e6b8:	b	40e6bc <__fxstatat@plt+0xcb8c>
  40e6bc:	ldr	w8, [sp, #8]
  40e6c0:	subs	w8, w8, #0x61
  40e6c4:	add	w8, w8, #0x41
  40e6c8:	str	w8, [sp, #12]
  40e6cc:	b	40e6d8 <__fxstatat@plt+0xcba8>
  40e6d0:	ldr	w8, [sp, #8]
  40e6d4:	str	w8, [sp, #12]
  40e6d8:	ldr	w0, [sp, #12]
  40e6dc:	add	sp, sp, #0x10
  40e6e0:	ret
  40e6e4:	sub	sp, sp, #0x20
  40e6e8:	stp	x29, x30, [sp, #16]
  40e6ec:	add	x29, sp, #0x10
  40e6f0:	mov	w8, wzr
  40e6f4:	mov	w2, #0x3                   	// #3
  40e6f8:	stur	w0, [x29, #-4]
  40e6fc:	ldur	w0, [x29, #-4]
  40e700:	mov	w1, w8
  40e704:	bl	40d9a0 <__fxstatat@plt+0xbe70>
  40e708:	ldp	x29, x30, [sp, #16]
  40e70c:	add	sp, sp, #0x20
  40e710:	ret
  40e714:	nop
  40e718:	stp	x29, x30, [sp, #-64]!
  40e71c:	mov	x29, sp
  40e720:	stp	x19, x20, [sp, #16]
  40e724:	adrp	x20, 420000 <__fxstatat@plt+0x1e4d0>
  40e728:	add	x20, x20, #0xdf0
  40e72c:	stp	x21, x22, [sp, #32]
  40e730:	adrp	x21, 420000 <__fxstatat@plt+0x1e4d0>
  40e734:	add	x21, x21, #0xde8
  40e738:	sub	x20, x20, x21
  40e73c:	mov	w22, w0
  40e740:	stp	x23, x24, [sp, #48]
  40e744:	mov	x23, x1
  40e748:	mov	x24, x2
  40e74c:	bl	4016d8 <mbrtowc@plt-0x38>
  40e750:	cmp	xzr, x20, asr #3
  40e754:	b.eq	40e780 <__fxstatat@plt+0xcc50>  // b.none
  40e758:	asr	x20, x20, #3
  40e75c:	mov	x19, #0x0                   	// #0
  40e760:	ldr	x3, [x21, x19, lsl #3]
  40e764:	mov	x2, x24
  40e768:	add	x19, x19, #0x1
  40e76c:	mov	x1, x23
  40e770:	mov	w0, w22
  40e774:	blr	x3
  40e778:	cmp	x20, x19
  40e77c:	b.ne	40e760 <__fxstatat@plt+0xcc30>  // b.any
  40e780:	ldp	x19, x20, [sp, #16]
  40e784:	ldp	x21, x22, [sp, #32]
  40e788:	ldp	x23, x24, [sp, #48]
  40e78c:	ldp	x29, x30, [sp], #64
  40e790:	ret
  40e794:	nop
  40e798:	ret
  40e79c:	nop
  40e7a0:	adrp	x2, 421000 <__fxstatat@plt+0x1f4d0>
  40e7a4:	mov	x1, #0x0                   	// #0
  40e7a8:	ldr	x2, [x2, #544]
  40e7ac:	b	4017e0 <__cxa_atexit@plt>
  40e7b0:	mov	x2, x1
  40e7b4:	mov	x1, x0
  40e7b8:	mov	w0, #0x0                   	// #0
  40e7bc:	b	401af0 <__xstat@plt>
  40e7c0:	mov	x2, x1
  40e7c4:	mov	w1, w0
  40e7c8:	mov	w0, #0x0                   	// #0
  40e7cc:	b	401a60 <__fxstat@plt>
  40e7d0:	mov	x2, x1
  40e7d4:	mov	x1, x0
  40e7d8:	mov	w0, #0x0                   	// #0
  40e7dc:	b	401a40 <__lxstat@plt>
  40e7e0:	mov	x4, x1
  40e7e4:	mov	x5, x2
  40e7e8:	mov	w1, w0
  40e7ec:	mov	x2, x4
  40e7f0:	mov	w0, #0x0                   	// #0
  40e7f4:	mov	w4, w3
  40e7f8:	mov	x3, x5
  40e7fc:	b	401b30 <__fxstatat@plt>

Disassembly of section .fini:

000000000040e800 <.fini>:
  40e800:	stp	x29, x30, [sp, #-16]!
  40e804:	mov	x29, sp
  40e808:	ldp	x29, x30, [sp], #16
  40e80c:	ret
