TimeQuest Timing Analyzer report for g03_lab4
Thu Nov 23 17:25:21 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clock'
 28. Fast Model Hold: 'clock'
 29. Fast Model Recovery: 'clock'
 30. Fast Model Removal: 'clock'
 31. Fast Model Minimum Pulse Width: 'clock'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g03_lab4                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g03_lab4.sdc  ; OK     ; Thu Nov 23 17:25:20 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 99.24 MHz ; 99.24 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -9.077 ; -2857.007     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.539 ; -1446.054     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.499 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -2.064 ; -1333.643     ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.077 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.014     ; 10.101     ;
; -9.006 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 10.038     ;
; -8.948 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.980      ;
; -8.905 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.013     ; 9.930      ;
; -8.904 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.013     ; 9.929      ;
; -8.904 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.013     ; 9.929      ;
; -8.834 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.867      ;
; -8.833 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.866      ;
; -8.833 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.866      ;
; -8.826 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.858      ;
; -8.813 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.013     ; 9.838      ;
; -8.812 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.013     ; 9.837      ;
; -8.787 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.819      ;
; -8.777 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.809      ;
; -8.776 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.809      ;
; -8.775 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.808      ;
; -8.775 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.808      ;
; -8.768 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.013     ; 9.793      ;
; -8.767 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.013     ; 9.792      ;
; -8.755 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.013     ; 9.780      ;
; -8.751 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.013     ; 9.776      ;
; -8.742 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.775      ;
; -8.741 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.774      ;
; -8.703 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.735      ;
; -8.697 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.730      ;
; -8.696 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.729      ;
; -8.688 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.002     ; 9.724      ;
; -8.684 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.717      ;
; -8.684 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.717      ;
; -8.683 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.716      ;
; -8.680 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.713      ;
; -8.661 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.693      ;
; -8.657 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.689      ;
; -8.654 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.687      ;
; -8.653 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.686      ;
; -8.653 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.686      ;
; -8.644 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.676      ;
; -8.639 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.672      ;
; -8.638 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.671      ;
; -8.626 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.659      ;
; -8.622 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.655      ;
; -8.615 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.648      ;
; -8.614 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.647      ;
; -8.614 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.647      ;
; -8.605 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.638      ;
; -8.604 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.637      ;
; -8.604 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.637      ;
; -8.591 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.002     ; 9.627      ;
; -8.585 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.617      ;
; -8.562 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.595      ;
; -8.561 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.594      ;
; -8.544 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.576      ;
; -8.533 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.010     ; 9.561      ;
; -8.531 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.564      ;
; -8.530 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.563      ;
; -8.530 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.563      ;
; -8.523 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.556      ;
; -8.522 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.555      ;
; -8.517 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.550      ;
; -8.516 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 9.553      ;
; -8.516 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.549      ;
; -8.515 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 9.552      ;
; -8.515 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 9.552      ;
; -8.513 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.546      ;
; -8.512 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.545      ;
; -8.504 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.537      ;
; -8.500 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.533      ;
; -8.489 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.522      ;
; -8.488 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.521      ;
; -8.488 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.521      ;
; -8.485 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.518      ;
; -8.484 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.517      ;
; -8.484 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.517      ;
; -8.478 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.511      ;
; -8.477 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.510      ;
; -8.472 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.505      ;
; -8.471 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.504      ;
; -8.471 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.504      ;
; -8.468 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.005     ; 9.501      ;
; -8.467 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.500      ;
; -8.465 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.498      ;
; -8.461 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.494      ;
; -8.455 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.488      ;
; -8.451 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.484      ;
; -8.439 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.472      ;
; -8.438 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.005     ; 9.471      ;
; -8.433 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]     ; clock        ; clock       ; 1.000        ; -0.013     ; 9.458      ;
; -8.429 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]  ; clock        ; clock       ; 1.000        ; -0.013     ; 9.454      ;
; -8.429 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]  ; clock        ; clock       ; 1.000        ; -0.013     ; 9.454      ;
; -8.429 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]     ; clock        ; clock       ; 1.000        ; -0.013     ; 9.454      ;
; -8.424 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.001     ; 9.461      ;
; -8.423 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 9.460      ;
; -8.421 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 9.453      ;
; -8.419 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 9.456      ;
; -8.418 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 9.455      ;
; -8.418 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 9.455      ;
; -8.417 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] ; clock        ; clock       ; 1.000        ; -0.013     ; 9.442      ;
; -8.417 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]    ; clock        ; clock       ; 1.000        ; -0.013     ; 9.442      ;
; -8.413 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 9.446      ;
; -8.412 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 9.445      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[1]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[1]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.912      ;
; 0.628 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[5]                                   ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.539 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[0]                                   ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.562      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.560      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.561      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
; -4.538 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 5.557      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.499 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 2.792      ;
; 2.499 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 2.792      ;
; 2.920 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.207      ;
; 2.920 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.207      ;
; 2.972 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.265      ;
; 2.972 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.265      ;
; 3.065 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.352      ;
; 3.065 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.352      ;
; 3.080 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.367      ;
; 3.080 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.367      ;
; 3.098 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.391      ;
; 3.098 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.391      ;
; 3.132 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.425      ;
; 3.132 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.425      ;
; 3.143 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.430      ;
; 3.143 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.430      ;
; 3.159 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.446      ;
; 3.159 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.446      ;
; 3.208 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.495      ;
; 3.208 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.495      ;
; 3.250 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.543      ;
; 3.250 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.543      ;
; 3.268 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.561      ;
; 3.268 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.561      ;
; 3.281 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.574      ;
; 3.281 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.574      ;
; 3.285 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.578      ;
; 3.285 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.578      ;
; 3.285 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.572      ;
; 3.285 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.572      ;
; 3.376 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.669      ;
; 3.376 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.669      ;
; 3.387 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.674      ;
; 3.387 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.674      ;
; 3.395 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.688      ;
; 3.395 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.688      ;
; 3.404 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.697      ;
; 3.404 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.697      ;
; 3.428 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.715      ;
; 3.428 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.715      ;
; 3.448 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.735      ;
; 3.448 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.735      ;
; 3.514 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.807      ;
; 3.514 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 3.807      ;
; 3.601 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.888      ;
; 3.601 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 3.888      ;
; 3.745 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 4.032      ;
; 3.745 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 4.032      ;
; 4.005 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 4.292      ;
; 4.005 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 4.292      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[5] ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[5] ; clock        ; clock       ; 0.000        ; -0.010     ; 4.633      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.006     ; 4.637      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.636      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.005     ; 4.638      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.005     ; 4.638      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.005     ; 4.638      ;
; 4.357 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.005     ; 4.638      ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 6.047 ; 6.047 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 4.022 ; 4.022 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 3.921 ; 3.921 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.022 ; 4.022 ; Rise       ; clock           ;
; request_deal ; clock      ; 5.502 ; 5.502 ; Rise       ; clock           ;
; stack_init   ; clock      ; 5.073 ; 5.073 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 5.265 ; 5.265 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -4.581 ; -4.581 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.127  ; 0.127  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.109  ; 0.109  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.127  ; 0.127  ; Rise       ; clock           ;
; request_deal ; clock      ; -4.917 ; -4.917 ; Rise       ; clock           ;
; stack_init   ; clock      ; -4.339 ; -4.339 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -4.661 ; -4.661 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; address[*]      ; clock      ; 8.298  ; 8.298  ; Rise       ; clock           ;
;  address[0]     ; clock      ; 7.963  ; 7.963  ; Rise       ; clock           ;
;  address[1]     ; clock      ; 8.179  ; 8.179  ; Rise       ; clock           ;
;  address[2]     ; clock      ; 8.298  ; 8.298  ; Rise       ; clock           ;
;  address[3]     ; clock      ; 7.877  ; 7.877  ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 17.112 ; 17.112 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 16.928 ; 16.928 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 17.102 ; 17.102 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 16.759 ; 16.759 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 16.615 ; 16.615 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 16.958 ; 16.958 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 17.112 ; 17.112 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 16.257 ; 16.257 ; Rise       ; clock           ;
; empty           ; clock      ; 10.789 ; 10.789 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 16.334 ; 16.334 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 13.906 ; 13.906 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 14.977 ; 14.977 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 16.334 ; 16.334 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 15.063 ; 15.063 ; Rise       ; clock           ;
; full            ; clock      ; 10.742 ; 10.742 ; Rise       ; clock           ;
; num[*]          ; clock      ; 8.999  ; 8.999  ; Rise       ; clock           ;
;  num[0]         ; clock      ; 8.178  ; 8.178  ; Rise       ; clock           ;
;  num[1]         ; clock      ; 8.638  ; 8.638  ; Rise       ; clock           ;
;  num[2]         ; clock      ; 7.614  ; 7.614  ; Rise       ; clock           ;
;  num[3]         ; clock      ; 7.326  ; 7.326  ; Rise       ; clock           ;
;  num[4]         ; clock      ; 7.885  ; 7.885  ; Rise       ; clock           ;
;  num[5]         ; clock      ; 8.999  ; 8.999  ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 11.755 ; 11.755 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 10.728 ; 10.728 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 11.755 ; 11.755 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 11.411 ; 11.411 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 11.752 ; 11.752 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 11.305 ; 11.305 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 10.786 ; 10.786 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; address[*]      ; clock      ; 7.877  ; 7.877  ; Rise       ; clock           ;
;  address[0]     ; clock      ; 7.963  ; 7.963  ; Rise       ; clock           ;
;  address[1]     ; clock      ; 8.179  ; 8.179  ; Rise       ; clock           ;
;  address[2]     ; clock      ; 8.298  ; 8.298  ; Rise       ; clock           ;
;  address[3]     ; clock      ; 7.877  ; 7.877  ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 11.145 ; 11.145 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 12.054 ; 12.054 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 11.732 ; 11.732 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 11.390 ; 11.390 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 11.741 ; 11.741 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 12.084 ; 12.084 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 12.240 ; 12.240 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 11.145 ; 11.145 ; Rise       ; clock           ;
; empty           ; clock      ; 10.121 ; 10.121 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 10.231 ; 10.231 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 10.395 ; 10.395 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 10.745 ; 10.745 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 11.366 ; 11.366 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 10.231 ; 10.231 ; Rise       ; clock           ;
; full            ; clock      ; 10.121 ; 10.121 ; Rise       ; clock           ;
; num[*]          ; clock      ; 7.326  ; 7.326  ; Rise       ; clock           ;
;  num[0]         ; clock      ; 8.178  ; 8.178  ; Rise       ; clock           ;
;  num[1]         ; clock      ; 8.638  ; 8.638  ; Rise       ; clock           ;
;  num[2]         ; clock      ; 7.614  ; 7.614  ; Rise       ; clock           ;
;  num[3]         ; clock      ; 7.326  ; 7.326  ; Rise       ; clock           ;
;  num[4]         ; clock      ; 7.885  ; 7.885  ; Rise       ; clock           ;
;  num[5]         ; clock      ; 8.999  ; 8.999  ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 8.981  ; 8.981  ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 9.019  ; 9.019  ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 9.291  ; 9.291  ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 9.185  ; 9.185  ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 9.794  ; 9.794  ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 9.677  ; 9.677  ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 8.981  ; 8.981  ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.710 ; -780.287      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.680 ; -532.695      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.079 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -1.880 ; -1125.780     ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                             ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.710 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.013     ; 3.729      ;
; -2.673 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.699      ;
; -2.645 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.671      ;
; -2.644 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.670      ;
; -2.642 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.013     ; 3.661      ;
; -2.641 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.013     ; 3.660      ;
; -2.638 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.013     ; 3.657      ;
; -2.605 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.631      ;
; -2.604 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.630      ;
; -2.602 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.628      ;
; -2.601 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.627      ;
; -2.598 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.624      ;
; -2.594 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.620      ;
; -2.586 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.612      ;
; -2.582 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.013     ; 3.601      ;
; -2.579 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.012     ; 3.599      ;
; -2.577 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.603      ;
; -2.576 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.602      ;
; -2.576 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.602      ;
; -2.575 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.601      ;
; -2.573 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.599      ;
; -2.572 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.598      ;
; -2.571 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.602      ;
; -2.561 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.013     ; 3.580      ;
; -2.560 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.013     ; 3.579      ;
; -2.555 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.013     ; 3.574      ;
; -2.551 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.013     ; 3.570      ;
; -2.551 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.005     ; 3.578      ;
; -2.545 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.571      ;
; -2.544 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.570      ;
; -2.542 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.569      ;
; -2.534 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.560      ;
; -2.533 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.559      ;
; -2.531 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.562      ;
; -2.530 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.556      ;
; -2.530 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.556      ;
; -2.529 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.555      ;
; -2.526 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.552      ;
; -2.526 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.552      ;
; -2.525 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.551      ;
; -2.524 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.550      ;
; -2.523 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.549      ;
; -2.522 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.548      ;
; -2.518 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.544      ;
; -2.518 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.544      ;
; -2.517 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.543      ;
; -2.517 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.543      ;
; -2.516 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.542      ;
; -2.514 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.540      ;
; -2.514 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.541      ;
; -2.514 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.540      ;
; -2.513 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.540      ;
; -2.508 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.534      ;
; -2.506 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.532      ;
; -2.503 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.009     ; 3.526      ;
; -2.503 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.534      ;
; -2.502 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 3.533      ;
; -2.499 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 3.530      ;
; -2.496 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.522      ;
; -2.495 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.521      ;
; -2.495 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.521      ;
; -2.494 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.520      ;
; -2.491 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.517      ;
; -2.490 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.516      ;
; -2.489 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.515      ;
; -2.486 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.512      ;
; -2.485 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.511      ;
; -2.483 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.005     ; 3.510      ;
; -2.482 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.005     ; 3.509      ;
; -2.480 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.506      ;
; -2.479 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.506      ;
; -2.476 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.502      ;
; -2.475 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.501      ;
; -2.474 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.500      ;
; -2.472 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.498      ;
; -2.471 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.498      ;
; -2.470 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.496      ;
; -2.467 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.494      ;
; -2.466 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.492      ;
; -2.463 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.494      ;
; -2.463 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.489      ;
; -2.463 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.490      ;
; -2.462 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]     ; clock        ; clock       ; 1.000        ; -0.001     ; 3.493      ;
; -2.459 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; -0.001     ; 3.490      ;
; -2.458 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.484      ;
; -2.455 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; -0.005     ; 3.482      ;
; -2.454 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] ; clock        ; clock       ; 1.000        ; -0.009     ; 3.477      ;
; -2.453 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.479      ;
; -2.452 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.478      ;
; -2.449 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.475      ;
; -2.448 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.474      ;
; -2.447 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.473      ;
; -2.445 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]     ; clock        ; clock       ; 1.000        ; -0.006     ; 3.471      ;
; -2.444 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.470      ;
; -2.443 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; -0.001     ; 3.474      ;
; -2.443 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; -0.006     ; 3.469      ;
; -2.443 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.469      ;
; -2.440 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]    ; clock        ; clock       ; 1.000        ; 0.000      ; 3.472      ;
; -2.440 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[3] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.466      ;
; -2.439 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; -0.006     ; 3.465      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[1]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[1]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[5]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[5]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[4]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[4]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[5]                                   ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.702      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[0]                                   ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.701      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.680 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.696      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.701      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.700      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
; -1.679 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.699      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.079 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.238      ;
; 1.079 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.238      ;
; 1.231 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.384      ;
; 1.231 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.384      ;
; 1.233 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.392      ;
; 1.233 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.392      ;
; 1.250 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.403      ;
; 1.250 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.403      ;
; 1.288 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.441      ;
; 1.288 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.441      ;
; 1.290 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.449      ;
; 1.290 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.449      ;
; 1.303 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.456      ;
; 1.303 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.456      ;
; 1.315 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.474      ;
; 1.315 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.474      ;
; 1.346 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.499      ;
; 1.346 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.499      ;
; 1.350 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.509      ;
; 1.350 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.509      ;
; 1.354 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.513      ;
; 1.354 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.513      ;
; 1.355 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.514      ;
; 1.355 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.514      ;
; 1.357 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.510      ;
; 1.357 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.510      ;
; 1.358 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.511      ;
; 1.358 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.511      ;
; 1.374 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.533      ;
; 1.374 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.533      ;
; 1.382 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.541      ;
; 1.382 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.541      ;
; 1.399 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.552      ;
; 1.399 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.552      ;
; 1.403 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.562      ;
; 1.403 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.562      ;
; 1.404 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.557      ;
; 1.404 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.557      ;
; 1.411 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.564      ;
; 1.411 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.564      ;
; 1.414 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.573      ;
; 1.414 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.573      ;
; 1.427 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.586      ;
; 1.427 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.007      ; 1.586      ;
; 1.452 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.605      ;
; 1.452 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.605      ;
; 1.536 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.689      ;
; 1.536 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.689      ;
; 1.597 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.750      ;
; 1.597 ; g03_testbed_dealer:inst|g03_debouncer:inst8|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.750      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[5]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[5]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[4]    ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[4]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[4]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[4]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[4]  ; clock        ; clock       ; 0.000        ; -0.008     ; 2.391      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[4]  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.400      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[3] ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[3] ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[3] ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
; 2.247 ; g03_testbed_dealer:inst|g03_debouncer:inst9|lpm_counter:inst11|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.395      ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 2.836 ; 2.836 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 1.095 ; 1.095 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 1.061 ; 1.061 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 1.095 ; 1.095 ; Rise       ; clock           ;
; request_deal ; clock      ; 2.616 ; 2.616 ; Rise       ; clock           ;
; stack_init   ; clock      ; 2.380 ; 2.380 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 2.476 ; 2.476 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -2.129 ; -2.129 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.568  ; 0.568  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.568  ; 0.568  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.567  ; 0.567  ; Rise       ; clock           ;
; request_deal ; clock      ; -2.283 ; -2.283 ; Rise       ; clock           ;
; stack_init   ; clock      ; -1.959 ; -1.959 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -2.145 ; -2.145 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; address[*]      ; clock      ; 4.344 ; 4.344 ; Rise       ; clock           ;
;  address[0]     ; clock      ; 4.202 ; 4.202 ; Rise       ; clock           ;
;  address[1]     ; clock      ; 4.259 ; 4.259 ; Rise       ; clock           ;
;  address[2]     ; clock      ; 4.344 ; 4.344 ; Rise       ; clock           ;
;  address[3]     ; clock      ; 4.149 ; 4.149 ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 7.444 ; 7.444 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 7.314 ; 7.314 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 7.393 ; 7.393 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 7.264 ; 7.264 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 7.216 ; 7.216 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 7.350 ; 7.350 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 7.444 ; 7.444 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 7.146 ; 7.146 ; Rise       ; clock           ;
; empty           ; clock      ; 5.275 ; 5.275 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 7.243 ; 7.243 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 6.294 ; 6.294 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 6.687 ; 6.687 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 7.243 ; 7.243 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 6.720 ; 6.720 ; Rise       ; clock           ;
; full            ; clock      ; 5.428 ; 5.428 ; Rise       ; clock           ;
; num[*]          ; clock      ; 4.638 ; 4.638 ; Rise       ; clock           ;
;  num[0]         ; clock      ; 4.276 ; 4.276 ; Rise       ; clock           ;
;  num[1]         ; clock      ; 4.486 ; 4.486 ; Rise       ; clock           ;
;  num[2]         ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  num[3]         ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
;  num[4]         ; clock      ; 4.164 ; 4.164 ; Rise       ; clock           ;
;  num[5]         ; clock      ; 4.638 ; 4.638 ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 5.570 ; 5.570 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 5.184 ; 5.184 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 5.570 ; 5.570 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 5.433 ; 5.433 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 5.554 ; 5.554 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 5.422 ; 5.422 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 5.267 ; 5.267 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; address[*]      ; clock      ; 4.149 ; 4.149 ; Rise       ; clock           ;
;  address[0]     ; clock      ; 4.202 ; 4.202 ; Rise       ; clock           ;
;  address[1]     ; clock      ; 4.259 ; 4.259 ; Rise       ; clock           ;
;  address[2]     ; clock      ; 4.344 ; 4.344 ; Rise       ; clock           ;
;  address[3]     ; clock      ; 4.149 ; 4.149 ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 5.350 ; 5.350 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 5.594 ; 5.594 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 5.515 ; 5.515 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 5.387 ; 5.387 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 5.630 ; 5.630 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 5.724 ; 5.724 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 5.350 ; 5.350 ; Rise       ; clock           ;
; empty           ; clock      ; 4.998 ; 4.998 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 5.000 ; 5.000 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 5.057 ; 5.057 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 5.188 ; 5.188 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 5.515 ; 5.515 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 5.000 ; 5.000 ; Rise       ; clock           ;
; full            ; clock      ; 5.154 ; 5.154 ; Rise       ; clock           ;
; num[*]          ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
;  num[0]         ; clock      ; 4.276 ; 4.276 ; Rise       ; clock           ;
;  num[1]         ; clock      ; 4.486 ; 4.486 ; Rise       ; clock           ;
;  num[2]         ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  num[3]         ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
;  num[4]         ; clock      ; 4.164 ; 4.164 ; Rise       ; clock           ;
;  num[5]         ; clock      ; 4.638 ; 4.638 ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 4.560 ; 4.560 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 4.560 ; 4.560 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 4.730 ; 4.730 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 4.664 ; 4.664 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 4.886 ; 4.886 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 4.865 ; 4.865 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 4.573 ; 4.573 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -9.077    ; 0.215 ; -4.539    ; 1.079   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
;  clock               ; -9.077    ; 0.215 ; -4.539    ; 1.079   ; -2.064              ;
; Design-wide TNS      ; -2857.007 ; 0.0   ; -1446.054 ; 0.0     ; -1333.643           ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock               ; -2857.007 ; 0.000 ; -1446.054 ; 0.000   ; -1333.643           ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 6.047 ; 6.047 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 4.022 ; 4.022 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 3.921 ; 3.921 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.022 ; 4.022 ; Rise       ; clock           ;
; request_deal ; clock      ; 5.502 ; 5.502 ; Rise       ; clock           ;
; stack_init   ; clock      ; 5.073 ; 5.073 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 5.265 ; 5.265 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -2.129 ; -2.129 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.568  ; 0.568  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.568  ; 0.568  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.567  ; 0.567  ; Rise       ; clock           ;
; request_deal ; clock      ; -2.283 ; -2.283 ; Rise       ; clock           ;
; stack_init   ; clock      ; -1.959 ; -1.959 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -2.145 ; -2.145 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; address[*]      ; clock      ; 8.298  ; 8.298  ; Rise       ; clock           ;
;  address[0]     ; clock      ; 7.963  ; 7.963  ; Rise       ; clock           ;
;  address[1]     ; clock      ; 8.179  ; 8.179  ; Rise       ; clock           ;
;  address[2]     ; clock      ; 8.298  ; 8.298  ; Rise       ; clock           ;
;  address[3]     ; clock      ; 7.877  ; 7.877  ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 17.112 ; 17.112 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 16.928 ; 16.928 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 17.102 ; 17.102 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 16.759 ; 16.759 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 16.615 ; 16.615 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 16.958 ; 16.958 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 17.112 ; 17.112 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 16.257 ; 16.257 ; Rise       ; clock           ;
; empty           ; clock      ; 10.789 ; 10.789 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 16.334 ; 16.334 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 13.906 ; 13.906 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 14.977 ; 14.977 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 16.334 ; 16.334 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 15.063 ; 15.063 ; Rise       ; clock           ;
; full            ; clock      ; 10.742 ; 10.742 ; Rise       ; clock           ;
; num[*]          ; clock      ; 8.999  ; 8.999  ; Rise       ; clock           ;
;  num[0]         ; clock      ; 8.178  ; 8.178  ; Rise       ; clock           ;
;  num[1]         ; clock      ; 8.638  ; 8.638  ; Rise       ; clock           ;
;  num[2]         ; clock      ; 7.614  ; 7.614  ; Rise       ; clock           ;
;  num[3]         ; clock      ; 7.326  ; 7.326  ; Rise       ; clock           ;
;  num[4]         ; clock      ; 7.885  ; 7.885  ; Rise       ; clock           ;
;  num[5]         ; clock      ; 8.999  ; 8.999  ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 11.755 ; 11.755 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 10.728 ; 10.728 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 11.755 ; 11.755 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 11.411 ; 11.411 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 11.752 ; 11.752 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 11.305 ; 11.305 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 10.786 ; 10.786 ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; address[*]      ; clock      ; 4.149 ; 4.149 ; Rise       ; clock           ;
;  address[0]     ; clock      ; 4.202 ; 4.202 ; Rise       ; clock           ;
;  address[1]     ; clock      ; 4.259 ; 4.259 ; Rise       ; clock           ;
;  address[2]     ; clock      ; 4.344 ; 4.344 ; Rise       ; clock           ;
;  address[3]     ; clock      ; 4.149 ; 4.149 ; Rise       ; clock           ;
; card_value[*]   ; clock      ; 5.350 ; 5.350 ; Rise       ; clock           ;
;  card_value[0]  ; clock      ; 5.594 ; 5.594 ; Rise       ; clock           ;
;  card_value[1]  ; clock      ; 5.515 ; 5.515 ; Rise       ; clock           ;
;  card_value[2]  ; clock      ; 5.387 ; 5.387 ; Rise       ; clock           ;
;  card_value[3]  ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  card_value[4]  ; clock      ; 5.630 ; 5.630 ; Rise       ; clock           ;
;  card_value[5]  ; clock      ; 5.724 ; 5.724 ; Rise       ; clock           ;
;  card_value[6]  ; clock      ; 5.350 ; 5.350 ; Rise       ; clock           ;
; empty           ; clock      ; 4.998 ; 4.998 ; Rise       ; clock           ;
; face_value[*]   ; clock      ; 5.000 ; 5.000 ; Rise       ; clock           ;
;  face_value[0]  ; clock      ; 5.057 ; 5.057 ; Rise       ; clock           ;
;  face_value[1]  ; clock      ; 5.188 ; 5.188 ; Rise       ; clock           ;
;  face_value[2]  ; clock      ; 5.515 ; 5.515 ; Rise       ; clock           ;
;  face_value[3]  ; clock      ; 5.000 ; 5.000 ; Rise       ; clock           ;
; full            ; clock      ; 5.154 ; 5.154 ; Rise       ; clock           ;
; num[*]          ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
;  num[0]         ; clock      ; 4.276 ; 4.276 ; Rise       ; clock           ;
;  num[1]         ; clock      ; 4.486 ; 4.486 ; Rise       ; clock           ;
;  num[2]         ; clock      ; 4.066 ; 4.066 ; Rise       ; clock           ;
;  num[3]         ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
;  num[4]         ; clock      ; 4.164 ; 4.164 ; Rise       ; clock           ;
;  num[5]         ; clock      ; 4.638 ; 4.638 ; Rise       ; clock           ;
; stack_value[*]  ; clock      ; 4.560 ; 4.560 ; Rise       ; clock           ;
;  stack_value[0] ; clock      ; 4.560 ; 4.560 ; Rise       ; clock           ;
;  stack_value[1] ; clock      ; 4.730 ; 4.730 ; Rise       ; clock           ;
;  stack_value[2] ; clock      ; 4.664 ; 4.664 ; Rise       ; clock           ;
;  stack_value[3] ; clock      ; 4.886 ; 4.886 ; Rise       ; clock           ;
;  stack_value[4] ; clock      ; 4.865 ; 4.865 ; Rise       ; clock           ;
;  stack_value[5] ; clock      ; 4.573 ; 4.573 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 117038   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 117038   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8000     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8000     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 748   ; 748  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 1242  ; 1242 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 23 17:25:19 2017
Info: Command: quartus_sta g03_lab4 -c g03_lab4
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g03_lab4.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Warning (332125): Found combinational loop of 188 nodes
    Warning (332126): Node "inst|inst23|auto_generated|op_1~0|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~0|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|cin"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~30|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~30|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~32|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~32|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~34|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~34|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~36|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~36|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~38|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~38|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~40|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~40|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~42|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~42|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~44|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~44|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~46|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~46|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~48|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~48|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~50|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~50|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~52|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~52|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~54|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~54|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~57|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~57|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~59|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~59|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~30|datad"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~30|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~59|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~28|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~28|cout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~30|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~57|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~90|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~30|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~54|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~88|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~28|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~52|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~86|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~26|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~50|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~84|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~24|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~48|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~82|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~22|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~46|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~80|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~20|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~44|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~78|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~18|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~42|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~76|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~16|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~40|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~74|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~14|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~38|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~72|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~12|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~36|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~70|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~10|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~34|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~68|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~8|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~32|datab"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~66|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~6|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|combout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|dataa"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~2|cout"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~4|cin"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~64|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|datab"
    Warning (332126): Node "inst|inst23|auto_generated|op_1~0|combout"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~28|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~62|dataa"
    Warning (332126): Node "inst|inst2|u1|LPM_ADD_SUB_component|auto_generated|op_1~60|dataa"
Critical Warning (332081): Design contains combinational loop of 188 nodes. Estimating the delays through the loop.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.077     -2857.007 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -4.539
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.539     -1446.054 clock 
Info (332146): Worst-case removal slack is 2.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.499         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1333.643 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.710
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.710      -780.287 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is -1.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.680      -532.695 clock 
Info (332146): Worst-case removal slack is 1.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.079         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1125.780 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 550 megabytes
    Info: Processing ended: Thu Nov 23 17:25:21 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


