{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493700151269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493700151269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 01:42:31 2017 " "Processing started: Tue May 02 01:42:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493700151269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493700151269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493700151270 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493700151728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behaviour " "Found design unit 1: dec3to8-Behaviour" {  } { { "dec3to8.vhd" "" { Text "D:/prog/mc613/lab7/dec3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152378 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "D:/prog/mc613/lab7/dec3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1-Structure " "Found design unit 1: Q1-Structure" {  } { { "Q1.vhd" "" { Text "D:/prog/mc613/lab7/Q1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.vhd" "" { Text "D:/prog/mc613/lab7/Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "D:/prog/mc613/lab7/demo_setup.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152384 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "D:/prog/mc613/lab7/demo_setup.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2-Structure " "Found design unit 1: Q2-Structure" {  } { { "Q2.vhd" "" { Text "D:/prog/mc613/lab7/Q2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.vhd" "" { Text "D:/prog/mc613/lab7/Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q3-Structure " "Found design unit 1: Q3-Structure" {  } { { "Q3.vhd" "" { Text "D:/prog/mc613/lab7/Q3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q3 " "Found entity 1: Q3" {  } { { "Q3.vhd" "" { Text "D:/prog/mc613/lab7/Q3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q4-Structure " "Found design unit 1: Q4-Structure" {  } { { "Q4.vhd" "" { Text "D:/prog/mc613/lab7/Q4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q4 " "Found entity 1: Q4" {  } { { "Q4.vhd" "" { Text "D:/prog/mc613/lab7/Q4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q5-Structure " "Found design unit 1: Q5-Structure" {  } { { "Q5.vhd" "" { Text "D:/prog/mc613/lab7/Q5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q5 " "Found entity 1: Q5" {  } { { "Q5.vhd" "" { Text "D:/prog/mc613/lab7/Q5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q6-Structure " "Found design unit 1: Q6-Structure" {  } { { "Q6.vhd" "" { Text "D:/prog/mc613/lab7/Q6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q6 " "Found entity 1: Q6" {  } { { "Q6.vhd" "" { Text "D:/prog/mc613/lab7/Q6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavior " "Found design unit 1: RegN-Behavior" {  } { { "RegN.vhd" "" { Text "D:/prog/mc613/lab7/RegN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152397 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "RegN.vhd" "" { Text "D:/prog/mc613/lab7/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_buffer-Behavior " "Found design unit 1: tri_buffer-Behavior" {  } { { "tri_buffer.vhd" "" { Text "D:/prog/mc613/lab7/tri_buffer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152399 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_buffer " "Found entity 1: tri_buffer" {  } { { "tri_buffer.vhd" "" { Text "D:/prog/mc613/lab7/tri_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco-Behaviour " "Found design unit 1: Banco-Behaviour" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152401 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco " "Found entity 1: Banco" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493700152401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493700152401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Banco " "Elaborating entity \"Banco\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493700152451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:write_decoder " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:write_decoder\"" {  } { { "Banco.vhd" "write_decoder" { Text "D:/prog/mc613/lab7/Banco.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493700152474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN RegN:register1 " "Elaborating entity \"RegN\" for hierarchy \"RegN:register1\"" {  } { { "Banco.vhd" "register1" { Text "D:/prog/mc613/lab7/Banco.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493700152477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load RegN.vhd(19) " "VHDL Process Statement warning at RegN.vhd(19): signal \"Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegN.vhd" "" { Text "D:/prog/mc613/lab7/RegN.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493700152478 "|Banco|RegN:register1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buffer tri_buffer:buffer1 " "Elaborating entity \"tri_buffer\" for hierarchy \"tri_buffer:buffer1\"" {  } { { "Banco.vhd" "buffer1" { Text "D:/prog/mc613/lab7/Banco.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493700152487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493700152979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700152979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[0\] " "No output dependent on input pin \"DATA_IN\[0\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|DATA_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[1\] " "No output dependent on input pin \"DATA_IN\[1\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|DATA_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[2\] " "No output dependent on input pin \"DATA_IN\[2\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|DATA_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[3\] " "No output dependent on input pin \"DATA_IN\[3\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|DATA_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_REG_SW\[0\] " "No output dependent on input pin \"INPUT_REG_SW\[0\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|INPUT_REG_SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_REG_SW\[1\] " "No output dependent on input pin \"INPUT_REG_SW\[1\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|INPUT_REG_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_REG_SW\[2\] " "No output dependent on input pin \"INPUT_REG_SW\[2\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|INPUT_REG_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wr_En " "No output dependent on input pin \"Wr_En\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|Wr_En"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OUTPUT_REG_SW\[0\] " "No output dependent on input pin \"OUTPUT_REG_SW\[0\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|OUTPUT_REG_SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OUTPUT_REG_SW\[1\] " "No output dependent on input pin \"OUTPUT_REG_SW\[1\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|OUTPUT_REG_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OUTPUT_REG_SW\[2\] " "No output dependent on input pin \"OUTPUT_REG_SW\[2\]\"" {  } { { "Banco.vhd" "" { Text "D:/prog/mc613/lab7/Banco.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493700153009 "|Banco|OUTPUT_REG_SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493700153009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493700153011 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493700153011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493700153011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493700153033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 01:42:33 2017 " "Processing ended: Tue May 02 01:42:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493700153033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493700153033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493700153033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493700153033 ""}
