5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd disable1.1.vcd -o disable1.1.cdd -v disable1.1.v
3 0 main main disable1.1.v 1 22
2 1 5 8000c 2 3d 2100a 0 0 1 0 2 foobar
1 a 0 3 30004 1 16 102
4 1 0 0
3 1 main.foobar main.foobar disable1.1.v 5 13
2 2 6 d0010 1 0 20004 0 0 1 1 0
2 3 6 90009 0 1 400 0 0 a
2 4 6 90010 1 37 11006 2 3
2 5 7 30004 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 7 30004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 7 7 20004 2 2c 2000a 5 6 32 0 aa aa aa aa aa aa aa aa
2 8 8 60009 1 0 20008 0 0 1 1 1
2 9 8 20002 0 1 400 0 0 a
2 10 8 20009 1 37 a 8 9
2 11 9 a000b 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 12 9 a000b 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 13 9 9000b 2 2c 2000a 11 12 32 0 aa aa aa aa aa aa aa aa
2 14 10 90016 1 40 20002 0 0 1 0 2 foobar
2 15 11 a000b 0 0 20010 0 0 32 64 44 0 0 0 0 0 0 0
2 16 11 a000b 0 0 20010 0 0 32 64 55 55 55 55 55 55 55 55
2 17 11 9000b 0 2c 20032 15 16 32 0 aa aa aa aa aa aa aa aa
2 18 12 d0010 0 0 20010 0 0 1 1 0
2 19 12 90009 0 1 400 0 0 a
2 20 12 90010 0 37 22 18 19
4 20 0 0
4 17 20 0
4 14 17 17
4 13 14 0
4 10 13 13
4 7 10 0
4 4 7 7
