

================================================================
== Vitis HLS Report for 'krnl_dot39'
================================================================
* Date:           Mon May 24 12:51:37 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      116|      116|  1.160 us|  1.160 us|   35|   35|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_169 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 6 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_170 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 7 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_171 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read61" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 8 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read60124 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read60" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 9 'read' 'p_read60124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_172 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read59" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 10 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_173 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read58" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 11 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_174 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read57" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 12 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_175 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read56" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 13 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_176 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read55" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 14 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_177 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read54" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 15 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_178 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read53" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 16 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_179 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read52" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 17 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_180 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read51" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 18 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read50114 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read50" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 19 'read' 'p_read50114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_181 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read49" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 20 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_182 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read48" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 21 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_183 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read47" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 22 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_184 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read46" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 23 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_185 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read45" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 24 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_186 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 25 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_187 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read43" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 26 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_188 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 27 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_189 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 28 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read40104 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 29 'read' 'p_read40104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_190 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read39" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 30 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_191 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 31 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_192 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read37" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 32 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_193 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 33 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_194 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read35" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 34 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_195 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 35 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_196 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read33" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 36 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_197 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 37 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read3195 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read31" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 38 'read' 'p_read3195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read3094 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 39 'read' 'p_read3094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_198 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 40 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_199 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 41 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_200 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 42 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_201 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 43 'read' 'p_read_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_202 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 44 'read' 'p_read_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_203 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 45 'read' 'p_read_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_204 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 46 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_205 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 47 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read2185 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 48 'read' 'p_read2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read2084 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 49 'read' 'p_read2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_206 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 50 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_207 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 51 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_208 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 52 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_209 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 53 'read' 'p_read_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_210 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 54 'read' 'p_read_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_211 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 55 'read' 'p_read_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_212 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 56 'read' 'p_read_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_213 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 57 'read' 'p_read_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read1175 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 58 'read' 'p_read1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read1074 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 59 'read' 'p_read1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read973 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 60 'read' 'p_read973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read872 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 61 'read' 'p_read872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read771 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 62 'read' 'p_read771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read670 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 63 'read' 'p_read670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read569 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 64 'read' 'p_read569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read468 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 65 'read' 'p_read468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read367 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 66 'read' 'p_read367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read266 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 67 'read' 'p_read266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read165 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 68 'read' 'p_read165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read64 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 69 'read' 'p_read64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_in2_63_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 70 'alloca' 'p_in2_63_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_in2_62_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 71 'alloca' 'p_in2_62_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_in2_61_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 72 'alloca' 'p_in2_61_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_in2_60_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 73 'alloca' 'p_in2_60_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_in2_59_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 74 'alloca' 'p_in2_59_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_in2_58_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 75 'alloca' 'p_in2_58_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_in2_57_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 76 'alloca' 'p_in2_57_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_in2_56_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 77 'alloca' 'p_in2_56_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_in2_55_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 78 'alloca' 'p_in2_55_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_in2_54_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 79 'alloca' 'p_in2_54_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_in2_53_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 80 'alloca' 'p_in2_53_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_in2_52_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 81 'alloca' 'p_in2_52_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_in2_51_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 82 'alloca' 'p_in2_51_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_in2_50_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 83 'alloca' 'p_in2_50_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_in2_49_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 84 'alloca' 'p_in2_49_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_in2_48_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 85 'alloca' 'p_in2_48_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_in2_47_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 86 'alloca' 'p_in2_47_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_in2_46_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 87 'alloca' 'p_in2_46_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_in2_45_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 88 'alloca' 'p_in2_45_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_in2_44_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 89 'alloca' 'p_in2_44_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_in2_43_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 90 'alloca' 'p_in2_43_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_in2_42_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 91 'alloca' 'p_in2_42_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_in2_41_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 92 'alloca' 'p_in2_41_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_in2_40_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 93 'alloca' 'p_in2_40_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_in2_39_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 94 'alloca' 'p_in2_39_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_in2_38_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 95 'alloca' 'p_in2_38_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_in2_37_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 96 'alloca' 'p_in2_37_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_in2_36_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 97 'alloca' 'p_in2_36_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_in2_35_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 98 'alloca' 'p_in2_35_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_in2_34_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 99 'alloca' 'p_in2_34_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_in2_33_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 100 'alloca' 'p_in2_33_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_in2_32_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 101 'alloca' 'p_in2_32_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_in2_31_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 102 'alloca' 'p_in2_31_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_in2_30_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 103 'alloca' 'p_in2_30_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_in2_29_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 104 'alloca' 'p_in2_29_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_in2_28_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 105 'alloca' 'p_in2_28_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_in2_27_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 106 'alloca' 'p_in2_27_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_in2_26_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 107 'alloca' 'p_in2_26_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_in2_25_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 108 'alloca' 'p_in2_25_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_in2_24_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 109 'alloca' 'p_in2_24_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_in2_23_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 110 'alloca' 'p_in2_23_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_in2_22_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 111 'alloca' 'p_in2_22_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_in2_21_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 112 'alloca' 'p_in2_21_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_in2_20_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 113 'alloca' 'p_in2_20_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_in2_19_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 114 'alloca' 'p_in2_19_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_in2_18_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 115 'alloca' 'p_in2_18_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_in2_17_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 116 'alloca' 'p_in2_17_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_in2_16_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 117 'alloca' 'p_in2_16_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_in2_15_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 118 'alloca' 'p_in2_15_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_in2_14_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 119 'alloca' 'p_in2_14_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_in2_13_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 120 'alloca' 'p_in2_13_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_in2_12_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 121 'alloca' 'p_in2_12_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_in2_11_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 122 'alloca' 'p_in2_11_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_in2_10_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 123 'alloca' 'p_in2_10_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_in2_9_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 124 'alloca' 'p_in2_9_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_in2_8_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 125 'alloca' 'p_in2_8_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_in2_7_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 126 'alloca' 'p_in2_7_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_in2_6_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 127 'alloca' 'p_in2_6_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_in2_5_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 128 'alloca' 'p_in2_5_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_in2_4_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 129 'alloca' 'p_in2_4_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_in2_3_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 130 'alloca' 'p_in2_3_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_in2_2_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 131 'alloca' 'p_in2_2_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_in2_1_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 132 'alloca' 'p_in2_1_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_in2_0_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 133 'alloca' 'p_in2_0_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_in1_offset_c_i = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:234]   --->   Operation 134 'alloca' 'p_in1_offset_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%str_in1 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:229]   --->   Operation 135 'alloca' 'str_in1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%str_in2 = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:230]   --->   Operation 136 'alloca' 'str_in2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 137 [1/1] (3.40ns)   --->   "%call_ln226 = call void @krnl_dot39.entry118, i6 %p_in1_offset, i32 %p_read64, i32 %p_read165, i32 %p_read266, i32 %p_read367, i32 %p_read468, i32 %p_read569, i32 %p_read670, i32 %p_read771, i32 %p_read872, i32 %p_read973, i32 %p_read1074, i32 %p_read1175, i32 %p_read_213, i32 %p_read_212, i32 %p_read_211, i32 %p_read_210, i32 %p_read_209, i32 %p_read_208, i32 %p_read_207, i32 %p_read_206, i32 %p_read2084, i32 %p_read2185, i32 %p_read_205, i32 %p_read_204, i32 %p_read_203, i32 %p_read_202, i32 %p_read_201, i32 %p_read_200, i32 %p_read_199, i32 %p_read_198, i32 %p_read3094, i32 %p_read3195, i32 %p_read_197, i32 %p_read_196, i32 %p_read_195, i32 %p_read_194, i32 %p_read_193, i32 %p_read_192, i32 %p_read_191, i32 %p_read_190, i32 %p_read40104, i32 %p_read_189, i32 %p_read_188, i32 %p_read_187, i32 %p_read_186, i32 %p_read_185, i32 %p_read_184, i32 %p_read_183, i32 %p_read_182, i32 %p_read_181, i32 %p_read50114, i32 %p_read_180, i32 %p_read_179, i32 %p_read_178, i32 %p_read_177, i32 %p_read_176, i32 %p_read_175, i32 %p_read_174, i32 %p_read_173, i32 %p_read_172, i32 %p_read60124, i32 %p_read_171, i32 %p_read_170, i32 %p_read_169, i6 %p_in1_offset_c_i, i32 %p_in2_0_c_i, i32 %p_in2_1_c_i, i32 %p_in2_2_c_i, i32 %p_in2_3_c_i, i32 %p_in2_4_c_i, i32 %p_in2_5_c_i, i32 %p_in2_6_c_i, i32 %p_in2_7_c_i, i32 %p_in2_8_c_i, i32 %p_in2_9_c_i, i32 %p_in2_10_c_i, i32 %p_in2_11_c_i, i32 %p_in2_12_c_i, i32 %p_in2_13_c_i, i32 %p_in2_14_c_i, i32 %p_in2_15_c_i, i32 %p_in2_16_c_i, i32 %p_in2_17_c_i, i32 %p_in2_18_c_i, i32 %p_in2_19_c_i, i32 %p_in2_20_c_i, i32 %p_in2_21_c_i, i32 %p_in2_22_c_i, i32 %p_in2_23_c_i, i32 %p_in2_24_c_i, i32 %p_in2_25_c_i, i32 %p_in2_26_c_i, i32 %p_in2_27_c_i, i32 %p_in2_28_c_i, i32 %p_in2_29_c_i, i32 %p_in2_30_c_i, i32 %p_in2_31_c_i, i32 %p_in2_32_c_i, i32 %p_in2_33_c_i, i32 %p_in2_34_c_i, i32 %p_in2_35_c_i, i32 %p_in2_36_c_i, i32 %p_in2_37_c_i, i32 %p_in2_38_c_i, i32 %p_in2_39_c_i, i32 %p_in2_40_c_i, i32 %p_in2_41_c_i, i32 %p_in2_42_c_i, i32 %p_in2_43_c_i, i32 %p_in2_44_c_i, i32 %p_in2_45_c_i, i32 %p_in2_46_c_i, i32 %p_in2_47_c_i, i32 %p_in2_48_c_i, i32 %p_in2_49_c_i, i32 %p_in2_50_c_i, i32 %p_in2_51_c_i, i32 %p_in2_52_c_i, i32 %p_in2_53_c_i, i32 %p_in2_54_c_i, i32 %p_in2_55_c_i, i32 %p_in2_56_c_i, i32 %p_in2_57_c_i, i32 %p_in2_58_c_i, i32 %p_in2_59_c_i, i32 %p_in2_60_c_i, i32 %p_in2_61_c_i, i32 %p_in2_62_c_i, i32 %p_in2_63_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 137 'call' 'call_ln226' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln234 = call void @readVec2Stream<float, 4u>.150, i128 %str_in1, i6 %p_in1_offset_c_i, i32 %W_ho_0, i32 %W_ho_1, i32 %W_ho_2, i32 %W_ho_3, i32 %W_ho_4, i32 %W_ho_5, i32 %W_ho_6, i32 %W_ho_7, i32 %W_ho_8, i32 %W_ho_9, i32 %W_ho_10, i32 %W_ho_11, i32 %W_ho_12, i32 %W_ho_13, i32 %W_ho_14, i32 %W_ho_15, i32 %W_ho_16, i32 %W_ho_17, i32 %W_ho_18, i32 %W_ho_19, i32 %W_ho_20, i32 %W_ho_21, i32 %W_ho_22, i32 %W_ho_23, i32 %W_ho_24, i32 %W_ho_25, i32 %W_ho_26, i32 %W_ho_27, i32 %W_ho_28, i32 %W_ho_29, i32 %W_ho_30, i32 %W_ho_31, i32 %W_ho_32, i32 %W_ho_33, i32 %W_ho_34, i32 %W_ho_35, i32 %W_ho_36, i32 %W_ho_37, i32 %W_ho_38, i32 %W_ho_39, i32 %W_ho_40, i32 %W_ho_41, i32 %W_ho_42, i32 %W_ho_43, i32 %W_ho_44, i32 %W_ho_45, i32 %W_ho_46, i32 %W_ho_47, i32 %W_ho_48, i32 %W_ho_49, i32 %W_ho_50, i32 %W_ho_51, i32 %W_ho_52, i32 %W_ho_53, i32 %W_ho_54, i32 %W_ho_55, i32 %W_ho_56, i32 %W_ho_57, i32 %W_ho_58, i32 %W_ho_59, i32 %W_ho_60, i32 %W_ho_61, i32 %W_ho_62, i32 %W_ho_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:234]   --->   Operation 138 'call' 'call_ln234' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln235 = call void @readVec2Stream<float, 4u>3151, i128 %str_in2, i32 %p_in2_0_c_i, i32 %p_in2_1_c_i, i32 %p_in2_2_c_i, i32 %p_in2_3_c_i, i32 %p_in2_4_c_i, i32 %p_in2_5_c_i, i32 %p_in2_6_c_i, i32 %p_in2_7_c_i, i32 %p_in2_8_c_i, i32 %p_in2_9_c_i, i32 %p_in2_10_c_i, i32 %p_in2_11_c_i, i32 %p_in2_12_c_i, i32 %p_in2_13_c_i, i32 %p_in2_14_c_i, i32 %p_in2_15_c_i, i32 %p_in2_16_c_i, i32 %p_in2_17_c_i, i32 %p_in2_18_c_i, i32 %p_in2_19_c_i, i32 %p_in2_20_c_i, i32 %p_in2_21_c_i, i32 %p_in2_22_c_i, i32 %p_in2_23_c_i, i32 %p_in2_24_c_i, i32 %p_in2_25_c_i, i32 %p_in2_26_c_i, i32 %p_in2_27_c_i, i32 %p_in2_28_c_i, i32 %p_in2_29_c_i, i32 %p_in2_30_c_i, i32 %p_in2_31_c_i, i32 %p_in2_32_c_i, i32 %p_in2_33_c_i, i32 %p_in2_34_c_i, i32 %p_in2_35_c_i, i32 %p_in2_36_c_i, i32 %p_in2_37_c_i, i32 %p_in2_38_c_i, i32 %p_in2_39_c_i, i32 %p_in2_40_c_i, i32 %p_in2_41_c_i, i32 %p_in2_42_c_i, i32 %p_in2_43_c_i, i32 %p_in2_44_c_i, i32 %p_in2_45_c_i, i32 %p_in2_46_c_i, i32 %p_in2_47_c_i, i32 %p_in2_48_c_i, i32 %p_in2_49_c_i, i32 %p_in2_50_c_i, i32 %p_in2_51_c_i, i32 %p_in2_52_c_i, i32 %p_in2_53_c_i, i32 %p_in2_54_c_i, i32 %p_in2_55_c_i, i32 %p_in2_56_c_i, i32 %p_in2_57_c_i, i32 %p_in2_58_c_i, i32 %p_in2_59_c_i, i32 %p_in2_60_c_i, i32 %p_in2_61_c_i, i32 %p_in2_62_c_i, i32 %p_in2_63_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:235]   --->   Operation 139 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln234 = call void @readVec2Stream<float, 4u>.150, i128 %str_in1, i6 %p_in1_offset_c_i, i32 %W_ho_0, i32 %W_ho_1, i32 %W_ho_2, i32 %W_ho_3, i32 %W_ho_4, i32 %W_ho_5, i32 %W_ho_6, i32 %W_ho_7, i32 %W_ho_8, i32 %W_ho_9, i32 %W_ho_10, i32 %W_ho_11, i32 %W_ho_12, i32 %W_ho_13, i32 %W_ho_14, i32 %W_ho_15, i32 %W_ho_16, i32 %W_ho_17, i32 %W_ho_18, i32 %W_ho_19, i32 %W_ho_20, i32 %W_ho_21, i32 %W_ho_22, i32 %W_ho_23, i32 %W_ho_24, i32 %W_ho_25, i32 %W_ho_26, i32 %W_ho_27, i32 %W_ho_28, i32 %W_ho_29, i32 %W_ho_30, i32 %W_ho_31, i32 %W_ho_32, i32 %W_ho_33, i32 %W_ho_34, i32 %W_ho_35, i32 %W_ho_36, i32 %W_ho_37, i32 %W_ho_38, i32 %W_ho_39, i32 %W_ho_40, i32 %W_ho_41, i32 %W_ho_42, i32 %W_ho_43, i32 %W_ho_44, i32 %W_ho_45, i32 %W_ho_46, i32 %W_ho_47, i32 %W_ho_48, i32 %W_ho_49, i32 %W_ho_50, i32 %W_ho_51, i32 %W_ho_52, i32 %W_ho_53, i32 %W_ho_54, i32 %W_ho_55, i32 %W_ho_56, i32 %W_ho_57, i32 %W_ho_58, i32 %W_ho_59, i32 %W_ho_60, i32 %W_ho_61, i32 %W_ho_62, i32 %W_ho_63" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:234]   --->   Operation 140 'call' 'call_ln234' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln235 = call void @readVec2Stream<float, 4u>3151, i128 %str_in2, i32 %p_in2_0_c_i, i32 %p_in2_1_c_i, i32 %p_in2_2_c_i, i32 %p_in2_3_c_i, i32 %p_in2_4_c_i, i32 %p_in2_5_c_i, i32 %p_in2_6_c_i, i32 %p_in2_7_c_i, i32 %p_in2_8_c_i, i32 %p_in2_9_c_i, i32 %p_in2_10_c_i, i32 %p_in2_11_c_i, i32 %p_in2_12_c_i, i32 %p_in2_13_c_i, i32 %p_in2_14_c_i, i32 %p_in2_15_c_i, i32 %p_in2_16_c_i, i32 %p_in2_17_c_i, i32 %p_in2_18_c_i, i32 %p_in2_19_c_i, i32 %p_in2_20_c_i, i32 %p_in2_21_c_i, i32 %p_in2_22_c_i, i32 %p_in2_23_c_i, i32 %p_in2_24_c_i, i32 %p_in2_25_c_i, i32 %p_in2_26_c_i, i32 %p_in2_27_c_i, i32 %p_in2_28_c_i, i32 %p_in2_29_c_i, i32 %p_in2_30_c_i, i32 %p_in2_31_c_i, i32 %p_in2_32_c_i, i32 %p_in2_33_c_i, i32 %p_in2_34_c_i, i32 %p_in2_35_c_i, i32 %p_in2_36_c_i, i32 %p_in2_37_c_i, i32 %p_in2_38_c_i, i32 %p_in2_39_c_i, i32 %p_in2_40_c_i, i32 %p_in2_41_c_i, i32 %p_in2_42_c_i, i32 %p_in2_43_c_i, i32 %p_in2_44_c_i, i32 %p_in2_45_c_i, i32 %p_in2_46_c_i, i32 %p_in2_47_c_i, i32 %p_in2_48_c_i, i32 %p_in2_49_c_i, i32 %p_in2_50_c_i, i32 %p_in2_51_c_i, i32 %p_in2_52_c_i, i32 %p_in2_53_c_i, i32 %p_in2_54_c_i, i32 %p_in2_55_c_i, i32 %p_in2_56_c_i, i32 %p_in2_57_c_i, i32 %p_in2_58_c_i, i32 %p_in2_59_c_i, i32 %p_in2_60_c_i, i32 %p_in2_61_c_i, i32 %p_in2_62_c_i, i32 %p_in2_63_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:235]   --->   Operation 141 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln236 = call void @dot<float, 2u, unsigned int>3252, i128 %str_in1, i128 %str_in2, i32 %p_output" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:236]   --->   Operation 142 'call' 'call_ln236' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %p_in1_offset, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_11"   --->   Operation 144 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @str_in1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %str_in1, i128 %str_in1"   --->   Operation 145 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in1, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @str_in2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %str_in2, i128 %str_in2"   --->   Operation 147 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in2, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in1_OC_offset_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i6 %p_in1_offset_c_i, i6 %p_in1_offset_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:234]   --->   Operation 149 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln234 = specinterface void @_ssdm_op_SpecInterface, i6 %p_in1_offset_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:234]   --->   Operation 150 'specinterface' 'specinterface_ln234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_0_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_0_c_i, i32 %p_in2_0_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 151 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_0_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 152 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_1_c_i, i32 %p_in2_1_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 153 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_1_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 154 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_2_c_i, i32 %p_in2_2_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 155 'specchannel' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_2_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 156 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_3_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_3_c_i, i32 %p_in2_3_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 157 'specchannel' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_3_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 158 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_4_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_4_c_i, i32 %p_in2_4_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 159 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_4_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 160 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_5_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_5_c_i, i32 %p_in2_5_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 161 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_5_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 162 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_6_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_6_c_i, i32 %p_in2_6_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 163 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_6_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 164 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_7_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_7_c_i, i32 %p_in2_7_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 165 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_7_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 166 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_8_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_8_c_i, i32 %p_in2_8_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 167 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_8_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 168 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_9_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_9_c_i, i32 %p_in2_9_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 169 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_9_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 170 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_10_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_10_c_i, i32 %p_in2_10_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 171 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_10_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 172 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_11_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_11_c_i, i32 %p_in2_11_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 173 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_11_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 174 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_12_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_12_c_i, i32 %p_in2_12_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 175 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_12_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 176 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_13_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_13_c_i, i32 %p_in2_13_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 177 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_13_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 178 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_14_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_14_c_i, i32 %p_in2_14_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 179 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_14_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 180 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_15_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_15_c_i, i32 %p_in2_15_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 181 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_15_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 182 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_16_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_16_c_i, i32 %p_in2_16_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 183 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_16_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 184 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_17_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_17_c_i, i32 %p_in2_17_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 185 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_17_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 186 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_18_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_18_c_i, i32 %p_in2_18_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 187 'specchannel' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_18_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 188 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_19_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_19_c_i, i32 %p_in2_19_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 189 'specchannel' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_19_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 190 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_20_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_20_c_i, i32 %p_in2_20_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 191 'specchannel' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_20_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 192 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_21_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_21_c_i, i32 %p_in2_21_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 193 'specchannel' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_21_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 194 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_22_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_22_c_i, i32 %p_in2_22_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 195 'specchannel' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_22_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 196 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_23_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_23_c_i, i32 %p_in2_23_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 197 'specchannel' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_23_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 198 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_24_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_24_c_i, i32 %p_in2_24_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 199 'specchannel' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_24_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 200 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_25_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_25_c_i, i32 %p_in2_25_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 201 'specchannel' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_25_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 202 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_26_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_26_c_i, i32 %p_in2_26_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 203 'specchannel' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_26_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 204 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_27_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_27_c_i, i32 %p_in2_27_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 205 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_27_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 206 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_28_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_28_c_i, i32 %p_in2_28_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 207 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_28_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 208 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_29_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_29_c_i, i32 %p_in2_29_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 209 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_29_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 210 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_30_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_30_c_i, i32 %p_in2_30_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 211 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_30_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 212 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_31_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_31_c_i, i32 %p_in2_31_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 213 'specchannel' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_31_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 214 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_32_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_32_c_i, i32 %p_in2_32_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 215 'specchannel' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_32_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 216 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%empty_236 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_33_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_33_c_i, i32 %p_in2_33_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 217 'specchannel' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_33_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 218 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%empty_237 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_34_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_34_c_i, i32 %p_in2_34_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 219 'specchannel' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_34_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 220 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%empty_238 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_35_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_35_c_i, i32 %p_in2_35_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 221 'specchannel' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_35_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 222 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%empty_239 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_36_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_36_c_i, i32 %p_in2_36_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 223 'specchannel' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_36_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 224 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%empty_240 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_37_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_37_c_i, i32 %p_in2_37_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 225 'specchannel' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_37_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 226 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%empty_241 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_38_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_38_c_i, i32 %p_in2_38_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 227 'specchannel' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_38_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 228 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%empty_242 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_39_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_39_c_i, i32 %p_in2_39_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 229 'specchannel' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_39_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 230 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%empty_243 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_40_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_40_c_i, i32 %p_in2_40_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 231 'specchannel' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_40_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 232 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%empty_244 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_41_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_41_c_i, i32 %p_in2_41_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 233 'specchannel' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_41_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 234 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%empty_245 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_42_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_42_c_i, i32 %p_in2_42_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 235 'specchannel' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_42_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 236 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%empty_246 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_43_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_43_c_i, i32 %p_in2_43_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 237 'specchannel' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_43_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 238 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%empty_247 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_44_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_44_c_i, i32 %p_in2_44_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 239 'specchannel' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_44_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 240 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%empty_248 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_45_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_45_c_i, i32 %p_in2_45_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 241 'specchannel' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_45_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 242 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%empty_249 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_46_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_46_c_i, i32 %p_in2_46_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 243 'specchannel' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_46_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 244 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%empty_250 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_47_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_47_c_i, i32 %p_in2_47_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 245 'specchannel' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_47_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 246 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%empty_251 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_48_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_48_c_i, i32 %p_in2_48_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 247 'specchannel' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_48_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 248 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%empty_252 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_49_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_49_c_i, i32 %p_in2_49_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 249 'specchannel' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_49_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 250 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%empty_253 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_50_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_50_c_i, i32 %p_in2_50_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 251 'specchannel' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_50_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 252 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%empty_254 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_51_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_51_c_i, i32 %p_in2_51_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 253 'specchannel' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_51_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 254 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%empty_255 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_52_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_52_c_i, i32 %p_in2_52_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 255 'specchannel' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_52_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 256 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%empty_256 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_53_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_53_c_i, i32 %p_in2_53_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 257 'specchannel' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_53_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 258 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%empty_257 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_54_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_54_c_i, i32 %p_in2_54_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 259 'specchannel' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_54_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 260 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%empty_258 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_55_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_55_c_i, i32 %p_in2_55_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 261 'specchannel' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_55_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 262 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%empty_259 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_56_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_56_c_i, i32 %p_in2_56_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 263 'specchannel' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_56_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 264 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%empty_260 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_57_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_57_c_i, i32 %p_in2_57_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 265 'specchannel' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_57_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 266 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%empty_261 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_58_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_58_c_i, i32 %p_in2_58_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 267 'specchannel' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_58_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 268 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%empty_262 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_59_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_59_c_i, i32 %p_in2_59_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 269 'specchannel' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_59_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 270 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%empty_263 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_60_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_60_c_i, i32 %p_in2_60_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 271 'specchannel' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_60_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 272 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%empty_264 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_61_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_61_c_i, i32 %p_in2_61_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 273 'specchannel' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_61_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 274 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%empty_265 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_62_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_62_c_i, i32 %p_in2_62_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 275 'specchannel' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_62_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 276 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%empty_266 = specchannel i32 @_ssdm_op_SpecChannel, void @p_in2_OC_63_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %p_in2_63_c_i, i32 %p_in2_63_c_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 277 'specchannel' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln226 = specinterface void @_ssdm_op_SpecInterface, i32 %p_in2_63_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226]   --->   Operation 278 'specinterface' 'specinterface_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/2] (0.00ns)   --->   "%call_ln236 = call void @dot<float, 2u, unsigned int>3252, i128 %str_in1, i128 %str_in2, i32 %p_output" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:236]   --->   Operation 279 'call' 'call_ln236' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 280 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'p_read63' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) [195]  (0 ns)
	'call' operation ('call_ln226', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226) to 'krnl_dot39.entry118' [462]  (3.4 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
