📦 系统结构分析结果如下：
📦🏷️ System: lv1 (SID: 1) 
  ├─📊 nClass: 3
  ├─📊 portAsr: 6 (In: 4 Out: 2 )
  ├─📊 portSim: 9 (In: 6 Out: 3 )
  ├─📊 M1: 162 
  ├─🔌 Port: In1                                 (SID:    2, Type: C-S , IO: In )
  │   └─🔗  [→] lv2-1 (SID: 8)
  ├─🔌 Port: In2                                 (SID:    4, Type: S-R , IO: In )
  │   └─🔗  [→] lv2-1 (SID: 8)
  ├─🔌 Port: In3                                 (SID:   45, Type: S-R , IO: In )
  │   └─🔗 [2 targets]  [→] lv2-3 (SID: 34), [→] lv2-2 (SID: 23)
  ├─🔌 Port: In4                                 (SID:   46, Type: S-R , IO: In )
  │   └─🔗 [2 targets]  [→] lv2-3 (SID: 34), [→] lv2-2 (SID: 23)
  ├─🔌 Port: Out1                                (SID:    3, Type: C-S , IO: Out)
  │   └─🔗  [←] lv2-1 (SID: 8)
  ├─🔌 Port: Out2                                (SID:    7, Type: S-R , IO: Out)
  │   └─🔗  [←] (Block) Relational Operator (SID: 49)
  ├─    🏷️ System: lv2-1 (SID: 8) 
      ├─📊 nClass: 1
      ├─📊 portAsr: 3 (In: 2 Out: 1 )
      ├─📊 portSim: 3 (In: 2 Out: 1 )
      ├─📊 M1: 9 
      ├─🔌 Port: In1                                 (SID:    9, Type: C-S , IO: In )
      │   └─🔗  [→] lv3-1 (SID: 15)
      ├─🔌 Port: In2                                 (SID:   14, Type: S-R , IO: In )
      │   └─🔗  [→] lv3-1 (SID: 15)
      ├─🔌 Port: Out1                                (SID:   10, Type: C-S , IO: Out)
      │   └─🔗  [←] lv3-1 (SID: 15)
      └─        🏷️ System: lv3-1 (SID: 15) 
          ├─📊 nClass: 0
          ├─📊 portAsr: 3 (In: 2 Out: 1 )
          ├─📊 portSim: 0 (In: 0 Out: 0 )
          ├─📊 M1: 0 
          ├─🔌 Port: In1                                 (SID:   16, Type: C-S , IO: In )
          │   └─🔗  [→] (Block) Sum (SID: 19)
          ├─🔌 Port: In2                                 (SID:   18, Type: S-R , IO: In )
          │   └─🔗  [→] (Block) Sum (SID: 19)
          ├─🔌 Port: Out1                                (SID:   17, Type: C-S , IO: Out)
          │   └─🔗  [←] (Block) Saturation (SID: 22)
  ├─    🏷️ System: lv2-2 (SID: 23) 
      ├─📊 nClass: 1
      ├─📊 portAsr: 3 (In: 2 Out: 1 )
      ├─📊 portSim: 3 (In: 2 Out: 1 )
      ├─📊 M1: 9 
      ├─🔌 Port: In1                                 (SID:   24, Type: C-S , IO: In )
      │   └─🔗  [→] lv3-2 (SID: 26)
      ├─🔌 Port: In2                                 (SID:   25, Type: S-R , IO: In )
      │   └─🔗  [→] lv3-2 (SID: 26)
      ├─🔌 Port: Out1                                (SID:   33, Type: C-S , IO: Out)
      │   └─🔗  [←] lv3-2 (SID: 26)
      └─        🏷️ System: lv3-2 (SID: 26) 
          ├─📊 nClass: 0
          ├─📊 portAsr: 3 (In: 2 Out: 1 )
          ├─📊 portSim: 0 (In: 0 Out: 0 )
          ├─📊 M1: 0 
          ├─🔌 Port: In1                                 (SID:   27, Type: C-S , IO: In )
          │   └─🔗  [→] (Block) Sum (SID: 31)
          ├─🔌 Port: In2                                 (SID:   28, Type: S-R , IO: In )
          │   └─🔗  [→] (Block) Sum (SID: 31)
          ├─🔌 Port: Out1                                (SID:   32, Type: C-S , IO: Out)
          │   └─🔗  [←] (Block) Saturation (SID: 30)
  └─    🏷️ System: lv2-3 (SID: 34) 
      ├─📊 nClass: 1
      ├─📊 portAsr: 3 (In: 2 Out: 1 )
      ├─📊 portSim: 3 (In: 2 Out: 1 )
      ├─📊 M1: 9 
      ├─🔌 Port: In1                                 (SID:   35, Type: C-S , IO: In )
      │   └─🔗  [→] lv3-3 (SID: 37)
      ├─🔌 Port: In2                                 (SID:   36, Type: S-R , IO: In )
      │   └─🔗  [→] lv3-3 (SID: 37)
      ├─🔌 Port: Out1                                (SID:   44, Type: C-S , IO: Out)
      │   └─🔗  [←] lv3-3 (SID: 37)
      └─        🏷️ System: lv3-3 (SID: 37) 
          ├─📊 nClass: 0
          ├─📊 portAsr: 3 (In: 2 Out: 1 )
          ├─📊 portSim: 0 (In: 0 Out: 0 )
          ├─📊 M1: 0 
          ├─🔌 Port: In1                                 (SID:   38, Type: C-S , IO: In )
          │   └─🔗  [→] (Block) Sum (SID: 42)
          ├─🔌 Port: In2                                 (SID:   39, Type: S-R , IO: In )
          │   └─🔗  [→] (Block) Sum (SID: 42)
          ├─🔌 Port: Out1                                (SID:   43, Type: C-S , IO: Out)
          │   └─🔗  [←] (Block) Saturation (SID: 41)
