/**
  ******************************************************************************
  * @file    pt32x030.h
  * @author  Application Team
  * @version V1.0.0
  * @date    30-June-2021
  * @brief   
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *          
  *
  ******************************************************************************
  * @attention
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  *
  ******************************************************************************
  */

/** @addtogroup CMSIS
  * @{
  */

/** @addtogroup PT32x030
  * @{
  */
    
#ifndef __PT32x030_H
#define __PT32x030_H

#ifdef __cplusplus
 extern "C" {
#endif

#if defined (__CC_ARM)
#pragma anon_unions
#endif	

/** @addtogroup Library_configuration_section
  * @{
  */
  
/* Uncomment the line below according to the target PT32x030 device used in your 
   application 
  */

#if !defined  USE_STDPERIPH_DRIVER
/**
 * @brief Comment the line below if you will not use the peripherals drivers.
   In this case, these drivers will not be included and the application code will 
   be based on direct access to peripherals registers 
   */
  /*#define USE_STDPERIPH_DRIVER*/
#endif /* USE_STDPERIPH_DRIVER */

/**
  * @}
  */
  
/** @addtogroup Configuration_section_for_CMSIS
  * @{
  */

/**
 * @brief PT32x030 Interrupt Number Definition, according to the selected device 
 *        in @ref Library_configuration_section 
 */
#define __CM0_REV                 0 /*!< Core Revision r0p0                            */
#define __MPU_PRESENT             0 /*!< PT32x030 do not provide MPU                   */
#define __NVIC_PRIO_BITS          2 /*!< PT32x030 uses 2 Bits for the Priority Levels  */
#define __Vendor_SysTickConfig    0 /*!< Set to 1 if different SysTick Config is used  */

/*!< Interrupt Number Definition */	
typedef enum IRQn
{
/******  Cortex-M0 Processor Exceptions Numbers ***************************************************/
  NonMaskableInt_IRQn     = -14,       /*!< 2 Non Maskable Interrupt                              */
  HardFault_IRQn          = -13,      /*!< 3 Cortex-M0 Hard Fault Interrupt                       */
  SVCall_IRQn             = -5,       /*!< 11 Cortex-M0 SV Call Interrupt                         */
  PendSV_IRQn             = -2,       /*!< 14 Cortex-M0 Pend SV Interrupt                         */
  SysTick_IRQn            = -1,       /*!< 15 Cortex-M0 System Tick Interrupt                     */
	
#ifdef PT32x030
/******   PT32x030 Specific Interrupt Numbers *******************************************************/
	SYSWDG_IRQn             =  0 ,      /* SYSWDG      Interrupt  */
	CLK_FAIL_IRQn           =  1 ,      /* CLK_FAIL    Interrupt 	*/
	FLASH_IRQn              =  3 ,      /* FLASH       Interrupt 	*/
	DMA_IRQn                =  4 ,      /* DMA         Interrupt  */
	PA_IRQn                 =  5 ,      /* PA          Interrupt 	*/
	PB_IRQn                 =  6 ,      /* PB          Interrupt 	*/
	PC_IRQn                 =  7 ,      /* PC          Interrupt 	*/
  PF_IRQn                 =  8 ,      /* PF          Interrupt  */
	Comparator0_IRQn        =  9 ,      /* Comparator0 Interrupt 	*/
	Comparator1_IRQn        =  10 ,     /* Comparator1 Interrupt 	*/	
	Comparator2_IRQn        =  11,      /* Comparator2 Interrupt 	*/
	ADC_IRQn                =  12,      /* ADC         Interrupt 	*/
	TIMER1_IRQn             =  13,      /* TIMER1      Interrupt 	*/
	TIMER4_IRQn             =  15,      /* TIMER4      Interrupt 	*/
	TIMER3_IRQn             =  16,      /* TIMER3      Interrupt 	*/
	TIMER2_IRQn             =  17,      /* TIMER2      Interrupt 	*/
  ALU_IRQn                =  18,      /* ALU         Interrupt  */
  LVD_IRQn                =  20,      /* LVD_5V      Interrupt  */
	I2C0_IRQn               =  23,      /* I2C0        Interrupt 	*/
	I2C1_IRQn               =  24,      /* I2C1        Interrupt 	*/
	SPI0_IRQn               =  25,      /* SPI0        Interrupt 	*/
	SPI1_IRQn               =  26,      /* SPI1        Interrupt 	*/
	UART0_IRQn              =  27,      /* UART0       Interrupt 	*/
	UART1_IRQn              =  28,      /* UART1       Interrupt 	*/
	TIMER5_IRQn             =  29,      /* TIMER5      Interrupt 	*/
	TIMER6_IRQn             =  30,      /* TIMER6      Interrupt 	*/
	TIMER7_IRQn             =  31,      /* TIMER7      Interrupt 	*/	
#endif /* PT32x030 */
}IRQn_Type;

/**
  * @}
  */


#include "core_cm0.h"
#include "system_PT32x030.h"
#include <stdint.h>

/** @addtogroup Exported_types
  * @{
  */  

typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, RemapStatus, ProtectStatus;

typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))


#define wb(addr, value)     (*((uint8_t  volatile *) (addr)) = value)
#define rb(addr)            (*((uint8_t  volatile *) (addr)))
#define whw(addr, value)    (*((uint16_t volatile *) (addr)) = value)
#define rhw(addr)           (*((uint16_t volatile *) (addr)))
#define ww(addr, value)     (*((uint32_t volatile *) (addr)) = value)
#define rw(addr)            (*((uint32_t volatile *) (addr)))

#define ResetBit_BB(Addr, BitNumber) (rw(Addr) &= ~(1UL << BitNumber))
#define SetBit_BB(Addr, BitNumber)   (rw(Addr) |= (1UL << BitNumber))
#define GetBit_BB(Addr, BitNumber)   ((rw(Addr) >> BitNumber) & 1UL)

typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;

typedef enum {FALSE = 0, TRUE = !FALSE} bool;

/** @addtogroup Peripheral_registers_structures
  * @{
  */   

/** 
  * @brief System Control  
  */


/**
  * @}
  */

/** @addtogroup Peripheral_memory_map
  * @{
  */
typedef struct
{
  __IO uint32_t  REMAP;                             /*!<Offset: 0x000 Remap Control Register                        (R/W)  */
  __IO uint32_t	 IAP_VECTORPAGE;                    /*!<Offset: 0x004 IAP mode jump address register                (R/W)  */
  __IO uint32_t  LOCKUP_RESET;                      /*!<Offset: 0x008 Processor Locked Reset Control Register       (R/W)  */
  __IO uint32_t  SYSCLK;	                          /*!<Offset: 0x00C System Clock Selection Registe                (R/W)  */
	__IO uint32_t  RSTINFO;                           /*!<Offset: 0x010 Reset Information Register                    (R/W)  */
  __IO uint32_t  RETRIMING;                         /*!<Offset: 0x014 Restart Control Register                      (R/W)  */
  __IO uint32_t  RSTENCTRL;                         /*!<Offset: 0x018 RSTEN Ccontrol Register                       (R/W)  */
       uint32_t  RESERVED0;
  __IO uint32_t  CUSTOMER_ID;                       /*!<Offset: 0x020 Customer ID information Register              (R/W)  */	
  __IO uint32_t  FLASHPROTECT;                      /*!<Offset: 0x024 FLASH user configuration area information map (R/W)  */
       uint32_t  RESERVED1;
  __IO uint32_t	 AGENTID;                           /*!<Offset: 0x02C AGENT_ID information Register                 (R/W)  */
  __IO uint32_t  UID1;                              /*!<Offset: 0x030 UID information Register                      (R/W)  */
  __IO uint32_t  UID2;                              /*!<Offset: 0x034 UID information Register                      (R/W)  */	
  __IO uint32_t  UID3;                              /*!<Offset: 0x038 UID information Register                      (R/W)  */	
  __IO uint32_t	 CID;                               /*!<Offset: 0x03C CID information Register                      (R/W)  */
       uint32_t  RESERVED4[996];
  __IO uint32_t	 PID4;                              /*!<Offset: 0xFD0 PID4 Register                                 (R/W)  */
  __IO uint32_t	 PID5;                              /*!<Offset: 0xFD4 PID5 Register                                 (R/W)  */
	__IO uint32_t	 PID6;                              /*!<Offset: 0xFD8 PID6 Register                                 (R/W)  */
  __IO uint32_t	 PID7;                              /*!<Offset: 0xFDC PID7 Register                                 (R/W)  */
  __IO uint32_t	 PID0;                              /*!<Offset: 0xFE0 PID0 Register                                 (R/W)  */
  __IO uint32_t	 PID1;                              /*!<Offset: 0xFE4 PID1 Register                                 (R/W)  */
  __IO uint32_t	 PID2;                              /*!<Offset: 0xFE8 PID2 Register                                 (R/W)  */
	__IO uint32_t	 PID3;                              /*!<Offset: 0xFEC PID1 Register                                 (R/W)  */
	__IO uint32_t  CID0;                              /*!<Offset: 0xFF0 CID0 Register                                 (R/W)  */
	__IO uint32_t  CID1;                              /*!<Offset: 0xFF4 CID1 Register                                 (R/W)  */
	__IO uint32_t  CID2;                              /*!<Offset: 0xFF8 CID2 Register                                 (R/W)  */
	__IO uint32_t  CID3;                              /*!<Offset: 0xFFC CID3 Register                                 (R/W)  */
}CMSDK_SYSCON_TypeDef;

/** 
  * @brief General Purpose IO 
  */

typedef struct
{
  __IO uint32_t  DATA;            	                /*!<Offset: 0x000 DATA Register                                 (R/W)  */
       uint32_t  RESERVED0; 
  __IO uint32_t  OUTENABLESET;    	                /*!<Offset: 0x008 Output Enable Set Register                    (R/W)  */
  __IO uint32_t  OUTENABLECLR;    	                /*!<Offset: 0x00C Output Enable Clear Register                  (R/W)  */
  __IO uint32_t  ALTFUNCSET;      	                /*!<Offset: 0x010 Alternate Function Set Register0              (R/W)  */
  __IO uint32_t  ALTFUNCSET1;      	                /*!<Offset: 0x014 Alternate Function Set Register1              (R/W)  */
  __IO uint32_t  ALTFUNCCLR;                        /*!<Offset: 0x018 Alternate Function Clear Register0            (R/W)  */
  __IO uint32_t  INTENSET;	                        /*!<Offset: 0x01C Interrupt Enable Set Register                 (R/W)  */
  __IO uint32_t  INTENCLR;	                        /*!<Offset: 0x020 Interrupt Enable Clear Register               (R/W)  */	
  __IO uint32_t  INTTYPESET;                        /*!<Offset: 0x024 Interrupt Type Set Register0                  (R/W)  */
  __IO uint32_t  INTTYPECLR;                        /*!<Offset: 0x028 Interrupt Type Clear Register0                (R/W)  */
  __IO uint32_t  INTTYPESET1;                       /*!<Offset: 0x02C Interrupt Type Set Register1                  (R/W)  */
  __IO uint32_t  INTTYPECLR1;                       /*!<Offset: 0x030 Interrupt Type Clear Register1                (R/W)  */
  __IO uint32_t  INTPOLSET;                         /*!<Offset: 0x034 Interrupt Polarity Set Register               (R/W)  */
  __IO uint32_t  INTPOLCLR;                         /*!<Offset: 0x038 Interrupt Polarity Clear Register             (R/W)  */
  union
  {
      __I uint32_t  INTSTATUS;   	                  /*!<Offset: 0x03C Interrupt Status Register                     (R/ )  */
      __O uint32_t  INTCLEAR;    	                  /*!<Offset: 0x03C Interrupt Clear Register                      ( /W)  */
  };
  __IO uint32_t  PULLUPSET;                         /*!<Offset: 0x040	Pull Up Set Register                          (R/W)  */
  __IO uint32_t  PULLUPCLR;                         /*!<Offset: 0x044	Pull Up Clear Register                        (R/W)  */	
  __IO uint32_t  PULLDOWNSET;                       /*!<Offset: 0x048	Pull Down Set Register                        (R/W)  */
  __IO uint32_t  PULLDOWNCLR;                       /*!<Offset: 0x04C	Pull Down clear Register                      (R/W)  */
  __IO uint32_t  ODRSET;                            /*!<Offset: 0x050 Open Drain Set Register                       (R/W)  */
  __IO uint32_t  ODRCLR;                            /*!<Offset: 0x054 Open Drain Clear Register                     (R/W)  */
  __IO uint32_t  ANASET;                            /*!<Offset: 0x058 Analog enable bit register                    (R/W)  */
  __IO uint32_t  ANACLR;                            /*!<Offset: 0x05C Analog enable clear register                  (R/W)  */	
  __IO uint32_t  DRSET;                             /*!<Offset: 0x060 Drive current setting bit register          	(R/W)  */             
  __IO uint32_t  DRCLR;                             /*!<Offset: 0x064 Drive current Clearing register          	    (R/W)  */ 
  __IO uint32_t  SRSET;                             /*!<Offset: 0x068 Slow swing bit register                 	    (R/W)  */ 
  __IO uint32_t  SRCLR;                             /*!<Offset: 0x06C Slow swing Clear register                 	  (R/W)  */
  __IO uint32_t  CSSET;                             /*!<Offset: 0x070 Schmitt Functional Set Register	              (R/W)  */ 
  __IO uint32_t  CSCLR;                             /*!<Offset: 0x074 Schmitt Functional Clear Register	            (R/W)  */
		uint32_t  RESERVED2[226]; 
	__IO uint32_t  LB_MASKED[256];	                  /*!<Offset: 0x400 - 0x7FC Lower byte Masked Access Register     (R/W)  */
	__IO uint32_t  UB_MASKED[256];	                  /*!<Offset: 0x800 - 0xBFC Upper byte Masked Access Register     (R/W)  */
}CMSDK_GPIO_TypeDef;

/** 
  * @brief System timer  
  */

typedef struct
{
	__IO uint32_t  CSR;                               /*!<Offset: 0x010 Control Status Register                       (R/W)  */   
	__IO uint32_t  RVR;                               /*!<Offset: 0x014 Return Value Register                         (R/W)  */
	__IO uint32_t  CVR;                               /*!<Offset: 0x018 Current Value Register                        (R/W)  */
}CMSDK_SYSTICK_TypeDef;


/** 
  * @brief PWM
  */

typedef struct
{
	__IO uint32_t  ISR;                               /*!<Offset: 0x000 Interrupt status Register                     (R/W)  */
	__IO uint32_t  TCR;                               /*!<Offset: 0x004 Control Register                              (R/W)  */
	__IO uint32_t  SMCR;                              /*!<Offset: 0x008 Slave Master control register	                (R/W)  */
	__IO uint32_t  INT_RPT;                           /*!<Offset: 0x00C Interrupt Repeat Timers                       (R/W)  */
	__IO uint32_t  INT_RPTC;                          /*!<Offset: 0x010 Interrupt Repeat Timers CNT                   (R/W)  */	
	__IO uint32_t  PR;                                /*!<Offset: 0x014 Prescale Register                             (R/W)  */
  __IO uint32_t  PC;                                /*!<Offset: 0x018 Prescale Counter Register                     (R/W)  */
  __IO uint32_t  TC;	                              /*!<Offset: 0x01C Timer Counter Register                        (R/W)  */
  __IO uint32_t  MCR;                               /*!<Offset: 0x020 Match Control Register                        (R/W)  */
  __IO uint32_t  MR0;                               /*!<Offset: 0x024 Match Value Register0                         (R/W)  */
  __IO uint32_t  MR1;                               /*!<Offset: 0x028 Match Value Register1                         (R/W)  */
  __IO uint32_t  MR2;                               /*!<Offset: 0x02C Match Value Register2                         (R/W)  */
  __IO uint32_t  MR3;                               /*!<Offset: 0x030 Match Value Register3                         (R/W)  */
  __IO uint32_t  MR4;                               /*!<Offset: 0x034 Match Value Register4                         (R/W)  */
  __IO uint32_t  CCR0;                              /*!<Offset: 0x038 Capture Control Register0                     (R/W)  */
  __IO uint32_t	 CCR1;                              /*!<Offset: 0x03C Capture Control Register1                     (R/W)  */
  __IO uint32_t  CR1;	                              /*!<Offset: 0x040 Capture Value Register1                       (R/W)  */
  __IO uint32_t  CR2;	                              /*!<Offset: 0x044 Capture Value Register2                       (R/W)  */
	__IO uint32_t  CR3;	                              /*!<Offset: 0x048 Capture Value Register3                       (R/W)  */
  __IO uint32_t  CR4;	                              /*!<Offset: 0x04C Capture Value Register4                       (R/W)  */
  __IO uint32_t  CMR;                               /*!<Offset: 0x050 Compare Output Register                       (R/W)  */
  __IO uint32_t  DT;                                /*!<Offset: 0x054 Death Time Register                           (R/W)  */
	__IO uint32_t  POL;                               /*!<Offset: 0x058 Polarity Control Register                     (R/W)  */
  __IO uint32_t  DMA_TRIG;	                        /*!<Offset: 0x05C DMA Control Register                          (R/W)  */
	__IO uint32_t  ADC_TRIG;                          /*!<Offset: 0x060 ADC Trigger Control Register                  (R/W)  */
}CMSDK_PWM_TypeDef;

/** 
  * @brief SPWM
  */

typedef struct
{
  __IO uint32_t  ISR;                               /*!<Offset: 0x000 Interrupt status Register                     (R/W)  */
	__IO uint32_t  TCR;                               /*!<Offset: 0x004 Control Register                              (R/W)  */
	__IO uint32_t  SMCR;                              /*!<Offset: 0x008 Slave Master control register	                (R/W)  */
	__IO uint32_t  INT_RPT;                           /*!<Offset: 0x00C Interrupt Repeat Timers                       (R/W)  */
	__IO uint32_t  INT_RPTC;                          /*!<Offset: 0x010 Interrupt Repeat Timers CNT                   (R/W)  */	
	__IO uint32_t  PR;                                /*!<Offset: 0x014 Prescale Register                             (R/W)  */
  __IO uint32_t  PC;                                /*!<Offset: 0x018 Prescale Counter Register                     (R/W)  */
  __IO uint32_t  TC;	                              /*!<Offset: 0x01C Timer Counter Register                        (R/W)  */
  __IO uint32_t  MCR;                               /*!<Offset: 0x020 Match Control Register                        (R/W)  */
  __IO uint32_t  MR0;                               /*!<Offset: 0x024 Match Value Register0                         (R/W)  */
  __IO uint32_t  MR1;                               /*!<Offset: 0x028 Match Value Register1                         (R/W)  */
       uint32_t  RESERVED[3];
  __IO uint32_t  CCR0;                              /*!<Offset: 0x038 Capture Control Register0                     (R/W)  */
  __IO uint32_t	 CCR1;                              /*!<Offset: 0x03C Capture Control Register1                     (R/W)  */
  __IO uint32_t  CR1;	                              /*!<Offset: 0x040 Capture Value Register1                       (R/W)  */
	     uint32_t  RESERVED1[3];
  __IO uint32_t  CMR;                               /*!<Offset: 0x050 Compare Output Register                       (R/W)  */
  __IO uint32_t  DT;                                /*!<Offset: 0x054 Death Time Register                           (R/W)  */
	__IO uint32_t  POL;                               /*!<Offset: 0x058 Polarity Control Register                     (R/W)  */
  __IO uint32_t  DMA_TRIG;	                        /*!<Offset: 0x05C DMA Control Register                          (R/W)  */
	__IO uint32_t  ADC_TRIG;                          /*!<Offset: 0x060 ADC Trigger Control Register                  (R/W)  */	
}CMSDK_SPWM_TypeDef;


/** 
  * @brief TIM
  */

typedef struct
{
	__IO uint32_t  ISR;                               /*!<Offset: 0x000 Interrupt status Register                     (R/W)  */
	__IO uint32_t  TCR;                               /*!<Offset: 0x004 Control Register                              (R/W)  */
	__IO uint32_t  PR;                                /*!<Offset: 0x008 Prescale Register                             (R/W)  */
	__IO uint32_t  PC;                                /*!<Offset: 0x00C	Prescale Counter Register                     (R/W)  */
	__IO uint32_t  TC;                                /*!<Offset: 0x010 Timer Counter Register                        (R/W)  */
	__IO uint32_t  MCR;                               /*!<Offset: 0x014 Match Control Register                        (R/W)  */
	__IO uint32_t  MR0;                               /*!<Offset: 0x018 Match Value Register0                         (R/W)  */
}CMSDK_TIM_TypeDef;


/** 
  * @brief BEEP
  */
typedef struct
{
	__IO uint32_t  CR;                                /*!<Offset: 0x000 buzzer control register                       (R/W)  */
}CMSDK_BEEP_TypeDef;

/** 
  * @brief Independent WATCHDOG
  */

typedef struct
{
	__IO uint32_t  RLR;                               /*!<Offset: 0x000 IWDG Reload register                          (R/W)  */
	__IO uint32_t  COUNT;                             /*!<Offset: 0x004 IWDG COUNT register                           (R/ )  */
	__IO uint32_t  CR;                                /*!<Offset: 0x008 IWDG Control register                         (R/ )	 */
	__IO uint32_t	 FWDG;                              /*!<Offset: 0x00C IWDG interrupt clear register                 ( /W)  */
	__IO uint32_t  RIS;                               /*!<Offset: 0x010 IWDG Original interrupt flag register         (R/ )  */
	__IO uint32_t  EIS;                               /*!<Offset: 0x014 IWDG Mask interrupt flag register             (R/ )  */
       uint32_t  RESERVED0[250];
  __IO uint32_t  KR;	                              /*!<Offset: 0x400 IWDG Lock Control register                    ( /W)  */
}CMSDK_IWDG_TypeDef;	

/** 
  * @brief UART
  */

typedef struct
{
  __IO uint32_t  BR;                                /*!<Offset: 0x00 Buffer Register 		                            (R/W)  */
  __IO uint32_t  CR;                                /*!<Offset: 0x04 Control Register                               (R/W)  */
  __IO uint32_t  BRR;                               /*!<Offset: 0x08 Baud Rate Control Register		                  (R/W)  */
  __IO uint32_t  IER;                               /*!<Offset: 0x0C Interrupt Enable Register                      (R/W)  */
  __IO uint32_t  SR;                                /*!<Offset: 0x10 Status Register                                (R/W)  */
  __IO uint32_t  GTR;                               /*!<Offset: 0x14 Guard Time Register  		                      (R/W)  */
  __IO uint32_t  TOR;                               /*!<Offset: 0x18	Time Out Register  		                        (R/W)  */
  __IO uint32_t  TRR;                               /*!<Offset: 0x1C TX Buffer Reset Register  	                    ( /W)  */
  __IO uint32_t  RRR;                               /*!<Offset: 0x20 RX Buffer Reset Register  	                    ( /W)  */
       uint32_t  RESERVED0;
  __IO uint32_t	 IR_CR;                             /*!<Offset: 0x28 Infra-red Control Register  	                  (R/W)  */
  __IO uint32_t  IRTX_PWMC;                         /*!<Offset: 0x2C IR TX PWM Control Register  	                  (R/W)  */
}CMSDK_UART_TypeDef;


/** 
  * @brief SPI
  */

typedef struct
{
  __IO uint32_t  CR0;                               /*!<Offset: 0x000 Control register 0                            (R/W)  */
  __IO uint32_t  CR1;                               /*!<Offset: 0x004 Control register 1                            (R/W)  */
  __IO uint32_t  DR;                                /*!<Offset: 0x008 data register                                 (R/W)  */
  __IO uint32_t  SR;	                              /*!<Offset: 0x00C Status register                               (R/W)  */
  __IO uint32_t  CPSR;                              /*!<Offset: 0x010 Clock prescaler register                      (R/W)  */
  __IO uint32_t  IE;                                /*!<Offset: 0x014 Interrupt Enable register                     (R/W)  */
  __IO uint32_t  RIS;                               /*!<Offset: 0x018 Original interrupt flag register              (R/W)  */
  __IO uint32_t  EIS;                               /*!<Offset: 0x01C Enable interrupt flag register                (R/W)  */
  __IO uint32_t  ICR; 	                            /*!<Offset: 0x020 Interrupt Clear Register register             (R/W)  */
       uint32_t  RESERVED0;	
  __IO uint32_t  CSCR;                              /*!<Offset: 0x028 Chip-Select Control register                  (R/W)  */
}CMSDK_SPI_TypeDef;


/** 
  * @brief I2C
  */

typedef struct
{
  __IO uint32_t  CSR;                               /*!<Offset: 0x00 I2C Control Set register                       (R/W)  */
  __IO uint32_t  SR;                                /*!<Offset: 0x04 I2C	status register                           (R/W)  */
  __IO uint32_t  DR;                                /*!<Offset: 0x08 I2C data register                              (R/W)  */
  __IO uint32_t  OAR;                               /*!<Offset: 0x0C I2C Own address register                       (R/W)  */
       uint32_t RESERVED[2];
  __IO uint32_t  CCR;                	              /*!<Offset: 0x18 Control Reset register                         (R/W)  */
}CMSDK_I2C_TypeDef;


/** 
  * @brief ADC
  */

typedef struct
{
  __IO uint32_t  CR;                                /*!<Offset: 0x00 ADC Control register                           (R/W)  */
  __IO uint32_t  TRSTN;                             /*!<Offset: 0x04 ADC Reset release timer register               (R/W)  */
  __IO uint32_t  SR;                                /*!<Offset: 0x08 ADC Status register	                          (R/W)  */
  __IO uint32_t  DR;                                /*!<Offset: 0x0C ADC data register                              (R/W)  */
  __IO uint32_t  OR;                                /*!<Offset: 0x10 ADC Offset register                            (R/W)  */
  __IO uint32_t  SCAN1;                             /*!<Offset: 0x14 ADC ADC Scan Channel Configuration Register 1  (R/W)  */
  __IO uint32_t  SCAN2;                             /*!<Offset: 0x18 ADC ADC Scan Channel Configuration Register 2  (R/W)  */
  __IO uint32_t  SCAN3;                             /*!<Offset: 0x1C ADC ADC Scan Channel Configuration Register 3  (R/W)  */
  __IO uint32_t  SCAN4;                             /*!<Offset: 0x20 ADC ADC Scan Channel Configuration Register 4  (R/W)  */
}CMSDK_ADC_TypeDef;	


/** 
  * @brief Comparator/Op Amp
  */


typedef struct
{
  __IO uint32_t  CR;                                /*!<Offset: 0x00 Comparator Control register                    (R/W)  */
       uint32_t  RESERVED[2];
  __IO uint32_t  IE;                                /*!<Offset: 0x0C Interrupt ENABLE register                      (R/W)  */
  __IO uint32_t  EIS;                               /*!<Offset: 0x10 Interrupt flag register                        (R/W)  */
  __IO uint32_t  INITDELAY;                         /*!<Offset: 0x14 Initialization Delay Configuration Register    (R/W)  */	
}CMSDK_CMPOPA_TypeDef;


/** 
  * @brief Cyclic Redundancy Check
  */

typedef struct
{
  __IO uint32_t  CR;                                /*!<Offset: 0x00 CRC Control register                           (R/W)  */
  __IO uint32_t  SDR;                               /*!<Offset: 0x04 CRC Seed register                              (R/W)  */
  __IO uint32_t  POLY;                              /*!<Offset: 0x08 CRC polynomial register                        (R/W)  */
  __IO uint32_t  DIN; 	                            /*!<Offset: 0x0C CRC Data Input register                        (R/W)  */
  __IO uint32_t  DOUT;                              /*!<Offset: 0x10 CRC Data Out register 	                        (R/W)  */
}CMSDK_CRC_TypeDef;


/** 
  * @brief Analog MIX Function
  */

typedef struct
{
  __IO uint32_t  VDD_LVD_CON;                       /*!<Offset: 0x00 VDD Low Voltage Detect Control Register        (R/W)  */
  __IO uint32_t  LDO_LVD_CON;                       /*!<Offset: 0x04 LDO Low Voltage Detect Control Register        (R/W)  */
  __IO uint32_t  EOSC_CON1;                         /*!<Offset: 0x08 Crystal Control Register1                      (R/W)  */
  __IO uint32_t  EOSC_CON2;                         /*!<Offset: 0x0C Crystal Control Register2                      (R/W)  */
  __IO uint32_t  IOSC_36M_CON;                      /*!<Offset: 0x10 36MHZ IOSC Control register                    (R/W)  */
  __IO uint32_t  IOSC_32K_CON;                      /*!<Offset: 0x14 32KHZ IOSC Control register                    (R/W)  */
  __IO uint32_t  FD_CON;                            /*!<Offset: 0x18 Frequency Doubling Control Register            (R/W)  */
  __IO uint32_t  DEGLITCH_CON;                      /*!<Offset: 0x1C Deglitch Control Register                      (R/W)  */
  __IO uint32_t  HSINK_CON;	                        /*!<Offset: 0x20 GPIO HighSink Control Register                 (R/W)  */
  __IO uint32_t  MCO_DIV_CON;                       /*!<Offset: 0x24 MCO Frequency Division Control Register        (R/W)  */
       uint32_t  RESERVED;
  __IO uint32_t  AMP_CON;                           /*!<Offset: 0x2C Operational Amplifier Control Register         (R/W)  */
  __IO uint32_t  DAC_CON;	                          /*!<Offset: 0x30 5 bit-DAC Control registers                    (R/W)  */
}CMSDK_ANAMIX_TypeDef;


/** 
  * @brief FLASH
  */

typedef struct
{
  __IO uint32_t  ACR;                               /*!<Offset: 0x00 Flash Command Register                         (R/W)  */
  __IO uint32_t  ISR;                               /*!<Offset: 0x04 Flash Interrupt status Register                (R/W)  */
  __IO uint32_t  IER;                               /*!<Offset: 0x08 Flash Interrupt Enable Register                (R/W)  */
  __IO uint32_t  AR;                                /*!<Offset: 0x0C Flash Address Register                         (R/W)  */
  __IO uint32_t  DR;                                /*!<Offset: 0x10 Flash Programming Data Register                (R/W)  */
       uint32_t  RESERVED[5];	
  __IO uint32_t  DIV;                               /*!<Offset: 0x28 Flash Erase Clock Division Register            (R/W)  */  
}CMSDK_FLASH_TypeDef;

/*Peripheral and SRAM base address */
#define CMSDK_SRAM_BASE             (0x20000000)     /*!< (SRAM      ) Base Address */
#define CMSDK_FLASH_BASE            (0x00000000) 

#define CMSDK_APB_BASE              (0x40000000)
#define CMSDK_AHB_BASE              (0x48000000)

/* AHB peripherals */
#define CMSDK_PA_BASE               (CMSDK_AHB_BASE + 0x00000000)
#define CMSDK_PB_BASE               (CMSDK_AHB_BASE + 0x00001000)
#define CMSDK_PC_BASE               (CMSDK_AHB_BASE + 0x00002000)
#define CMSDK_PF_BASE               (CMSDK_AHB_BASE + 0x00003000)

/* APB peripherals */
#define CMSDK_FLASH0_CTRL_BASE      (CMSDK_APB_BASE + 0x00000000)
#define CMSDK_COMPARATOR0_BASE      (CMSDK_APB_BASE + 0x00000800)
#define CMSDK_COMPARATOR1_BASE      (CMSDK_APB_BASE + 0x00000C00)
#define CMSDK_TIMER2_BASE           (CMSDK_APB_BASE + 0x00001000)
#define CMSDK_TIMER3_BASE           (CMSDK_APB_BASE + 0x00001400)
#define CMSDK_ANA_MIX_BASE          (CMSDK_APB_BASE + 0x00001800)
#define CMSDK_TIMER4_BASE           (CMSDK_APB_BASE + 0x00001C00)
#define CMSDK_SYSWDG_BASE           (CMSDK_APB_BASE + 0x00002000)
#define CMSDK_BEEP_BASE             (CMSDK_APB_BASE + 0x00002800)
#define CMSDK_COMPARATOR2_BASE      (CMSDK_APB_BASE + 0x00002C00)
#define CMSDK_IWATCHDOG_BASE        (CMSDK_APB_BASE + 0x00003000)
#define CMSDK_SPI1_BASE             (CMSDK_APB_BASE + 0x00003800)
#define CMSDK_CRC_BASE              (CMSDK_APB_BASE + 0x00003C00)
#define CMSDK_UART0_BASE            (CMSDK_APB_BASE + 0x00004400)
#define CMSDK_ALU_BASE              (CMSDK_APB_BASE + 0x00004800)
#define CMSDK_I2C0_BASE             (CMSDK_APB_BASE + 0x00005400)
#define CMSDK_I2C1_BASE             (CMSDK_APB_BASE + 0x00005800)
#define CMSDK_DMA_BASE              (CMSDK_APB_BASE + 0x0000F000)
#define CMSDK_ADC_BASE              (CMSDK_APB_BASE + 0x00012400)
#define CMSDK_TIMER1_BASE           (CMSDK_APB_BASE + 0x00012C00)
#define CMSDK_SPI0_BASE             (CMSDK_APB_BASE + 0x00013000)
#define CMSDK_UART1_BASE            (CMSDK_APB_BASE + 0x00013800)
#define CMSDK_TIMER5_BASE           (CMSDK_APB_BASE + 0x00014400)
#define CMSDK_TIMER6_BASE           (CMSDK_APB_BASE + 0x00014800)
#define CMSDK_TIMER7_BASE           (CMSDK_APB_BASE + 0x00014C00)
#define CMSDK_SYSCTRL_BASE          (CMSDK_APB_BASE + 0x0001F000)
/**
  * @}
  */

/** @addtogroup Peripheral_declaration
  * @{
  */ 
	
#define CMSDK_SYSCON            ((CMSDK_SYSCON_TypeDef   *) CMSDK_SYSCTRL_BASE )
#define CMSDK_ANAMIX            ((CMSDK_ANAMIX_TypeDef   *) CMSDK_ANA_MIX_BASE )
#define CMSDK_PA                ((CMSDK_GPIO_TypeDef     *) CMSDK_PA_BASE )
#define CMSDK_PB                ((CMSDK_GPIO_TypeDef     *) CMSDK_PB_BASE )
#define CMSDK_PC                ((CMSDK_GPIO_TypeDef     *) CMSDK_PC_BASE )
#define CMSDK_PF                ((CMSDK_GPIO_TypeDef     *) CMSDK_PF_BASE )
#define UART0                   ((CMSDK_UART_TypeDef     *) CMSDK_UART0_BASE )
#define UART1                   ((CMSDK_UART_TypeDef     *) CMSDK_UART1_BASE )
#define CMSDK_FLASH             ((CMSDK_FLASH_TypeDef    *) CMSDK_FLASH0_CTRL_BASE )
#define ADC                     ((CMSDK_ADC_TypeDef      *) CMSDK_ADC_BASE )
#define I2C0                    ((CMSDK_I2C_TypeDef      *) CMSDK_I2C0_BASE )
#define I2C1                    ((CMSDK_I2C_TypeDef      *) CMSDK_I2C1_BASE )
#define SPI0                    ((CMSDK_SPI_TypeDef      *) CMSDK_SPI0_BASE )
#define SPI1                    ((CMSDK_SPI_TypeDef      *) CMSDK_SPI1_BASE )
#define CMPOPA0                 ((CMSDK_CMPOPA_TypeDef   *) CMSDK_COMPARATOR0_BASE )
#define CMPOPA1                 ((CMSDK_CMPOPA_TypeDef   *) CMSDK_COMPARATOR1_BASE )
#define CMPOPA2                 ((CMSDK_CMPOPA_TypeDef   *) CMSDK_COMPARATOR2_BASE )
#define PWM1                    ((CMSDK_PWM_TypeDef      *) CMSDK_TIMER1_BASE )
#define TIM2                    ((CMSDK_TIM_TypeDef      *) CMSDK_TIMER2_BASE )
#define TIM3                    ((CMSDK_TIM_TypeDef      *) CMSDK_TIMER3_BASE )
#define TIM4                    ((CMSDK_TIM_TypeDef      *) CMSDK_TIMER4_BASE )
#define CRC                     ((CMSDK_CRC_TypeDef      *) CMSDK_CRC_BASE )
#define IWDG                    ((CMSDK_IWDG_TypeDef     *) CMSDK_IWATCHDOG_BASE )
#define BEEP                    ((CMSDK_BEEP_TypeDef     *) CMSDK_BEEP_BASE )
#define SPWM0                   ((CMSDK_SPWM_TypeDef     *) CMSDK_TIMER5_BASE)
#define SPWM1                   ((CMSDK_SPWM_TypeDef     *) CMSDK_TIMER6_BASE)
#define SPWM2                   ((CMSDK_SPWM_TypeDef     *) CMSDK_TIMER7_BASE)
#define SYSWDG                  ((CMSDK_IWDG_TypeDef     *) CMSDK_SYSWDG_BASE)
#define ALU                     ((CMSDK_SPWM_TypeDef     *) CMSDK_ALU_BASE)
#define DMA                     ((CMSDK_SPWM_TypeDef     *) CMSDK_DMA_BASE)
/**
  * @}
  */

/** @addtogroup Exported_constants
  * @{
  */
  
  /** @addtogroup Peripheral_Registers_Bits_Definition
  * @{
  */
    
/******************************************************************************/
/*                         Peripheral Registers Bits Definition               */
/******************************************************************************/
/******************************************************************************/
/*                                                                            */
/*                      System Control (SYSCON)                     */
/*                                                                            */
/******************************************************************************/

/********************  Bits definition for SYSCON_REMAP register  ******************/
#define SYSCON_REMAP_BOOT                        ((uint32_t)0x00000001)        /*!< BOOT mode                              */
#define SYSCON_REMAP_IAP_EN                      ((uint32_t)0x00000002)        /*!< IAP enable control Bit                 */

/********************  Bits definition for SYSCON_IAP_VECTORPAGE register  ******************/
#define SYSCON_IAP_VECTORPAGE_VECTORPAGE         ((uint32_t)0x00007E00)        /*!< VECTORPAGE                             */
#define SYSCON_IAP_VECTORPAGE_BOOT_REMAP         ((uint32_t)0x10000000)        /*!< BOOT REMAP                             */

/********************  Bits definition for SYSCON_LOCKUP_RESET register  ******************/
#define SYSCON_LOCKUP_RESET_RST                  ((uint32_t)0x00000001)        /*!< Processor reset enable control bit     */

/********************  Bits definition for SYSCON_SYSCLK register  ******************/
#define SYSCON_SYSCLK_SYSCLKSEL                  ((uint32_t)0x00000003)        /*!< SYSCLK Selection                       */
#define SYSCON_SYSCLK_SYSCLKSEL_32MIOSC          ((uint32_t)0x00000000)        /*!< SYSCLK Selection (32MIOSC)             */
#define SYSCON_SYSCLK_SYSCLKSEL_EXTCLK           ((uint32_t)0x00000001)        /*!< SYSCLK Selection (EXTCLK)              */
#define SYSCON_SYSCLK_SYSCLKSEL_DCLK             ((uint32_t)0x00000003)        /*!< SYSCLK Selection (DLCK)                */

#define SYSCON_SYSCLK_HCLKDIV                    ((uint32_t)0x000001F0)        /*!< HCLK Frequency Division Selection      */
#define SYSCON_SYSCLK_FDCLKSEL                   ((uint32_t)0x00000400)        /*!< FDCLK Frequency Division Selection     */
#define SYSCON_SYSCLK_FDCLKSEL_32MIOSC           ((uint32_t)0x00000000)        /*!< ±¶ÆµÊ±ÖÓÑ¡Ôñ 32MIOSC                   */
#define SYSCON_SYSCLK_FDCLKSEL_EXTCLK            ((uint32_t)0x00000400)        /*!< ±¶ÆµÊ±ÖÓÑ¡Ôñ EXTCLK                    */

#define SYSCON_SYSCLK_EOSFAIL_DETECTEN           ((uint32_t)0x00001000)        /*!< EXTCLK failure monitoring enables      */
#define SYSCON_SYSCLK_EOSFAIL_STATUS             ((uint32_t)0x00002000)        /*!< EXTCLK failure Bit                     */

#define SYSCON_SYSCLK_WAKE_DELAY                 ((uint32_t)0x00030000)        /*!< Wake-up Delay Selection                */
#define SYSCON_SYSCLK_WAKE_DELAY_12US            ((uint32_t)0x00000000)        /*!< 12us Wake-up Delay                     */
#define SYSCON_SYSCLK_WAKE_DELAY_8US             ((uint32_t)0x00010000)        /*!< 8us Wake-up Delay                      */
#define SYSCON_SYSCLK_WAKE_DELAY_6US             ((uint32_t)0x00020000)        /*!< 6us Wake-up Delay                      */
#define SYSCON_SYSCLK_WAKE_DELAY_4US             ((uint32_t)0x00030000)        /*!< 4us Wake-up Delay                      */

#define SYSCON_SYSCLK_RECOVER_SEL                ((uint32_t)0x00100000)        /*!< SYSCLK Waken up AUTO recovery selection*/

#define SYSCON_SYSCLK_PCLKDIV                    ((uint32_t)0x1F000000)        /*!< PCLK Frequency Division Selection      */

/********************  Bits definition for SYSCON_RSTINFO register  ******************/
#define SYSCON_RSTINFO_SYSSOFTRST                ((uint32_t)0x00000001)        /*!< System soft reset causes reset         */
#define SYSCON_RSTINFO_IWDGRST                   ((uint32_t)0x00000002)        /*!< IWDG reset causes reset                */
#define SYSCON_RSTINFO_LOCKUPRST                 ((uint32_t)0x00000004)        /*!< LOCK-UP reset causes reset             */
#define SYSCON_RSTINFO_EOSFAILRST                ((uint32_t)0x00000010)        /*!< EXTCLK Fail reset causes reset         */
#define SYSCON_RSTINFO_PORST                     ((uint32_t)0x00000040)        /*!< POR reset causes reset                 */
#define SYSCON_RSTINFO_EXRST                     ((uint32_t)0x00000080)        /*!< External Foot reset causes reset       */
#define SYSCON_RSTINFO_LVD5VRST                  ((uint32_t)0x00000100)        /*!< LVD_5V reset causes reset              */
#define SYSCON_RSTINFO_LVD1V5RST                 ((uint32_t)0x00000200)        /*!< LVD_1P5V reset causes reset            */

/********************  Bits definition for SYSCON_RETRIMING register  ******************/
#define SYSCON_RETRIMING_CTRL                    ((uint32_t)0x0000FFFF)        /*!< RETRIMING                              */
#define SYSCON_RETRIMING_KEY                     ((uint32_t)0x0000AB56)        /*!< password                               */

/********************  Bits definition for SYSCON_RSTENCTRL register  ******************/
#define SYSCON_RSTENCTRL_EOSFAILRSTEN            ((uint32_t)0x00000010)        /*!< EOSC Failure Reset Enable              */
#define SYSCON_RSTENCTRL_BGRSTEN                 ((uint32_t)0x00000040)        /*!< Bandgap Reset Enable                   */
#define SYSCON_RSTENCTRL_VDDLVDRSTEN             ((uint32_t)0x00000100)        /*!< LVD_5V Reset Enable                    */
#define SYSCON_RSTENCTRL_LDOLVDRSTEN             ((uint32_t)0x00000200)        /*!< LVD_1P5V Reset Enable                  */
#define SYSCON_RSTENCTRL_RETRIMINGEN             ((uint32_t)0x00000400)        /*!< Restart Enable                         */

/********************  Bits definition for SYSCON_CUSTOMERID register  ******************/
#define SYSCON_CUSTOMERID_INFO                   ((uint32_t)0xFFFFFFFF)        /*!< CUSTOMER_ID Info                       */

/********************  Bits definition for SYSCON_FLASHPROTECT register  ******************/
#define SYSCON_FLASHPROTECT_STATUS               ((uint32_t)0x00000001)        /*!< FLASH protection status                */
#define SYSCON_FLASHPROTECT_BOOTLOADER_CODE      ((uint32_t)0x00FF0000)        /*!< User Info Area Bootloader Key Kode Map */
#define SYSCON_FLASHPROTECT_IAPLOADER_CODE       ((uint32_t)0xFF000000)        /*!< User Info Area iaploader Key Kode Map  */

/********************  Bits definition for SYSCON_AGENTID register  ******************/
#define SYSCON_AGENTID_INFO                      ((uint32_t)0xFFFFFFFF)        /*!< AGENT_ID Info                          */

/********************  Bits definition for SYSCON_UID1 register  ******************/
#define SYSCON_UID_INFO1                         ((uint32_t)0xFFFFFFFF)        /*!< UID Info1                              */

/********************  Bits definition for SYSCON_UID2 register  ******************/
#define SYSCON_UID_INFO2                         ((uint32_t)0xFFFFFFFF)        /*!< UID Info2                              */

/********************  Bits definition for SYSCON_UID3 register  ******************/
#define SYSCON_UID_INFO3                         ((uint32_t)0xFFFFFFFF)        /*!< UID Info3                              */

/********************  Bits definition for SYSCON_CID register  ******************/
#define SYSCON_CID_FLASHSIZE                     ((uint32_t)0x00000001)        /*!< Flash Size Selection                   */
#define SYSCON_CID_SRAMSIZE                      ((uint32_t)0x00000010)        /*!< SRAM Size Selection                    */

#define SYSCON_CID_BOOTSIZE                      ((uint32_t)0x00000300)        /*!< BOOT Size Selection                    */
#define SYSCON_CID_BOOTSIZE_NONE                 ((uint32_t)0x00000000)        /*!< NO Bootloader                          */
#define SYSCON_CID_BOOTSIZE_1P5KB                ((uint32_t)0x00000100)        /*!< 1.5Kyte                                */
#define SYSCON_CID_BOOTSIZE_2P5KB                ((uint32_t)0x00000200)        /*!< 2.5Kyte                                */
#define SYSCON_CID_BOOTSIZE_3P5KB                ((uint32_t)0x00000300)        /*!< 3.5Kyte                                */

#define SYSCON_CID_PACK                          ((uint32_t)0x00007000)        /*!< Package INFO                           */
#define SYSCON_CID_INFO                          ((uint32_t)0xFFFF0000)        /*!< CID INFO                               */

/********************  Bits definition for SYSCON_PID4 register  ******************/
#define SYSCON_PID4_JEP106CODE                   ((uint32_t)0x0000000F)        /*!< JEP_106C_CODE                          */
#define SYSCON_PID4_BLOCKCOUNT                   ((uint32_t)0x000000F0)        /*!< BLOCK COUNT                            */

/********************  Bits definition for SYSCON_PID5 register  ******************/
#define SYSCON_PID5_INFO                         ((uint32_t)0xFFFFFFFF)        /*!< PID5                                   */

/********************  Bits definition for SYSCON_PID6 register  ******************/
#define SYSCON_PID6_INFO                         ((uint32_t)0xFFFFFFFF)        /*!< PID6                                   */

/********************  Bits definition for SYSCON_PID7 register  ******************/
#define SYSCON_PID7_INFO                         ((uint32_t)0xFFFFFFFF)        /*!< PID7                                   */

/********************  Bits definition for SYSCON_PID0 register  ******************/
#define SYSCON_PID0_Part_Number                  ((uint32_t)0x000000FF)        /*!< PID0                                   */

/********************  Bits definition for SYSCON_PID1 register  ******************/
#define SYSCON_PID1_Part_Number                  ((uint32_t)0x0000000F)        /*!< PID1                                   */
#define SYSCON_PID1_JEP106ID                     ((uint32_t)0x000000F0)        /*!< JEP106ID                               */

/********************  Bits definition for SYSCON_PID2 register  ******************/
#define SYSCON_PID2_JEP106ID                     ((uint32_t)0x00000007)        /*!< JEP106ID                               */
#define SYSCON_PID2_JEDECUSED                    ((uint32_t)0x00000008)        /*!< JEDECUSED                              */
#define SYSCON_PID2_REVISION                     ((uint32_t)0x000000F0)        /*!< revision                               */

/********************  Bits definition for SYSCON_PID3 register  ******************/
#define SYSCON_PID3_customer_modification_number ((uint32_t)0x0000000F)        /*!< customer_modification_number           */
#define SYSCON_PID3_ECO_revision_number          ((uint32_t)0x000000F0)        /*!< ECO_revision_number                    */

/********************  Bits definition for SYSCON_CID0 register  ******************/
#define SYSCON_CID0_INFO                         ((uint32_t)0xFFFFFFFF)        /*!< CID0                                   */

/********************  Bits definition for SYSCON_CID1 register  ******************/
#define SYSCON_CID1_INFO                         ((uint32_t)0xFFFFFFFF)        /*!< CID1                                   */

/********************  Bits definition for SYSCON_CID2 register  ******************/
#define SYSCON_CID2_INFO                         ((uint32_t)0xFFFFFFFF)        /*!< CID2                                   */

/********************  Bits definition for SYSCON_CID3 register  ******************/
#define SYSCON_CID3_INFO                         ((uint32_t)0xFFFFFFFF)        /*!< CID3                                   */


/******************************************************************************/
/*                                                                            */
/*                       General Purpose IOs (GPIO)                           */
/*                                                                            */
/******************************************************************************/
/******************************************************************************/

/*!<******************  Bit definition for GPIO_DATA register  *******************/
#define GPIO_DATA_DATA0                          ((uint16_t)0x0001)             /*!< Port input data, bit 0                */
#define GPIO_DATA_DATA1                          ((uint16_t)0x0002)             /*!< Port input data, bit 1                */
#define GPIO_DATA_DATA2                          ((uint16_t)0x0004)             /*!< Port input data, bit 2                */
#define GPIO_DATA_DATA3                          ((uint16_t)0x0008)             /*!< Port input data, bit 3                */
#define GPIO_DATA_DATA4                          ((uint16_t)0x0010)             /*!< Port input data, bit 4                */
#define GPIO_DATA_DATA5                          ((uint16_t)0x0020)             /*!< Port input data, bit 5                */
#define GPIO_DATA_DATA6                          ((uint16_t)0x0040)             /*!< Port input data, bit 6                */
#define GPIO_DATA_DATA7                          ((uint16_t)0x0080)             /*!< Port input data, bit 7                */
#define GPIO_DATA_DATA8                          ((uint16_t)0x0100)             /*!< Port input data, bit 8                */
#define GPIO_DATA_DATA9                          ((uint16_t)0x0200)             /*!< Port input data, bit 9                */
#define GPIO_DATA_DATA10                         ((uint16_t)0x0400)             /*!< Port input data, bit 10               */
#define GPIO_DATA_DATA11                         ((uint16_t)0x0800)             /*!< Port input data, bit 11               */
#define GPIO_DATA_DATA12                         ((uint16_t)0x1000)             /*!< Port input data, bit 12               */
#define GPIO_DATA_DATA13                         ((uint16_t)0x2000)             /*!< Port input data, bit 13               */
#define GPIO_DATA_DATA14                         ((uint16_t)0x4000)             /*!< Port input data, bit 14               */
#define GPIO_DATA_DATA15                         ((uint16_t)0x8000)             /*!< Port input data, bit 15               */

/*******************  Bit definition for GPIO_OUTENABLESET register  *******************/
#define GPIO_OUTENABLESET_OES0                   ((uint16_t)0x0001)             /*!< Port output enable bit set, bit 0     */
#define GPIO_OUTENABLESET_OES1                   ((uint16_t)0x0002)             /*!< Port output enable bit set, bit 1     */
#define GPIO_OUTENABLESET_OES2                   ((uint16_t)0x0004)             /*!< Port output enable bit set, bit 2     */
#define GPIO_OUTENABLESET_OES3                   ((uint16_t)0x0008)             /*!< Port output enable bit set, bit 3     */
#define GPIO_OUTENABLESET_OES4                   ((uint16_t)0x0010)             /*!< Port output enable bit set, bit 4     */
#define GPIO_OUTENABLESET_OES5                   ((uint16_t)0x0020)             /*!< Port output enable bit set, bit 5     */
#define GPIO_OUTENABLESET_OES6                   ((uint16_t)0x0040)             /*!< Port output enable bit set, bit 6     */
#define GPIO_OUTENABLESET_OES7                   ((uint16_t)0x0080)             /*!< Port output enable bit set, bit 7     */
#define GPIO_OUTENABLESET_OES8                   ((uint16_t)0x0100)             /*!< Port output enable bit set, bit 8     */
#define GPIO_OUTENABLESET_OES9                   ((uint16_t)0x0200)             /*!< Port output enable bit set, bit 9     */
#define GPIO_OUTENABLESET_OES10                  ((uint16_t)0x0400)             /*!< Port output enable bit set, bit 10    */
#define GPIO_OUTENABLESET_OES11                  ((uint16_t)0x0800)             /*!< Port output enable bit set, bit 11    */
#define GPIO_OUTENABLESET_OES12                  ((uint16_t)0x1000)             /*!< Port output enable bit set, bit 12    */
#define GPIO_OUTENABLESET_OES13                  ((uint16_t)0x2000)             /*!< Port output enable bit set, bit 13    */
#define GPIO_OUTENABLESET_OES14                  ((uint16_t)0x4000)             /*!< Port output enable bit set, bit 14    */
#define GPIO_OUTENABLESET_OES15                  ((uint16_t)0x8000)             /*!< Port output enable bit set, bit 15    */

/*******************  Bit definition for GPIO_OUTENABLECLR register  *******************/
#define GPIO_OUTENABLECLR_OEC0                   ((uint16_t)0x0001)             /*!< Port output enable bit clear, bit0    */
#define GPIO_OUTENABLECLR_OEC1                   ((uint16_t)0x0002)             /*!< Port output enable bit clear, bit1    */
#define GPIO_OUTENABLECLR_OEC2                   ((uint16_t)0x0004)             /*!< Port output enable bit clear, bit2    */
#define GPIO_OUTENABLECLR_OEC3                   ((uint16_t)0x0008)             /*!< Port output enable bit clear, bit3    */
#define GPIO_OUTENABLECLR_OEC4                   ((uint16_t)0x0010)             /*!< Port output enable bit clear, bit4    */
#define GPIO_OUTENABLECLR_OEC5                   ((uint16_t)0x0020)             /*!< Port output enable bit clear, bit5    */
#define GPIO_OUTENABLECLR_OEC6                   ((uint16_t)0x0040)             /*!< Port output enable bit clear, bit6    */
#define GPIO_OUTENABLECLR_OEC7                   ((uint16_t)0x0080)             /*!< Port output enable bit clear, bit7    */
#define GPIO_OUTENABLECLR_OEC8                   ((uint16_t)0x0100)             /*!< Port output enable bit clear, bit8    */
#define GPIO_OUTENABLECLR_OEC9                   ((uint16_t)0x0200)             /*!< Port output enable bit clear, bit9    */
#define GPIO_OUTENABLECLR_OEC10                  ((uint16_t)0x0400)             /*!< Port output enable bit clear, bit10   */
#define GPIO_OUTENABLECLR_OEC11                  ((uint16_t)0x0800)             /*!< Port output enable bit clear, bit11   */
#define GPIO_OUTENABLECLR_OEC12                  ((uint16_t)0x1000)             /*!< Port output enable bit clear, bit12   */
#define GPIO_OUTENABLECLR_OEC13                  ((uint16_t)0x2000)             /*!< Port output enable bit clear, bit13   */
#define GPIO_OUTENABLECLR_OEC14                  ((uint16_t)0x4000)             /*!< Port output enable bit clear, bit14   */
#define GPIO_OUTENABLECLR_OEC15                  ((uint16_t)0x8000)             /*!< Port output enable bit clear, bit15   */

/*******************  Bit definition for GPIO_ALTFUNCSET register  *******************/
#define GPIO_ALTFUNCSET_AFS0                     ((uint32_t)0x00000007)         /*!< Port Peripheral Function set, bit0    */
#define GPIO_ALTFUNCSET_AFS1                     ((uint32_t)0x00000070)         /*!< Port Peripheral Function set, bit1    */
#define GPIO_ALTFUNCSET_AFS2                     ((uint32_t)0x00000700)         /*!< Port Peripheral Function set, bit2    */
#define GPIO_ALTFUNCSET_AFS3                     ((uint32_t)0x00007000)         /*!< Port Peripheral Function set, bit3    */
#define GPIO_ALTFUNCSET_AFS4                     ((uint32_t)0x00070000)         /*!< Port Peripheral Function set, bit4    */
#define GPIO_ALTFUNCSET_AFS5                     ((uint32_t)0x00700000)         /*!< Port Peripheral Function set, bit5    */
#define GPIO_ALTFUNCSET_AFS6                     ((uint32_t)0x07000000)         /*!< Port Peripheral Function set, bit6    */
#define GPIO_ALTFUNCSET_AFS7                     ((uint32_t)0x70000000)         /*!< Port Peripheral Function set, bit7    */

/*******************  Bit definition for GPIO_ALTFUNCSET1 register  *******************/
#define GPIO_ALTFUNCSET1_AFS0                    ((uint32_t)0x00000007)         /*!< Port Peripheral Function set1, bit0   */
#define GPIO_ALTFUNCSET1_AFS1                    ((uint32_t)0x00000070)         /*!< Port Peripheral Function set1, bit1   */
#define GPIO_ALTFUNCSET1_AFS2                    ((uint32_t)0x00000700)         /*!< Port Peripheral Function set1, bit2   */
#define GPIO_ALTFUNCSET1_AFS3                    ((uint32_t)0x00007000)         /*!< Port Peripheral Function set1, bit3   */
#define GPIO_ALTFUNCSET1_AFS4                    ((uint32_t)0x00070000)         /*!< Port Peripheral Function set1, bit4   */
#define GPIO_ALTFUNCSET1_AFS5                    ((uint32_t)0x00700000)         /*!< Port Peripheral Function set1, bit5   */
#define GPIO_ALTFUNCSET1_AFS6                    ((uint32_t)0x07000000)         /*!< Port Peripheral Function set1, bit6   */
#define GPIO_ALTFUNCSET1_AFS7                    ((uint32_t)0x70000000)         /*!< Port Peripheral Function set1, bit7   */

/*******************  Bit definition for GPIO_ALTFUNCCLR register  *******************/
#define GPIO_ALTFUNCCLR_AFC0                     ((uint16_t)0x0001)             /*!< Port Peripheral Function clear, bit0  */
#define GPIO_ALTFUNCCLR_AFC1                     ((uint16_t)0x0002)             /*!< Port Peripheral Function clear, bit1  */
#define GPIO_ALTFUNCCLR_AFC2                     ((uint16_t)0x0004)             /*!< Port Peripheral Function clear, bit2  */
#define GPIO_ALTFUNCCLR_AFC3                     ((uint16_t)0x0008)             /*!< Port Peripheral Function clear, bit3  */
#define GPIO_ALTFUNCCLR_AFC4                     ((uint16_t)0x0010)             /*!< Port Peripheral Function clear, bit4  */
#define GPIO_ALTFUNCCLR_AFC5                     ((uint16_t)0x0020)             /*!< Port Peripheral Function clear, bit5  */
#define GPIO_ALTFUNCCLR_AFC6                     ((uint16_t)0x0040)             /*!< Port Peripheral Function clear, bit6  */
#define GPIO_ALTFUNCCLR_AFC7                     ((uint16_t)0x0080)             /*!< Port Peripheral Function clear, bit7  */
#define GPIO_ALTFUNCCLR_AFC8                     ((uint16_t)0x0100)             /*!< Port Peripheral Function clear, bit8  */
#define GPIO_ALTFUNCCLR_AFC9                     ((uint16_t)0x0200)             /*!< Port Peripheral Function clear, bit9  */
#define GPIO_ALTFUNCCLR_AFC10                    ((uint16_t)0x0400)             /*!< Port Peripheral Function clear, bit10 */
#define GPIO_ALTFUNCCLR_AFC11                    ((uint16_t)0x0800)             /*!< Port Peripheral Function clear, bit11 */
#define GPIO_ALTFUNCCLR_AFC12                    ((uint16_t)0x1000)             /*!< Port Peripheral Function clear, bit12 */
#define GPIO_ALTFUNCCLR_AFC13                    ((uint16_t)0x2000)             /*!< Port Peripheral Function clear, bit13 */
#define GPIO_ALTFUNCCLR_AFC14                    ((uint16_t)0x4000)             /*!< Port Peripheral Function clear, bit14 */
#define GPIO_ALTFUNCCLR_AFC15                    ((uint16_t)0x8000)             /*!< Port Peripheral Function clear, bit15 */

/*******************  Bit definition for GPIO_INTENSET register  *******************/
#define GPIO_INTENSET_IES0                       ((uint16_t)0x0001)             /*!< Port interrupt enable bit set, bit0   */
#define GPIO_INTENSET_IES1                       ((uint16_t)0x0002)             /*!< Port interrupt enable bit set, bit1   */
#define GPIO_INTENSET_IES2                       ((uint16_t)0x0004)             /*!< Port interrupt enable bit set, bit2   */
#define GPIO_INTENSET_IES3                       ((uint16_t)0x0008)             /*!< Port interrupt enable bit set, bit3   */
#define GPIO_INTENSET_IES4                       ((uint16_t)0x0010)             /*!< Port interrupt enable bit set, bit4   */
#define GPIO_INTENSET_IES5                       ((uint16_t)0x0020)             /*!< Port interrupt enable bit set, bit5   */
#define GPIO_INTENSET_IES6                       ((uint16_t)0x0040)             /*!< Port interrupt enable bit set, bit6   */
#define GPIO_INTENSET_IES7                       ((uint16_t)0x0080)             /*!< Port interrupt enable bit set, bit7   */
#define GPIO_INTENSET_IES8                       ((uint16_t)0x0100)             /*!< Port interrupt enable bit set, bit8   */
#define GPIO_INTENSET_IES9                       ((uint16_t)0x0200)             /*!< Port interrupt enable bit set, bit9   */
#define GPIO_INTENSET_IES10                      ((uint16_t)0x0400)             /*!< Port interrupt enable bit set, bit10  */
#define GPIO_INTENSET_IES11                      ((uint16_t)0x0800)             /*!< Port interrupt enable bit set, bit11  */
#define GPIO_INTENSET_IES12                      ((uint16_t)0x1000)             /*!< Port interrupt enable bit set, bit12  */
#define GPIO_INTENSET_IES13                      ((uint16_t)0x2000)             /*!< Port interrupt enable bit set, bit13  */
#define GPIO_INTENSET_IES14                      ((uint16_t)0x4000)             /*!< Port interrupt enable bit set, bit14  */
#define GPIO_INTENSET_IES15                      ((uint16_t)0x8000)             /*!< Port interrupt enable bit set, bit15  */

/*******************  Bit definition for GPIO_INTENCLR register  *******************/
#define GPIO_INTENCLR_IEC0                       ((uint16_t)0x0001)             /*!< Port interrupt enable bit reset, bit0 */
#define GPIO_INTENCLR_IEC1                       ((uint16_t)0x0002)             /*!< Port interrupt enable bit reset, bit1 */
#define GPIO_INTENCLR_IEC2                       ((uint16_t)0x0004)             /*!< Port interrupt enable bit reset, bit2 */
#define GPIO_INTENCLR_IEC3                       ((uint16_t)0x0008)             /*!< Port interrupt enable bit reset, bit3 */
#define GPIO_INTENCLR_IEC4                       ((uint16_t)0x0010)             /*!< Port interrupt enable bit reset, bit4 */
#define GPIO_INTENCLR_IEC5                       ((uint16_t)0x0020)             /*!< Port interrupt enable bit reset, bit5 */
#define GPIO_INTENCLR_IEC6                       ((uint16_t)0x0040)             /*!< Port interrupt enable bit reset, bit6 */
#define GPIO_INTENCLR_IEC7                       ((uint16_t)0x0080)             /*!< Port interrupt enable bit reset, bit7 */
#define GPIO_INTENCLR_IEC8                       ((uint16_t)0x0100)             /*!< Port interrupt enable bit reset, bit8 */
#define GPIO_INTENCLR_IEC9                       ((uint16_t)0x0200)             /*!< Port interrupt enable bit reset, bit9 */
#define GPIO_INTENCLR_IEC10                      ((uint16_t)0x0400)             /*!< Port interrupt enable bit reset, bit10*/
#define GPIO_INTENCLR_IEC11                      ((uint16_t)0x0800)             /*!< Port interrupt enable bit reset, bit11*/
#define GPIO_INTENCLR_IEC12                      ((uint16_t)0x1000)             /*!< Port interrupt enable bit reset, bit12*/
#define GPIO_INTENCLR_IEC13                      ((uint16_t)0x2000)             /*!< Port interrupt enable bit reset, bit13*/
#define GPIO_INTENCLR_IEC14                      ((uint16_t)0x4000)             /*!< Port interrupt enable bit reset, bit14*/
#define GPIO_INTENCLR_IEC15                      ((uint16_t)0x8000)             /*!< Port interrupt enable bit reset, bit15*/

/*******************  Bit definition for GPIO_INTTYPESET register  *******************/
#define GPIO_INTTYPESET_ITS0                     ((uint16_t)0x0001)             /*!< Port interrupt type0 bit set, bit0    */
#define GPIO_INTTYPESET_ITS1                     ((uint16_t)0x0002)             /*!< Port interrupt type0 bit set, bit1    */
#define GPIO_INTTYPESET_ITS2                     ((uint16_t)0x0004)             /*!< Port interrupt type0 bit set, bit2    */
#define GPIO_INTTYPESET_ITS3                     ((uint16_t)0x0008)             /*!< Port interrupt type0 bit set, bit3    */
#define GPIO_INTTYPESET_ITS4                     ((uint16_t)0x0010)             /*!< Port interrupt type0 bit set, bit4    */
#define GPIO_INTTYPESET_ITS5                     ((uint16_t)0x0020)             /*!< Port interrupt type0 bit set, bit5    */
#define GPIO_INTTYPESET_ITS6                     ((uint16_t)0x0040)             /*!< Port interrupt type0 bit set, bit6    */
#define GPIO_INTTYPESET_ITS7                     ((uint16_t)0x0080)             /*!< Port interrupt type0 bit set, bit7    */
#define GPIO_INTTYPESET_ITS8                     ((uint16_t)0x0100)             /*!< Port interrupt type0 bit set, bit8    */
#define GPIO_INTTYPESET_ITS9                     ((uint16_t)0x0200)             /*!< Port interrupt type0 bit set, bit9    */
#define GPIO_INTTYPESET_ITS10                    ((uint16_t)0x0400)             /*!< Port interrupt type0 bit set, bit10   */
#define GPIO_INTTYPESET_ITS11                    ((uint16_t)0x0800)             /*!< Port interrupt type0 bit set, bit11   */
#define GPIO_INTTYPESET_ITS12                    ((uint16_t)0x1000)             /*!< Port interrupt type0 bit set, bit12   */
#define GPIO_INTTYPESET_ITS13                    ((uint16_t)0x2000)             /*!< Port interrupt type0 bit set, bit13   */
#define GPIO_INTTYPESET_ITS14                    ((uint16_t)0x4000)             /*!< Port interrupt type0 bit set, bit14   */
#define GPIO_INTTYPESET_ITS15                    ((uint16_t)0x8000)             /*!< Port interrupt type0 bit set, bit15   */

/*******************  Bit definition for GPIO_INTTYPECLR register  *******************/
#define GPIO_INTTYPECLR_ITC0                     ((uint16_t)0x0001)             /*!< Port interrupt type0 bit reset, bit1  */
#define GPIO_INTTYPECLR_ITC1                     ((uint16_t)0x0002)             /*!< Port interrupt type0 bit reset, bit2  */
#define GPIO_INTTYPECLR_ITC2                     ((uint16_t)0x0004)             /*!< Port interrupt type0 bit reset, bit3  */
#define GPIO_INTTYPECLR_ITC3                     ((uint16_t)0x0008)             /*!< Port interrupt type0 bit reset, bit4  */
#define GPIO_INTTYPECLR_ITC4                     ((uint16_t)0x0010)             /*!< Port interrupt type0 bit reset, bit5  */
#define GPIO_INTTYPECLR_ITC5                     ((uint16_t)0x0020)             /*!< Port interrupt type0 bit reset, bit6  */
#define GPIO_INTTYPECLR_ITC6                     ((uint16_t)0x0040)             /*!< Port interrupt type0 bit reset, bit7  */
#define GPIO_INTTYPECLR_ITC7                     ((uint16_t)0x0080)             /*!< Port interrupt type0 bit reset, bit8  */
#define GPIO_INTTYPECLR_ITC8                     ((uint16_t)0x0100)             /*!< Port interrupt type0 bit reset, bit9  */
#define GPIO_INTTYPECLR_ITC9                     ((uint16_t)0x0200)             /*!< Port interrupt type0 bit reset, bit10 */
#define GPIO_INTTYPECLR_ITC10                    ((uint16_t)0x0400)             /*!< Port interrupt type0 bit reset, bit11 */
#define GPIO_INTTYPECLR_ITC11                    ((uint16_t)0x0800)             /*!< Port interrupt type0 bit reset, bit12 */
#define GPIO_INTTYPECLR_ITC12                    ((uint16_t)0x1000)             /*!< Port interrupt type0 bit reset, bit13 */
#define GPIO_INTTYPECLR_ITC13                    ((uint16_t)0x2000)             /*!< Port interrupt type0 bit reset, bit14 */
#define GPIO_INTTYPECLR_ITC14                    ((uint16_t)0x4000)             /*!< Port interrupt type0 bit reset, bit15 */
#define GPIO_INTTYPECLR_ITC15                    ((uint16_t)0x8000)             /*!< Port interrupt type0 bit reset, bit16 */

/*******************  Bit definition for GPIO_INTTYPESET1 register  *******************/
#define GPIO_INTTYPESET1_ITS0                    ((uint16_t)0x0001)             /*!< Port interrupt type1 bit set, bit0    */
#define GPIO_INTTYPESET1_ITS1                    ((uint16_t)0x0002)             /*!< Port interrupt type1 bit set, bit1    */
#define GPIO_INTTYPESET1_ITS2                    ((uint16_t)0x0004)             /*!< Port interrupt type1 bit set, bit2    */
#define GPIO_INTTYPESET1_ITS3                    ((uint16_t)0x0008)             /*!< Port interrupt type1 bit set, bit3    */
#define GPIO_INTTYPESET1_ITS4                    ((uint16_t)0x0010)             /*!< Port interrupt type1 bit set, bit4    */
#define GPIO_INTTYPESET1_ITS5                    ((uint16_t)0x0020)             /*!< Port interrupt type1 bit set, bit5    */
#define GPIO_INTTYPESET1_ITS6                    ((uint16_t)0x0040)             /*!< Port interrupt type1 bit set, bit6    */
#define GPIO_INTTYPESET1_ITS7                    ((uint16_t)0x0080)             /*!< Port interrupt type1 bit set, bit7    */
#define GPIO_INTTYPESET1_ITS8                    ((uint16_t)0x0100)             /*!< Port interrupt type1 bit set, bit8    */
#define GPIO_INTTYPESET1_ITS9                    ((uint16_t)0x0200)             /*!< Port interrupt type1 bit set, bit9    */
#define GPIO_INTTYPESET1_ITS10                   ((uint16_t)0x0400)             /*!< Port interrupt type1 bit set, bit10   */
#define GPIO_INTTYPESET1_ITS11                   ((uint16_t)0x0800)             /*!< Port interrupt type1 bit set, bit11   */
#define GPIO_INTTYPESET1_ITS12                   ((uint16_t)0x1000)             /*!< Port interrupt type1 bit set, bit12   */
#define GPIO_INTTYPESET1_ITS13                   ((uint16_t)0x2000)             /*!< Port interrupt type1 bit set, bit13   */
#define GPIO_INTTYPESET1_ITS14                   ((uint16_t)0x4000)             /*!< Port interrupt type1 bit set, bit14   */
#define GPIO_INTTYPESET1_ITS15                   ((uint16_t)0x8000)             /*!< Port interrupt type1 bit set, bit15   */

/*******************  Bit definition for GPIO_INTTYPECLR1 register  *******************/
#define GPIO_INTTYPECLR1_ITC0                    ((uint16_t)0x0001)             /*!< Port interrupt type1 bit reset, bit0  */
#define GPIO_INTTYPECLR1_ITC1                    ((uint16_t)0x0002)             /*!< Port interrupt type1 bit reset, bit1  */
#define GPIO_INTTYPECLR1_ITC2                    ((uint16_t)0x0004)             /*!< Port interrupt type1 bit reset, bit2  */
#define GPIO_INTTYPECLR1_ITC3                    ((uint16_t)0x0008)             /*!< Port interrupt type1 bit reset, bit3  */
#define GPIO_INTTYPECLR1_ITC4                    ((uint16_t)0x0010)             /*!< Port interrupt type1 bit reset, bit4  */
#define GPIO_INTTYPECLR1_ITC5                    ((uint16_t)0x0020)             /*!< Port interrupt type1 bit reset, bit5  */
#define GPIO_INTTYPECLR1_ITC6                    ((uint16_t)0x0040)             /*!< Port interrupt type1 bit reset, bit6  */
#define GPIO_INTTYPECLR1_ITC7                    ((uint16_t)0x0080)             /*!< Port interrupt type1 bit reset, bit7  */
#define GPIO_INTTYPECLR1_ITC8                    ((uint16_t)0x0100)             /*!< Port interrupt type1 bit reset, bit8  */
#define GPIO_INTTYPECLR1_ITC9                    ((uint16_t)0x0200)             /*!< Port interrupt type1 bit reset, bit9  */
#define GPIO_INTTYPECLR1_ITC10                   ((uint16_t)0x0400)             /*!< Port interrupt type1 bit reset, bit10 */
#define GPIO_INTTYPECLR1_ITC11                   ((uint16_t)0x0800)             /*!< Port interrupt type1 bit reset, bit11 */
#define GPIO_INTTYPECLR1_ITC12                   ((uint16_t)0x1000)             /*!< Port interrupt type1 bit reset, bit12 */
#define GPIO_INTTYPECLR1_ITC13                   ((uint16_t)0x2000)             /*!< Port interrupt type1 bit reset, bit13 */
#define GPIO_INTTYPECLR1_ITC14                   ((uint16_t)0x4000)             /*!< Port interrupt type1 bit reset, bit14 */
#define GPIO_INTTYPECLR1_ITC15                   ((uint16_t)0x8000)             /*!< Port interrupt type1 bit reset, bit15 */

/*******************  Bit definition for GPIO_INTPOLSET register  *******************/
#define GPIO_INTPOLSET_PLS0                      ((uint16_t)0x0001)             /*!< Port interrupt polarity bit set, bit0 */
#define GPIO_INTPOLSET_PLS1                      ((uint16_t)0x0002)             /*!< Port interrupt polarity bit set, bit1 */
#define GPIO_INTPOLSET_PLS2                      ((uint16_t)0x0004)             /*!< Port interrupt polarity bit set, bit2 */
#define GPIO_INTPOLSET_PLS3                      ((uint16_t)0x0008)             /*!< Port interrupt polarity bit set, bit3 */
#define GPIO_INTPOLSET_PLS4                      ((uint16_t)0x0010)             /*!< Port interrupt polarity bit set, bit4 */
#define GPIO_INTPOLSET_PLS5                      ((uint16_t)0x0020)             /*!< Port interrupt polarity bit set, bit5 */
#define GPIO_INTPOLSET_PLS6                      ((uint16_t)0x0040)             /*!< Port interrupt polarity bit set, bit6 */
#define GPIO_INTPOLSET_PLS7                      ((uint16_t)0x0080)             /*!< Port interrupt polarity bit set, bit7 */
#define GPIO_INTPOLSET_PLS8                      ((uint16_t)0x0100)             /*!< Port interrupt polarity bit set, bit8 */
#define GPIO_INTPOLSET_PLS9                      ((uint16_t)0x0200)             /*!< Port interrupt polarity bit set, bit9 */
#define GPIO_INTPOLSET_PLS10                     ((uint16_t)0x0400)             /*!< Port interrupt polarity bit set, bit10*/
#define GPIO_INTPOLSET_PLS11                     ((uint16_t)0x0800)             /*!< Port interrupt polarity bit set, bit11*/
#define GPIO_INTPOLSET_PLS12                     ((uint16_t)0x1000)             /*!< Port interrupt polarity bit set, bit12*/
#define GPIO_INTPOLSET_PLS13                     ((uint16_t)0x2000)             /*!< Port interrupt polarity bit set, bit13*/
#define GPIO_INTPOLSET_PLS14                     ((uint16_t)0x4000)             /*!< Port interrupt polarity bit set, bit14*/
#define GPIO_INTPOLSET_PLS15                     ((uint16_t)0x8000)             /*!< Port interrupt polarity bit set, bit15*/

/*******************  Bit definition for GPIO_INTPOLCLR register  *******************/
#define GPIO_INTPOLCLR_PLC1                      ((uint16_t)0x0001)             /*!< Port interrupt polarity bit reset,bit0*/
#define GPIO_INTPOLCLR_PLC2                      ((uint16_t)0x0002)             /*!< Port interrupt polarity bit reset,bit1*/
#define GPIO_INTPOLCLR_PLC3                      ((uint16_t)0x0004)             /*!< Port interrupt polarity bit reset,bit2*/
#define GPIO_INTPOLCLR_PLC4                      ((uint16_t)0x0008)             /*!< Port interrupt polarity bit reset,bit3*/
#define GPIO_INTPOLCLR_PLC5                      ((uint16_t)0x0010)             /*!< Port interrupt polarity bit reset,bit4*/
#define GPIO_INTPOLCLR_PLC6                      ((uint16_t)0x0020)             /*!< Port interrupt polarity bit reset,bit5*/
#define GPIO_INTPOLCLR_PLC7                      ((uint16_t)0x0040)             /*!< Port interrupt polarity bit reset,bit6*/
#define GPIO_INTPOLCLR_PLC8                      ((uint16_t)0x0080)             /*!< Port interrupt polarity bit reset,bit7*/
#define GPIO_INTPOLCLR_PLC9                      ((uint16_t)0x0100)             /*!< Port interrupt polarity bit reset,bit8*/
#define GPIO_INTPOLCLR_PLC10                     ((uint16_t)0x0200)             /*!< Port interrupt polarity bit reset,bit9*/
#define GPIO_INTPOLCLR_PLC11                     ((uint16_t)0x0400)             /*!< Port interrupt polarity bit reset,bitA*/
#define GPIO_INTPOLCLR_PLC12                     ((uint16_t)0x0800)             /*!< Port interrupt polarity bit reset,bitB*/
#define GPIO_INTPOLCLR_PLC13                     ((uint16_t)0x1000)             /*!< Port interrupt polarity bit reset,bitC*/
#define GPIO_INTPOLCLR_PLC14                     ((uint16_t)0x2000)             /*!< Port interrupt polarity bit reset,bitD*/
#define GPIO_INTPOLCLR_PLC15                     ((uint16_t)0x4000)             /*!< Port interrupt polarity bit reset,bitE*/
#define GPIO_INTPOLCLR_PLC16                     ((uint16_t)0x8000)             /*!< Port interrupt polarity bit reset,bitF*/

/*******************  Bit definition for GPIO_PR register  *******************/                                         
#define GPIO_PR_PR0                              ((uint16_t)0x0001)             /*!< Port interrupt pending bit set, bit0  */    
#define GPIO_PR_PR1                              ((uint16_t)0x0002)             /*!< Port interrupt pending bit set, bit1  */    
#define GPIO_PR_PR2                              ((uint16_t)0x0004)             /*!< Port interrupt pending bit set, bit2  */    
#define GPIO_PR_PR3                              ((uint16_t)0x0008)             /*!< Port interrupt pending bit set, bit3  */    
#define GPIO_PR_PR4                              ((uint16_t)0x0010)             /*!< Port interrupt pending bit set, bit4  */    
#define GPIO_PR_PR5                              ((uint16_t)0x0020)             /*!< Port interrupt pending bit set, bit5  */    
#define GPIO_PR_PR6                              ((uint16_t)0x0040)             /*!< Port interrupt pending bit set, bit6  */    
#define GPIO_PR_PR7                              ((uint16_t)0x0080)             /*!< Port interrupt pending bit set, bit7  */    
#define GPIO_PR_PR8                              ((uint16_t)0x0100)             /*!< Port interrupt pending bit set, bit8  */    
#define GPIO_PR_PR9                              ((uint16_t)0x0200)             /*!< Port interrupt pending bit set, bit9  */    
#define GPIO_PR_PR10                             ((uint16_t)0x0400)             /*!< Port interrupt pending bit set, bit10 */   
#define GPIO_PR_PR11                             ((uint16_t)0x0800)             /*!< Port interrupt pending bit set, bit11 */   
#define GPIO_PR_PR12                             ((uint16_t)0x1000)             /*!< Port interrupt pending bit set, bit12 */   
#define GPIO_PR_PR13                             ((uint16_t)0x2000)             /*!< Port interrupt pending bit set, bit13 */   
#define GPIO_PR_PR14                             ((uint16_t)0x4000)             /*!< Port interrupt pending bit set, bit14 */   
#define GPIO_PR_PR15                             ((uint16_t)0x8000)             /*!< Port interrupt pending bit set, bit15 */

/*******************  Bit definition for GPIO_PULLUPSET register  *******************/
#define GPIO_PULLUPSET_PUS0                      ((uint16_t)0x0001)             /*!< Port internal pull-up bit set, bit0   */
#define GPIO_PULLUPSET_PUS1                      ((uint16_t)0x0002)             /*!< Port internal pull-up bit set, bit1   */
#define GPIO_PULLUPSET_PUS2                      ((uint16_t)0x0004)             /*!< Port internal pull-up bit set, bit2   */
#define GPIO_PULLUPSET_PUS3                      ((uint16_t)0x0008)             /*!< Port internal pull-up bit set, bit3   */
#define GPIO_PULLUPSET_PUS4                      ((uint16_t)0x0010)             /*!< Port internal pull-up bit set, bit4   */
#define GPIO_PULLUPSET_PUS5                      ((uint16_t)0x0020)             /*!< Port internal pull-up bit set, bit5   */
#define GPIO_PULLUPSET_PUS6                      ((uint16_t)0x0040)             /*!< Port internal pull-up bit set, bit6   */
#define GPIO_PULLUPSET_PUS7                      ((uint16_t)0x0080)             /*!< Port internal pull-up bit set, bit7   */
#define GPIO_PULLUPSET_PUS8                      ((uint16_t)0x0100)             /*!< Port internal pull-up bit set, bit8   */
#define GPIO_PULLUPSET_PUS9                      ((uint16_t)0x0200)             /*!< Port internal pull-up bit set, bit9   */
#define GPIO_PULLUPSET_PUS10                     ((uint16_t)0x0400)             /*!< Port internal pull-up bit set, bit10  */
#define GPIO_PULLUPSET_PUS11                     ((uint16_t)0x0800)             /*!< Port internal pull-up bit set, bit11  */
#define GPIO_PULLUPSET_PUS12                     ((uint16_t)0x1000)             /*!< Port internal pull-up bit set, bit12  */
#define GPIO_PULLUPSET_PUS13                     ((uint16_t)0x2000)             /*!< Port internal pull-up bit set, bit13  */
#define GPIO_PULLUPSET_PUS14                     ((uint16_t)0x4000)             /*!< Port internal pull-up bit set, bit14  */
#define GPIO_PULLUPSET_PUS15                     ((uint16_t)0x8000)             /*!< Port internal pull-up bit set, bit15  */

/*******************  Bit definition for GPIO_PULLUPCLR register  *******************/
#define GPIO_PULLUPCLR_PUC0                      ((uint16_t)0x0001)             /*!< Port internal pull-up bit reset,bit0  */
#define GPIO_PULLUPCLR_PUC1                      ((uint16_t)0x0002)             /*!< Port internal pull-up bit reset,bit1  */
#define GPIO_PULLUPCLR_PUC2                      ((uint16_t)0x0004)             /*!< Port internal pull-up bit reset,bit2  */
#define GPIO_PULLUPCLR_PUC3                      ((uint16_t)0x0008)             /*!< Port internal pull-up bit reset,bit3  */
#define GPIO_PULLUPCLR_PUC4                      ((uint16_t)0x0010)             /*!< Port internal pull-up bit reset,bit4  */
#define GPIO_PULLUPCLR_PUC5                      ((uint16_t)0x0020)             /*!< Port internal pull-up bit reset,bit5  */
#define GPIO_PULLUPCLR_PUC6                      ((uint16_t)0x0040)             /*!< Port internal pull-up bit reset,bit6  */
#define GPIO_PULLUPCLR_PUC7                      ((uint16_t)0x0080)             /*!< Port internal pull-up bit reset,bit7  */
#define GPIO_PULLUPCLR_PUC8                      ((uint16_t)0x0100)             /*!< Port internal pull-up bit reset,bit8  */
#define GPIO_PULLUPCLR_PUC9                      ((uint16_t)0x0200)             /*!< Port internal pull-up bit reset,bit9  */
#define GPIO_PULLUPCLR_PUC10                     ((uint16_t)0x0400)             /*!< Port internal pull-up bit reset,bit10 */
#define GPIO_PULLUPCLR_PUC11                     ((uint16_t)0x0800)             /*!< Port internal pull-up bit reset,bit11 */
#define GPIO_PULLUPCLR_PUC12                     ((uint16_t)0x1000)             /*!< Port internal pull-up bit reset,bit12 */
#define GPIO_PULLUPCLR_PUC13                     ((uint16_t)0x2000)             /*!< Port internal pull-up bit reset,bit13 */
#define GPIO_PULLUPCLR_PUC14                     ((uint16_t)0x4000)             /*!< Port internal pull-up bit reset,bit14 */
#define GPIO_PULLUPCLR_PUC15                     ((uint16_t)0x8000)             /*!< Port internal pull-up bit reset,bit15 */

/*******************  Bit definition for GPIO_PULLDOWNSET register  *******************/
#define GPIO_PULLDOWNSET_PDS0                    ((uint16_t)0x0001)             /*!< Port internal pull-down bit set, bit0 */
#define GPIO_PULLDOWNSET_PDS1                    ((uint16_t)0x0002)             /*!< Port internal pull-down bit set, bit1 */
#define GPIO_PULLDOWNSET_PDS2                    ((uint16_t)0x0004)             /*!< Port internal pull-down bit set, bit2 */
#define GPIO_PULLDOWNSET_PDS3                    ((uint16_t)0x0008)             /*!< Port internal pull-down bit set, bit3 */
#define GPIO_PULLDOWNSET_PDS4                    ((uint16_t)0x0010)             /*!< Port internal pull-down bit set, bit4 */
#define GPIO_PULLDOWNSET_PDS5                    ((uint16_t)0x0020)             /*!< Port internal pull-down bit set, bit5 */
#define GPIO_PULLDOWNSET_PDS6                    ((uint16_t)0x0040)             /*!< Port internal pull-down bit set, bit6 */
#define GPIO_PULLDOWNSET_PDS7                    ((uint16_t)0x0080)             /*!< Port internal pull-down bit set, bit7 */
#define GPIO_PULLDOWNSET_PDS8                    ((uint16_t)0x0100)             /*!< Port internal pull-down bit set, bit8 */
#define GPIO_PULLDOWNSET_PDS9                    ((uint16_t)0x0200)             /*!< Port internal pull-down bit set, bit9 */
#define GPIO_PULLDOWNSET_PDS10                   ((uint16_t)0x0400)             /*!< Port internal pull-down bit set, bit10*/
#define GPIO_PULLDOWNSET_PDS11                   ((uint16_t)0x0800)             /*!< Port internal pull-down bit set, bit11*/
#define GPIO_PULLDOWNSET_PDS12                   ((uint16_t)0x1000)             /*!< Port internal pull-down bit set, bit12*/
#define GPIO_PULLDOWNSET_PDS13                   ((uint16_t)0x2000)             /*!< Port internal pull-down bit set, bit13*/
#define GPIO_PULLDOWNSET_PDS14                   ((uint16_t)0x4000)             /*!< Port internal pull-down bit set, bit14*/
#define GPIO_PULLDOWNSET_PDS15                   ((uint16_t)0x8000)             /*!< Port internal pull-down bit set, bit15*/

/*******************  Bit definition for GPIO_PULLDOWNCLR register  *******************/
#define GPIO_PULLDOWNCLR_PDC0                    ((uint16_t)0x0001)             /*!< Port internal pull-down bit reset,bit0*/
#define GPIO_PULLDOWNCLR_PDC1                    ((uint16_t)0x0002)             /*!< Port internal pull-down bit reset,bit1*/
#define GPIO_PULLDOWNCLR_PDC2                    ((uint16_t)0x0004)             /*!< Port internal pull-down bit reset,bit2*/
#define GPIO_PULLDOWNCLR_PDC3                    ((uint16_t)0x0008)             /*!< Port internal pull-down bit reset,bit3*/
#define GPIO_PULLDOWNCLR_PDC4                    ((uint16_t)0x0010)             /*!< Port internal pull-down bit reset,bit4*/
#define GPIO_PULLDOWNCLR_PDC5                    ((uint16_t)0x0020)             /*!< Port internal pull-down bit reset,bit5*/
#define GPIO_PULLDOWNCLR_PDC6                    ((uint16_t)0x0040)             /*!< Port internal pull-down bit reset,bit6*/
#define GPIO_PULLDOWNCLR_PDC7                    ((uint16_t)0x0080)             /*!< Port internal pull-down bit reset,bit7*/
#define GPIO_PULLDOWNCLR_PDC8                    ((uint16_t)0x0100)             /*!< Port internal pull-down bit reset,bit8*/
#define GPIO_PULLDOWNCLR_PDC9                    ((uint16_t)0x0200)             /*!< Port internal pull-down bit reset,bit9*/
#define GPIO_PULLDOWNCLR_PDC10                   ((uint16_t)0x0400)             /*!< Port internal pull-down bit reset,bitA*/
#define GPIO_PULLDOWNCLR_PDC11                   ((uint16_t)0x0800)             /*!< Port internal pull-down bit reset,bitB*/
#define GPIO_PULLDOWNCLR_PDC12                   ((uint16_t)0x1000)             /*!< Port internal pull-down bit reset,bitC*/
#define GPIO_PULLDOWNCLR_PDC13                   ((uint16_t)0x2000)             /*!< Port internal pull-down bit reset,bitD*/
#define GPIO_PULLDOWNCLR_PDC14                   ((uint16_t)0x4000)             /*!< Port internal pull-down bit reset,bitE*/
#define GPIO_PULLDOWNCLR_PDC15                   ((uint16_t)0x8000)             /*!< Port internal pull-down bit reset,bitF*/

/*******************  Bit definition for GPIO_ODRSET register  *******************/
#define GPIO_ODRSET_ODS0                         ((uint16_t)0x0001)             /*!< Port open-drain bit set, bit0         */
#define GPIO_ODRSET_ODS1                         ((uint16_t)0x0002)             /*!< Port open-drain bit set, bit1         */
#define GPIO_ODRSET_ODS2                         ((uint16_t)0x0004)             /*!< Port open-drain bit set, bit2         */
#define GPIO_ODRSET_ODS3                         ((uint16_t)0x0008)             /*!< Port open-drain bit set, bit3         */
#define GPIO_ODRSET_ODS4                         ((uint16_t)0x0010)             /*!< Port open-drain bit set, bit4         */
#define GPIO_ODRSET_ODS5                         ((uint16_t)0x0020)             /*!< Port open-drain bit set, bit5         */
#define GPIO_ODRSET_ODS6                         ((uint16_t)0x0040)             /*!< Port open-drain bit set, bit6         */
#define GPIO_ODRSET_ODS7                         ((uint16_t)0x0080)             /*!< Port open-drain bit set, bit7         */
#define GPIO_ODRSET_ODS8                         ((uint16_t)0x0100)             /*!< Port open-drain bit set, bit8         */
#define GPIO_ODRSET_ODS9                         ((uint16_t)0x0200)             /*!< Port open-drain bit set, bit9         */
#define GPIO_ODRSET_ODS10                        ((uint16_t)0x0400)             /*!< Port open-drain bit set, bit10        */
#define GPIO_ODRSET_ODS11                        ((uint16_t)0x0800)             /*!< Port open-drain bit set, bit11        */
#define GPIO_ODRSET_ODS12                        ((uint16_t)0x1000)             /*!< Port open-drain bit set, bit12        */
#define GPIO_ODRSET_ODS13                        ((uint16_t)0x2000)             /*!< Port open-drain bit set, bit13        */
#define GPIO_ODRSET_ODS14                        ((uint16_t)0x4000)             /*!< Port open-drain bit set, bit14        */
#define GPIO_ODRSET_ODS15                        ((uint16_t)0x8000)             /*!< Port open-drain bit set, bit15        */

/*******************  Bit definition for GPIO_ODRCLR register  *******************/
#define GPIO_ODRCLR_ODC0                         ((uint16_t)0x0001)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»0               */
#define GPIO_ODRCLR_ODC1                         ((uint16_t)0x0002)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»1               */
#define GPIO_ODRCLR_ODC2                         ((uint16_t)0x0004)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»2               */
#define GPIO_ODRCLR_ODC3                         ((uint16_t)0x0008)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»3               */
#define GPIO_ODRCLR_ODC4                         ((uint16_t)0x0010)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»4               */
#define GPIO_ODRCLR_ODC5                         ((uint16_t)0x0020)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»5               */
#define GPIO_ODRCLR_ODC6                         ((uint16_t)0x0040)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»6               */
#define GPIO_ODRCLR_ODC7                         ((uint16_t)0x0080)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»7               */
#define GPIO_ODRCLR_ODC8                         ((uint16_t)0x0100)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»8               */
#define GPIO_ODRCLR_ODC9                         ((uint16_t)0x0200)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»9               */
#define GPIO_ODRCLR_ODC10                        ((uint16_t)0x0400)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»10              */
#define GPIO_ODRCLR_ODC11                        ((uint16_t)0x0800)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»11              */
#define GPIO_ODRCLR_ODC12                        ((uint16_t)0x1000)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»12              */
#define GPIO_ODRCLR_ODC13                        ((uint16_t)0x2000)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»13              */
#define GPIO_ODRCLR_ODC14                        ((uint16_t)0x4000)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»14              */
#define GPIO_ODRCLR_ODC15                        ((uint16_t)0x8000)             /*!< Òý½ÅÊä³ö¿ªÂ©½ûÖ¹Éè¶¨Î»15              */

/*******************  Bit definition for GPIO_ANASET register  *******************/
#define GPIO_ANASET_ANAS0                        ((uint16_t)0x0001)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»0               */
#define GPIO_ANASET_ANAS1                        ((uint16_t)0x0002)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»1               */
#define GPIO_ANASET_ANAS2                        ((uint16_t)0x0004)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»2               */
#define GPIO_ANASET_ANAS3                        ((uint16_t)0x0008)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»3               */
#define GPIO_ANASET_ANAS4                        ((uint16_t)0x0010)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»4               */
#define GPIO_ANASET_ANAS5                        ((uint16_t)0x0020)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»5               */
#define GPIO_ANASET_ANAS6                        ((uint16_t)0x0040)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»6               */
#define GPIO_ANASET_ANAS7                        ((uint16_t)0x0080)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»7               */
#define GPIO_ANASET_ANAS8                        ((uint16_t)0x0100)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»8               */
#define GPIO_ANASET_ANAS9                        ((uint16_t)0x0200)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»9               */
#define GPIO_ANASET_ANAS10                       ((uint16_t)0x0400)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»10              */
#define GPIO_ANASET_ANAS11                       ((uint16_t)0x0800)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»11              */
#define GPIO_ANASET_ANAS12                       ((uint16_t)0x1000)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»12              */
#define GPIO_ANASET_ANAS13                       ((uint16_t)0x2000)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»13              */
#define GPIO_ANASET_ANAS14                       ((uint16_t)0x4000)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»14              */
#define GPIO_ANASET_ANAS15                       ((uint16_t)0x8000)             /*!< ¶Ë¿ÚÄ£Äâ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»15              */

/*******************  Bit definition for GPIO_ANACLR register  *******************/
#define GPIO_ANACLR_ANAC0                        ((uint16_t)0x0001)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»0               */
#define GPIO_ANACLR_ANAC1                        ((uint16_t)0x0002)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»1               */
#define GPIO_ANACLR_ANAC2                        ((uint16_t)0x0004)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»2               */
#define GPIO_ANACLR_ANAC3                        ((uint16_t)0x0008)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»3               */
#define GPIO_ANACLR_ANAC4                        ((uint16_t)0x0010)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»4   ,           */
#define GPIO_ANACLR_ANAC5                        ((uint16_t)0x0020)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»5               */
#define GPIO_ANACLR_ANAC6                        ((uint16_t)0x0040)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»6               */
#define GPIO_ANACLR_ANAC7                        ((uint16_t)0x0080)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»7               */
#define GPIO_ANACLR_ANAC8                        ((uint16_t)0x0100)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»8               */
#define GPIO_ANACLR_ANAC9                        ((uint16_t)0x0200)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»9               */
#define GPIO_ANACLR_ANAC10                       ((uint16_t)0x0400)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»10              */
#define GPIO_ANACLR_ANAC11                       ((uint16_t)0x0800)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»11              */
#define GPIO_ANACLR_ANAC12                       ((uint16_t)0x1000)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»12              */
#define GPIO_ANACLR_ANAC13                       ((uint16_t)0x2000)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»13              */
#define GPIO_ANACLR_ANAC14                       ((uint16_t)0x4000)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»14              */
#define GPIO_ANACLR_ANAC15                       ((uint16_t)0x8000)             /*!< Òý½ÅÄ£Äâ¹¦ÄÜ½ûÖ¹Éè¶¨Î»15              */

/*******************  Bit definition for GPIO_DRSET register  *******************/
#define GPIO_DRSET_DRS0                          ((uint16_t)0x0001)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»0           */
#define GPIO_DRSET_DRS1                          ((uint16_t)0x0002)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»1           */
#define GPIO_DRSET_DRS2                          ((uint16_t)0x0004)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»2           */
#define GPIO_DRSET_DRS3                          ((uint16_t)0x0008)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»3           */
#define GPIO_DRSET_DRS4                          ((uint16_t)0x0010)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»4           */
#define GPIO_DRSET_DRS5                          ((uint16_t)0x0020)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»5           */
#define GPIO_DRSET_DRS6                          ((uint16_t)0x0040)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»6           */
#define GPIO_DRSET_DRS7                          ((uint16_t)0x0080)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»7           */
#define GPIO_DRSET_DRS8                          ((uint16_t)0x0100)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»8           */
#define GPIO_DRSET_DRS9                          ((uint16_t)0x0200)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»9           */
#define GPIO_DRSET_DRS10                         ((uint16_t)0x0400)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»10          */
#define GPIO_DRSET_DRS11                         ((uint16_t)0x0800)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»11          */
#define GPIO_DRSET_DRS12                         ((uint16_t)0x1000)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»12          */
#define GPIO_DRSET_DRS13                         ((uint16_t)0x2000)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»13          */
#define GPIO_DRSET_DRS14                         ((uint16_t)0x4000)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»14          */
#define GPIO_DRSET_DRS15                         ((uint16_t)0x8000)             /*!< ¶Ë¿ÚÇý¶¯µçÁ÷ÉèÖÃÊ¹ÄÜÉè¶¨Î»15          */

/*******************  Bit definition for GPIO_DRCLR register  *******************/
#define GPIO_DRCLR_DRC0                          ((uint16_t)0x0001)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»0                       */
#define GPIO_DRCLR_DRC1                          ((uint16_t)0x0002)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»1                       */
#define GPIO_DRCLR_DRC2                          ((uint16_t)0x0004)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»2                       */
#define GPIO_DRCLR_DRC3                          ((uint16_t)0x0008)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»3                       */
#define GPIO_DRCLR_DRC4                          ((uint16_t)0x0010)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»4                       */
#define GPIO_DRCLR_DRC5                          ((uint16_t)0x0020)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»5                       */
#define GPIO_DRCLR_DRC6                          ((uint16_t)0x0040)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»6                       */
#define GPIO_DRCLR_DRC7                          ((uint16_t)0x0080)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»7                       */
#define GPIO_DRCLR_DRC8                          ((uint16_t)0x0100)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»8                       */
#define GPIO_DRCLR_DRC9                          ((uint16_t)0x0200)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»9                       */
#define GPIO_DRCLR_DRC10                         ((uint16_t)0x0400)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»10                      */
#define GPIO_DRCLR_DRC11                         ((uint16_t)0x0800)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»11                     */
#define GPIO_DRCLR_DRC12                         ((uint16_t)0x1000)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»12                      */
#define GPIO_DRCLR_DRC13                         ((uint16_t)0x2000)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»13                      */
#define GPIO_DRCLR_DRC14                         ((uint16_t)0x4000)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»14                      */
#define GPIO_DRCLR_DRC15                         ((uint16_t)0x8000)             /*!< Çý¶¯µçÁ÷Çå³ýÎ»15                      */

/*******************  Bit definition for GPIO_SRSET register  *******************/
#define GPIO_SRSET_SRS0                          ((uint16_t)0x0001)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»0                 */
#define GPIO_SRSET_SRS1                          ((uint16_t)0x0002)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»1                 */
#define GPIO_SRSET_SRS2                          ((uint16_t)0x0004)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»2                 */
#define GPIO_SRSET_SRS3                          ((uint16_t)0x0008)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»3                 */
#define GPIO_SRSET_SRS4                          ((uint16_t)0x0010)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»4                 */
#define GPIO_SRSET_SRS5                          ((uint16_t)0x0020)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»5                 */
#define GPIO_SRSET_SRS6                          ((uint16_t)0x0040)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»6                 */
#define GPIO_SRSET_SRS7                          ((uint16_t)0x0080)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»7                 */
#define GPIO_SRSET_SRS8                          ((uint16_t)0x0100)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»8                 */
#define GPIO_SRSET_SRS9                          ((uint16_t)0x0200)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»9                 */
#define GPIO_SRSET_SRS10                         ((uint16_t)0x0400)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»10                */
#define GPIO_SRSET_SRS11                         ((uint16_t)0x0800)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»11                */
#define GPIO_SRSET_SRS12                         ((uint16_t)0x1000)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»12                */
#define GPIO_SRSET_SRS13                         ((uint16_t)0x2000)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»13                */
#define GPIO_SRSET_SRS14                         ((uint16_t)0x4000)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»14                */
#define GPIO_SRSET_SRS15                         ((uint16_t)0x8000)             /*!< ¶Ë¿ÚÂýËÙÑ¹°ÚÂÊÉè¶¨Î»15                */

/*******************  Bit definition for GPIO_SRCLR register  *******************/
#define GPIO_SRCLR_SRC0                          ((uint16_t)0x0001)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»0                 */
#define GPIO_SRCLR_SRC1                          ((uint16_t)0x0002)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»1                 */
#define GPIO_SRCLR_SRC2                          ((uint16_t)0x0004)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»2                 */
#define GPIO_SRCLR_SRC3                          ((uint16_t)0x0008)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»3                 */
#define GPIO_SRCLR_SRC4                          ((uint16_t)0x0010)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»4                 */
#define GPIO_SRCLR_SRC5                          ((uint16_t)0x0020)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»5                 */
#define GPIO_SRCLR_SRC6                          ((uint16_t)0x0040)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»6                 */
#define GPIO_SRCLR_SRC7                          ((uint16_t)0x0080)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»7                 */
#define GPIO_SRCLR_SRC8                          ((uint16_t)0x0100)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»8                 */
#define GPIO_SRCLR_SRC9                          ((uint16_t)0x0200)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»9                 */
#define GPIO_SRCLR_SRC10                         ((uint16_t)0x0400)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»10                */
#define GPIO_SRCLR_SRC11                         ((uint16_t)0x0800)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»11                */
#define GPIO_SRCLR_SRC12                         ((uint16_t)0x1000)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»12                */
#define GPIO_SRCLR_SRC13                         ((uint16_t)0x2000)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»13                */
#define GPIO_SRCLR_SRC14                         ((uint16_t)0x4000)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»14                */
#define GPIO_SRCLR_SRC15                         ((uint16_t)0x8000)             /*!< Òý½Å¿ìËÙÑ¹°ÚÂÊÉè¶¨Î»15                */

/*******************  Bit definition for GPIO_CSSET register  *******************/
#define GPIO_CSSET_CSS0                          ((uint16_t)0x0001)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»0             */
#define GPIO_CSSET_CSS1                          ((uint16_t)0x0002)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»1             */
#define GPIO_CSSET_CSS2                          ((uint16_t)0x0004)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»2             */
#define GPIO_CSSET_CSS3                          ((uint16_t)0x0008)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»3             */
#define GPIO_CSSET_CSS4                          ((uint16_t)0x0010)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»4             */
#define GPIO_CSSET_CSS5                          ((uint16_t)0x0020)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»5             */
#define GPIO_CSSET_CSS6                          ((uint16_t)0x0040)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»6             */
#define GPIO_CSSET_CSS7                          ((uint16_t)0x0080)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»7             */
#define GPIO_CSSET_CSS8                          ((uint16_t)0x0100)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»8             */
#define GPIO_CSSET_CSS9                          ((uint16_t)0x0200)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»9             */
#define GPIO_CSSET_CSS10                         ((uint16_t)0x0400)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»10            */
#define GPIO_CSSET_CSS11                         ((uint16_t)0x0800)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»11            */
#define GPIO_CSSET_CSS12                         ((uint16_t)0x1000)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»12            */
#define GPIO_CSSET_CSS13                         ((uint16_t)0x2000)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»13            */
#define GPIO_CSSET_CSS14                         ((uint16_t)0x4000)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»14            */
#define GPIO_CSSET_CSS15                         ((uint16_t)0x8000)             /*!< ¶Ë¿ÚÊ©ÃÜÌØ¹¦ÄÜÊ¹ÄÜÉè¶¨Î»15            */

/*******************  Bit definition for GPIO_CSCLR register  *******************/
#define GPIO_CSCLR_CSC0                          ((uint16_t)0x0001)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»0             */
#define GPIO_CSCLR_CSC1                          ((uint16_t)0x0002)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»1             */
#define GPIO_CSCLR_CSC2                          ((uint16_t)0x0004)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»2             */
#define GPIO_CSCLR_CSC3                          ((uint16_t)0x0008)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»3             */
#define GPIO_CSCLR_CSC4                          ((uint16_t)0x0010)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»4             */
#define GPIO_CSCLR_CSC5                          ((uint16_t)0x0020)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»5             */
#define GPIO_CSCLR_CSC6                          ((uint16_t)0x0040)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»6             */
#define GPIO_CSCLR_CSC7                          ((uint16_t)0x0080)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»7             */
#define GPIO_CSCLR_CSC8                          ((uint16_t)0x0100)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»8             */
#define GPIO_CSCLR_CSC9                          ((uint16_t)0x0200)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»9             */
#define GPIO_CSCLR_CSC10                         ((uint16_t)0x0400)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»10            */
#define GPIO_CSCLR_CSC11                         ((uint16_t)0x0800)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»11            */
#define GPIO_CSCLR_CSC12                         ((uint16_t)0x1000)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»12            */
#define GPIO_CSCLR_CSC13                         ((uint16_t)0x2000)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»13            */
#define GPIO_CSCLR_CSC14                         ((uint16_t)0x4000)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»14            */
#define GPIO_CSCLR_CSC15                         ((uint16_t)0x8000)             /*!< Òý½ÅÊ©ÃÜÌØ¹¦ÄÜ½ûÖ¹Éè¶¨Î»15            */

/*******************  Bit definition for GPIO_DOUTSET register  *******************/
#define GPIO_DOUTSET_DOUT0                       ((uint16_t)0x0001)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»0                   */
#define GPIO_DOUTSET_DOUT1                       ((uint16_t)0x0002)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»1                   */ 
#define GPIO_DOUTSET_DOUT2                       ((uint16_t)0x0004)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»2                   */ 
#define GPIO_DOUTSET_DOUT3                       ((uint16_t)0x0008)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»3                   */ 
#define GPIO_DOUTSET_DOUT4                       ((uint16_t)0x0010)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»4                   */ 
#define GPIO_DOUTSET_DOUT5                       ((uint16_t)0x0020)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»5                   */ 
#define GPIO_DOUTSET_DOUT6                       ((uint16_t)0x0040)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»6                   */ 
#define GPIO_DOUTSET_DOUT7                       ((uint16_t)0x0080)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»7                   */ 
#define GPIO_DOUTSET_DOUT8                       ((uint16_t)0x0100)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»8                   */ 
#define GPIO_DOUTSET_DOUT9                       ((uint16_t)0x0200)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»9                   */ 
#define GPIO_DOUTSET_DOUT10                      ((uint16_t)0x0400)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»10                  */ 
#define GPIO_DOUTSET_DOUT11                      ((uint16_t)0x0800)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»11                  */ 
#define GPIO_DOUTSET_DOUT12                      ((uint16_t)0x1000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»12                  */ 
#define GPIO_DOUTSET_DOUT13                      ((uint16_t)0x2000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»13                  */ 
#define GPIO_DOUTSET_DOUT14                      ((uint16_t)0x4000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»14                  */ 
#define GPIO_DOUTSET_DOUT15                      ((uint16_t)0x8000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Éè¶¨Î»15                  */

/*******************  Bit definition for GPIO_DOUTCLR register  *******************/
#define GPIO_DOUTCLR_DOUT0                       ((uint16_t)0x0001)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»0                   */
#define GPIO_DOUTCLR_DOUT1                       ((uint16_t)0x0002)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»1                   */
#define GPIO_DOUTCLR_DOUT2                       ((uint16_t)0x0004)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»2                   */
#define GPIO_DOUTCLR_DOUT3                       ((uint16_t)0x0008)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»3                   */
#define GPIO_DOUTCLR_DOUT4                       ((uint16_t)0x0010)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»4                   */
#define GPIO_DOUTCLR_DOUT5                       ((uint16_t)0x0020)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»5                   */ 
#define GPIO_DOUTCLR_DOUT6                       ((uint16_t)0x0040)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»6                   */ 
#define GPIO_DOUTCLR_DOUT7                       ((uint16_t)0x0080)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»7                   */
#define GPIO_DOUTCLR_DOUT8                       ((uint16_t)0x0100)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»8                   */
#define GPIO_DOUTCLR_DOUT9                       ((uint16_t)0x0200)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»9                   */
#define GPIO_DOUTCLR_DOUT10                      ((uint16_t)0x0400)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»10                  */
#define GPIO_DOUTCLR_DOUT11                      ((uint16_t)0x0800)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»11                  */
#define GPIO_DOUTCLR_DOUT12                      ((uint16_t)0x1000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»12                  */
#define GPIO_DOUTCLR_DOUT13                      ((uint16_t)0x2000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»13                  */
#define GPIO_DOUTCLR_DOUT14                      ((uint16_t)0x4000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»14                  */
#define GPIO_DOUTCLR_DOUT15                      ((uint16_t)0x8000)             /*!< ¶Ë¿ÚÊä³öÖÃÎ»Çå³ýÎ»15                  */


/******************************************************************************/
/*                                                                            */
/*                       SYSTEM TIMER (SYSTICK)                               */
/*                                                                            */
/******************************************************************************/
/******************************************************************************/


/*******************  Bit definition for SYSTICK_CSR register  *******************/
#define SYSTICK_CSR_EN                           ((uint16_t)0x00000001)         /*!< ÏµÍ³¶¨Ê±Æ÷Ê¹ÄÜ¿ØÖÆ                    */  
#define SYSTICK_CSR_IE                           ((uint16_t)0x00000002)         /*!< ÏµÍ³¶¨Ê±Æ÷ÖÐ¶Ï¿ØÖÆ                    */
#define SYSTICK_CSR_ZF                           ((uint16_t)0x00010000)         /*!< ÏµÍ³¶¨Ê±Æ÷¼ÆÊý¹éÁã±êÖ¾                */

/*******************  Bit definition for SYSTICK_RVR register  *******************/
#define SYSTICK_RVR_RELOAD                       ((uint16_t)0x00FFFFFF)         /*!< ÏµÍ³¶¨Ê±Æ÷¼ÆÊýÖØÔØÖµÉè¶¨              */

/*******************  Bit definition for SYSTICK_CVR register  *******************/
#define SYSTICK_CVR_CURRENT                      ((uint16_t)0x00FFFFFF)         /*!< ÏµÍ³¶¨Ê±Æ÷µ±Ç°¼ÆÊýÖµ                  */


/******************************************************************************/
/*                                                                            */
/*                      PWM Registers                                     */
/*                                                                            */
/******************************************************************************/


/*******************  Bit definition for PWM_ISR register  *******************/ 
#define PWM_ISR_MR0                              ((uint32_t)0x00000001)         /*!<¶¨Ê±Æ÷Æ¥Åä0±êÖ¾Î»                      */
#define PWM_ISR_MR1                              ((uint32_t)0x00000002)         /*!<¶¨Ê±Æ÷Æ¥Åä1±êÖ¾Î»                      */
#define PWM_ISR_MR2                              ((uint32_t)0x00000004)         /*!<¶¨Ê±Æ÷Æ¥Åä2±êÖ¾Î»                      */
#define PWM_ISR_MR3                              ((uint32_t)0x00000008)         /*!<¶¨Ê±Æ÷Æ¥Åä3±êÖ¾Î»                      */
#define PWM_ISR_MR4                              ((uint32_t)0x00000010)         /*!<¶¨Ê±Æ÷Æ¥Åä4±êÖ¾Î»                      */
#define PWM_ISR_CR1_R                            ((uint32_t)0x00000020)         /*!<¶¨Ê±Æ÷²¶»ñ1ÉÏÉýÑØ±êÖ¾Î»                */
#define PWM_ISR_CR1_F                            ((uint32_t)0x00000040)         /*!<¶¨Ê±Æ÷Æ¥Åä1ÏÂ½µÑØ±êÖ¾Î»                */
#define PWM_ISR_CR2_R                            ((uint32_t)0x00000080)         /*!<¶¨Ê±Æ÷Æ¥Åä2ÉÏÉýÑØ±êÖ¾Î»                */
#define PWM_ISR_CR2_F                            ((uint32_t)0x00000100)         /*!<¶¨Ê±Æ÷Æ¥Åä2ÏÂ½µÑØ±êÖ¾Î»                */
#define PWM_ISR_CR3_R                            ((uint32_t)0x00000200)         /*!<¶¨Ê±Æ÷Æ¥Åä3ÉÏÉýÑØ±êÖ¾Î»                */
#define PWM_ISR_CR3_F                            ((uint32_t)0x00000400)         /*!<¶¨Ê±Æ÷Æ¥Åä3ÏÂ½µÑØ±êÖ¾Î»                */
#define PWM_ISR_CR4_R                            ((uint32_t)0x00000800)         /*!<¶¨Ê±Æ÷Æ¥Åä4ÉÏÉýÑØ±êÖ¾Î»                */
#define PWM_ISR_CR4_F                            ((uint32_t)0x00001000)         /*!<¶¨Ê±Æ÷Æ¥Åä4ÏÂ½µÑØ±êÖ¾Î»                */
#define PWM_ISR_BKI                              ((uint32_t)0x00002000)         /*!<¶¨Ê±Æ÷É²³µÊäÈë±êÖ¾Î»                   */
#define PWM_ISR_TIF                              ((uint32_t)0x00004000)         /*!<¶¨Ê±Æ÷´¥·¢ÊäÈë±êÖ¾Î»                   */
#define PWM_ISR_UPDATE                           ((uint32_t)0x00008000)         /*!<¶¨Ê±Æ÷UPDATE±êÖ¾Î»                     */

/*******************  Bit definition for PWM_TCR register  *******************/
#define PWM_TCR_EN                               ((uint32_t)0x00000001)         /*!<¶¨Ê±Æ÷Ê¹ÄÜ¿ØÖÆÎ»                       */
#define PWM_TCR_UPDATE                           ((uint32_t)0x00000002)         /*!<¶¨Ê±Æ÷Æ¥ÅäÖµ¸üÐÂ                       */
#define PWM_TCR_CLKSEL                           ((uint32_t)0x00000004)         /*!<¶¨Ê±Æ÷Ê±ÖÓÑ¡Ôñ¿ØÖÆ                     */

#define PWM_TCR_SCDIV                            ((uint32_t)0x00000070)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ                     */
#define PWM_TCR_SCDIV_1DIV                       ((uint32_t)0x00000000)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--²»·ÖÆµ             */
#define PWM_TCR_SCDIV_2DIV                       ((uint32_t)0x00000010)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--2·ÖÆµ              */
#define PWM_TCR_SCDIV_4DIV                       ((uint32_t)0x00000020)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--4·ÖÆµ              */
#define PWM_TCR_SCDIV_8DIV                       ((uint32_t)0x00000030)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--8·ÖÆµ              */
#define PWM_TCR_SCDIV_16DIV                      ((uint32_t)0x00000040)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--16·ÖÆµ             */
#define PWM_TCR_SCDIV_32DIV                      ((uint32_t)0x00000050)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--32·ÖÆµ             */

#define PWM_TCR_DBGS                             ((uint32_t)0x00000100)         /*!<¶¨Ê±Æ÷µ÷ÊÔ¹ÒÆð¿ØÖÆÎ»                   */
#define PWM_TCR_DIR                              ((uint32_t)0x00000200)         /*!<TMR1_TC¼ÆÊý·½Ïò¿ØÖÆÎ»                  */
#define PWM_TCR_DIRRV                            ((uint32_t)0x00000400)         /*!<TMR1_TC¼ÆÊý·½Ïò½»Ìæ¿ØÖÆÎ»              */
#define PWM_TCR_PRELOAD                          ((uint32_t)0x00000800)         /*!<TMR1_PWMÄ£Ê½ºÍÍ¨µÀÊ¹ÄÜ¸üÐÂ¿ØÖÆÎ»       */

/*******************  Bit definition for PWM_SMCR register  *******************/
#define PWM_SMCR_TRGISEL                         ((uint32_t)0x0000000F)         /*!<¶¨Ê±Æ÷´¥·¢ÊäÈëÐÅºÅTRCÑ¡Ôñ              */
#define PWM_SMCR_TRGISEL_ITI0                    ((uint32_t)0x00000000)         /*!<ÄÚ²¿¶¨Ê±Æ÷´¥·¢Æ÷0                      */
#define PWM_SMCR_TRGISEL_ITI2                    ((uint32_t)0x00000002)         /*!<ÄÚ²¿¶¨Ê±Æ÷´¥·¢Æ÷2                      */
#define PWM_SMCR_TRGISEL_ITI3                    ((uint32_t)0x00000003)         /*!<ÄÚ²¿¶¨Ê±Æ÷´¥·¢Æ÷3                      */
#define PWM_SMCR_TRGISEL_TI1FED                  ((uint32_t)0x00000004)         /*!<Í¨µÀ1±ßÑØ¼ì²âÆ÷TI1FED                  */
#define PWM_SMCR_TRGISEL_TI2FED                  ((uint32_t)0x00000005)         /*!<Í¨µÀ2±ßÑØ¼ì²âÆ÷TI2FED                  */
#define PWM_SMCR_TRGISEL_TI3FED                  ((uint32_t)0x00000006)         /*!<Í¨µÀ3±ßÑØ¼ì²âÆ÷TI3FED                  */
#define PWM_SMCR_TRGISEL_TI4FED                  ((uint32_t)0x00000007)         /*!<Í¨µÀ4±ßÑØ¼ì²âÆ÷TI4FED                  */
#define PWM_SMCR_TRGISEL_TI1FP1                  ((uint32_t)0x00000008)         /*!<Í¨µÀ1ÂË²¨ÊäÈëTI1FP1                    */
#define PWM_SMCR_TRGISEL_TI2FP2                  ((uint32_t)0x00000009)         /*!<Í¨µÀ2ÂË²¨ÊäÈëTI2FP2                    */
#define PWM_SMCR_TRGISEL_TI3FP3                  ((uint32_t)0x0000000A)         /*!<Í¨µÀ3ÂË²¨ÊäÈëTI3FP3                    */
#define PWM_SMCR_TRGISEL_TI4FP4                  ((uint32_t)0x0000000B)         /*!<Í¨µÀ4ÂË²¨ÊäÈëTI4FP4                    */
#define PWM_SMCR_TRGISEL_ETRF                    ((uint32_t)0x0000000C)         /*!<Íâ²¿´¥·¢ÊäÈëETRF                       */

#define PWM_SMCR_SLAVEMODE                       ((uint32_t)0x00000070)         /*!<´Ó»úÄ£Ê½Ñ¡Ôñ                           */
#define PWM_SMCR_SLAVEMODE0                      ((uint32_t)0x00000000)         /*!<¹Ø±Õ´ÓÄ£Ê½                             */
#define PWM_SMCR_SLAVEMODE1                      ((uint32_t)0x00000010)         /*!<±àÂëÄ£Ê½1                              */
#define PWM_SMCR_SLAVEMODE2                      ((uint32_t)0x00000020)         /*!<±àÂëÄ£Ê½2                              */
#define PWM_SMCR_SLAVEMODE3                      ((uint32_t)0x00000030)         /*!<±àÂëÄ£Ê½3                              */
#define PWM_SMCR_SLAVEMODE4                      ((uint32_t)0x00000040)         /*!<¸´Î»Ä£Ê½                               */
#define PWM_SMCR_SLAVEMODE5                      ((uint32_t)0x00000050)         /*!<ÃÅ¿ØÄ£Ê½                               */
#define PWM_SMCR_SLAVEMODE6                      ((uint32_t)0x00000060)         /*!<´¥·¢Ä£Ê½                               */
#define PWM_SMCR_SLAVEMODE7                      ((uint32_t)0x00000070)         /*!<Íâ²¿Ê±ÖÓÄ£Ê½                           */

#define PWM_SMCR_TIE                             ((uint32_t)0x00000080)         /*!<´¥·¢ÊäÈëÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ                   */
#define PWM_SMCR_ETF                             ((uint32_t)0x00000700)         /*!<Íâ²¿´¥·¢ÂË²¨Ñ¡Ôñ                       */
#define PWM_SMCR_ETF_SAMPLE0                     ((uint32_t)0x00000000)         /*!<ÎÞÂË²¨Ö±Í¨                             */
#define PWM_SMCR_ETF_SAMPLE2                     ((uint32_t)0x00000100)         /*!<2´Î²ÉÑù                                */
#define PWM_SMCR_ETF_SAMPLE4                     ((uint32_t)0x00000200)         /*!<4´Î²ÉÑù                                */
#define PWM_SMCR_ETF_SAMPLE8                     ((uint32_t)0x00000300)         /*!<8´Î²ÉÑù                                */
#define PWM_SMCR_ETF_SAMPLE16                    ((uint32_t)0x00000400)         /*!<16´Î²ÉÑù                               */
#define PWM_SMCR_ETF_SAMPLE32                    ((uint32_t)0x00000500)         /*!<32´Î²ÉÑù                               */
#define PWM_SMCR_ETF_SAMPLE64                    ((uint32_t)0x00000600)         /*!<64´Î²ÉÑù                               */
#define PWM_SMCR_ETF_DEFAULT                     ((uint32_t)0x00000700)         /*!<Í¬Ä¬ÈÏÖµ                               */

#define PWM_SMCR_ETPSC                           ((uint32_t)0x00003000)         /*!<Íâ²¿´¥·¢Ô¤·ÖÆµ                         */
#define PWM_SMCR_ETPSC_DIV1                      ((uint32_t)0x00000000)         /*!<ÎÞ·ÖÆµ                                 */
#define PWM_SMCR_ETPSC_DIV2                      ((uint32_t)0x00001000)         /*!<2·ÖÆµ                                  */
#define PWM_SMCR_ETPSC_DIV4                      ((uint32_t)0x00002000)         /*!<4·ÖÆµ                                  */
#define PWM_SMCR_ETPSC_DIV8                      ((uint32_t)0x00003000)         /*!<8·ÖÆµ                                  */

#define PWM_SMCR_ECE                             ((uint32_t)0x00004000)         /*!<Íâ²¿Ê±ÖÓ2Ê¹ÄÜ¿ØÖÆ                      */
#define PWM_SMCR_ETP                             ((uint32_t)0x00008000)         /*!<Íâ²¿´¥·¢¼«ÐÔÑ¡Ôñ                       */

#define PWM_SMCR_TRGOSEL                         ((uint32_t)0x000F0000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ                 */
#define PWM_SMCR_TRGOSEL0                        ((uint32_t)0x00000000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ0                */
#define PWM_SMCR_TRGOSEL1                        ((uint32_t)0x00010000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ1                */
#define PWM_SMCR_TRGOSEL2                        ((uint32_t)0x00020000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ2                */
#define PWM_SMCR_TRGOSEL3                        ((uint32_t)0x00040000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ3                */
#define PWM_SMCR_TRGOSEL4                        ((uint32_t)0x00050000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ4                */
#define PWM_SMCR_TRGOSEL5                        ((uint32_t)0x00060000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ5                */
#define PWM_SMCR_TRGOSEL6                        ((uint32_t)0x00070000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ6                */
#define PWM_SMCR_TRGOSEL7                        ((uint32_t)0x00080000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ7                */
#define PWM_SMCR_TRGOSEL8                        ((uint32_t)0x00090000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ8                */
#define PWM_SMCR_TRGOSEL9                        ((uint32_t)0x000A0000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ9                */
#define PWM_SMCR_TRGOSEL10                       ((uint32_t)0x000B0000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ10               */

#define PWM_SMCR_SYNC                            ((uint32_t)0x00100000)         /*!<¶¨Ê±Æ÷Í¬²½Ê¹ÄÜ                         */
/*******************  Bit definition for PWM_INT_RPT register  *******************/
#define PWM_INT_RPT                              ((uint32_t)0x0000000F)         /*!<¶¨Ê±Æ÷ÖÐ¶ÏÀÛ¼Æ´ÎÊý¿ØÖÆÎ»               */

/*******************  Bit definition for PWM_INT_RPTC register  *******************/
#define PWM_INT_RPTC                             ((uint32_t)0x0000000F)         /*!<¶¨Ê±Æ÷ÖÐ¶ÏÀÛ¼Æ´ÎÊýµ±Ç°¼ÆÊýÖµ           */

/*******************  Bit definition for PWM_PR register  *******************/
#define PWM_PR                                   ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷Ô¤·ÖÆµÏµÊý                       */

/*******************  Bit definition for PWM_PC register  *******************/
#define PWM_PC                                   ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷Ô¤·ÖÆµ¼¼Êõµ±Ç°Öµ                 */

/*******************  Bit definition for PWM_TC register  *******************/
#define PWM_TC                                   ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷µ±Ç°¼ÆÊýÖµ                       */

/*******************  Bit definition for PWM_MCR register  *******************/  
#define PWM_MCR_MR0I                             ((uint32_t)0x00000001)         /*!<PMW_TCºÍPWM_MR0Æ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»    */
#define PWM_MCR_MR1I                             ((uint32_t)0x00000002)         /*!<PMW_TCºÍPWM_MR1Æ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»    */
#define PWM_MCR_MR2I                             ((uint32_t)0x00000004)         /*!<PMW_TCºÍPWM_MR2Æ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»    */
#define PWM_MCR_MR3I                             ((uint32_t)0x00000008)         /*!<PMW_TCºÍPWM_MR3Æ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»    */
#define PWM_MCR_MR4I                             ((uint32_t)0x00000010)         /*!<PMW_TCºÍPWM_MR4Æ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»    */
#define PWM_MCR_MR0S                             ((uint32_t)0x00000020)         /*!<PMW_TCºÍPWM_MR0Æ¥ÅäÊ±¼ÆÊ±Æ÷Í£Ö¹¿ØÖÆÎ»  */
#define PWM_MCR_UPDATE                           ((uint32_t)0x00000040)         /*!<¸üÐÂÊÂ¼þ·¢ÉúÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»           */

/*******************  Bit definition for PWM_MR0 register  *******************/
#define PWM_MR0                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR0Æ¥ÅäÖµ                        */

/*******************  Bit definition for PWM_MR1 register  *******************/
#define PWM_MR1                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR1Æ¥ÅäÖµ                        */

/*******************  Bit definition for PWM_MR2 register  *******************/
#define PWM_MR2                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR2Æ¥ÅäÖµ                        */

/*******************  Bit definition for PWM_MR3 register  *******************/
#define PWM_MR3                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR3Æ¥ÅäÖµ                        */

/*******************  Bit definition for PWM_MR4 register  *******************/
#define PWM_MR4                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR4Æ¥ÅäÖµ                        */

/*******************  Bit definition for PWM_CCR0 register  *******************/
#define PWM_CCR0_CAP1RE                          ((uint32_t)0x00000001)         /*!<Í¨µÀ1Âö³åÉÏÉýÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP1FE                          ((uint32_t)0x00000002)         /*!<Í¨µÀ1Âö³åÏÂ½µÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP1RST                         ((uint32_t)0x00000004)         /*!<Í¨µÀ1Âö³åÑØ²¶×½¼ÆÊýÆ÷¸´Î»Ê¹ÄÜ¿ØÖÆ      */
#define PWM_CCR0_CAP1IE                          ((uint32_t)0x00000008)         /*!<Í¨µÀ1Âö³åÑØ²¶×½ÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP2RE                          ((uint32_t)0x00000010)         /*!<Í¨µÀ2Âö³åÉÏÉýÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP2FE                          ((uint32_t)0x00000020)         /*!<Í¨µÀ2Âö³åÏÂ½µÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP2RST                         ((uint32_t)0x00000040)         /*!<Í¨µÀ2Âö³åÑØ²¶×½¼ÆÊýÆ÷¸´Î»Ê¹ÄÜ¿ØÖÆ      */
#define PWM_CCR0_CAP2IE                          ((uint32_t)0x00000080)         /*!<Í¨µÀ2Âö³åÑØ²¶×½ÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP3RE                          ((uint32_t)0x00000100)         /*!<Í¨µÀ3Âö³åÉÏÉýÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP3FE                          ((uint32_t)0x00000200)         /*!<Í¨µÀ3Âö³åÏÂ½µÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP3RST                         ((uint32_t)0x00000400)         /*!<Í¨µÀ3Âö³åÑØ²¶×½¼ÆÊýÆ÷¸´Î»Ê¹ÄÜ¿ØÖÆ      */
#define PWM_CCR0_CAP3IE                          ((uint32_t)0x00000800)         /*!<Í¨µÀ3Âö³åÑØ²¶×½ÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP4RE                          ((uint32_t)0x00001000)         /*!<Í¨µÀ4Âö³åÉÏÉýÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP4FE                          ((uint32_t)0x00002000)         /*!<Í¨µÀ4Âö³åÏÂ½µÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define PWM_CCR0_CAP4RST                         ((uint32_t)0x00004000)         /*!<Í¨µÀ4Âö³åÑØ²¶×½¼ÆÊýÆ÷¸´Î»Ê¹ÄÜ¿ØÖÆ      */
#define PWM_CCR0_CAP4IE                          ((uint32_t)0x00008000)         /*!<Í¨µÀ4Âö³åÑØ²¶×½ÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ            */

#define PWM_CCR0_CH1CS                           ((uint32_t)0x00070000)         /*!<Í¨µÀ1²¶»ñÔ´Ñ¡Ôñ                        */
#define PWM_CCR0_CH1CS_TI1                       ((uint32_t)0x00010000)         /*!<Í¨µÀ1ÅäÖÃÎªÀ´×ÔTI1ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH1CS_TI2                       ((uint32_t)0x00020000)         /*!<Í¨µÀ1ÅäÖÃÎªÀ´×ÔTI2ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH1CS_TI3                       ((uint32_t)0x00030000)         /*!<Í¨µÀ1ÅäÖÃÎªÀ´×ÔTI3ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH1CS_TI4                       ((uint32_t)0x00040000)         /*!<Í¨µÀ1ÅäÖÃÎªÀ´×ÔTI4ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH1CS_TRC                       ((uint32_t)0x00050000)         /*!<Í¨µÀ1ÅäÖÃÎªÀ´×Ô´¥·¢ÊäÈëTRC             */
#define PWM_CCR0_TI1XOR                          ((uint32_t)0x00080000)         /*!<TI1ÊäÈëÔ´Ñ¡Ôñ                          */

#define PWM_CCR0_CH2CS                           ((uint32_t)0x00700000)         /*!<Í¨µÀ2²¶»ñÔ´Ñ¡Ôñ                        */
#define PWM_CCR0_CH2CS_TI1                       ((uint32_t)0x00100000)         /*!<Í¨µÀ2ÅäÖÃÎªÀ´×ÔTI1ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH2CS_TI2                       ((uint32_t)0x00200000)         /*!<Í¨µÀ2ÅäÖÃÎªÀ´×ÔTI2ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH2CS_TI3                       ((uint32_t)0x00300000)         /*!<Í¨µÀ2ÅäÖÃÎªÀ´×ÔTI3ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH2CS_TI4                       ((uint32_t)0x00400000)         /*!<Í¨µÀ2ÅäÖÃÎªÀ´×ÔTI4ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH2CS_TRC                       ((uint32_t)0x00500000)         /*!<Í¨µÀ2ÅäÖÃÎªÀ´×Ô´¥·¢ÊäÈëTRC             */


#define PWM_CCR0_CH3CS                           ((uint32_t)0x07000000)         /*!<Í¨µÀ3²¶»ñÔ´Ñ¡Ôñ                        */
#define PWM_CCR0_CH3CS_TI1                       ((uint32_t)0x01000000)         /*!<Í¨µÀ3ÅäÖÃÎªÀ´×ÔTI1ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH3CS_TI2                       ((uint32_t)0x02000000)         /*!<Í¨µÀ3ÅäÖÃÎªÀ´×ÔTI2ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH3CS_TI3                       ((uint32_t)0x03000000)         /*!<Í¨µÀ3ÅäÖÃÎªÀ´×ÔTI3ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH3CS_TI4                       ((uint32_t)0x04000000)         /*!<Í¨µÀ3ÅäÖÃÎªÀ´×ÔTI4ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH3CS_TRC                       ((uint32_t)0x05000000)         /*!<Í¨µÀ3ÅäÖÃÎªÀ´×Ô´¥·¢ÊäÈëTRC             */

#define PWM_CCR0_CH4CS                           ((uint32_t)0x70000000)         /*!<Í¨µÀ4²¶»ñÔ´Ñ¡Ôñ                        */
#define PWM_CCR0_CH4CS_TI1                       ((uint32_t)0x10000000)         /*!<Í¨µÀ4ÅäÖÃÎªÀ´×ÔTI1ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH4CS_TI2                       ((uint32_t)0x20000000)         /*!<Í¨µÀ4ÅäÖÃÎªÀ´×ÔTI2ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH4CS_TI3                       ((uint32_t)0x30000000)         /*!<Í¨µÀ4ÅäÖÃÎªÀ´×ÔTI3ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH4CS_TI4                       ((uint32_t)0x40000000)         /*!<Í¨µÀ4ÅäÖÃÎªÀ´×ÔTI4ÐÅºÅµÄÒ»¸öÊäÈë       */
#define PWM_CCR0_CH4CS_TRC                       ((uint32_t)0x50000000)         /*!<Í¨µÀ4ÅäÖÃÎªÀ´×Ô´¥·¢ÊäÈëTRC             */

/*******************  Bit definition for PWM_CCR1 register  *******************/
#define PWM_CCR1_TI1F                            ((uint32_t)0x00000007)         /*!<TI1ÊäÈëÂË²¨Æ÷                          */
#define PWM_CCR1_TI1F_SAMPLE1                    ((uint32_t)0x00000000)         /*!<ÎÞÂË²¨Ö±Í¨                             */
#define PWM_CCR1_TI1F_SAMPLE2                    ((uint32_t)0x00000001)         /*!<2´Î²ÉÑù                                */
#define PWM_CCR1_TI1F_SAMPLE4                    ((uint32_t)0x00000002)         /*!<4´Î²ÉÑù                                */
#define PWM_CCR1_TI1F_SAMPLE8                    ((uint32_t)0x00000003)         /*!<8´Î²ÉÑù                                */
#define PWM_CCR1_TI1F_SAMPLE16                   ((uint32_t)0x00000004)         /*!<16´Î²ÉÑù                               */
#define PWM_CCR1_TI1F_SAMPLE32                   ((uint32_t)0x00000005)         /*!<32´Î²ÉÑù                               */
#define PWM_CCR1_TI1F_SAMPLE64                   ((uint32_t)0x00000006)         /*!<64´Î²ÉÑù                               */
#define PWM_CCR1_TI1F_DEFAULT                    ((uint32_t)0x00000007)         /*!<Í¬Ä¬ÈÏÖµ                               */

#define PWM_CCR1_CH1PSC                          ((uint32_t)0x00000030)         /*!<Í¨µÀ1²¶»ñÔ¤·ÖÆµ                        */
#define PWM_CCR1_CH1PSC_DIV1                     ((uint32_t)0x00000000)         /*!<ÎÞ·ÖÆµ                                 */
#define PWM_CCR1_CH1PSC_DIV2                     ((uint32_t)0x00000010)         /*!<2·ÖÆµ                                  */
#define PWM_CCR1_CH1PSC_DIV4                     ((uint32_t)0x00000020)         /*!<4·ÖÆµ                                  */
#define PWM_CCR1_CH1PSC_DIV8                     ((uint32_t)0x00000030)         /*!<8·ÖÆµ                                  */

#define PWM_CCR1_TI2F                            ((uint32_t)0x00000700)         /*!<TI2ÊäÈëÂË²¨Æ÷                          */
#define PWM_CCR1_TI2F_SAMPLE0                    ((uint32_t)0x00000000)         /*!<ÎÞÂË²¨Ö±Í¨                             */
#define PWM_CCR1_TI2F_SAMPLE2                    ((uint32_t)0x00000100)         /*!<2´Î²ÉÑù                                */
#define PWM_CCR1_TI2F_SAMPLE4                    ((uint32_t)0x00000200)         /*!<4´Î²ÉÑù                                */
#define PWM_CCR1_TI2F_SAMPLE8                    ((uint32_t)0x00000300)         /*!<8´Î²ÉÑù                                */
#define PWM_CCR1_TI2F_SAMPLE16                   ((uint32_t)0x00000400)         /*!<16´Î²ÉÑù                               */
#define PWM_CCR1_TI2F_SAMPLE32                   ((uint32_t)0x00000500)         /*!<32´Î²ÉÑù                               */
#define PWM_CCR1_TI2F_SAMPLE64                   ((uint32_t)0x00000600)         /*!<64´Î²ÉÑù                               */
#define PWM_CCR1_TI2F_DEFAULT                    ((uint32_t)0x00000700)         /*!<Í¬Ä¬ÈÏÖµ                               */

#define PWM_CCR1_CH2PSC                          ((uint32_t)0x00003000)         /*!<Í¨µÀ2²¶»ñÔ¤·ÖÆµ                        */
#define PWM_CCR1_CH2PSC_DIV1                     ((uint32_t)0x00000000)         /*!<ÎÞ·ÖÆµ                                 */
#define PWM_CCR1_CH2PSC_DIV2                     ((uint32_t)0x00001000)         /*!<2·ÖÆµ                                  */
#define PWM_CCR1_CH2PSC_DIV4                     ((uint32_t)0x00002000)         /*!<4·ÖÆµ                                  */
#define PWM_CCR1_CH2PSC_DIV8                     ((uint32_t)0x00003000)         /*!<8·ÖÆµ                                  */

#define PWM_CCR1_TI3F                            ((uint32_t)0x00070000)         /*!<TI3ÊäÈëÂË²¨Æ÷                          */
#define PWM_CCR1_TI3F_SAMPLE0                    ((uint32_t)0x00000000)         /*!<ÎÞÂË²¨Ö±Í¨                             */
#define PWM_CCR1_TI3F_SAMPLE2                    ((uint32_t)0x00010000)         /*!<2´Î²ÉÑù                                */
#define PWM_CCR1_TI3F_SAMPLE4                    ((uint32_t)0x00020000)         /*!<4´Î²ÉÑù                                */
#define PWM_CCR1_TI3F_SAMPLE8                    ((uint32_t)0x00030000)         /*!<8´Î²ÉÑù                                */
#define PWM_CCR1_TI3F_SAMPLE16                   ((uint32_t)0x00040000)         /*!<16´Î²ÉÑù                               */
#define PWM_CCR1_TI3F_SAMPLE32                   ((uint32_t)0x00050000)         /*!<32´Î²ÉÑù                               */
#define PWM_CCR1_TI3F_SAMPLE64                   ((uint32_t)0x00060000)         /*!<64´Î²ÉÑù                               */
#define PWM_CCR1_TI3F_DEFAULT                    ((uint32_t)0x00070000)         /*!<Í¬Ä¬ÈÏÖµ                               */

#define PWM_CCR1_CH3PSC                          ((uint32_t)0x00300000)         /*!<Í¨µÀ3²¶»ñÔ¤·ÖÆµ                        */
#define PWM_CCR1_CH3PSC_DIV1                     ((uint32_t)0x00000000)         /*!<ÎÞ·ÖÆµ                                 */
#define PWM_CCR1_CH3PSC_DIV2                     ((uint32_t)0x00100000)         /*!<2·ÖÆµ                                  */
#define PWM_CCR1_CH3PSC_DIV4                     ((uint32_t)0x00200000)         /*!<4·ÖÆµ                                  */
#define PWM_CCR1_CH3PSC_DIV8                     ((uint32_t)0x00300000)         /*!<8·ÖÆµ                                  */

#define PWM_CCR1_TI4F                            ((uint32_t)0x07000000)         /*!<TI4ÊäÈëÂË²¨Æ÷                          */
#define PWM_CCR1_TI4F_SAMPLE0                    ((uint32_t)0x00000000)         /*!<ÎÞÂË²¨Ö±Í¨                             */
#define PWM_CCR1_TI4F_SAMPLE2                    ((uint32_t)0x01000000)         /*!<2´Î²ÉÑù                                */
#define PWM_CCR1_TI4F_SAMPLE4                    ((uint32_t)0x02000000)         /*!<4´Î²ÉÑù                                */
#define PWM_CCR1_TI4F_SAMPLE8                    ((uint32_t)0x03000000)         /*!<8´Î²ÉÑù                                */
#define PWM_CCR1_TI4F_SAMPLE16                   ((uint32_t)0x04000000)         /*!<16´Î²ÉÑù                               */
#define PWM_CCR1_TI4F_SAMPLE32                   ((uint32_t)0x05000000)         /*!<32´Î²ÉÑù                               */
#define PWM_CCR1_TI4F_SAMPLE64                   ((uint32_t)0x06000000)         /*!<64´Î²ÉÑù                               */
#define PWM_CCR1_TI4F_DEFAULT                    ((uint32_t)0x07000000)         /*!<Í¬Ä¬ÈÏÖµ                               */

#define PWM_CCR1_CH4PSC                          ((uint32_t)0x30000000)         /*!<Í¨µÀ4²¶»ñÔ¤·ÖÆµ                        */
#define PWM_CCR1_CH4PSC_DIV1                     ((uint32_t)0x00000000)         /*!<ÎÞ·ÖÆµ                                 */
#define PWM_CCR1_CH4PSC_DIV2                     ((uint32_t)0x10000000)         /*!<2·ÖÆµ                                  */
#define PWM_CCR1_CH4PSC_DIV4                     ((uint32_t)0x20000000)         /*!<4·ÖÆµ                                  */
#define PWM_CCR1_CH4PSC_DIV8                     ((uint32_t)0x30000000)         /*!<8·ÖÆµ                                  */

/*******************  Bit definition for PWM_CR1 register  *******************/
#define PWM_CR1_CAP                              ((uint32_t)0x0000FFFF)         /*!<²¶×½Í¨µÀ1ÑØ±ä»¯¼ÆÊýÖµ                  */
#define PWM_CR1_CAPEDGE                          ((uint32_t)0x00010000)         /*!<²¶»ñÑØ±êÖ¾Î»                           */

/*******************  Bit definition for PWM_CR2 register  *******************/ 
#define PWM_CR2_CAP                              ((uint32_t)0x0000FFFF)         /*!<²¶×½Í¨µÀ2ÑØ±ä»¯¼ÆÊýÖµ                  */
#define PWM_CR2_CAPEDGE                          ((uint32_t)0x00010000)         /*!<²¶»ñÑØ±êÖ¾Î»                           */

/*******************  Bit definition for PWM_CR3 register  *******************/  
#define PWM_CR3_CAP                              ((uint32_t)0x0000FFFF)         /*!<²¶×½Í¨µÀ3ÑØ±ä»¯¼ÆÊýÖµ                  */
#define PWM_CR3_CAPEDGE                          ((uint32_t)0x00010000)         /*!<²¶»ñÑØ±êÖ¾Î»                           */

/*******************  Bit definition for PWM_CR4 register  *******************/  
#define PWM_CR4_CAP                              ((uint32_t)0x0000FFFF)         /*!<²¶×½Í¨µÀ4ÑØ±ä»¯¼ÆÊýÖµ                  */
#define PWM_CR4_CAPEDGE                          ((uint32_t)0x00010000)         /*!<²¶»ñÑØ±êÖ¾Î»                           */

/*******************  Bit definition for PWM_CMR register  *******************/
#define PWM_CMR_MC1                              ((uint32_t)0x00000007)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½Ñ¡Ôñ              */
#define PWM_CMR_MC1_MODE0                        ((uint32_t)0x00000000)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½0                 */
#define PWM_CMR_MC1_MODE1                        ((uint32_t)0x00000001)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½1                 */
#define PWM_CMR_MC1_MODE2                        ((uint32_t)0x00000002)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½2                 */
#define PWM_CMR_MC1_MODE3                        ((uint32_t)0x00000003)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½3                 */
#define PWM_CMR_MC1_MODE4                        ((uint32_t)0x00000004)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½4                 */
#define PWM_CMR_MC1_MODE5                        ((uint32_t)0x00000005)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½5                 */
#define PWM_CMR_MC1_MODE6                        ((uint32_t)0x00000006)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½6                 */
#define PWM_CMR_MC1_MODE7                        ((uint32_t)0x00000007)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½7                 */
#define PWM_CMR_PWM1_CLR                         ((uint32_t)0x00000008)         /*!<Êä³öÍ¨µÀ1ÇåÁãÑ¡Ôñ                      */

#define PWM_CMR_MC2                              ((uint32_t)0x00000070)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½Ñ¡Ôñ              */
#define PWM_CMR_MC2_MODE0                        ((uint32_t)0x00000000)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½0                 */
#define PWM_CMR_MC2_MODE1                        ((uint32_t)0x00000010)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½1                 */
#define PWM_CMR_MC2_MODE2                        ((uint32_t)0x00000020)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½2                 */
#define PWM_CMR_MC2_MODE3                        ((uint32_t)0x00000030)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½3                 */
#define PWM_CMR_MC2_MODE4                        ((uint32_t)0x00000040)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½4                 */
#define PWM_CMR_MC2_MODE5                        ((uint32_t)0x00000050)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½5                 */
#define PWM_CMR_MC2_MODE6                        ((uint32_t)0x00000060)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½6                 */
#define PWM_CMR_MC2_MODE7                        ((uint32_t)0x00000070)         /*!<Êä³öÍ¨µÀ2±È½ÏÊä³öÄ£Ê½7                 */
#define PWM_CMR_PWM2_CLR                         ((uint32_t)0x00000080)         /*!<Êä³öÍ¨µÀ2ÇåÁãÑ¡Ôñ                      */

#define PWM_CMR_MC3                              ((uint32_t)0x00000700)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½Ñ¡Ôñ              */
#define PWM_CMR_MC3_MODE0                        ((uint32_t)0x00000000)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½0                 */
#define PWM_CMR_MC3_MODE1                        ((uint32_t)0x00000100)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½1                 */
#define PWM_CMR_MC3_MODE2                        ((uint32_t)0x00000200)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½2                 */
#define PWM_CMR_MC3_MODE3                        ((uint32_t)0x00000300)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½3                 */
#define PWM_CMR_MC3_MODE4                        ((uint32_t)0x00000400)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½4                 */
#define PWM_CMR_MC3_MODE5                        ((uint32_t)0x00000500)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½5                 */
#define PWM_CMR_MC3_MODE6                        ((uint32_t)0x00000600)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½6                 */
#define PWM_CMR_MC3_MODE7                        ((uint32_t)0x00000700)         /*!<Êä³öÍ¨µÀ3±È½ÏÊä³öÄ£Ê½7                 */
#define PWM_CMR_PWM3_CLR                         ((uint32_t)0x00000800)         /*!<Êä³öÍ¨µÀ3ÇåÁãÑ¡Ôñ                      */

#define PWM_CMR_MC4                              ((uint32_t)0x00007000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½Ñ¡Ôñ              */
#define PWM_CMR_MC4_MODE0                        ((uint32_t)0x00000000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½0                 */
#define PWM_CMR_MC4_MODE1                        ((uint32_t)0x00001000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½1                 */
#define PWM_CMR_MC4_MODE2                        ((uint32_t)0x00002000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½2                 */
#define PWM_CMR_MC4_MODE3                        ((uint32_t)0x00003000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½3                 */
#define PWM_CMR_MC4_MODE4                        ((uint32_t)0x00004000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½4                 */
#define PWM_CMR_MC4_MODE5                        ((uint32_t)0x00005000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½5                 */
#define PWM_CMR_MC4_MODE6                        ((uint32_t)0x00006000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½6                 */
#define PWM_CMR_MC4_MODE7                        ((uint32_t)0x00007000)         /*!<Êä³öÍ¨µÀ4±È½ÏÊä³öÄ£Ê½7                 */
#define PWM_CMR_PWM4_CLR                         ((uint32_t)0x00008000)         /*!<Êä³öÍ¨µÀ4ÇåÁãÑ¡Ôñ                      */

#define PWM_CMR_PWM1_IDLE                        ((uint32_t)0x00010000)         /*!<Êä³öÍ¨µÀ1³õÊ¼Öµ                        */
#define PWM_CMR_PWM2_IDLE                        ((uint32_t)0x00020000)         /*!<Êä³öÍ¨µÀ2³õÊ¼Öµ                        */
#define PWM_CMR_PWM3_IDLE                        ((uint32_t)0x00040000)         /*!<Êä³öÍ¨µÀ3³õÊ¼Öµ                        */
#define PWM_CMR_PWM4_IDLE                        ((uint32_t)0x00080000)         /*!<Êä³öÍ¨µÀ4³õÊ¼Öµ                        */
#define PWM_CMR_PWM1n_IDLE                       ((uint32_t)0x00100000)         /*!<Êä³öÍ¨µÀ1»¥²¹Êä³ö³õÊ¼Öµ                */
#define PWM_CMR_PWM2n_IDLE                       ((uint32_t)0x00200000)         /*!<Êä³öÍ¨µÀ2»¥²¹Êä³ö³õÊ¼Öµ                */
#define PWM_CMR_PWM3n_IDLE                       ((uint32_t)0x00400000)         /*!<Êä³öÍ¨µÀ3»¥²¹Êä³ö³õÊ¼Öµ                */
#define PWM_CMR_PWM4n_IDLE                       ((uint32_t)0x00800000)         /*!<Êä³öÍ¨µÀ4»¥²¹Êä³ö³õÊ¼Öµ                */
#define PWM_CMR_PWM1n_EN                         ((uint32_t)0x01000000)         /*!<Êä³öÍ¨µÀ1»¥²¹Êä³öÊ¹ÄÜ                  */
#define PWM_CMR_PWM2n_EN                         ((uint32_t)0x02000000)         /*!<Êä³öÍ¨µÀ2»¥²¹Êä³öÊ¹ÄÜ                  */
#define PWM_CMR_PWM3n_EN                         ((uint32_t)0x03000000)         /*!<Êä³öÍ¨µÀ3»¥²¹Êä³öÊ¹ÄÜ                  */
#define PWM_CMR_PWM4n_EN                         ((uint32_t)0x04000000)         /*!<Êä³öÍ¨µÀ4»¥²¹Êä³öÊ¹ÄÜ                  */
#define PWM_CMR_PWM1_EN                          ((uint32_t)0x10000000)         /*!<Êä³öÍ¨µÀ1Êä³öÊ¹ÄÜ                      */
#define PWM_CMR_PWM2_EN                          ((uint32_t)0x20000000)         /*!<Êä³öÍ¨µÀ2Êä³öÊ¹ÄÜ                      */
#define PWM_CMR_PWM3_EN                          ((uint32_t)0x40000000)         /*!<Êä³öÍ¨µÀ3Êä³öÊ¹ÄÜ                      */
#define PWM_CMR_PWM4_EN                          ((uint32_t)0x80000000)         /*!<Êä³öÍ¨µÀ4Êä³öÊ¹ÄÜ                      */

/*******************  Bit definition for PWM_DT register  *******************/
#define PWM_DT_DT                                ((uint32_t)0x00000FFF)         /*!<ËÀÇøÊ±¼ä¿ØÖÆ                           */
#define PWM_DT_BKE                               ((uint32_t)0x00010000)         /*!<É²³µÊäÈëÊ¹ÄÜ¿ØÖÆ                       */
#define PWM_DT_BKP                               ((uint32_t)0x00020000)         /*!<É²³µÊäÈëÓÐÐ§µçÆ½¿ØÖÆ                   */
#define PWM_DT_BKI                               ((uint32_t)0x00040000)         /*!<É²³µÊäÈëÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ                   */
#define PWM_DT_BK                                ((uint32_t)0x00080000)         /*!<Èí¼þÉ²³µÊäÈë                           */
#define PWM_DT_BKISEL                            ((uint32_t)0x00F00000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´Ñ¡Ôñ¿ØÖÆÎ»             */
#define PWM_DT_BKISEL_GPIO                       ((uint32_t)0x00000000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ GPIO                  */
#define PWM_DT_BKISEL_LOCKUP                     ((uint32_t)0x00100000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ LOCKUP                */
#define PWM_DT_BKISEL_Crystal_Clock              ((uint32_t)0x00200000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ Crystal Clock Fail    */
#define PWM_DT_BKISEL_FDCLK_FAIL                 ((uint32_t)0x00300000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±¶ÆµÊ±ÖÓÊ§Ð§          */
#define PWM_DT_BKISEL_COMP0                      ((uint32_t)0x00400000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±È½ÏÆ÷0Êä³ö           */
#define PWM_DT_BKISEL_COMP1                      ((uint32_t)0x00500000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±È½ÏÆ÷1Êä³ö           */
#define PWM_DT_BKISEL_LVD                        ((uint32_t)0x00600000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ LVD                   */
#define PWM_DT_BKISEL_Software                   ((uint32_t)0x00700000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ Èí¼þÉ²³µ              */
#define PWM_DT_BKISEL_COMP2                      ((uint32_t)0x00800000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±È½ÏÆ÷2Êä³ö           */
#define PWM_DT_BKIS                              ((uint32_t)0x01000000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÍ£Ö¹Ê¹ÄÜ¿ØÖÆÎ»           */

/*******************  Bit definition for PWM_POL register  *******************/
#define PWM_POL_PWM1_POL                         ((uint32_t)0x00000001)         /*!<²¶×½/Êä³öÍ¨µÀ1¼«ÐÔÑ¡Ôñ                 */
#define PWM_POL_PWM1n_POL                        ((uint32_t)0x00000002)         /*!<Êä³öÍ¨µÀ1»¥²¹Êä³ö¼«ÐÔÑ¡Ôñ              */
#define PWM_POL_PWM2_POL                         ((uint32_t)0x00000010)         /*!<²¶×½/Êä³öÍ¨µÀ2¼«ÐÔÑ¡Ôñ                 */
#define PWM_POL_PWM2n_POL                        ((uint32_t)0x00000020)         /*!<Êä³öÍ¨µÀ2»¥²¹Êä³ö¼«ÐÔÑ¡Ôñ              */
#define PWM_POL_PWM3_POL                         ((uint32_t)0x00000100)         /*!<²¶×½/Êä³öÍ¨µÀ3¼«ÐÔÑ¡Ôñ                 */
#define PWM_POL_PWM3n_POL                        ((uint32_t)0x00000200)         /*!<Êä³öÍ¨µÀ3»¥²¹Êä³ö¼«ÐÔÑ¡Ôñ              */
#define PWM_POL_PWM4_POL                         ((uint32_t)0x00001000)         /*!<²¶×½/Êä³öÍ¨µÀ4¼«ÐÔÑ¡Ôñ                 */
#define PWM_POL_PWM4n_POL                        ((uint32_t)0x00002000)         /*!<Êä³öÍ¨µÀ4»¥²¹Êä³ö¼«ÐÔÑ¡Ôñ              */


/*******************  Bit definition for PWM_DMA register  *******************/
#define PWM_DMA_MR0                              ((uint32_t)0x00000001)         /*!<ÖÜÆÚÆ¥ÅäDMAÊ¹ÄÜ                        */
#define PWM_DMA_MR1                              ((uint32_t)0x00000002)         /*!<MR1±È½ÏÆ¥ÅäDMAÊ¹ÄÜ                     */
#define PWM_DMA_MR2                              ((uint32_t)0x00000004)         /*!<MR2±È½ÏÆ¥ÅäDMAÊ¹ÄÜ                     */
#define PWM_DMA_MR3                              ((uint32_t)0x00000008)         /*!<MR3±È½ÏÆ¥ÅäDMAÊ¹ÄÜ                     */
#define PWM_DMA_MR4                              ((uint32_t)0x00000010)         /*!<MR4±È½ÏÆ¥ÅäDMAÊ¹ÄÜ                     */
#define PWM_DMA_CR1R                             ((uint32_t)0x00000020)         /*!<Í¨µÀ1ÉÏÉýÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_CR1F                             ((uint32_t)0x00000040)         /*!<Í¨µÀ1ÏÂ½µÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_CR2R                             ((uint32_t)0x00000080)         /*!<Í¨µÀ2ÉÏÉýÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_CR2F                             ((uint32_t)0x00000100)         /*!<Í¨µÀ2ÏÂ½µÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_CR3R                             ((uint32_t)0x00000200)         /*!<Í¨µÀ3ÉÏÉýÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_CR3F                             ((uint32_t)0x00000400)         /*!<Í¨µÀ3ÏÂ½µÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_CR4R                             ((uint32_t)0x00000800)         /*!<Í¨µÀ4ÉÏÉýÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_CR4F                             ((uint32_t)0x00001000)         /*!<Í¨µÀ4ÏÂ½µÑØ²¶×½DMAÊ¹ÄÜ                 */
#define PWM_DMA_TRGI                             ((uint32_t)0x00004000)         /*!<´¥·¢ÊäÈëÓÐÐ§DMAÊ¹ÄÜ                    */
#define PWM_DMA_UPDATE                           ((uint32_t)0x00008000)         /*!<¸üÐÂÊÂ¼þ´¥·¢DMAÊ¹ÄÜ                    */

/*******************  Bit definition for PWM_ADC register  *******************/
#define PWM_ADC_MR1_ADCR                         ((uint32_t)0x00000001)         /*!<½»Ìæ¼ÆÊýÏòÉÏ¼ÆÊýMR1Æ¥Åä                */
#define PWM_ADC_MR1_ADCF                         ((uint32_t)0x00000002)         /*!<½»Ìæ¼ÆÊýÏòÏÂ¼ÆÊýMR1Æ¥Åä                */
#define PWM_ADC_MR2_ADCR                         ((uint32_t)0x00000004)         /*!<½»Ìæ¼ÆÊýÏòÉÏ¼ÆÊýMR2Æ¥Åä                */
#define PWM_ADC_MR2_ADCF                         ((uint32_t)0x00000008)         /*!<½»Ìæ¼ÆÊýÏòÏÂ¼ÆÊýMR2Æ¥Åä                */
#define PWM_ADC_MR3_ADCR                         ((uint32_t)0x00000010)         /*!<½»Ìæ¼ÆÊýÏòÉÏ¼ÆÊýMR3Æ¥Åä                */
#define PWM_ADC_MR3_ADCF                         ((uint32_t)0x00000020)         /*!<½»Ìæ¼ÆÊýÏòÏÂ¼ÆÊýMR3Æ¥Åä                */
#define PWM_ADC_MR4_ADCR                         ((uint32_t)0x00000040)         /*!<½»Ìæ¼ÆÊýÏòÉÏ¼ÆÊýMR4Æ¥Åä                */
#define PWM_ADC_MR4_ADCF                         ((uint32_t)0x00000080)         /*!<½»Ìæ¼ÆÊýÏòÏÂ¼ÆÊýMR4Æ¥Åä                */
#define PWM_ADC_MR0_ADCR                         ((uint32_t)0x00000100)         /*!<½»Ìæ¼ÆÊýÏòÉÏ¼ÆÊýMR0Æ¥Åä                */
#define PWM_ADC_MR0_ADCF                         ((uint32_t)0x00000200)         /*!<½»Ìæ¼ÆÊýÏòÏÂ¼ÆÊýMR0Æ¥Åä                */
#define PWM_ADC_TRGI                             ((uint32_t)0x00000400)         /*!<´¥·¢ÊäÈëµÄÓÐÐ§ÑØ                       */
#define PWM_ADC_CAP1_ADCR                        ((uint32_t)0x00010000)         /*!<CAP1ÉÏÉýÑØ²¶×½                         */
#define PWM_ADC_CAP1_ADCF                        ((uint32_t)0x00020000)         /*!<CAP1ÏÂ½µÑØ²¶×½                         */
#define PWM_ADC_CAP2_ADCR                        ((uint32_t)0x00040000)         /*!<CAP2ÉÏÉýÑØ²¶×½                         */
#define PWM_ADC_CAP2_ADCF                        ((uint32_t)0x00080000)         /*!<CAP2ÏÂ½µÑØ²¶×½                         */
#define PWM_ADC_CAP3_ADCR                        ((uint32_t)0x00100000)         /*!<CAP3ÉÏÉýÑØ²¶×½                         */
#define PWM_ADC_CAP3_ADCF                        ((uint32_t)0x00200000)         /*!<CAP3ÏÂ½µÑØ²¶×½                         */
#define PWM_ADC_CAP4_ADCR                        ((uint32_t)0x00400000)         /*!<CAP4ÉÏÉýÑØ²¶×½                         */
#define PWM_ADC_CAP4_ADCF                        ((uint32_t)0x00800000)         /*!<CAP4ÏÂ½µÑØ²¶×½                         */


/******************************************************************************/
/*                                                                            */
/*                      SPWM Registers                                        */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for SPWM_ISR register  *******************/ 
#define SPWM_ISR_MR0                             ((uint32_t)0x00000001)         /*!<¶¨Ê±Æ÷Æ¥Åä0±êÖ¾Î»                      */
#define SPWM_ISR_MR1                             ((uint32_t)0x00000002)         /*!<¶¨Ê±Æ÷Æ¥Åä1±êÖ¾Î»                      */
#define SPWM_ISR_CR1_R                           ((uint32_t)0x00000020)         /*!<¶¨Ê±Æ÷²¶»ñ1ÉÏÉýÑØ±êÖ¾Î»                */
#define SPWM_ISR_CR1_F                           ((uint32_t)0x00000040)         /*!<¶¨Ê±Æ÷Æ¥Åä1ÏÂ½µÑØ±êÖ¾Î»                */
#define SPWM_ISR_BKI                             ((uint32_t)0x00002000)         /*!<¶¨Ê±Æ÷É²³µÊäÈë±êÖ¾Î»                   */
#define SPWM_ISR_TIF                             ((uint32_t)0x00004000)         /*!<¶¨Ê±Æ÷´¥·¢ÊäÈë±êÖ¾Î»                   */
#define SPWM_ISR_UPDATE                          ((uint32_t)0x00008000)         /*!<¶¨Ê±Æ÷UPDATE±êÖ¾Î»                     */

/*******************  Bit definition for SPWM_TCR register  *******************/
#define SPWM_TCR_EN                              ((uint32_t)0x00000001)         /*!<¶¨Ê±Æ÷Ê¹ÄÜ¿ØÖÆÎ»                       */
#define SPWM_TCR_UPDATE                          ((uint32_t)0x00000002)         /*!<¶¨Ê±Æ÷Æ¥ÅäÖµ¸üÐÂ                       */
#define SPWM_TCR_CLKSEL                          ((uint32_t)0x00000004)         /*!<¶¨Ê±Æ÷Ê±ÖÓÑ¡Ôñ¿ØÖÆ                     */

#define SPWM_TCR_SCDIV                           ((uint32_t)0x00000070)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ                     */
#define SPWM_TCR_SCDIV_1DIV                      ((uint32_t)0x00000000)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--²»·ÖÆµ             */
#define SPWM_TCR_SCDIV_2DIV                      ((uint32_t)0x00000010)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--2·ÖÆµ              */
#define SPWM_TCR_SCDIV_4DIV                      ((uint32_t)0x00000020)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--4·ÖÆµ              */
#define SPWM_TCR_SCDIV_8DIV                      ((uint32_t)0x00000030)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--8·ÖÆµ              */
#define SPWM_TCR_SCDIV_16DIV                     ((uint32_t)0x00000040)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--16·ÖÆµ             */
#define SPWM_TCR_SCDIV_32DIV                     ((uint32_t)0x00000050)         /*!<¶¨Ê±Æ÷²ÉÑùÊ±ÖÓ·ÖÆµ--32·ÖÆµ             */

#define SPWM_TCR_DBGS                            ((uint32_t)0x00000100)         /*!<¶¨Ê±Æ÷µ÷ÊÔ¹ÒÆð¿ØÖÆÎ»                   */
#define SPWM_TCR_DIR                             ((uint32_t)0x00000200)         /*!<TMR_TC¼ÆÊý·½Ïò¿ØÖÆÎ»                   */
#define SPWM_TCR_DIRRV                           ((uint32_t)0x00000400)         /*!<TMR_TC¼ÆÊý·½Ïò½»Ìæ¿ØÖÆÎ»               */
#define SPWM_TCR_PRELOAD                         ((uint32_t)0x00000800)         /*!<TMR_PWMÄ£Ê½ºÍÍ¨µÀÊ¹ÄÜ¸üÐÂ¿ØÖÆÎ»        */

/*******************  Bit definition for PWM_SMCR register  *******************/
#define SPWM_SMCR_TRGISEL                        ((uint32_t)0x0000000F)         /*!<¶¨Ê±Æ÷´¥·¢ÊäÈëÐÅºÅTRCÑ¡Ôñ              */
#define SPWM_SMCR_TRGISEL_ITI0                   ((uint32_t)0x00000000)         /*!<ÄÚ²¿¶¨Ê±Æ÷´¥·¢Æ÷0                      */
#define SPWM_SMCR_TRGISEL_ITI2                   ((uint32_t)0x00000002)         /*!<ÄÚ²¿¶¨Ê±Æ÷´¥·¢Æ÷2                      */
#define SPWM_SMCR_TRGISEL_ITI3                   ((uint32_t)0x00000003)         /*!<ÄÚ²¿¶¨Ê±Æ÷´¥·¢Æ÷3                      */
#define SPWM_SMCR_TRGISEL_TI1FED                 ((uint32_t)0x00000004)         /*!<Í¨µÀ1±ßÑØ¼ì²âÆ÷TI1FED                  */
#define SPWM_SMCR_TRGISEL_TI1FP1                 ((uint32_t)0x00000008)         /*!<Í¨µÀ1ÂË²¨ÊäÈëTI1FP1                    */

#define SPWM_SMCR_SLAVEMODE                      ((uint32_t)0x00000070)         /*!<´Ó»úÄ£Ê½Ñ¡Ôñ                           */
#define SPWM_SMCR_SLAVEMODE0                     ((uint32_t)0x00000000)         /*!<¹Ø±Õ´ÓÄ£Ê½                             */
#define SPWM_SMCR_SLAVEMODE1                     ((uint32_t)0x00000040)         /*!<¸´Î»Ä£Ê½                               */
#define SPWM_SMCR_SLAVEMODE2                     ((uint32_t)0x00000050)         /*!<ÃÅ¿ØÄ£Ê½                               */
#define SPWM_SMCR_SLAVEMODE3                     ((uint32_t)0x00000060)         /*!<´¥·¢Ä£Ê½                               */
#define SPWM_SMCR_SLAVEMODE4                     ((uint32_t)0x00000070)         /*!<Íâ²¿Ê±ÖÓÄ£Ê½                           */

#define SPWM_SMCR_TIE                            ((uint32_t)0x00000080)         /*!<´¥·¢ÊäÈëÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ                   */
#define SPWM_SMCR_TRGOSEL                        ((uint32_t)0x000F0000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ                 */
#define SPWM_SMCR_TRGOSEL0                       ((uint32_t)0x00000000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ0                */
#define SPWM_SMCR_TRGOSEL1                       ((uint32_t)0x00010000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ1                */
#define SPWM_SMCR_TRGOSEL2                       ((uint32_t)0x00020000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ2                */
#define SPWM_SMCR_TRGOSEL3                       ((uint32_t)0x00040000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ3                */
#define SPWM_SMCR_TRGOSEL4                       ((uint32_t)0x00080000)         /*!<¶¨Ê±Æ÷´¥·¢ÐÅºÅÊä³öÑ¡Ôñ7                */
#define SPWM_SMCR_SYNC                           ((uint32_t)0x00100000)         /*!<¶¨Ê±Æ÷Í¬²½Ê¹ÄÜ                         */

/*******************  Bit definition for SPWM_INT_RPT register  *******************/
#define SPWM_INT_RPT                             ((uint32_t)0x0000000F)         /*!<¶¨Ê±Æ÷ÖÐ¶ÏÀÛ¼Æ´ÎÊý¿ØÖÆÎ»               */

/*******************  Bit definition for SPWM_INT_RPTC register  *******************/
#define SPWM_INT_RPTC                            ((uint32_t)0x0000000F)         /*!<¶¨Ê±Æ÷ÖÐ¶ÏÀÛ¼Æ´ÎÊýµ±Ç°¼ÆÊýÖµ           */

/*******************  Bit definition for SPWM_PR register  *******************/
#define SPWM_PR                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷Ô¤·ÖÆµÏµÊý                       */

/*******************  Bit definition for SPWM_PC register  *******************/
#define SPWM_PC                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷Ô¤·ÖÆµ¼¼Êõµ±Ç°Öµ                 */

/*******************  Bit definition for SPWM_TC register  *******************/
#define SPWM_TC                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷µ±Ç°¼ÆÊýÖµ                       */

/*******************  Bit definition for SPWM_MCR register  *******************/  
#define SPWM_MCR_MR0I                            ((uint32_t)0x00000001)         /*!<PMW_TCºÍPWM_MR0Æ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»    */
#define SPWM_MCR_MR1I                            ((uint32_t)0x00000002)         /*!<PMW_TCºÍPWM_MR1Æ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»    */
#define SPWM_MCR_MR0S                            ((uint32_t)0x00000020)         /*!<PMW_TCºÍPWM_MR0Æ¥ÅäÊ±¼ÆÊ±Æ÷Í£Ö¹¿ØÖÆÎ»  */
#define SPWM_MCR_UPDATE                          ((uint32_t)0x00000040)         /*!<¸üÐÂÊÂ¼þ·¢ÉúÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»           */

/*******************  Bit definition for SPWM_MR0 register  *******************/
#define SPWM_MR0                                 ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR0Æ¥ÅäÖµ                        */

/*******************  Bit definition for SPWM_MR1 register  *******************/
#define SPWM_MR1                                 ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR1Æ¥ÅäÖµ                        */

/*******************  Bit definition for SPWM_CCR0 register  *******************/
#define SPWM_CCR0_CAP1RE                         ((uint32_t)0x00000001)         /*!<Í¨µÀ1Âö³åÉÏÉýÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define SPWM_CCR0_CAP1FE                         ((uint32_t)0x00000002)         /*!<Í¨µÀ1Âö³åÏÂ½µÑØ²¶×½Ê¹ÄÜ¿ØÖÆ            */
#define SPWM_CCR0_CAP1RST                        ((uint32_t)0x00000004)         /*!<Í¨µÀ1Âö³åÑØ²¶×½¼ÆÊýÆ÷¸´Î»Ê¹ÄÜ¿ØÖÆ      */
#define SPWM_CCR0_CAP1IE                         ((uint32_t)0x00000008)         /*!<Í¨µÀ1Âö³åÑØ²¶×½ÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ            */
#define SPWM_CCR0_CH1CS                          ((uint32_t)0x00070000)         /*!<Í¨µÀ1²¶»ñÔ´Ñ¡Ôñ                        */
#define SPWM_CCR0_CH1CS_TI1                      ((uint32_t)0x00010000)         /*!<Í¨µÀ1ÅäÖÃÎªÀ´×ÔTI1ÐÅºÅµÄÒ»¸öÊäÈë       */
#define SPWM_CCR0_CH1CS_TRC                      ((uint32_t)0x00050000)         /*!<Í¨µÀ1ÅäÖÃÎªÀ´×Ô´¥·¢ÊäÈëTRC             */

/*******************  Bit definition for SPWM_CCR1 register  *******************/
#define SPWM_CCR1_TI1F                           ((uint32_t)0x00000007)         /*!<TI1ÊäÈëÂË²¨Æ÷                          */
#define SPWM_CCR1_TI1F_SAMPLE1                   ((uint32_t)0x00000000)         /*!<ÎÞÂË²¨Ö±Í¨                             */
#define SPWM_CCR1_TI1F_SAMPLE2                   ((uint32_t)0x00000001)         /*!<2´Î²ÉÑù                                */
#define SPWM_CCR1_TI1F_SAMPLE4                   ((uint32_t)0x00000002)         /*!<4´Î²ÉÑù                                */
#define SPWM_CCR1_TI1F_SAMPLE8                   ((uint32_t)0x00000003)         /*!<8´Î²ÉÑù                                */
#define SPWM_CCR1_TI1F_SAMPLE16                  ((uint32_t)0x00000004)         /*!<16´Î²ÉÑù                               */
#define SPWM_CCR1_TI1F_SAMPLE32                  ((uint32_t)0x00000005)         /*!<32´Î²ÉÑù                               */
#define SPWM_CCR1_TI1F_SAMPLE64                  ((uint32_t)0x00000006)         /*!<64´Î²ÉÑù                               */
#define SPWM_CCR1_TI1F_DEFAULT                   ((uint32_t)0x00000007)         /*!<Í¬Ä¬ÈÏÖµ                               */

#define SPWM_CCR1_CH1PSC                         ((uint32_t)0x00000030)         /*!<Í¨µÀ1²¶»ñÔ¤·ÖÆµ                        */
#define SPWM_CCR1_CH1PSC_DIV1                    ((uint32_t)0x00000000)         /*!<ÎÞ·ÖÆµ                                 */
#define SPWM_CCR1_CH1PSC_DIV2                    ((uint32_t)0x00000010)         /*!<2·ÖÆµ                                  */
#define SPWM_CCR1_CH1PSC_DIV4                    ((uint32_t)0x00000020)         /*!<4·ÖÆµ                                  */
#define SPWM_CCR1_CH1PSC_DIV8                    ((uint32_t)0x00000030)         /*!<8·ÖÆµ                                  */

/*******************  Bit definition for SPWM_CR1 register  *******************/
#define SPWM_CR1_CAP                             ((uint32_t)0x0000FFFF)         /*!<²¶×½Í¨µÀ1ÑØ±ä»¯¼ÆÊýÖµ                  */
#define SPWM_CR1_CAPEDGE                         ((uint32_t)0x00010000)         /*!<²¶»ñÑØ±êÖ¾Î»                           */

/*******************  Bit definition for SPWM_CMR register  *******************/
#define SPWM_CMR_MC1                             ((uint32_t)0x00000007)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½Ñ¡Ôñ              */
#define SPWM_CMR_MC1_MODE0                       ((uint32_t)0x00000000)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½0                 */
#define SPWM_CMR_MC1_MODE1                       ((uint32_t)0x00000001)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½1                 */
#define SPWM_CMR_MC1_MODE2                       ((uint32_t)0x00000002)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½2                 */
#define SPWM_CMR_MC1_MODE3                       ((uint32_t)0x00000003)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½3                 */
#define SPWM_CMR_MC1_MODE4                       ((uint32_t)0x00000004)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½4                 */
#define SPWM_CMR_MC1_MODE5                       ((uint32_t)0x00000005)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½5                 */
#define SPWM_CMR_MC1_MODE6                       ((uint32_t)0x00000006)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½6                 */
#define SPWM_CMR_MC1_MODE7                       ((uint32_t)0x00000007)         /*!<Êä³öÍ¨µÀ1±È½ÏÊä³öÄ£Ê½7                 */

#define SPWM_CMR_PWM1_IDLE                       ((uint32_t)0x00010000)         /*!<Êä³öÍ¨µÀ1³õÊ¼Öµ                        */
#define SPWM_CMR_PWM1n_IDLE                      ((uint32_t)0x00100000)         /*!<Êä³öÍ¨µÀ1»¥²¹Êä³ö³õÊ¼Öµ                */
#define SPWM_CMR_PWM1n_EN                        ((uint32_t)0x01000000)         /*!<Êä³öÍ¨µÀ1»¥²¹Êä³öÊ¹ÄÜ                  */
#define SPWM_CMR_PWM1_EN                         ((uint32_t)0x10000000)         /*!<Êä³öÍ¨µÀ1Êä³öÊ¹ÄÜ                      */

/*******************  Bit definition for SPWM_DT register  *******************/
#define SPWM_DT_DT                               ((uint32_t)0x00000FFF)         /*!<ËÀÇøÊ±¼ä¿ØÖÆ                           */
#define SPWM_DT_BKE                              ((uint32_t)0x00010000)         /*!<É²³µÊäÈëÊ¹ÄÜ¿ØÖÆ                       */
#define SPWM_DT_BKP                              ((uint32_t)0x00020000)         /*!<É²³µÊäÈëÓÐÐ§µçÆ½¿ØÖÆ                   */
#define SPWM_DT_BKI                              ((uint32_t)0x00040000)         /*!<É²³µÊäÈëÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ                   */
#define SPWM_DT_BK                               ((uint32_t)0x00080000)         /*!<Èí¼þÉ²³µÊäÈë                           */
#define SPWM_DT_BKISEL                           ((uint32_t)0x00F00000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´Ñ¡Ôñ¿ØÖÆÎ»             */
#define SPWM_DT_BKISEL_GPIO                      ((uint32_t)0x00000000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ GPIO                  */
#define SPWM_DT_BKISEL_LOCKUP                    ((uint32_t)0x00100000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ LOCKUP                */
#define SPWM_DT_BKISEL_Crystal_Clock             ((uint32_t)0x00200000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ Crystal Clock Fail    */
#define SPWM_DT_BKISEL_FDCLK_FAIL                ((uint32_t)0x00300000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±¶ÆµÊ±ÖÓÊ§Ð§          */
#define SPWM_DT_BKISEL_COMP0                     ((uint32_t)0x00400000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±È½ÏÆ÷0Êä³ö           */
#define SPWM_DT_BKISEL_COMP1                     ((uint32_t)0x00500000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±È½ÏÆ÷1Êä³ö           */
#define SPWM_DT_BKISEL_LVD                       ((uint32_t)0x00600000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ LVD                   */
#define SPWM_DT_BKISEL_Software                  ((uint32_t)0x00700000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ Èí¼þÉ²³µ              */
#define SPWM_DT_BKISEL_COMP2                     ((uint32_t)0x00800000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÔ´ ±È½ÏÆ÷2Êä³ö           */
#define SPWM_DT_BKIS                             ((uint32_t)0x01000000)         /*!<¶¨Ê±Æ÷É²³µÊäÈëÍ£Ö¹Ê¹ÄÜ¿ØÖÆÎ»           */

/*******************  Bit definition for SPWM_POL register  *******************/
#define SPWM_POL_PWM1_POL                        ((uint32_t)0x00000001)         /*!<²¶×½/Êä³öÍ¨µÀ1¼«ÐÔÑ¡Ôñ                 */
#define SPWM_POL_PWM1n_POL                       ((uint32_t)0x00000002)         /*!<Êä³öÍ¨µÀ1»¥²¹Êä³ö¼«ÐÔÑ¡Ôñ              */

/*******************  Bit definition for SPWM_DMA register  *******************/
#define SPWM_DMA_MR0                             ((uint32_t)0x00000001)         /*!<ÖÜÆÚÆ¥ÅäDMAÊ¹ÄÜ                        */
#define SPWM_DMA_MR1                             ((uint32_t)0x00000002)         /*!<MR1±È½ÏÆ¥ÅäDMAÊ¹ÄÜ                     */
#define SPWM_DMA_CR1R                            ((uint32_t)0x00000020)         /*!<Í¨µÀ1ÉÏÉýÑØ²¶×½DMAÊ¹ÄÜ                 */
#define SPWM_DMA_CR1F                            ((uint32_t)0x00000040)         /*!<Í¨µÀ1ÏÂ½µÑØ²¶×½DMAÊ¹ÄÜ                 */
#define SPWM_DMA_TRGI                            ((uint32_t)0x00004000)         /*!<´¥·¢ÊäÈëÓÐÐ§DMAÊ¹ÄÜ                    */
#define SPWM_DMA_UPDATE                          ((uint32_t)0x00008000)         /*!<¸üÐÂÊÂ¼þ´¥·¢DMAÊ¹ÄÜ                    */

/*******************  Bit definition for SPWM_ADC register  *******************/
#define SPWM_ADC_MR1_ADCR                        ((uint32_t)0x00000001)         /*!<½»Ìæ¼ÆÊýÏòÉÏ¼ÆÊýMR1Æ¥Åä                */
#define SPWM_ADC_MR1_ADCF                        ((uint32_t)0x00000002)         /*!<½»Ìæ¼ÆÊýÏòÏÂ¼ÆÊýMR1Æ¥Åä                */
#define SPWM_ADC_MR0_ADCR                        ((uint32_t)0x00000100)         /*!<½»Ìæ¼ÆÊýÏòÉÏ¼ÆÊýMR0Æ¥Åä                */
#define SPWM_ADC_MR0_ADCF                        ((uint32_t)0x00000200)         /*!<½»Ìæ¼ÆÊýÏòÏÂ¼ÆÊýMR0Æ¥Åä                */
#define SPWM_ADC_TRGI                            ((uint32_t)0x00000400)         /*!<´¥·¢ÊäÈëµÄÓÐÐ§ÑØ                       */
#define SPWM_ADC_CAP1_ADCR                       ((uint32_t)0x00010000)         /*!<CAP1ÉÏÉýÑØ²¶×½                         */
#define SPWM_ADC_CAP1_ADCF                       ((uint32_t)0x00020000)         /*!<CAP1ÏÂ½µÑØ²¶×½                         */




/******************************************************************************/
/*                                                                            */
/*                      TIM Registers                                         */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for TIM_ISR register  *******************/ 
#define TIM_ISR_OV                               ((uint32_t)0x00000001)         /*!<¶¨Ê±Æ÷Òç³öÖÐ¶Ï±êÖ¾Î»                   */

/*******************  Bit definition for TIM_TCR register  *******************/  
#define TIM_TCR_EN                               ((uint32_t)0x00000001)         /*!<¶¨Ê±Æ÷Æ¥Ê¹ÄÜ¿ØÖÆÎ»                     */
#define TIM_TCR_RST                              ((uint32_t)0x00000002)         /*!<¶¨Ê±Æ÷Æ¥¸´Î»¿ØÖÆÎ»                     */
#define TIM_TCR_DBGS                             ((uint32_t)0x00000100)         /*!<¶¨Ê±Æ÷µ÷ÊÔ¹ÒÆð¿ØÖÆÎ»                   */

/*******************  Bit definition for TIM_PR register  *******************/  
#define TIM_PR                                   ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷Ô¤·ÖÆµÏµÊý                       */

/*******************  Bit definition for TIM_PC register  *******************/  
#define TIM_PC                                   ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷Ô¤·ÖÆµ¼ÆÊýµ±Ç°Öµ                 */

/*******************  Bit definition for TIM_TC register  *******************/  
#define TIM_TC                                   ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷µ±Ç°¼ÆÊýÖµ                       */

/*******************  Bit definition for TIM_MCR register  *******************/  
#define TIM_MCR_MR0I                             ((uint32_t)0x00000001)         /*!<TIM_TCÓëMR0ÖµÆ¥ÅäÊ±²úÉúÖÐ¶Ï¿ØÖÆÎ»      */
#define TIM_MCR_MR0R                             ((uint32_t)0x00000002)         /*!<TIM_TCÓëMR0ÖµÆ¥ÅäÊ±¼ÆÊý¸´Î»¿ØÖÆÎ»      */
#define TIM_MCR_MR0S                             ((uint32_t)0x00000004)         /*!<TIM_TCÓëMR0ÖµÆ¥ÅäÊ±¼ÆÊýÆ÷Í£Ö¹¿ØÖÆÎ»    */
#define TIM_MCR_DIR                              ((uint32_t)0x00000008)         /*!<TIM_TC¼ÆÊý·½Ïò¿ØÖÆÎ»                   */

/*******************  Bit definition for PWM_MR0 register  *******************/  
#define TIM_MR0                                  ((uint32_t)0x0000FFFF)         /*!<¶¨Ê±Æ÷MR0Æ¥ÅäÖµ                        */ 


/******************************************************************************/
/*                                                                            */
/*                      BEEP Registers                                        */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for BEEP_CR register  *******************/
#define BEEP_CR_EN                               ((uint32_t)0x00000001)         /*!<·äÃùÆ÷Ê¹ÄÜ¿ØÖÆ                         */
#define BEEP_CR_SUBDIV                           ((uint32_t)0x0000FF00)         /*!<Ê±ÖÓÔ¤·ÖÆµÏµÊý                         */


/******************************************************************************/
/*                                                                            */
/*                      IWDG Registers                                        */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for IWDG_RLR register  *******************/
#define IWDG_RLR_RL                              ((uint32_t)0xFFFFFFFF)         /*!< ¶ÀÁ¢¿´ÃÅ¹·ÖØÔØ³õÊ¼Öµ                  */

/*******************  Bit definition for IWDG_COUNT register  *******************/  
#define IWDG_COUNT_COUNT                         ((uint32_t)0xFFFFFFFF)         /*!< ¶ÀÁ¢¿´ÃÅ¹·µ±Ç°¼ÆÊýÖµ                  */

/*******************  Bit definition for IWDG_CR register  *******************/  
#define IWDG_CR_INTE                             ((uint32_t)0x00000001)         /*!< ¶ÀÁ¢¿´ÃÅ¹·Ê¹ÄÜ¿ØÖÆ                    */
#define IWDG_CR_RSTE                             ((uint32_t)0x00000002)         /*!< ¶ÀÁ¢¿´ÃÅ¹·¸´Î»¿ØÖÆ                    */
#define IWDG_CR_DBGE                             ((uint32_t)0x00000004)         /*!< ¶ÀÁ¢¿´ÃÅ¹·µ÷ÊÔ¹ÒÆð¿ØÖÆ                */

/*******************  Bit definition for IWDG_RIS register  *******************/  
#define IWDG_RIS_RVU                             ((uint32_t)0x00000001)         /*!< IWDGÔ­Ê¼ÖÐ¶Ï±êÖ¾ÐÅÏ¢Î»                */

/*******************  Bit definition for IWDG_RIS register  *******************/  
#define IWDG_EIS_RVU                             ((uint32_t)0x00000001)         /*!< IWDGÑÚ±ÎÖÐ¶Ï±êÖ¾ÐÅÏ¢Î»                */  

/*******************  Bit definition for IWDG_KR register  ********************/
#define IWDG_KR_LOCK                             ((uint32_t)0x00000001)         /*!< IWDGËø¶¨±êÖ¾Î»                        */


/******************************************************************************/
/*                                                                            */
/*      Universal Asynchronous Receiver Transmitter (UART)                    */
/*                                                                            */
/******************************************************************************/


/*******************  Bit definition for UART_BR register  ********************/
#define UART_BR_BR                               ((uint32_t)0x000001FF)         /*!< ÊÕ·¢Êý¾ÝFIFO»º³å¼Ä´æÆ÷                */

/*******************  Bit definition for UART_CR register  ********************/
#define UART_CR_MODE                             ((uint32_t)0x00000007)         /*!< ¹¤×÷Ä£Ê½Ñ¡Ôñ                          */
#define UART_CR_STOP                             ((uint32_t)0x00000018)         /*!< Í£Ö¹Î»³¤¶ÈÑ¡Ôñ                        */
#define UART_CR_PBR                              ((uint32_t)0x00000020)         /*!< ÆæÅ¼Ð£Ñé·½Ê½                          */
#define UART_CR_LPB                              ((uint32_t)0x00000040)         /*!< »ØÈÆÄ£Ê½¿ØÖÆ                          */
#define UART_CR_BRUN                             ((uint32_t)0x00000080)         /*!< ²¨ÌØÂÊ·¢ÉúÆ÷Ê¹ÄÜ                      */
#define UART_CR_RXEN                             ((uint32_t)0x00000100)         /*!< Êý¾Ý½ÓÊÕÊ¹ÄÜ                          */
#define UART_CR_RXPOL                            ((uint32_t)0x00010000)         /*!< Êý¾Ý½ÓÊÕ¼«ÐÔ¿ØÖÆ                      */
#define UART_CR_TXPOL                            ((uint32_t)0x00020000)         /*!< Êý¾Ý·¢ËÍ¼«ÐÔ¿ØÖÆ                      */
#define UART_CR_OWE                              ((uint32_t)0x00100000)         /*!< OneWireÄ£Ê½Ê¹ÄÜ                       */
#define UART_CR_OWD                              ((uint32_t)0x00200000)         /*!< OneWireÄ£Ê½ÊÕ·¢·½Ïò¿ØÖÆ               */

/******************  Bit definition for UART_BRR register  *******************/
#define UART_BRR_BRR                             ((uint32_t)0x0000FFFF)         /*!< ²¨ÌØÂÊÅäÖÃ                            */
#define UART_BRR_SR                              ((uint32_t)0x00030000)         /*!< ²ÉÑùÆµÂÊÅäÖÃ                          */
#define UART_BRR_SRX16                           ((uint32_t)0x00000000)         /*!< ²ÉÑùÆµÂÊ=F/16                         */
#define UART_BRR_SRX8                            ((uint32_t)0x00010000)         /*!< ²ÉÑùÆµÂÊ=F/8                          */
#define UART_BRR_SRX4                            ((uint32_t)0x00020000)         /*!< ²ÉÑùÆµÂÊ=F/4                          */

/******************  Bit definition for UART_IER register  *******************/
#define UART_IER_RXNEIE                          ((uint32_t)0x00000001)         /*!< ½ÓÊÕ»º³å¶ÓÁÐ·Ç¿ÕÖÐ¶ÏÔÊÐí¿ØÖÆÎ»        */
#define UART_IER_RXHFIE                          ((uint32_t)0x00000002)         /*!< ½ÓÊÕ»º³å¶ÓÁÐ°ëÂúÖÐ¶ÏÔÊÐí¿ØÖÆÎ»        */
#define UART_IER_RXFIE                           ((uint32_t)0x00000004)         /*!< ½ÓÊÕ»º³å¶ÓÁÐÈ«ÂúÖÐ¶ÏÔÊÐí¿ØÖÆÎ»        */
#define UART_IER_TONEIE                          ((uint32_t)0x00000008)         /*!< ½ÓÊÕ»º³å¶ÓÁÐÇå¿Õ³¬Ê±ÖÐ¶ÏÔÊÐí¿ØÖÆÎ»    */
#define UART_IER_TOIDLEIE                        ((uint32_t)0x00000010)         /*!< ¿ÕÏÐ³¬Ê±ÖÐ¶ÏÔÊÐí¿ØÖÆÎ»                */
#define UART_IER_PERRIE                          ((uint32_t)0x00000020)         /*!< ÆæÅ¼Ð£Ñé´íÎóÖÐ¶ÏÔÊÐí¿ØÖÆÎ»            */      
#define UART_IER_FERRIE                          ((uint32_t)0x00000040)         /*!< Ö¡´íÎóÖÐ¶ÏÔÊÐí¿ØÖÆÎ»                  */
#define UART_IER_OVERRIE                         ((uint32_t)0x00000080)         /*!< ½ÓÊÕ»º³å¶ÓÁÐÒç³öÖÐ¶ÏÔÊÐí¿ØÖÆÎ»        */    
#define UART_IER_TXEIE                           ((uint32_t)0x00000100)         /*!< ·¢ËÍ»º³å¶ÓÁÐÈ«¿ÕÖÐ¶ÏÔÊÐí¿ØÖÆÎ»        */         
#define UART_IER_TXHEIE                          ((uint32_t)0x00000200)         /*!< ·¢ËÍ»º³å¶ÓÁÐ°ë¿ÕÖÐ¶ÏÔÊÐí¿ØÖÆÎ»        */       
#define UART_IER_TXFIE                           ((uint32_t)0x00000400)         /*!< ·¢ËÍ»º³å¶ÓÁÐÈ«ÂúÖÐ¶ÏÔÊÐí¿ØÖÆÎ»        */   
#define UART_IER_TXENDIE                         ((uint32_t)0x00000800)         /*!< ·¢ËÍÈ«²¿Íê³ÉÖÐ¶ÏÔÊÐí¿ØÖÆÎ»            */ 

/******************  Bit definition for UART_SR register  *******************/
#define UART_SR_RXNE                             ((uint32_t)0x00000001)         /*!< ½ÓÊÕ»º³å¶ÓÁÐ·Ç¿ÕÖÐ¶Ï±êÊ¶Î»            */
#define UART_SR_RXHF                             ((uint32_t)0x00000002)         /*!< ½ÓÊÕ»º³å¶ÓÁÐ°ëÂúÖÐ¶Ï±êÊ¶Î»            */
#define UART_SR_RXF                              ((uint32_t)0x00000004)         /*!< ½ÓÊÕ»º³å¶ÓÁÐÈ«ÂúÖÐ¶Ï±êÊ¶Î»            */
#define UART_SR_TONE                             ((uint32_t)0x00000008)         /*!< ½ÓÊÕ»º³å¶ÓÁÐÇå¿Õ³¬Ê±ÖÐ¶Ï±êÊ¶Î»        */
#define UART_SR_TOIDLE                           ((uint32_t)0x00000010)         /*!< ¿ÕÏÐ³¬Ê±ÖÐ¶Ï±êÊ¶Î»                    */
#define UART_SR_PERR                             ((uint32_t)0x00000020)         /*!< ÆæÅ¼Ð£Ñé´íÎóÖÐ¶Ï±êÊ¶Î»                */      
#define UART_SR_FERR                             ((uint32_t)0x00000040)         /*!< Ö¡´íÎóÖÐ¶Ï±êÊ¶Î»                      */
#define UART_SR_OVERR                            ((uint32_t)0x00000080)         /*!< ½ÓÊÕ»º³å¶ÓÁÐÒç³öÖÐ¶Ï±êÊ¶Î»            */    
#define UART_SR_TXE                              ((uint32_t)0x00000100)         /*!< ·¢ËÍ»º³å¶ÓÁÐÈ«¿ÕÖÐ¶Ï±êÊ¶Î»            */          
#define UART_SR_TXHE                             ((uint32_t)0x00000200)         /*!< ·¢ËÍ»º³å¶ÓÁÐ°ë¿ÕÖÐ¶Ï±êÊ¶Î»            */       
#define UART_SR_TXF                              ((uint32_t)0x00000400)         /*!< ·¢ËÍ»º³å¶ÓÁÐÈ«ÂúÖÐ¶Ï±êÊ¶Î»            */   
#define UART_SR_TXEND                            ((uint32_t)0x00000800)         /*!< ·¢ËÍÈ«²¿Íê³ÉÖÐ¶Ï±êÊ¶Î»                */

/******************  Bit definition for UART_GTR register  *******************/
#define UART_GTR_GTR                             ((uint32_t)0x000000FF)         /*!< Ö¡¼ä¸ôÊ±¼ä                            */

/******************  Bit definition for UART_TOR register  *******************/
#define UART_TOR_TOR                             ((uint32_t)0x000000FF)         /*!< ½ÓÊÕ³¬Ê±¼ÆÊ±¼Ä´æÆ÷£¬µ¥Î»Îª²¨ÌØÂÊ      */

/******************  Bit definition for UART_TRR register  *******************/
#define UART_TRR_TRR                             ((uint32_t)0xFFFFFFFF)         /*!< ·¢ËÍ¶ÓÁÐ¸´Î»                          */

/******************  Bit definition for UART_RRR register  *******************/
#define UART_RRR_RRR                             ((uint32_t)0xFFFFFFFF)         /*!< ½ÓÊÕ¶ÓÁÐ¸´Î»                          */

/******************  Bit definition for UART_IR_CR register  *******************/
#define UART_IR_CR_EN                            ((uint32_t)0x00000001)         /*!< ºìÍâ¹¦ÄÜÊ¹ÄÜ¿ØÖÆ                      */
#define UART_IR_CR_TXPOL                         ((uint32_t)0x00000002)         /*!< ºìÍâ·¢ËÍ¼«ÐÔ¿ØÖÆ                      */
#define UART_IR_CR_SPD                           ((uint32_t)0x00000030)         /*!< ºìÍâËÙÂÊÑ¡Ôñ¿ØÖÆ                      */

/******************  Bit definition for UART_IRPWMC register  *******************/
#define UART_IRTX_PWMC                           ((uint32_t)0x00000FFF)         /*!< ºìÍâµ÷ÖÆÕ¼¿Õ±È¿ØÖÆ                    */

/******************************************************************************/
/*                                                                            */
/*                        Serial Peripheral Interface (SPI)                   */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for SPI_CR0 register  ********************/
#define SPI_CR0_DSS                              ((uint32_t)0x0000000F)         /*!< Ö¡Êý¾Ý³¤¶ÈÑ¡Ôñ                        */
#define SPI_CR0_DSS_4B                           ((uint32_t)0x00000003)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª4Î»                       */
#define SPI_CR0_DSS_5B                           ((uint32_t)0x00000004)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª5Î»                       */
#define SPI_CR0_DSS_6B                           ((uint32_t)0x00000005)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª6Î»                       */
#define SPI_CR0_DSS_7B                           ((uint32_t)0x00000006)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª7Î»                       */
#define SPI_CR0_DSS_8B                           ((uint32_t)0x00000007)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª8Î»                       */
#define SPI_CR0_DSS_9B                           ((uint32_t)0x00000008)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª9Î»                       */
#define SPI_CR0_DSS_10B                          ((uint32_t)0x00000009)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª10Î»                      */
#define SPI_CR0_DSS_11B                          ((uint32_t)0x0000000A)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª11Î»                      */
#define SPI_CR0_DSS_12B                          ((uint32_t)0x0000000B)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª12Î»                      */
#define SPI_CR0_DSS_13B                          ((uint32_t)0x0000000C)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª13Î»                      */
#define SPI_CR0_DSS_14B                          ((uint32_t)0x0000000D)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª14Î»                      */
#define SPI_CR0_DSS_15B                          ((uint32_t)0x0000000E)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª15Î»                      */
#define SPI_CR0_DSS_16B                          ((uint32_t)0x0000000F)         /*!< Êý¾ÝÖ¡³¤¶ÈÎª16Î»                      */
#define SPI_CR0_CPOL                             ((uint32_t)0x00000040)         /*!< SPIÊ±ÖÓ¼«ÐÔÏàÎ»¿ØÖÆ                   */
#define SPI_CR0_CPHA                             ((uint32_t)0x00000080)         /*!< SPIÊ±ÖÓ¼«ÐÔÏàÎ»¿ØÖÆ                   */
#define SPI_CR0_SCR                              ((uint32_t)0x0000FF00)         /*!< SPIÊ±ÖÓ·ÖÆµÏµÊý                       */

/*******************  Bit definition for SPI_CR1 register  ********************/
#define SPI_CR1_LOOPBACK                         ((uint32_t)0x00000001)         /*!< »ØÈÆÄ£Ê½¿ØÖÆ                          */
#define SPI_CR1_SPIEN                            ((uint32_t)0x00000002)         /*!< SPIÊ¹ÄÜ¿ØÖÆ                           */
#define SPI_CR1_MSTR                             ((uint32_t)0x00000004)         /*!< Ö÷´ÓÄ£Ê½Ñ¡Ôñ                          */
#define SPI_CR1_SOD                              ((uint32_t)0x00000008)         /*!< ´Ó»úÊä³ö½ûÖ¹¿ØÖÆ                      */

/******************** Bit definition for SPI_DR register   ********************/
#define SPI_DR_DR                                ((uint32_t)0x0000FFFF)         /*!< ´«ÊäÊý¾Ý                              */

/********************  Bit definition for SPI_SR register  ********************/
#define SPI_SR_TFE                               ((uint32_t)0x00000001)         /*!< ·¢ËÍFIFOÈ«¿Õ±êÖ¾Î»                    */
#define SPI_SR_TFNF                              ((uint32_t)0x00000002)         /*!< ·¢ËÍFIFOÎ´Âú±êÖ¾Î»                    */
#define SPI_SR_RFNE                              ((uint32_t)0x00000004)         /*!< ½ÓÊÕFIFO·Ç¿Õ±êÖ¾Î»                    */
#define SPI_SR_RFF                               ((uint32_t)0x00000008)         /*!< ½ÓÊÕFIFOÈ«Âú±êÖ¾Î»                    */
#define SPI_SR_BUSY                              ((uint32_t)0x00000010)         /*!< Êý¾Ý´«Êä×´Ì¬±êÖ¾Î»                    */

/********************  Bit definition for SPI_CPSR register  ********************/
#define SPI_CPSR_CPSR                            ((uint32_t)0x000000FF)         /*!< SPIÊ±ÖÓÔ¤·ÖÆµÏµÊý                     */

/********************  Bit definition for SPI_IE register  ********************/
#define SPI_IE_RFOF                              ((uint32_t)0x00000001)         /*!< ½ÓÊÕFIFOÒç³öÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ              */
#define SPI_IE_RFNEOT                            ((uint32_t)0x00000002)         /*!< ½ÓÊÕFIFO·Ç¿Õ²¢³¬Ê±ÖÐ¶ÏÊ¹ÄÜ¿Ø          */
#define SPI_IE_RFHF                              ((uint32_t)0x00000004)         /*!< ½ÓÊÕFIFOÊý¾Ý°ëÂú»ò¹ý°ëÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ    */
#define SPI_IE_TFHF                              ((uint32_t)0x00000008)         /*!< ·¢ËÍFIFOÊý¾Ý°ëÂú»ò¹ý°ëÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ    */

/********************  Bit definition for SPI_RIS register  ********************/
#define SPI_RIS_RFOVF                            ((uint32_t)0x00000001)         /*!< ½ÓÊÕFIFOÒç³ö±êÖ¾Î»                    */
#define SPI_RIS_RFNETO                           ((uint32_t)0x00000002)         /*!< ½ÓÊÕFIFO·Ç¿Õ²¢³¬Ê±±êÖ¾Î»              */
#define SPI_RIS_RFHF                             ((uint32_t)0x00000004)         /*!< ½ÓÊÕFIFOÊý¾Ý°ëÂú»ò¹ý°ë±êÖ¾Î»          */
#define SPI_RIS_TFHF                             ((uint32_t)0x00000008)         /*!< ·¢ËÍFIFOÊý¾Ý°ëÂú»ò¹ý°ë±êÖ¾Î»          */

/********************  Bit definition for SPI_EIS register  ********************/
#define SPI_EIS_RFOVF                            ((uint32_t)0x00000001)         /*!< ½ÓÊÕFIFOÒç³öÖÐ¶Ï±êÖ¾Î»                */
#define SPI_EIS_RFNETO                           ((uint32_t)0x00000002)         /*!< ½ÓÊÕFIFO·Ç¿Õ²¢³¬Ê±ÖÐ¶Ï±êÖ¾Î»          */
#define SPI_EIS_RFHF                             ((uint32_t)0x00000004)         /*!< ½ÓÊÕFIFOÊý¾Ý°ëÂú»ò¹ý°ëÖÐ¶Ï±êÖ¾Î»      */
#define SPI_EIS_TFHF                             ((uint32_t)0x00000008)         /*!< ·¢ËÍFIFOÊý¾Ý°ëÂú»ò¹ý°ëÖÐ¶Ï±êÖ¾Î»      */

/********************  Bit definition for SPI_ICR register  ********************/
#define SPI_ICR_RFOVF                            ((uint32_t)0x00000001)         /*!< ½ÓÊÕFIFOÒç³öÖÐ¶ÏÇå³ý                  */
#define SPI_ICR_RFNETO                           ((uint32_t)0x00000002)         /*!< ½ÓÊÕFIFO·Ç¿Õ²¢³¬Ê±ÖÐ¶Ï±êÖ¾Î»          */

/********************  Bit definition for SPI_CSCR register  ********************/
#define SPI_CSCR_SWSEL                           ((uint32_t)0x00000004)         /*!< Æ¬Ñ¡ÐÅºÅ¿ØÖÆ·½Ê½Ñ¡Ôñ                  */
#define SPI_CSCR_SWCS                            ((uint32_t)0x00000008)         /*!< Èí¼þÆ¬Ñ¡ÐÅºÅ¿ØÖÆ                      */


/******************************************************************************/
/*                                                                            */
/*                   Inter-integrated Circuit Interface (I2C)                 */
/*                                                                            */
/******************************************************************************/

/*******************  Bit definition for I2C_CSR register  *******************/
#define I2C_CSR_ACK                              ((uint32_t)0x00000004)         /*!< Ó¦´ðÎ»¿ØÖÆ                            */
#define I2C_CSR_IS                               ((uint32_t)0x00000008)         /*!< I2CÖÐ¶Ï±êÖ¾Î»                         */
#define I2C_CSR_STOP                             ((uint32_t)0x00000010)         /*!< I2C·¢ËÍÍ£Ö¹Î»                         */
#define I2C_CSR_START                            ((uint32_t)0x00000020)         /*!< I2C·¢ËÍÆðÊ¼Î»                         */
#define I2C_CSR_EN                               ((uint32_t)0x00000040)         /*!< I2CÄ£¿éÊ¹ÄÜ¿ØÖÆ                       */
#define I2C_CSR_FILTERDELAY                      ((uint32_t)0x0000FF00)         /*!< I2CÊ±ÖÓÂË²¨ÑÓ³Ù                       */
#define I2C_CSR_DIV                              ((uint32_t)0x03FF0000)         /*!< I2CÊ±ÖÓ·ÖÆµ                           */

/*******************  Bit definition for I2C_SR register  *******************/
#define I2C_SR_STAT                              ((uint32_t)0x0000F800)         /*!< I2C×ÜÏß×´Ì¬                           */

/*******************  Bit definition for I2C_DR register  *******************/
#define I2C_DR_DATA                              ((uint32_t)0x000000FF)         /*!< DATA                                  */

/*******************  Bit definition for I2C_OAR register  *******************/
#define I2C_OAR_BCSTEN                           ((uint32_t)0x00000001)         /*!< ¹ã²¥Ñ°Ö·Ê¹ÄÜÎ»                        */    
#define I2C_OAR_ADDR                             ((uint32_t)0x000000FE)         /*!< ´Ó»úµØÖ·                              */

/*******************  Bit definition for I2C_CCR register  *******************/
#define I2C_CCR_MASK                             ((uint32_t)0x000000FF)         /*!< ³õÊ¼»¯Çå³ýÂë                          */
#define I2C_CCR_ACK                              ((uint32_t)0x00000004)         /*!< Ó¦´ðÎ»¿ØÖÆ                            */
#define I2C_CCR_IS                               ((uint32_t)0x00000008)         /*!< I2CÖÐ¶Ï±êÖ¾Î»                         */
#define I2C_CCR_STOP                             ((uint32_t)0x00000010)         /*!< I2C·¢ËÍÍ£Ö¹Î»                         */
#define I2C_CCR_START                            ((uint32_t)0x00000020)         /*!< I2C·¢ËÍÆðÊ¼Î»                         */
#define I2C_CCR_EN                               ((uint32_t)0x00000040)         /*!< I2CÄ£¿éÊ¹ÄÜ¿ØÖÆ                       */
#define I2C_CCR_FILTERDELAY                      ((uint32_t)0x0000F000)         /*!< I2CÊ±ÖÓÂË²¨ÑÓ³Ù                       */
#define I2C_CCR_DIV                              ((uint32_t)0x03FF0000)         /*!< I2CÊ±ÖÓ·ÖÆµ                           */


/******************************************************************************/
/*                                                                            */
/*                      Analog to Digital Converter (ADC)                     */
/*                                                                            */
/******************************************************************************/


/********************  Bits definition for ADC_CR register  ******************/
#define ADC_CR_ADEN                              ((uint32_t)0x00000001)         /*!< ADCÊ¹ÄÜ¿ØÖÆ                           */
#define ADC_CR_MODE                              ((uint32_t)0x00000002)         /*!< ADCÄ£Ê½                               */
#define ADC_CR_SOCSEL                            ((uint32_t)0x0000000C)         /*!< ADC´¥·¢Ô´Ñ¡Ôñ                         */
#define ADC_CR_SOCSEL_SW                         ((uint32_t)0x00000000)         /*!< Èí¼þ¼Ä´æÆ÷¿ØÖÆ                        */
#define ADC_CR_SOCSEL_TMR                        ((uint32_t)0x00000004)         /*!< ¶¨Ê±Æ÷´¥·¢                            */
#define ADC_CR_SOCSEL_EXTRISE                    ((uint32_t)0x00000008)         /*!< Íâ²¿¹Ü½ÅÉÏÉýÑØ´¥·¢                    */

#define ADC_CR_TMRSEL                            ((uint32_t)0x00000030)         /*!< ADC¶¨Ê±´¥·¢Ô´Ñ¡Ôñ                     */
#define ADC_CR_TMRSEL_T1                         ((uint32_t)0x00000010)         /*!< TIMER1                                */
#define ADC_CR_TMRSEL_T2                         ((uint32_t)0x00000020)         /*!< TIMER2                                */
#define ADC_CR_TMRSEL_T3                         ((uint32_t)0x00000030)         /*!< TIMER3                                */
#define ADC_CR_TMRSEL_T5                         ((uint32_t)0x00000050)         /*!< TIMER5                                */
#define ADC_CR_TMRSEL_T6                         ((uint32_t)0x00000060)         /*!< TIMER6                                */
#define ADC_CR_TMRSEL_T7                         ((uint32_t)0x00000070)         /*!< TIMER7                                */

#define ADC_CR_ADCAL                             ((uint32_t)0x00000100)         /*!< ADC¶Ì½Ó¿ØÖÆ                           */
#define ADC_CR_HSSMP                             ((uint32_t)0x00000200)         /*!< ADC¸ßËÙÄ£Ê½Ñ¡Ôñ                       */
#define ADC_CR_EOCIE                             ((uint32_t)0x00000400)         /*!< ADCÍê³É×ª»»ÖÐ¶ÏÊ¹ÄÜ                   */
#define ADC_CR_ALIGN                             ((uint32_t)0x00000800)         /*!< ADC×ª»»½á¹û¶ÔÆë¸ñÊ½Ñ¡Ôñ               */
#define ADC_CR_ADSTART                           ((uint32_t)0x00001000)         /*!< ADCÆô¶¯×ª»»¿ØÖÆ                       */

#define ADC_CR_CHSEL                             ((uint32_t)0x001F0000)         /*!< ADCÍ¨µÀÑ¡Ôñ                           */
#define ADC_CR_CHSEL_0                           ((uint32_t)0x00000000)         /*!< PA0                                   */
#define ADC_CR_CHSEL_1                           ((uint32_t)0x00010000)         /*!< PA1                                   */
#define ADC_CR_CHSEL_2                           ((uint32_t)0x00020000)         /*!< PA2                                   */
#define ADC_CR_CHSEL_3                           ((uint32_t)0x00030000)         /*!< PA3                                   */
#define ADC_CR_CHSEL_4                           ((uint32_t)0x00040000)         /*!< PA4                                   */
#define ADC_CR_CHSEL_5                           ((uint32_t)0x00050000)         /*!< PA5                                   */
#define ADC_CR_CHSEL_6                           ((uint32_t)0x00060000)         /*!< PA6                                   */
#define ADC_CR_CHSEL_7                           ((uint32_t)0x00070000)         /*!< PA7                                   */
#define ADC_CR_CHSEL_8                           ((uint32_t)0x00080000)         /*!< PB1                                   */
#define ADC_CR_CHSEL_9                           ((uint32_t)0x00090000)         /*!< PB2                                   */
#define ADC_CR_CHSEL_10                          ((uint32_t)0x000A0000)         /*!< PB3                                   */
#define ADC_CR_CHSEL_11                          ((uint32_t)0x000B0000)         /*!< PB4                                   */
#define ADC_CR_CHSEL_12                          ((uint32_t)0x000C0000)         /*!< PB0                                   */
#define ADC_CR_CHSEL_13                          ((uint32_t)0x000D0000)         /*!< Ä£ÄâÍ¨µÀµçÑ¹                          */
#define ADC_CR_CHSEL_14                          ((uint32_t)0x000E0000)         /*!< ADC»ù×¼µçÑ¹                           */
#define ADC_CR_CHSEL_15                          ((uint32_t)0x000F0000)         /*!< VSSA                                  */
#define ADC_CR_CHSEL_16                          ((uint32_t)0x00100000)         /*!< Main LDO                              */
#define ADC_CR_CHSEL_17                          ((uint32_t)0x00110000)         /*!< PB5                                   */
#define ADC_CR_CHSEL_18                          ((uint32_t)0x00120000)         /*!< PB6                                   */
#define ADC_CR_CHSEL_19                          ((uint32_t)0x00130000)         /*!< PB7                                   */

#define ADC_CR_ANATESTSEL                        ((uint32_t)0x00200000)         /*!< Ä£ÄâÍ¨µÀµçÑ¹Ñ¡Ôñ                      */
#define ADC_CR_SCAN                              ((uint32_t)0x00400000)         /*!< É¨ÃèÄ£Ê½Ñ¡Ôñ                          */
#define ADC_CR_SCANIE                            ((uint32_t)0x00800000)         /*!< ADCÉ¨ÃèÍê³ÉÖÐ¶ÏÊ¹ÄÜ                   */
#define ADC_CR_SDIF                              ((uint32_t)0x01000000)         /*!< ADCÍ¨µÀ²î·Ö/µ¥¶ËÊäÈëÑ¡Ôñ              */
#define ADC_CR_AVG                               ((uint32_t)0x02000000)         /*!< ADC×ª»»½á¹ûÇóÆ½¾ù                     */
#define ADC_CR_VREFSEL                           ((uint32_t)0x04000000)         /*!< ADC»ù×¼µçÑ¹Ñ¡Ôñ                       */
#define ADC_CR_VREFTESTEN                        ((uint32_t)0x08000000)         /*!< ADC»ù×¼µçÑ¹Ñ¡ÔñµçÂ·²âÊÔÊ¹ÄÜ           */
#define ADC_CR_EXTTRIGSEL                        ((uint32_t)0x20000000)         /*!< ADCÍâ²¿¹Ü½Å´¥·¢Ô´Ñ¡Ôñ                 */
/********************  Bits definition for ADC_TRSTN register  ******************/
#define ADC_TRSTN_TRSTN                          ((uint32_t)0x0000003F)         /*!< ADC×¼±¸¾ÍÐ÷Ê±¼ä                       */
#define ADC_TRSTN_SAMPLE                         ((uint32_t)0x00007F00)         /*!< ADC²ÉÑùÊ±¼ä                           */
#define ADC_TRSTN_CLKDIV                         ((uint32_t)0x007F0000)         /*!< ADCÊ±ÖÓ·ÖÆµ                           */
#define ADC_TRSTN_UPTIME                         ((uint32_t)0x07000000)         /*!< ADC½á¹û¸üÐÂÆµ´Î                       */
#define ADC_TRSTN_UPTIME_DIV1                    ((uint32_t)0x00000000)         /*!< 1´Î×ª»»                               */
#define ADC_TRSTN_UPTIME_DIV2                    ((uint32_t)0x00000000)         /*!< 2´Î×ª»»                               */  
#define ADC_TRSTN_UPTIME_DIV4                    ((uint32_t)0x00000000)         /*!< 4´Î×ª»»                               */  
#define ADC_TRSTN_UPTIME_DIV8                    ((uint32_t)0x00000000)         /*!< 8´Î×ª»»                               */  
#define ADC_TRSTN_UPTIME_DIV16                   ((uint32_t)0x00000000)         /*!< 16´Î×ª»»                              */  
#define ADC_TRSTN_UPTIME_DIV32                   ((uint32_t)0x00000000)         /*!< 32´Î×ª»»                              */  
#define ADC_TRSTN_UPTIME_DIV64                   ((uint32_t)0x00000000)         /*!< 64´Î×ª»»                              */  
#define ADC_TRSTN_UPTIME_DIV128                  ((uint32_t)0x00000000)         /*!< 128´Î×ª»»                             */  

/********************  Bits definition for ADC_SR register  ******************/
#define ADC_SR_ADRDY                             ((uint32_t)0x00000001)         /*!< ADCÆô¶¯Íê³É±êÖ¾Î»                     */
#define ADC_SR_EOC                               ((uint32_t)0x00000002)         /*!< ADC×ª»»Íê³É±êÖ¾Î»                     */
#define ADC_SR_DONE                              ((uint32_t)0x00000004)         /*!< ADCÉ¨ÃèÍê³É±êÖ¾Î»                     */
/********************  Bits definition for ADC_DR register  ******************/
#define ADC_DR_DATA                              ((uint32_t)0x0000FFFF)         /*!< ADC×ª»»½á¹û                           */

/********************  Bits definition for ADC_OR register  ******************/
#define ADC_OR_OFFSET                            ((uint32_t)0x0000003F)         /*!< ADC½á¹ûÐ£ÕýÆ«²î                       */
#define ADC_OR_GCMP                              ((uint32_t)0x00000100)         /*!< ADCÄÚ²¿±È½ÏÆ÷ÔöÒæÑ¡Ôñ                 */

/********************  Bits definition for ADC_SCAN1 register  ******************/
#define ADC_SCAN1_CH0                            ((uint32_t)0x0000001F)         /*!< ADCÉ¨ÃèµÚ0¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN1_CH1                            ((uint32_t)0x000003E0)         /*!< ADCÉ¨ÃèµÚ1¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN1_CH2                            ((uint32_t)0x00007C00)         /*!< ADCÉ¨ÃèµÚ2¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN1_CH3                            ((uint32_t)0x000F8000)         /*!< ADCÉ¨ÃèµÚ3¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN1_CH4                            ((uint32_t)0x01F00000)         /*!< ADCÉ¨ÃèµÚ4¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN1_CH5                            ((uint32_t)0x3E000000)         /*!< ADCÉ¨ÃèµÚ5¸öÍ¨µÀÑ¡Ôñ                  */

/********************  Bits definition for ADC_SCAN2 register  ******************/
#define ADC_SCAN2_CH6                            ((uint32_t)0x0000001F)         /*!< ADCÉ¨ÃèµÚ6¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN2_CH7                            ((uint32_t)0x000003E0)         /*!< ADCÉ¨ÃèµÚ7¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN2_CH8                            ((uint32_t)0x00007C00)         /*!< ADCÉ¨ÃèµÚ8¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN2_CH9                            ((uint32_t)0x000F8000)         /*!< ADCÉ¨ÃèµÚ9¸öÍ¨µÀÑ¡Ôñ                  */
#define ADC_SCAN2_CH10                           ((uint32_t)0x01F00000)         /*!< ADCÉ¨ÃèµÚ10¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN2_CH11                           ((uint32_t)0x3E000000)         /*!< ADCÉ¨ÃèµÚ11¸öÍ¨µÀÑ¡Ôñ                 */

/********************  Bits definition for ADC_SCAN3 register  ******************/
#define ADC_SCAN3_CH12                           ((uint32_t)0x0000001F)         /*!< ADCÉ¨ÃèµÚ12¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN3_CH13                           ((uint32_t)0x000003E0)         /*!< ADCÉ¨ÃèµÚ13¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN3_CH14                           ((uint32_t)0x00007C00)         /*!< ADCÉ¨ÃèµÚ14¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN3_CH15                           ((uint32_t)0x000F8000)         /*!< ADCÉ¨ÃèµÚ15¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN3_CH16                           ((uint32_t)0x01F00000)         /*!< ADCÉ¨ÃèµÚ16¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN3_CH17                           ((uint32_t)0x3E000000)         /*!< ADCÉ¨ÃèµÚ17¸öÍ¨µÀÑ¡Ôñ                 */

/********************  Bits definition for ADC_SCAN4 register  ******************/
#define ADC_SCAN4_CH18                           ((uint32_t)0x0000001F)         /*!< ADCÉ¨ÃèµÚ18¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN4_CH19                           ((uint32_t)0x000003E0)         /*!< ADCÉ¨ÃèµÚ19¸öÍ¨µÀÑ¡Ôñ                 */
#define ADC_SCAN4_CNT                            ((uint32_t)0x001F0000)         /*!< ADCÉ¨ÃèÍ¨µÀ¸öÊýÑ¡Ôñ                   */



/******************************************************************************/
/*                                                                            */
/*                         comparator (CMPOPA)                                */
/*                                                                            */
/******************************************************************************/


/*******************  Bit definition for CMPOPA_CR register  ********************/
#define CMPOPA_CR_EN                             ((uint32_t)0x00000001)         /*!< ±È½ÏÆ÷Ê¹ÄÜ¿ØÖÆ                        */   
#define CMPOPA_CR_COUT                           ((uint32_t)0x00000002)         /*!< ±È½ÏÆ÷Êä³ö½á¹û                        */

#define CMPOPA_CR_REFSEL                         ((uint32_t)0x0000000C)         /*!< ±È½ÏÆ÷¸º¶ËÊäÈëÑ¡Ôñ                    */
#define CMPOPA_CR_REFSEL_PIN                     ((uint32_t)0x00000000)         /*!< Ñ¡Ôñcomp_inn_3v                       */
#define CMPOPA_CR_REFSEL_DAC                     ((uint32_t)0x00000004)         /*!< Ñ¡Ôñ5bitDACÊä³ö                       */
#define CMPOPA_CR_REFSEL_BG                      ((uint32_t)0x00000008)         /*!< Ñ¡ÔñBandGapµçÑ¹                       */

#define CMPOPA_CR_FS                             ((uint32_t)0x00000070)         /*!< Êý×ÖÂË²¨²ÉÑù¿ØÖÆ                      */
#define CMPOPA_CR_FS_X1                          ((uint32_t)0x00000000)         /*!< ÎÞÂË²¨Ö±Í¨                            */
#define CMPOPA_CR_FS_X2                          ((uint32_t)0x00000010)         /*!< 2´Î²ÉÑù                               */
#define CMPOPA_CR_FS_X4                          ((uint32_t)0x00000020)         /*!< 4´Î²ÉÑù                               */
#define CMPOPA_CR_FS_X8                          ((uint32_t)0x00000030)         /*!< 8´Î²ÉÑù                               */
#define CMPOPA_CR_FS_X16                         ((uint32_t)0x00000040)         /*!< 16´Î²ÉÑù                              */
#define CMPOPA_CR_FS_X32                         ((uint32_t)0x00000050)         /*!< 32´Î²ÉÑù                              */
#define CMPOPA_CR_FS_X64                         ((uint32_t)0x00000060)         /*!< 64´Î²ÉÑù                              */

#define CMPOPA_CR_HSMODE                         ((uint32_t)0x00000080)         /*!< ¸ßËÙÄ£Ê½Ê¹ÄÜ¿ØÖÆ                      */
#define CMPOPA_CR_OUTPUTPOL                      ((uint32_t)0x00000100)         /*!< ±È½ÏÆ÷Êä³ö¼«ÐÔÑ¡Ôñ                    */
#define CMPOPA_CR_INPSEL                         ((uint32_t)0x00003000)         /*!< ±È½ÏÆ÷Õý¶ËÊäÈë                        */
#define CMPOPA_CR_INPSEL_INP0                    ((uint32_t)0x00000000)         /*!< Ñ¡Ôñcomp_inp0_3v                      */
#define CMPOPA_CR_INPSEL_INP1                    ((uint32_t)0x00001000)         /*!< Ñ¡Ôñcomp_inp1_3v Selection            */
#define CMPOPA_CR_INPSEL_INP2                    ((uint32_t)0x00002000)         /*!< Ñ¡Ôñcomp_inp2_3v Selection            */
#define CMPOPA_CR_INPSEL_OPA                     ((uint32_t)0x00003000)         /*!< Ñ¡ÔñOPA_out Selection                 */

/********************  Bit definition for CMPOPA_IE register  ********************/
#define CMPOPA_IE_FALL                           ((uint32_t)0x00000001)         /*!< ±È½ÏÆ÷Êä³öÏÂ½µÑØ´¥·¢ÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ      */
#define CMPOPA_IE_RISE                           ((uint32_t)0x00000002)         /*!< ±È½ÏÆ÷Êä³öÉÏÉýÑØ´¥·¢ÖÐ¶ÏÊ¹ÄÜ¿ØÖÆ      */

/********************  Bit definition for CMPOPA_EIS register  ********************/
#define CMPOPA_EIS_FALL                          ((uint32_t)0x00000001)         /*!< ±È½ÏÆ÷Êä³öÏÂ½µÑØ´¥·¢ÖÐ¶Ï±êÖ¾Î»        */
#define CMPOPA_EIS_RISE                          ((uint32_t)0x00000002)         /*!< ±È½ÏÆ÷Êä³öÉÏÉýÑØ´¥·¢ÖÐ¶Ï±êÖ¾Î»        */

/********************  Bit definition for CMPOPA_INITDELAY register  ********************/
#define CMPOPA_INITDELAY                         ((uint32_t)0x000003FF)         /*!< ³õÊ¼»¯ÑÓÊ±Ê±¼äÅäÖÃ                    */


/******************************************************************************/
/*                                                                            */
/*                      CRC Registers                                     */
/*                                                                            */
/******************************************************************************/


/*******************  Bit definition for CRC_CR register  *******************/
#define CRC_CR_EN                                ((uint32_t)0x00000001)         /*!< CRCÄ£¿éÊ¹ÄÜ¿ØÖÆ                       */
#define CRC_CR_INIT                              ((uint32_t)0x00000002)         /*!< CRC³õÊ¼»¯¿ØÖÆ                         */
#define CRC_CR_DINWIDTH                          ((uint32_t)0x00000004)         /*!< CRCÊäÈëÑ¡Ôñ                           */
#define CRC_CR_INPUT_BITREV                      ((uint32_t)0x00000008)         /*!< ÊäÈëÎ»ÐòÁÐµßµ¹                        */
#define CRC_CR_INPUT_BYTEREV                     ((uint32_t)0x00000010)         /*!< ÊäÈë×Ö½ÚÁÐµßµ¹                        */
#define CRC_CR_OUTPUT_BITREV                     ((uint32_t)0x00000020)         /*!< Êä³öÎ»ÐòÁÐµßµ¹                        */

/*******************  Bit definition for CRC_SDR register  *******************/ 
#define CRC_SDR_MASK                             ((uint32_t)0x0000FFFF)         /*!< CRCÖÖ×Ó¼Ä´æÆ÷                         */

/*******************  Bit definition for CRC_POLY register  *******************/  
#define CRC_POLY_MASK                            ((uint32_t)0x0000FFFF)         /*!< CRC¶àÏîÊ½¼Ä´æÆ÷                       */

/*******************  Bit definition for CRC_DIN register  *******************/  
#define CRC_DIN_MASK                             ((uint32_t)0x0000FFFF)         /*!< CRCÊý¾ÝÊäÈë¼Ä´æÆ÷                     */

/*******************  Bit definition for CRC_DOUT register  *******************/  
#define CRC_DOUT_MASK                            ((uint32_t)0x0000FFFF)         /*!< CRCÊý¾ÝÊä³ö¼Ä´æÆ÷                     */


/******************************************************************************/
/*                                                                            */
/*                      Analog MIX Function (ANAMIX)                          */
/*                                                                            */
/******************************************************************************/

/********************  Bits definition for ANAMIX_VDD_LVD_CON register  ******************/
#define ANAMIX_VDD_LVD_CON_EN                    ((uint32_t)0x00000001)         /*!< LVD module enabling control           */
#define ANAMIX_VDD_LVD_CON_TRIP                  ((uint32_t)0x0000000E)         /*!< LVD 5V LVDãÐÖµÑ¡Ôñ                    */
#define ANAMIX_VDD_LVD_CON_2V0                   ((uint32_t)0x00000000)         /*!< LVDãÐÖµ 2V                            */
#define ANAMIX_VDD_LVD_CON_1V8                   ((uint32_t)0x00000002)         /*!< LVDãÐÖµ 1.7V                          */
#define ANAMIX_VDD_LVD_CON_2V2                   ((uint32_t)0x00000004)         /*!< LVDãÐÖµ 2.2V                          */
#define ANAMIX_VDD_LVD_CON_2V5                   ((uint32_t)0x00000006)         /*!< LVDãÐÖµ 2.5V                          */
#define ANAMIX_VDD_LVD_CON_2V75                  ((uint32_t)0x00000008)         /*!< LVDãÐÖµ 2.75V                         */
#define ANAMIX_VDD_LVD_CON_3V0                   ((uint32_t)0x0000000A)         /*!< LVDãÐÖµ 3.0V                          */
#define ANAMIX_VDD_LVD_CON_3V5                   ((uint32_t)0x0000000C)         /*!< LVDãÐÖµ 3.5V                          */
#define ANAMIX_VDD_LVD_CON_4V0                   ((uint32_t)0x0000000E)         /*!< LVDãÐÖµ 4.0V                          */

/********************  Bits definition for ANAMIX_VDDLVDCTRL register  ******************/
#define ANAMIX_LDO_LVD_CON_TRIP                  ((uint32_t)0x00000007)         /*!< 1.5V LVDãÐÖµÑ¡Ôñ                      */
#define ANAMIX_LDO_LVD_CON_1V35                  ((uint32_t)0x00000001)         /*!< LVDãÐÖµ 1.35V                         */
#define ANAMIX_LDO_LVD_CON_1V4                   ((uint32_t)0x00000002)         /*!< LVDãÐÖµ 1.4V                          */
#define ANAMIX_LDO_LVD_CON_1V45                  ((uint32_t)0x00000004)         /*!< LVDãÐÖµ 1.45V                         */

/********************  Bits definition for ANAMIX_EOSC_CON1 register  ******************/
#define ANAMIX_EOSC_CON1_EOSCEN                  ((uint32_t)0x00000001)        /*!< EOSCÊ¹ÄÜ¿ØÖÆ                           */
#define ANAMIX_EOSC_CON1_AUTOAMP                 ((uint32_t)0x00000002)        /*!< EOSC·ù¶È×Ô¶¯¿ØÖÆ                       */
#define ANAMIX_EOSC_CON1_EXCLKEN                 ((uint32_t)0x00000004)        /*!< Íâ²¿ÊäÈëÊ±ÖÓÊ¹ÄÜ¿ØÖÆ                   */
#define ANAMIX_EOSC_CON1_EOSCRANG                ((uint32_t)0x00000010)        /*!< Crystal 20MÊ±ÖÓÆµÂÊ·¶Î§Ñ¡Ôñ            */

#define ANAMIX_EOSC_CON1_EOSCDEGLITCH            ((uint32_t)0x00000300)        /*!< ¸ßÆµcrystal deglitchÑÓ³ÙÑ¡Ôñ           */
#define ANAMIX_EOSC_CON1_EOSCDEGLITCH_4NS        ((uint32_t)0x00000000)        /*!< ¸ßÆµcrystal deglitchÑÓ³Ù 4ns           */
#define ANAMIX_EOSC_CON1_EOSCDEGLITCH_6NS        ((uint32_t)0x00000100)        /*!< ¸ßÆµcrystal deglitchÑÓ³Ù 6ns           */
#define ANAMIX_EOSC_CON1_EOSCDEGLITCH_8NS        ((uint32_t)0x00000200)        /*!< ¸ßÆµcrystal deglitchÑÓ³Ù 8ns           */
#define ANAMIX_EOSC_CON1_EOSCDEGLITCH_10NS       ((uint32_t)0x00000300)        /*!< ¸ßÆµcrystal deglitchÑÓ³Ù 10ns          */
#define ANAMIX_EOSC_CON1_EOSCDEGLITCH_BYPASSEN   ((uint32_t)0x00000400)        /*!< deglitch bypass¿ØÖÆ                    */
#define ANAMIX_EOSC_CON1_EOSCWORK_READY          ((uint32_t)0x80000000)        /*!< ReadyÖ¸±ê £¨Ö»¶Á£©                     */

/********************  Bits definition for ANAMIX_EOSC_CON2 register  ******************/
#define ANAMIX_EOSC_CON2_EOSCDRIVE               ((uint32_t)0x00000007)        /*!< crystalÇý¶¯Ç¿¶È¿ØÖÆ                    */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX1             ((uint32_t)0x00000000)        /*!< crystalÇý¶¯Ç¿¶È X1                     */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX1P5           ((uint32_t)0x00000001)        /*!< crystalÇý¶¯Ç¿¶È X1.5                   */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX2             ((uint32_t)0x00000002)        /*!< crystalÇý¶¯Ç¿¶È X2                     */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX2P5           ((uint32_t)0x00000003)        /*!< crystalÇý¶¯Ç¿¶È X2.5                   */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX3             ((uint32_t)0x00000004)        /*!< crystalÇý¶¯Ç¿¶È X3                     */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX3P5           ((uint32_t)0x00000005)        /*!< crystalÇý¶¯Ç¿¶È X3.5                   */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX4             ((uint32_t)0x00000006)        /*!< crystalÇý¶¯Ç¿¶È X4                     */
#define ANAMIX_EOSC_CON2_EOSCDRIVEX4P5           ((uint32_t)0x00000007)        /*!< crystalÇý¶¯Ç¿¶È X4.5                   */

#define ANAMIX_EOSC_CON2_EOSCFBRES               ((uint32_t)0x00000300)        /*!< crystalµÄfeedbackµç×èÑ¡Ôñ¿ØÖÆ          */
#define ANAMIX_EOSC_CON2_EOSCFBRES_800K          ((uint32_t)0x00000100)        /*!< crystalµÄfeedbackµç×èÑ¡Ôñ800k          */
#define ANAMIX_EOSC_CON2_EOSCFBRES_500K          ((uint32_t)0x00000200)        /*!< crystalµÄfeedbackµç×èÑ¡Ôñ500k          */
#define ANAMIX_EOSC_CON2_EOSCFBRES_220K          ((uint32_t)0x00000300)        /*!< crystalµÄfeedbackµç×èÑ¡Ôñ220k          */

/********************  Bits definition for ANAMIX_IOSC_36M_CON register  ******************/
#define ANAMIX_IOSC_36M_CON_EN                   ((uint32_t)0x00000001)        /*!< RC 36MÊ¹ÄÜ¿ØÖÆ                         */
#define ANAMIX_IOSC_36M_CON_TRIMON               ((uint32_t)0x0000FF00)        /*!< RC 36MÐ£ÕýÖµ¿ØÖÆ                       */
#define ANAMIX_IOSC_36M_CON_TRIM                 ((uint32_t)0x01FF0000)        /*!< RC 36MÐ£ÕýÖµ                           */

/********************  Bits definition for ANAMIX_IOSC_32K_CON register  ******************/
#define ANAMIX_IOSC_32K_CON_EN                   ((uint32_t)0x00000001)        /*!< RC 32KÊ¹ÄÜ¿ØÖÆ                         */
#define ANAMIX_IOSC_32K_CON_TRIM                 ((uint32_t)0x000000F0)        /*!< RC 32KÐ£ÕýÖµ                           */
#define ANAMIX_IOSC_32K_CON_TRIMON               ((uint32_t)0x0000FF00)        /*!< RC 32KÐ£ÕýÖµ¿ØÖÆ                       */

/********************  Bits definition for ANAMIX_FD_CON register  ******************/
#define ANAMIX_FD_CON_FDEN                       ((uint32_t)0x00000001)        /*!< ±¶ÆµÄ£¿éÊ¹ÄÜ¿ØÖÆ                       */

/********************  Bits definition for ANAMIX_DEGLITCH_CON register  ******************/
#define ANAMIX_DEGLITCH_CON_PA                   ((uint32_t)0x00000030)        /*!< PAÊä³öÑÓ³Ù¿ØÖÆ                         */
#define ANAMIX_DEGLITCH_CON_PA_1US               ((uint32_t)0x00000000)        /*!< PAÊä³öÑÓ³Ù 1US                         */
#define ANAMIX_DEGLITCH_CON_PA_2US               ((uint32_t)0x00000010)        /*!< PAÊä³öÑÓ³Ù 2US                         */
#define ANAMIX_DEGLITCH_CON_PA_3US               ((uint32_t)0x00000020)        /*!< PAÊä³öÑÓ³Ù 3US                         */
#define ANAMIX_DEGLITCH_CON_PA_4US               ((uint32_t)0x00000030)        /*!< PAÊä³öÑÓ³Ù 4US                         */
#define ANAMIX_DEGLITCH_CON_PB                   ((uint32_t)0x000000C0)        /*!< PBÊä³öÑÓ³Ù¿ØÖÆ                         */
#define ANAMIX_DEGLITCH_CON_PB_1US               ((uint32_t)0x00000000)        /*!< PBÊä³öÑÓ³Ù 1US                         */
#define ANAMIX_DEGLITCH_CON_PB_2US               ((uint32_t)0x00000040)        /*!< PBÊä³öÑÓ³Ù 2US                         */
#define ANAMIX_DEGLITCH_CON_PB_3US               ((uint32_t)0x00000080)        /*!< PBÊä³öÑÓ³Ù 3US                         */
#define ANAMIX_DEGLITCH_CON_PB_4US               ((uint32_t)0x000000C0)        /*!< PBÊä³öÑÓ³Ù 4US                         */
#define ANAMIX_DEGLITCH_CON_PF                   ((uint32_t)0x00000300)        /*!< PFÊä³öÑÓ³Ù¿ØÖÆ                         */
#define ANAMIX_DEGLITCH_CON_PF_1US               ((uint32_t)0x00000000)        /*!< PFÊä³öÑÓ³Ù 1US                         */
#define ANAMIX_DEGLITCH_CON_PF_2US               ((uint32_t)0x00000100)        /*!< PFÊä³öÑÓ³Ù 2US                         */
#define ANAMIX_DEGLITCH_CON_PF_3US               ((uint32_t)0x00000200)        /*!< PFÊä³öÑÓ³Ù 3US                         */
#define ANAMIX_DEGLITCH_CON_PF_4US               ((uint32_t)0x00000300)        /*!< PFÊä³öÑÓ³Ù 4US                         */

/********************  Bits definition for ANAMIX_HSINK_CON register  ******************/
#define ANAMIX_HSINK_CON_COM0                    ((uint32_t)0x00000001)        /*!< PB2 High SinkÊ¹ÄÜ¿ØÖÆ                  */

/********************  Bits definition for ANAMIX_MCO_DIV_CON register  ******************/
#define ANAMIX_MCO_DIV_CON_DIV                   ((uint32_t)0x00000007)        /*!< Ö÷Ê±ÖÓÊä³ö·ÖÆµ¿ØÖÆ                     */
#define ANAMIX_MCO_DIV_CON_1DIV                  ((uint32_t)0x00000000)        /*!< ²»·ÖÆµ                                 */
#define ANAMIX_MCO_DIV_CON_2DIV                  ((uint32_t)0x00000001)        /*!< 2·ÖÆµ                                  */
#define ANAMIX_MCO_DIV_CON_4DIV                  ((uint32_t)0x00000002)        /*!< 4·ÖÆµ                                  */
#define ANAMIX_MCO_DIV_CON_8DIV                  ((uint32_t)0x00000003)        /*!< 8·ÖÆµ                                  */
#define ANAMIX_MCO_DIV_CON_16DIV                 ((uint32_t)0x00000004)        /*!< 16·ÖÆµ                                 */

#define ANAMIX_MCO_DIV_CON_CLK                   ((uint32_t)0x00000070)        /*!< MCOÊ±ÖÓÔ´Ñ¡Ôñ                          */
#define ANAMIX_MCO_DIV_CON_CLK_32MRC             ((uint32_t)0x00000000)        /*!< ÄÚ²¿32M RC                             */
#define ANAMIX_MCO_DIV_CON_CLK_EXCLK             ((uint32_t)0x00000010)        /*!< Íâ²¿¸ßËÙÊ±ÖÓ                           */
#define ANAMIX_MCO_DIV_CON_CLK_FDCLK             ((uint32_t)0x00000020)        /*!< ±¶ÆµÊ±ÖÓ                               */
#define ANAMIX_MCO_DIV_CON_CLK_32KRC             ((uint32_t)0x00000030)        /*!< ÄÚ²¿32K RC                             */
#define ANAMIX_MCO_DIV_CON_CLK_SYSCLK            ((uint32_t)0x00000040)        /*!< ÏµÍ³Ê±ÖÓ                               */

/********************  Bits definition for ANAMIX_AMP_CON register  ******************/
#define ANAMIX_AMP_CON_AMP0EN                    ((uint32_t)0x00000001)        /*!< ÔËËã·Å´óÆ÷0Ê¹ÄÜ¿ØÖÆ                    */
#define ANAMIX_AMP_CON_AMP1EN                    ((uint32_t)0x00000002)        /*!< ÔËËã·Å´óÆ÷1Ê¹ÄÜ¿ØÖÆ                    */

/********************  Bits definition for ANAMIX_DAC_CON register  ******************/
#define ANAMIX_DAC_CON_DATA                      ((uint32_t)0x0000001F)        /*!< DAC×ª»»Êý¾Ý                            */
#define ANAMIX_DAC_CON_EN                        ((uint32_t)0x00000100)        /*!< DAC_5BÊ¹ÄÜ¿ØÖÆÎ»                       */


/******************************************************************************/
/*                                                                            */
/*                      FLASH Registers                                       */
/*                                                                            */
/******************************************************************************/


/*******************  Bit definition for FLASH_ACR register  ******************/
#define FLASH_ACR_START                          ((uint32_t)0x00000001)        /*!< Æô¶¯FLASH²Ù×÷                          */
#define FLASH_ACR_CMD                            ((uint32_t)0x00000006)        /*!< Flash²Ù×÷ÃüÁî                          */
#define FLASH_ACR_CMD_SINGLE                     ((uint32_t)0x00000000)        /*!< µ¥×ÖÐ´Èë±à³Ì                           */
#define FLASH_ACR_CMD_PERA                       ((uint32_t)0x00000002)        /*!< ¿é²Á³ý                                 */
#define FLASH_ACR_CMD_MERA                       ((uint32_t)0x00000004)        /*!< Ö÷´úÂëÇøÓòÕûÌå²Á³ý                     */
#define FLASH_ACR_LATENCY                        ((uint32_t)0x00000060)        /*!< Flash²Ù×÷µÈ´ýÖÜÆÚ                      */
#define FLASH_ACR_LATENCY_0                      ((uint32_t)0x00000000)        /*!< 0ÖÜÆÚµÈ´ý                              */
#define FLASH_ACR_LATENCY_1                      ((uint32_t)0x00000020)        /*!< 1ÖÜÆÚµÈ´ý                              */
#define FLASH_ACR_LATENCY_2                      ((uint32_t)0x00000040)        /*!< 2ÖÜÆÚµÈ´ý                              */
#define FLASH_ACR_LATENCY_3                      ((uint32_t)0x00000060)        /*!< 3ÖÜÆÚµÈ´ý                              */
#define FLASH_ACR_MODE                           ((uint32_t)0x00000100)        /*!< FLASH²Ù×÷Ä£Ê½                          */
#define FLASH_ACR_AINC                           ((uint32_t)0x00002000)        /*!< FLASHµØÖ·×Ô¶¯µÝÔö                      */
#define FLASH_ACR_FKEY1                          ((uint32_t)0xADEB0000)        /*!< FLASHÖ÷´úÂëÇø²ÁÐ´ÃÜÂë                  */
#define FLASH_ACR_FKEY2                          ((uint32_t)0xC5AE0000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø²ÁÐ´ÃÜÂë                */
#define FLASH_USER_KEY0                          ((uint32_t)0x2D570000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 0²ÁÐ´ÃÜÂë       */
#define FLASH_USER_KEY1                          ((uint32_t)0x58B40000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 1²ÁÐ´ÃÜÂë       */
#define FLASH_USER_KEY2                          ((uint32_t)0x63F20000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 2²ÁÐ´ÃÜÂë       */
#define FLASH_USER_KEY3                          ((uint32_t)0xDC490000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 3²ÁÐ´ÃÜÂë       */
#define FLASH_USER_KEY4                          ((uint32_t)0x59BD0000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 4²ÁÐ´ÃÜÂë       */
#define FLASH_USER_KEY5                          ((uint32_t)0x37A10000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 5²ÁÐ´ÃÜÂë       */
#define FLASH_USER_KEY6                          ((uint32_t)0x4BF00000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 6²ÁÐ´ÃÜÂë       */
#define FLASH_USER_KEY7                          ((uint32_t)0x71C30000)        /*!< FLASHÓÃ»§ÐÅÏ¢Çø sector 7²ÁÐ´ÃÜÂë       */

/*******************  Bit definition for FLASH_ISR register  ******************/
#define FLASH_ISR_WREND                          ((uint32_t)0x00000001)        /*!< Ð´ÃüÁîÍê³É                             */
#define FLASH_ISR_EREND                          ((uint32_t)0x00000002)        /*!< ¿é²Á³ýÃüÁîÍê³É                         */
#define FLASH_ISR_MEREND                         ((uint32_t)0x00000004)        /*!< È«²¿Ö÷³ÌÐò²Á³ýÃüÁîÍê³É                 */
#define FLASH_ISR_BUSY                           ((uint32_t)0x00000008)        /*!< FLASHÃ¦Âµ±êÖ¾Î»                        */
#define FLASH_ISR_CMDER                          ((uint32_t)0x00000010)        /*!< FLASH²Ù×÷ÃüÁî´íÎó±êÖ¾Î»                */
#define FLASH_ISR_PWDER                          ((uint32_t)0x00000020)        /*!< Flash²Ù×÷ÃüÁîÃÜÂë´íÎó±êÖ¾Î»            */
#define FLASH_ISR_ADER                           ((uint32_t)0x00000040)        /*!< FlashµØÖ·´íÎó±êÖ¾Î»                    */

/*******************  Bit definition for FLASH_IER register  ******************/
#define FLASH_IER_WRENDIE                        ((uint32_t)0x00000001)        /*!< Ð´ÃüÁîÍê³ÉÖÐ¶ÏÊ¹ÄÜ                     */
#define FLASH_IER_ERENDIE                        ((uint32_t)0x00000002)        /*!< ¿é²Á³ýÃüÁîÍê³ÉÖÐ¶ÏÊ¹ÄÜ                 */
#define FLASH_IER_PRERENDIE                      ((uint32_t)0x00000004)        /*!< FLASH½â±£»¤Ê±²Á³ýÖ÷³ÌÐòÍê³ÉÖÐ¶ÏÊ¹ÄÜ    */
#define FLASH_IER_CMDERIE                        ((uint32_t)0x00000010)        /*!< FLASH²Ù×÷ÃüÁî´íÎóÖÐ¶ÏÊ¹ÄÜ              */
#define FLASH_IER_ADERIE                         ((uint32_t)0x00000040)        /*!< FLASHµØÖ·´íÎóÖÐ¶ÏÊ¹ÄÜ                  */

/*******************  Bit definition for FLASH_AR register  ******************/
#define FLASH_AR_BADDR                           ((uint32_t)0x00000003)        /*!< Flash³ÌÐòÇø×Ö½ÚÑ°Ö·µØÖ·                */
#define FLASH_AR_FAR0                            ((uint32_t)0x00000004)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit0         */
#define FLASH_AR_FAR1                            ((uint32_t)0x00000008)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit1         */
#define FLASH_AR_FAR2                            ((uint32_t)0x00000010)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit2         */
#define FLASH_AR_FAR3                            ((uint32_t)0x00000020)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit3         */
#define FLASH_AR_FAR4                            ((uint32_t)0x00000040)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit4         */
#define FLASH_AR_FAR5                            ((uint32_t)0x00000080)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit5         */
#define FLASH_AR_FAR6                            ((uint32_t)0x00000100)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit6         */
#define FLASH_AR_FAR7                            ((uint32_t)0x00000200)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit7         */
#define FLASH_AR_FAR8                            ((uint32_t)0x00000400)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit8         */
#define FLASH_AR_FAR9                            ((uint32_t)0x00000800)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit9         */
#define FLASH_AR_FAR10                           ((uint32_t)0x00001000)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit10        */
#define FLASH_AR_FAR11                           ((uint32_t)0x00002000)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit11        */
#define FLASH_AR_FAR12                           ((uint32_t)0x00004000)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit12        */
#define FLASH_AR_FAR13                           ((uint32_t)0x00008000)        /*!< Flash³ÌÐòÇø×ÖÑ°Ö·Âß¼­µØÖ· bit13        */ 

/*******************  Bit definition for FLASH_DR register  ******************/
#define FLASH_DR_FDR                             ((uint32_t)0xFFFFFFFF)        /*!< Flash±à³ÌÊý¾Ý                          */

/*******************  Bit definition for FLASH_DIV register  *******************/
#define FLASH_DIV_FDIV                           ((uint32_t)0x000000FF)        /*!< Flash²ÁÐ´Ê±ÖÓ·ÖÆµÏµÊý                  */


/**
  * @}
  */
	

#ifdef USE_STDPERIPH_DRIVER
  #include "PT32x030_conf.h"
#endif

/** @addtogroup Exported_macro
  * @{
  */
/**
  * @}
  */
  
#ifdef __cplusplus
}
#endif

#endif /* __PT32x030_H */

/**
  * @}
  */

  /**
  * @}
  */
  /**
  * @}
  */

/************************(C) COPYRIGHT PENGPAI Microelectronics*****END OF FILE****/
