
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               625670651500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92890                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    93198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6603.45                       # Real time elapsed on the host
host_tick_rate                               94749099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613391136                       # Number of instructions simulated
sim_ops                                     615429904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.625671                       # Number of seconds simulated
sim_ticks                                625670651500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.771100                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76984243                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88721064                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8517136                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119316222                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11454739                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11585064                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          130325                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154559549                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052795                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509394                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5602014                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138964334                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18229384                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51060413                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561784569                       # Number of instructions committed
system.cpu0.commit.committedOps             562295239                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    919884687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.611267                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.431646                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    661015777     71.86%     71.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    152723336     16.60%     88.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34683314      3.77%     92.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33485796      3.64%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11605288      1.26%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4243674      0.46%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1013533      0.11%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2884585      0.31%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18229384      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    919884687                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671782                       # Number of function calls committed.
system.cpu0.commit.int_insts                543434542                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174757554                       # Number of loads committed
system.cpu0.commit.membars                    1019953                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019959      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311038593     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175266940     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814768     12.42%    100.00% # Class of committed instruction
=======
final_tick                               557044293500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701596                       # Number of bytes of host memory used
host_op_rate                                    59772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10281.77                       # Real time elapsed on the host
host_tick_rate                               54177846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612520016                       # Number of instructions simulated
sim_ops                                     614557592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.557044                       # Number of seconds simulated
sim_ticks                                557044293500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.151560                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               83360911                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94565441                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14696142                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121881451                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10648496                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10908498                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          260002                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157466582                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061266                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018202                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8252996                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143197062                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15598034                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058478                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43885388                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580258240                       # Number of instructions committed
system.cpu0.commit.committedOps             581277723                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    994059135                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.584752                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.339506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    712756726     71.70%     71.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165892928     16.69%     88.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42196243      4.24%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37186880      3.74%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12483038      1.26%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4280294      0.43%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2341169      0.24%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1323823      0.13%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15598034      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    994059135                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887229                       # Number of function calls committed.
system.cpu0.commit.int_insts                561258700                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179945626                       # Number of loads committed
system.cpu0.commit.membars                    2037585                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037591      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322212788     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180963820     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70908633     12.20%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total        562295239                       # Class of committed instruction
system.cpu0.commit.refs                     245081736                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561784569                       # Number of Instructions Simulated
system.cpu0.committedOps                    562295239                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.202941                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.202941                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            115230303                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2918707                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75529539                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             624459121                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               376680013                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429967452                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5606672                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9322315                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2599180                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        581277723                       # Class of committed instruction
system.cpu0.commit.refs                     251872481                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580258240                       # Number of Instructions Simulated
system.cpu0.committedOps                    581277723                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.899319                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.899319                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            175230237                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6450346                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81349454                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             644693996                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               373779404                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                445432873                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8257600                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9677799                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2893404                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  154559549                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101860536                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    552410558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3382531                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          183                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     642004955                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17043604                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124889                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         369151004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88438982                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518759                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         930083620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.690815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.927896                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               480790563     51.69%     51.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332048031     35.70%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60752449      6.53%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43119049      4.64%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10469870      1.13%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1737612      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144767      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     476      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020803      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           930083620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      307494783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5708970                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146118439                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.491695                       # Inst execution rate
system.cpu0.iew.exec_refs                   273475400                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76273047                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89116039                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            196825468                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512642                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2458200                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77160018                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          613342530                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197202353                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3809819                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608510540                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                494553                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2147044                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5606672                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3213508                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10311071                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29027                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4752                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3498675                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22067914                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6835836                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4752                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       821898                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4887072                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271162366                       # num instructions consuming a value
system.cpu0.iew.wb_count                    602124770                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836971                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226954958                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.486535                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     602221987                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               740239503                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385334692                       # number of integer regfile writes
system.cpu0.ipc                              0.453939                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.453939                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020977      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            330943091     54.05%     54.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213768      0.69%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018118      0.17%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           198983887     32.50%     87.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76140460     12.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             612320359                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     815544                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001332                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 156289     19.16%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                572498     70.20%     89.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                86753     10.64%    100.00% # attempts to use FU when none available
=======
system.cpu0.fetch.Branches                  157466582                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                108926054                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    631170404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3954270                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     663043053                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29401500                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142879                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         359722146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94009407                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.601620                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1005593518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912409                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               538130356     53.51%     53.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               347882336     34.59%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62199311      6.19%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44004520      4.38%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10345841      1.03%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1842039      0.18%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  168846      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     438      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1019831      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1005593518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       96502174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8371569                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147067346                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559037                       # Inst execution rate
system.cpu0.iew.exec_refs                   274915949                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74338855                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147014615                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            202080831                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021118                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5268098                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75159145                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625145008                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            200577094                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7066181                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            616112109                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                944582                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2108833                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8257600                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4154592                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69842                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8987872                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        55664                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5110                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2192580                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22135205                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3232290                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5110                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       875505                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7496064                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                274106687                       # num instructions consuming a value
system.cpu0.iew.wb_count                    608855724                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839858                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230210757                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552453                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     608903782                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               750722153                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392006364                       # number of integer regfile writes
system.cpu0.ipc                              0.526504                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.526504                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038446      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337668936     54.18%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213104      0.68%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018046      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           204589325     32.83%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73650382     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623178290                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1223183                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001963                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 196064     16.03%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                891166     72.86%     88.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               135949     11.11%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses             612114864                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2155596554                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    602124717                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        664393910                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 611809775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                612320359                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532755                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51047288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            56792                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           392                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11347263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    930083620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.658350                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.865410                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          503912697     54.18%     54.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          285817860     30.73%     84.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103428791     11.12%     96.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           29936911      3.22%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5835067      0.63%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             616981      0.07%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             392494      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              88505      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              54314      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      930083620                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.494773                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses             622362972                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2253254481                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    608855674                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669016658                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622086113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623178290                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058895                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43867282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            81306                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15238531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1005593518                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          567382182     56.42%     56.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          298546775     29.69%     86.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101662108     10.11%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32326434      3.21%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4823985      0.48%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             314884      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             373814      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              91935      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71401      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1005593518                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.565448                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads          7719260                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1315652                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           196825468                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77160018                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1036                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1237578403                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13762915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96476005                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357815165                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3518494                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               382273198                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9932334                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7754                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            757235200                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             621273501                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          398926788                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426629800                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5421649                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5606672                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18983350                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41111619                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       757235156                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        114595                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3169                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8075293                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3158                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1514998020                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1236917621                       # The number of ROB writes
system.cpu0.timesIdled                       13124309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1003                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.649640                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3592211                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4194076                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           644181                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          6368803                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136764                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141088                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4324                       # Number of indirect misses.
system.cpu1.branchPred.lookups                7114974                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8829                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509172                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           416587                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419098                       # Number of branches committed
system.cpu1.commit.bw_lim_events               467396                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6611539                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19242055                       # Number of instructions committed
system.cpu1.commit.committedOps              19751430                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114137534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818445                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    105870292     92.76%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4121768      3.61%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1409771      1.24%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1280437      1.12%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323097      0.28%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       120905      0.11%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       474348      0.42%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69520      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       467396      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114137534                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227394                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18550962                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319869                       # Number of loads committed
system.cpu1.commit.membars                    1018422                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018422      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11644590     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829041     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259239      6.38%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          9834167                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2396598                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           202080831                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75159145                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1102095692                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11992914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158874355                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370556496                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6972588                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               383411307                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3265441                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9769                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777615279                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             638883820                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          415994460                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                438153299                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6442796                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8257600                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16803267                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45437960                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777615235                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93690                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2798                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13667782                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2793                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1603613292                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1261870571                       # The number of ROB writes
system.cpu0.timesIdled                       10953612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.073863                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4917570                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6550309                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           929929                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8863887                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            267162                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         403774                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          136612                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9882550                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3193                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           562397                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095223                       # Number of branches committed
system.cpu1.commit.bw_lim_events               712584                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6522967                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261776                       # Number of instructions committed
system.cpu1.commit.committedOps              33279869                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191360450                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173912                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815127                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177285643     92.64%     92.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7044453      3.68%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2489354      1.30%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2161289      1.13%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       433352      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       178047      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       941570      0.49%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       114158      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       712584      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191360450                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320762                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046600                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248350                       # Number of loads committed
system.cpu1.commit.membars                    2035961                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035961      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081815     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266278     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895677      5.70%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         19751430                       # Class of committed instruction
system.cpu1.commit.refs                       7088292                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19242055                       # Number of Instructions Simulated
system.cpu1.committedOps                     19751430                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.018635                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.018635                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96900117                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               232964                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3204554                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              28627442                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5058599                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11608041                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                417023                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               390945                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1272703                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         33279869                       # Class of committed instruction
system.cpu1.commit.refs                      12161967                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261776                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279869                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.979188                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.979188                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            167495419                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               370028                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4509157                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              42649091                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6959548                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15430577                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                562628                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               608699                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2101407                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                    7114974                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4896124                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109072570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71643                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      32940244                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1289236                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061436                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5539240                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3728975                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.284431                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115256483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.766772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                94634956     82.11%     82.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                12501717     10.85%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4934318      4.28%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1934229      1.68%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  718220      0.62%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  230113      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  302733      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115256483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         554424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              434519                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5201604                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191669                       # Inst execution rate
system.cpu1.iew.exec_refs                     7703817                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849689                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               84388193                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7326660                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            764095                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           709408                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2431333                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           26357741                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5854128                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271039                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             22197413                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                532690                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1031440                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                417023                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2083796                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          147453                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6954                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1243                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2006791                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       662910                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           451                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92305                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        342214                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12515130                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21954588                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835780                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10459893                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189573                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21963203                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27847157                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14529791                       # number of integer regfile writes
system.cpu1.ipc                              0.166151                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166151                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018627      4.53%      4.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13660711     60.80%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6432622     28.63%     93.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356346      6.04%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                    9882550                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7232035                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    183889486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               126293                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      47440796                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1860328                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051232                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           7729884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5184732                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.245936                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192549579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.253931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.707728                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               163369241     84.85%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                16879560      8.77%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7014727      3.64%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3713862      1.93%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1190553      0.62%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  208868      0.11%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  172533      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192549579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         349650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              583475                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7894520                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186667                       # Inst execution rate
system.cpu1.iew.exec_refs                    12807433                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943179                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              145047143                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10893926                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188621                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           966139                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3321783                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39796454                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9864254                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           661999                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36007967                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                957864                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1640213                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                562628                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3754496                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          177030                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6503                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          308                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1645576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       408166                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           192                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        87629                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        495846                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20498046                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35801262                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858619                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17600007                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185596                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35808608                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44463934                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24143449                       # number of integer regfile writes
system.cpu1.ipc                              0.167247                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167247                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036069      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21751203     59.32%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10949436     29.86%     94.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933114      5.27%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              22468452                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              36669966                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     563649                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025086                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  94259     16.72%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                418367     74.22%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                51019      9.05%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    1040785                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028382                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 156359     15.02%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                799876     76.85%     91.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                84546      8.12%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              22013458                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160785893                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21954576                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         32964312                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  24067004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22468452                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2290737                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6606310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            28885                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        762525                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4422067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115256483                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.635726                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101008484     87.64%     87.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9562293      8.30%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2696884      2.34%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1004406      0.87%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             699274      0.61%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              91844      0.08%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             134285      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              34957      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24056      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115256483                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194010                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              35674666                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266988616                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35801250                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         46313169                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  36231712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36669966                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3564742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6516584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            58348                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        510327                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3852301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192549579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190444                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.624469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168830863     87.68%     87.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16573337      8.61%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3908475      2.03%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1513426      0.79%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1276727      0.66%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             151193      0.08%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             219160      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              49616      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26782      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192549579                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190099                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          4658613                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          601526                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7326660                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2431333                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       115810907                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1135511109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90236501                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13164301                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2921068                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5771661                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                778909                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7079                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             34442390                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              27754329                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           18535158                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11529410                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3084711                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                417023                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7272964                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 5370857                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        34442378                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28924                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               865                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6397123                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   140032054                       # The number of ROB reads
system.cpu1.rob.rob_writes                   53845936                       # The number of ROB writes
system.cpu1.timesIdled                          12959                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.648423                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2239951                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2812298                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255614                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3960524                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98618                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101456                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2838                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4362937                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2671                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509167                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171246                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646967                       # Number of branches committed
system.cpu2.commit.bw_lim_events               403420                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1615426                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16503912                       # Number of instructions committed
system.cpu2.commit.committedOps              17013274                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113771755                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149539                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.768966                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106740066     93.82%     93.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3489017      3.07%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1188393      1.04%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1098216      0.97%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       227096      0.20%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        95141      0.08%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       471468      0.41%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        58938      0.05%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       403420      0.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113771755                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174024                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891714                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696988                       # Number of loads committed
system.cpu2.commit.membars                    1018411                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018411      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795768     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206155     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992802      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013274                       # Class of committed instruction
system.cpu2.commit.refs                       6198969                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16503912                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013274                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.926839                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.926839                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            103422353                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87024                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2132057                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19244717                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2969245                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6374715                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171563                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               224854                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1156705                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads          7230486                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          840013                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10893926                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3321783                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       192899229                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   921169890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              155545354                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412065                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6681703                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8306863                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1465399                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4346                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51478862                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              41795938                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28688520                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 15667262                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4082396                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                562628                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12444758                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6276455                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51478850                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22714                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               632                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12481726                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           632                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   230450390                       # The number of ROB reads
system.cpu1.rob.rob_writes                   80796220                       # The number of ROB writes
system.cpu1.timesIdled                           4934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                    4362937                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3067903                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110574350                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46814                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19588075                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 511864                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038164                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3264254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2338569                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.171344                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         114094581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.176159                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.592493                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               101596178     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7723207      6.77%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2848501      2.50%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1337944      1.17%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  391970      0.34%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84237      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  112341      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     192      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           114094581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         225360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              184403                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3912321                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.159001                       # Inst execution rate
system.cpu2.iew.exec_refs                     6599060                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525813                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90822756                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5093215                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510003                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           181127                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554332                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18624692                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5073247                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           153474                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18176986                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                424083                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1102296                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171563                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2167694                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13086                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          105715                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4099                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          179                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          491                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       396227                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        52351                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           179                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48422                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        135981                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10505945                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18039035                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858975                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9024346                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.157794                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18044039                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22446051                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12197661                       # number of integer regfile writes
system.cpu2.ipc                              0.144366                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144366                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018615      5.56%      5.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10672340     58.22%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5617160     30.64%     94.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022203      5.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18330460                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     540228                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029472                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  90115     16.68%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                406894     75.32%     92.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                43215      8.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17852057                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151327927                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18039023                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20236229                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17096200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18330460                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528492                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1611417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            32226                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           310                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       631255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    114094581                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.160660                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.588872                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102627068     89.95%     89.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7655965      6.71%     96.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2151618      1.89%     98.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             747598      0.66%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             662164      0.58%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              81121      0.07%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             124857      0.11%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              28458      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              15732      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      114094581                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.160344                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads          3196455                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          364333                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5093215                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554332                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu2.numCycles                       114319941                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1137003522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               96484929                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441126                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3269519                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3402174                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                880902                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3037                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23544406                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19020091                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12877281                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6771179                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2933693                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171563                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7233736                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1436155                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23544394                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         31000                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6967129                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131996034                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37580478                       # The number of ROB writes
system.cpu2.timesIdled                           4634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.167056                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2178214                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2977042                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           401109                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3787061                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            115815                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         203612                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87797                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4269625                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1250                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509170                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           233648                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470571                       # Number of branches committed
system.cpu3.commit.bw_lim_events               352691                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2004397                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860600                       # Number of instructions committed
system.cpu3.commit.committedOps              16369961                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107820843                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.151826                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.765488                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100935583     93.61%     93.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3420391      3.17%     96.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1226784      1.14%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1061783      0.98%     98.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       212719      0.20%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        83116      0.08%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       471763      0.44%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        56013      0.05%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       352691      0.33%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107820843                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151208                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254943                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568764                       # Number of loads committed
system.cpu3.commit.membars                    1018401                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018401      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353713     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077934     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919775      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369961                       # Class of committed instruction
system.cpu3.commit.refs                       5997721                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860600                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369961                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.835467                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.835467                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97424712                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168348                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2085735                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19510023                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3044563                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6484883                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233939                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               310262                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1036932                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                    4269625                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3117134                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104505823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44519                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      19992983                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                 802808                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.039382                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3317757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2294029                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.184412                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         108225029                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.189453                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.616773                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                95870794     88.58%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7243719      6.69%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2895190      2.68%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1590102      1.47%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  492070      0.45%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   68529      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64406      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           108225029                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         189573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              244684                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3752322                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.162459                       # Inst execution rate
system.cpu3.iew.exec_refs                     6355347                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441908                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               84422352                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4939329                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510051                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           400568                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1459390                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18370608                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4913439                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           304822                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17612943                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                511134                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1191204                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233939                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2251885                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11573                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93833                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2122                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          144                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       370565                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30433                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           112                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42702                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        201982                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10212920                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17494901                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858391                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8766678                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.161370                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17499595                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21623158                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11889189                       # number of integer regfile writes
system.cpu3.ipc                              0.146296                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146296                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018620      5.68%      5.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10510909     58.66%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5451856     30.43%     94.77% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936236      5.23%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17917765                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     536001                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029915                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  92171     17.20%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                402620     75.12%     92.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                41206      7.69%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17435130                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144640837                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17494889                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20371332                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16842058                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17917765                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528550                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2000646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            44305                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           345                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       876378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    108225029                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.165560                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.593510                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96837083     89.48%     89.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7820763      7.23%     96.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1953164      1.80%     98.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             721776      0.67%     99.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             654288      0.60%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              74944      0.07%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             122066      0.11%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              26482      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14463      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      108225029                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.165271                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads          3180714                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          362903                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4939329                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1459390                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       108414602                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1142908134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               90328155                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036853                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3305945                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3678486                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                973420                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1882                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23684625                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19229835                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13269318                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6712307                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2904169                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233939                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7242578                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2232465                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23684613                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29564                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6466980                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           862                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125841288                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37153556                       # The number of ROB writes
system.cpu3.timesIdled                           2425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          8876854                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                44873                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8986942                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                108730                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10597413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21159877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        60375                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25924033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4827529                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51973748                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4887904                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9168933                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1689022                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8873317                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              982                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            671                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1426001                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1425966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9168933                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           945                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31754770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31754770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    786170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               786170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1427                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10597532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10597532    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4378295                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1455                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4400556                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                101100                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5589969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11145252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181803                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62327                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26108454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2435994                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52191804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2498321                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4298512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1590607                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3964536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              349                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1290155                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1290151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4298513                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           834                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16733915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16733915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    459473280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               459473280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5590109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5590109    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            10597532                       # Request fanout histogram
system.membus.respLayer1.occupancy        54924403729                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31220736673                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      4545391640                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   26253814824.379292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 238710732500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57496696500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 568173955000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3061962                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3061962                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3061962                       # number of overall hits
system.cpu2.icache.overall_hits::total        3061962                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5941                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5941                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5941                       # number of overall misses
system.cpu2.icache.overall_misses::total         5941                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    230087999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    230087999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    230087999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    230087999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3067903                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3067903                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3067903                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3067903                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001937                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001937                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001937                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001937                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 38728.833361                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38728.833361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 38728.833361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38728.833361                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          428                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.909091                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5307                       # number of writebacks
system.cpu2.icache.writebacks::total             5307                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          602                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          602                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          602                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          602                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5339                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5339                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    209907999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    209907999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    209907999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    209907999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001740                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001740                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001740                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001740                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5307                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3061962                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3061962                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5941                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5941                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    230087999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    230087999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3067903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3067903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 38728.833361                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38728.833361                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          602                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    209907999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    209907999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001740                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001740                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 39315.976587                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39315.976587                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.982624                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3005529                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5307                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           566.332956                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        336803000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.982624                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999457                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999457                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6141145                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6141145                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4765451                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4765451                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4765451                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4765451                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1137535                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1137535                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1137535                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1137535                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 135548592023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 135548592023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 135548592023                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 135548592023                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5902986                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5902986                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5902986                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5902986                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.192705                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.192705                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.192705                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.192705                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 119159.930923                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119159.930923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 119159.930923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119159.930923                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1014370                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        45713                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14070                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            442                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.094527                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   103.423077                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       530867                       # number of writebacks
system.cpu2.dcache.writebacks::total           530867                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       812519                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       812519                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       812519                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       812519                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325016                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325016                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325016                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325016                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  35366942410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35366942410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  35366942410                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35366942410                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055060                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055060                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055060                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055060                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.replacements                530867                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4235489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4235489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       675085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       675085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  70377196500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  70377196500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4910574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4910574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.137476                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.137476                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104249.385633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104249.385633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       520428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       520428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14373617000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14373617000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 92938.677202                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92938.677202                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       529962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        529962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       462450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       462450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  65171395523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  65171395523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.465986                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.465986                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 140926.360737                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 140926.360737                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       292091                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       292091                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170359                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170359                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20993325410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20993325410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171662                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171662                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123229.916881                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123229.916881                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5507500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5507500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.408582                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.408582                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25148.401826                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25148.401826                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           68                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       846000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       846000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.126866                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.126866                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12441.176471                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12441.176471                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1373500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1373500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.463889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.463889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8224.550898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8224.550898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1232500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1232500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7469.696970                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7469.696970                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       581500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       581500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       557500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       557500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284917                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284917                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21229347000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21229347000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440425                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440425                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 94668.214047                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 94668.214047                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224249                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224249                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21005097000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21005097000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440423                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440423                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 93668.631744                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 93668.631744                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.259787                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5598137                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549112                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.194891                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        336814500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.259787                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.883118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13375240                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13375240                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4759345245.833333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   26780343599.865437                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 238710663500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54549222000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 571121429500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3114020                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3114020                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3114020                       # number of overall hits
system.cpu3.icache.overall_hits::total        3114020                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3114                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3114                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3114                       # number of overall misses
system.cpu3.icache.overall_misses::total         3114                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    175501000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    175501000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    175501000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    175501000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3117134                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3117134                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3117134                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3117134                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000999                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000999                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000999                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000999                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56358.702633                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56358.702633                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56358.702633                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56358.702633                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          461                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.222222                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2846                       # number of writebacks
system.cpu3.icache.writebacks::total             2846                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          236                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2878                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2878                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    160830000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    160830000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    160830000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    160830000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2846                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3114020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3114020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    175501000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    175501000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3117134                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3117134                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000999                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000999                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56358.702633                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56358.702633                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    160830000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    160830000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55882.557331                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55882.557331                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.982430                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3059830                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2846                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1075.133521                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        341995000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.982430                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999451                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999451                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6237146                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6237146                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4592161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4592161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4592161                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4592161                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1098327                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1098327                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1098327                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1098327                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 132593231082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 132593231082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 132593231082                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 132593231082                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5690488                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5690488                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5690488                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5690488                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.193011                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.193011                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.193011                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.193011                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 120722.909554                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120722.909554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 120722.909554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120722.909554                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       957497                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        33212                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12650                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            340                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    75.691462                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    97.682353                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495669                       # number of writebacks
system.cpu3.dcache.writebacks::total           495669                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       792948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       792948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       792948                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       792948                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305379                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305379                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32981257979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32981257979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32981257979                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32981257979                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053665                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053665                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053665                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053665                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495669                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4106200                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4106200                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       664921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       664921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  70700982000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  70700982000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4771121                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4771121                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.139364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.139364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106329.897837                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106329.897837                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       515149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       515149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149772                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149772                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  14155594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14155594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031391                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031391                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 94514.288385                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94514.288385                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       485961                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        485961                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       433406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       433406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  61892249082                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  61892249082                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.471418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.471418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 142804.319926                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142804.319926                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       277799                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       277799                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155607                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155607                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18825663979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18825663979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169254                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169254                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120982.115066                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120982.115066                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          229                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4931000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4931000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.408929                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.408929                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21532.751092                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21532.751092                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.146429                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.146429                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9597.560976                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9597.560976                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1256500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1256500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.472973                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.472973                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         7180                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7180                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1107500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1107500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.451351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.451351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6631.736527                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6631.736527                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       445500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       445500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       427500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       427500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305674                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305674                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203496                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203496                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19743844500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19743844500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509170                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509170                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399662                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399662                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 97023.255985                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 97023.255985                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203496                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203496                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  19540348500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  19540348500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399662                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399662                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 96023.255985                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 96023.255985                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.574961                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5405733                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508689                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.626794                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        342006500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.574961                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861718                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.861718                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12909891                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12909891                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       688146250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   935725880.057392                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        57500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2464736500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   618789189000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6881462500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86620334                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86620334                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86620334                       # number of overall hits
system.cpu0.icache.overall_hits::total       86620334                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15240202                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15240202                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15240202                       # number of overall misses
system.cpu0.icache.overall_misses::total     15240202                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 435075941494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 435075941494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 435075941494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 435075941494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101860536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101860536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101860536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101860536                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149618                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149618                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149618                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149618                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28547.911733                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28547.911733                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28547.911733                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28547.911733                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3892                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.089552                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12811250                       # number of writebacks
system.cpu0.icache.writebacks::total         12811250                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2428919                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2428919                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2428919                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2428919                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12811283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12811283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12811283                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12811283                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303796832996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303796832996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303796832996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303796832996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125773                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125773                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125773                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125773                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.replacements              12811250                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86620334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86620334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15240202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15240202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 435075941494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 435075941494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101860536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101860536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28547.911733                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28547.911733                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2428919                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2428919                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12811283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12811283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303796832996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303796832996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125773                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125773                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23713.224741                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23713.224741                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99430213                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12811250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.761164                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        216532354                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       216532354                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237487131                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237487131                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237487131                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237487131                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15410267                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15410267                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15410267                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15410267                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 457673438157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 457673438157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 457673438157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 457673438157                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252897398                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252897398                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252897398                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252897398                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060935                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060935                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060935                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060935                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29699.254280                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29699.254280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29699.254280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29699.254280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4343524                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132802                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            80495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1631                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.960171                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.423666                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11545018                       # number of writebacks
system.cpu0.dcache.writebacks::total         11545018                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4035787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4035787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4035787                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4035787                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11374480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11374480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11374480                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11374480                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227794819055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227794819055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227794819055                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227794819055                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044977                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044977                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11545018                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171342094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171342094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11742524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11742524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 299105372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 299105372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    183084618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    183084618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25471.983068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25471.983068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2327383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2327383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9415141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9415141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 170906654500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 170906654500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18152.320236                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18152.320236                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66145037                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66145037                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3667743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3667743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 158568065657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 158568065657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43233.145195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43233.145195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1708404                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1708404                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1959339                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1959339                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56888164555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56888164555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29034.365444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29034.365444                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          902                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9242000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9242000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.427286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.427286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10246.119734                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10246.119734                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016106                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016106                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        35500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3001500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3001500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.139581                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.139581                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10719.642857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10719.642857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2730500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2730500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.135593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.135593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10038.602941                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10038.602941                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191310                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191310                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16496083499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16496083499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375564                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375564                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86226.979766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86226.979766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191310                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191310                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16304773499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16304773499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375564                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375564                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85226.979766                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85226.979766                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.883449                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249374326                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11565506                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.561904                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.883449                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996358                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996358                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518387356                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518387356                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            10590709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10546248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11703                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               92106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               78827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               74693                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21399425                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           10590709                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10546248                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11703                       # number of overall hits
system.l2.overall_hits::.cpu1.data              92106                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3719                       # number of overall hits
system.l2.overall_hits::.cpu2.data              78827                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1420                       # number of overall hits
system.l2.overall_hits::.cpu3.data              74693                       # number of overall hits
system.l2.overall_hits::total                21399425                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2220571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            996547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            450147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            452587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            421544                       # number of demand (read+write) misses
system.l2.demand_misses::total                4547836                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2220571                       # number of overall misses
system.l2.overall_misses::.cpu0.data           996547                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3362                       # number of overall misses
system.l2.overall_misses::.cpu1.data           450147                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1620                       # number of overall misses
system.l2.overall_misses::.cpu2.data           452587                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1458                       # number of overall misses
system.l2.overall_misses::.cpu3.data           421544                       # number of overall misses
system.l2.overall_misses::total               4547836                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 172650968989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95068324085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    352429989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54333276734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    158648496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54389012282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    139624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50675530298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     427767815373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 172650968989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95068324085                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    352429989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54333276734                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    158648496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54389012282                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    139624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50675530298                       # number of overall miss cycles
system.l2.overall_miss_latency::total    427767815373                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12811280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11542795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25947261                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12811280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11542795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25947261                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.173329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.223166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.303428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.851666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.506602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.849481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175272                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.173329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.223166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.303428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.851666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.506602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.849481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175272                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77750.708709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95397.732455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104827.480369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120701.185910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97931.170370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120173.607024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95764.403292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120214.094609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94059.639656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77750.708709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95397.732455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104827.480369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120701.185910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97931.170370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120173.607024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95764.403292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120214.094609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94059.639656                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             235980                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5110                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.180039                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5984187                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1689022                       # number of writebacks
system.l2.writebacks::total                   1689022                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         113206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            348                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34430                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            331                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          32140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              211586                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        113206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           348                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34430                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           331                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         32140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             211586                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2220442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       883341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       415717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       420447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       390811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4336250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2220442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       883341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       415717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       420447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       390811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6539678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10875928                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 150436892990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  76814413733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    297079992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45975692842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    121419498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46220647873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    109567001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42825130387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 362800844316                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 150436892990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  76814413733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    297079992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45975692842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    121419498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46220647873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    109567001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42825130387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 500564112220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 863364956536                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.173319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.200066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.766648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.241431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.791185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.413134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.787549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.173319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.200066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.766648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.241431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.791185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.413134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.787549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.419155                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67750.877073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86958.958922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98566.686131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110593.728046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94196.662529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109932.162372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92150.547519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109580.156104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83666.957467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67750.877073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86958.958922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98566.686131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110593.728046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94196.662529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109932.162372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92150.547519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109580.156104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76542.623692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79383.107036                       # average overall mshr miss latency
system.l2.replacements                       15158061                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3407817                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3407817                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3407817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3407817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22429362                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22429362                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22429362                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22429362                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6539678                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6539678                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 500564112220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 500564112220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76542.623692                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76542.623692                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                121                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       421500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.802469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.558824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.484848                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.657609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5084.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3483.471074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1292000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       427500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       382500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       302000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2404000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.802469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.558824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.652174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19876.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20133.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20033.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        68000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        68000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.849315                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.689655                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.685714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         3400                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   539.682540                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1247499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       394000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       482000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       379500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2502999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.849315                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.689655                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.685714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.791667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.776398                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20120.951613                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19973.684211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20023.992000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1581989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            38598                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            36895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1701711                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         555502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         329067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         338651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         310136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1533356                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52722192307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40063556418                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40794331450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37249195937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  170829276112                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2137491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3235067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.259885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.897686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.893684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94909.095389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121748.933858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120461.275620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120106.004904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111408.750552                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60465                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18717                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        17820                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        17412                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           114414                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       495037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       310350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       320831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       292724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1418942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  42226297359                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34484559459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  35271070476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  32022217965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 144004145259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.850449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.843510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.438613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85299.275325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111115.061895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109936.603620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109393.893104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101486.984851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      10590709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10607551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2220571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2227011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 172650968989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    352429989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    158648496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    139624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 173301671974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12811280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12834562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.173329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.223166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.303428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.506602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.173517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77750.708709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104827.480369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97931.170370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95764.403292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77818.058363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          348                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          331                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1077                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2220442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3014                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2225934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 150436892990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    297079992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    121419498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    109567001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 150964959481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.173319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.200066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.241431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.413134                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67750.877073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98566.686131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94196.662529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92150.547519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67820.950433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8964259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        47877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        40229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        37798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9090163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       441045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       121080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       113936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       111408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          787469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  42346131778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14269720316                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  13594680832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  13426334361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  83636867287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9405304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9877632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.716632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.739052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.746672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96013.177290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117853.653089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119318.572111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120514.993187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106209.726716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52741                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15713                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14320                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        96095                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       388304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       105367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        99616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        98087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       691374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34588116374                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11491133383                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  10949577397                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  10802912422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67831739576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.623632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.646165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.657393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89074.839234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109058.181243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109917.858547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110136.026405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98111.499096                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           77                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                84                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1167                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1249                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     21665497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1116995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       848497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       606999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     24237988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1244                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1333                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.938103                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.952381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.936984                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18565.121680                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27924.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 56566.466667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22481.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19405.915132                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          279                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          315                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          888                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          934                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17583482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       452498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       138997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       359500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     18534477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.713826                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.523810                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.352941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.700675                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19801.218468                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20568.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 23166.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19972.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19844.193790                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999909                       # Cycle average of tags in use
system.l2.tags.total_refs                    57831569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15158449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.815138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.193522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.863129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.534293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.093204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.088070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.087055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.107411                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.471774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.345428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 429447465                       # Number of tag accesses
system.l2.tags.data_accesses                429447465                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     142108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56708864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        192896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      26721600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         82560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      27022592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         76096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25114304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    400046272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          678073536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    142108352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       192896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        82560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        76096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     142459904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    108097408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       108097408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2220443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         886076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         417525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         422228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         392411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6250723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10594899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1689022                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1689022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        227129643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         90636925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           308303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         42708732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           131954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         43189803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           121623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         40139815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    639387945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1083754743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    227129643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       308303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       131954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       121623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        227691524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172770463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172770463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172770463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       227129643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        90636925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          308303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        42708732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          131954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        43189803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          121623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        40139815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    639387945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1256525206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1544248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2220443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    734410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    412103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    415809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    383809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6237386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003501765750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95460                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19035231                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1457412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10594899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1689022                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10594899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1689022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 185446                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                144774                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            269344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            266859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            290439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1818847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            325444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2387777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            377785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            345951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            391320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           470360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           336439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           336001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           301976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           286073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1774286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            102629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            124584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            124061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            137401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           120317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            84029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75932                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 293924243346                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52047265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            489101487096                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28236.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46986.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8568859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  945084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.20                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total             5590109                       # Request fanout histogram
system.membus.respLayer1.occupancy        28917127251                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18986873583                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    856637214.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1087238982.475405                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2918733000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   551047833000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5996460500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93480517                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93480517                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93480517                       # number of overall hits
system.cpu0.icache.overall_hits::total       93480517                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15445537                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15445537                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15445537                       # number of overall misses
system.cpu0.icache.overall_misses::total     15445537                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 218704338496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 218704338496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 218704338496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 218704338496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    108926054                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108926054                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    108926054                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108926054                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141798                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141798                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141798                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141798                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14159.710892                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14159.710892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14159.710892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14159.710892                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3764                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.771429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13902710                       # number of writebacks
system.cpu0.icache.writebacks::total         13902710                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1542791                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1542791                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1542791                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1542791                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13902746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13902746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13902746                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13902746                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 186976335997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 186976335997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 186976335997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 186976335997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127635                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127635                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127635                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127635                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13448.878085                       # average overall mshr miss latency
system.cpu0.icache.replacements              13902710                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93480517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93480517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15445537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15445537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 218704338496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 218704338496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    108926054                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108926054                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14159.710892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14159.710892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1542791                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1542791                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13902746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13902746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 186976335997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 186976335997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127635                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13448.878085                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13448.878085                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999925                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107381798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13902713                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.723802                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999925                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        231754853                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       231754853                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244462335                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244462335                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244462335                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244462335                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15546355                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15546355                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15546355                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15546355                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 462864877381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 462864877381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 462864877381                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 462864877381                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    260008690                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    260008690                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    260008690                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    260008690                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059792                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059792                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059792                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059792                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29773.209050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29773.209050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29773.209050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29773.209050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3791917                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       163467                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            81531                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2151                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.508898                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.995816                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11143104                       # number of writebacks
system.cpu0.dcache.writebacks::total         11143104                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4796413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4796413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4796413                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4796413                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10749942                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10749942                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10749942                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10749942                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 218178155834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 218178155834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 218178155834                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 218178155834                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041345                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20295.751906                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11143104                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    177019098                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      177019098                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12082780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12082780                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 298999377500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 298999377500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    189101878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    189101878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063896                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063896                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24745.909261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24745.909261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2666588                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2666588                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9416192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9416192                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 161996129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 161996129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17203.996000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17203.996000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67443237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67443237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3463575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3463575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 163865499881                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 163865499881                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70906812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70906812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47311.087498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47311.087498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2129825                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2129825                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1333750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1333750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56182026334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56182026334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42123.356202                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42123.356202                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6660000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6660000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.382508                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.382508                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9173.553719                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9173.553719                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006322                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       658500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       658500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076087                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076087                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4703.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4703.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       518500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       518500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3703.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3703.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30839929000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30839929000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398800                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398800                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 75949.379277                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 75949.379277                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30433870000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30433870000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398800                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398800                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 74949.379277                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 74949.379277                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.953278                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          256233493                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11155772                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.968692                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.953278                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        533217064                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       533217064                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13618309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10018862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              190418                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23830427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13618309                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10018862                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2838                       # number of overall hits
system.l2.overall_hits::.cpu1.data             190418                       # number of overall hits
system.l2.overall_hits::total                23830427                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            284432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1122060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            841663                       # number of demand (read+write) misses
system.l2.demand_misses::total                2250828                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           284432                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1122060                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2673                       # number of overall misses
system.l2.overall_misses::.cpu1.data           841663                       # number of overall misses
system.l2.overall_misses::total               2250828                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22297003500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 105726481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    251385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84207989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212482858500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22297003500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 105726481000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    251385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84207989000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212482858500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13902741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11140922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26081255                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13902741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11140922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26081255                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.020459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.485030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.815501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086301                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.020459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.485030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.815501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086301                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78391.332550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94225.336435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94046.015713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100049.531701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94402.086032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78391.332550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94225.336435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94046.015713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100049.531701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94402.086032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3160563                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1590607                       # number of writebacks
system.l2.writebacks::total                   1590607                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         142530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              202467                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        142530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             202467                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       284324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       979530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       781925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2048361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       284324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       979530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       781925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3712368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5760729                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19446646002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86233776501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    220538001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71723537502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 177624498006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19446646002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86233776501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    220538001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71723537502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 279490396853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 457114894859                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.020451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.087922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.468518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.757620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.020451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.087922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.468518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.757620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.220876                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68396.076314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88035.870776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85413.633230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91726.875982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86715.426629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68396.076314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88035.870776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85413.633230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91726.875982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75286.285426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79350.182044                       # average overall mshr miss latency
system.l2.replacements                        7863371                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2619408                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2619408                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2619408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2619408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23382295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23382295                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23382295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23382295                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3712368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3712368                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 279490396853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 279490396853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75286.285426                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75286.285426                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.968750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4758.064516                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         4250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       614000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       494500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1108500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.968750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19806.451613                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19794.642857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       343500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.772727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20205.882353                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           970512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            92363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1062875                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         754692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         642395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1397087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72843508000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64821171000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137664679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1725204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2459962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.437451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.874295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96520.842940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100905.472490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98536.940792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80811                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           118306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       673881                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       604900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1278781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  59920073001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55533335001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115453408002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.390609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.823264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88917.884613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91805.810879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90283.956363                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13618309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13621147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       284432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           287105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22297003500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    251385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  22548388500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13902741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13908252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.020459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.485030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.020643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78391.332550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94046.015713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78537.080511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          108                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           199                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       284324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       286906                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19446646002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    220538001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19667184003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.020451                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.468518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.020628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68396.076314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85413.633230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68549.225192                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9048350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9146405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       367368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          566636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  32882973000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19386818000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  52269791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9415718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9713041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.670207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89509.627948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97290.172030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92245.799773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83962                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       305649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       177025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       482674                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26313703500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16190202501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42503906001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.595396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86091.246822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91457.152950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88059.240815                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           78                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                85                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1021                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1045                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14424500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       755000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15179500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1099                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.929026                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.774194                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.924779                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14127.815867                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31458.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14525.837321                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          203                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          215                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          818                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          830                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16135996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       236000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16371996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.744313                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.387097                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.734513                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19726.156479                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19725.296386                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999895                       # Cycle average of tags in use
system.l2.tags.total_refs                    55420743                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7863667                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.047697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.433370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.587747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.115266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.243250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.611053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.413021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.400173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 424537123                       # Number of tag accesses
system.l2.tags.data_accesses                424537123                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      18196864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63116544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        165312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50401088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    225794624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          357674432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     18196864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       165312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18362176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101798848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101798848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         284326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         986196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         787517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3528041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5588663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1590607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1590607                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         32666817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113306150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           296766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90479498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    405344111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             642093342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     32666817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       296766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32963583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182748211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182748211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182748211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        32666817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113306150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          296766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90479498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    405344111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            824841553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1563647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    284326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    949243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    770677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3513894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003957816500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95997                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95997                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10888304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1472020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5588664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1590607                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5588664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1590607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  67941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26960                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            230403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            233613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            444685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            350121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            547753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            449029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            455314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            402626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            353507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           392035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           274272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           277359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           345363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           248712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           260575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            153815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 157580650590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27603615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            261094206840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28543.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47293.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4379884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  993587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.54                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              10594899                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               5588664                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              1689022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2769810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2718894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1220726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  672041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  620586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  538054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  442520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  367380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  284107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  203136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 175726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  96560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  60744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  34136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1092                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              1590607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1277705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1188620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1207216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  525586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  365107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  115754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   83359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   56609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   17663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   6143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2439725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.572941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.336391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.759066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       505433     20.72%     20.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1101389     45.14%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       189666      7.77%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       144095      5.91%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        66333      2.72%     82.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64326      2.64%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        80191      3.29%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37887      1.55%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       250405     10.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2439725                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.045181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    409.816672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95455     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95460                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88157     92.35%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              672      0.70%     93.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4696      4.92%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1249      1.31%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              470      0.49%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              146      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               47      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              666204992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11868544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98830464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               678073536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108097408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1064.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1083.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  625670637500                       # Total gap between requests
system.mem_ctrls.avgGap                      50934.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    142108352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     47002240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       192896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     26374592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        82560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     26611776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        76096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24563776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    399192704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98830464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 227129643.462268114090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 75122973.863830015063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 308302.778047117637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 42154114.048291750252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 131954.407326072251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 42533201.671199053526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 121623.093264108451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 39259914.047606565058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 638023699.917783379555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157959245.432179272175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2220443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       886076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       417525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       422228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       392411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6250723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1689022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  59144321430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41546457076                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    169364490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28557751740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     66698580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28614123853                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     59179591                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26497566372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 304446023964                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15166357767296                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26636.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46888.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56192.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68397.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51704.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67769.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49772.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67525.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48705.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8979372.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7931054880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4215436665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30894829980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4291346340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49389397200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     232639817670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44350315680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       373712198415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.298591                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112502630833                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20892300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 492275720667                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9488660160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5043315915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43428664440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3769482060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49389397200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     256370270850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24366776160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       391856566785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.298462                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60783206692                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20892300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 543995144808                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4651100450.819673                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26562590562.320103                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          119     97.54%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        73000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 238710494500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58236396500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 567434255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4879075                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4879075                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4879075                       # number of overall hits
system.cpu1.icache.overall_hits::total        4879075                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17049                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17049                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17049                       # number of overall misses
system.cpu1.icache.overall_misses::total        17049                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    561995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    561995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    561995999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    561995999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4896124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4896124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4896124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4896124                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003482                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003482                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003482                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003482                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32963.575518                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32963.575518                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32963.575518                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32963.575518                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15033                       # number of writebacks
system.cpu1.icache.writebacks::total            15033                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1984                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1984                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1984                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1984                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15065                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15065                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    508742499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    508742499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    508742499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    508742499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003077                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003077                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003077                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003077                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15033                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4879075                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4879075                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17049                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17049                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    561995999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    561995999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4896124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4896124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003482                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003482                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32963.575518                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32963.575518                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1984                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1984                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    508742499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    508742499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003077                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003077                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33769.830667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33769.830667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982887                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4789637                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15033                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           318.608195                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        331018000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982887                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999465                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999465                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9807313                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9807313                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5647059                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5647059                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5647059                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5647059                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1245789                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1245789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1245789                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1245789                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 144459390327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 144459390327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 144459390327                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 144459390327                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6892848                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6892848                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6892848                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6892848                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180736                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 115958.152084                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115958.152084                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 115958.152084                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115958.152084                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1078247                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        84564                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            830                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.927260                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   101.884337                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542313                       # number of writebacks
system.cpu1.dcache.writebacks::total           542313                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       899492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       899492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       899492                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       899492                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346297                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346297                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346297                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346297                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  37085344663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  37085344663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  37085344663                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  37085344663                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050240                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050240                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050240                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050240                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542313                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4891174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4891174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       742838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       742838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  73971216000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73971216000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5634012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5634012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99579.203003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99579.203003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       573372                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       573372                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169466                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169466                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15168479000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15168479000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89507.505930                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89507.505930                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       755885                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        755885                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       502951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       502951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  70488174327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  70488174327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.399537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.399537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 140149.188146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 140149.188146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       326120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       326120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176831                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176831                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21916865663                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21916865663                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123942.440313                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123942.440313                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5972500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5972500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.420263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.420263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26662.946429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26662.946429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       992000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       992000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.133208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.133208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13971.830986                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13971.830986                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456825                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456825                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7594.512195                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7594.512195                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445682                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445682                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6871.875000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6871.875000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       361000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       361000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       347000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       347000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291855                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291855                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19644404000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19644404000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426805                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426805                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90395.155464                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90395.155464                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19427087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19427087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89395.566824                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89395.566824                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.898878                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6500687                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563438                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.537537                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        331029500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.898878                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965590                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965590                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15369290                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15369290                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22714603                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5096839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22540465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13469039                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9175588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1030                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1737                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3305430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3305430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12834565                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9880041                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1333                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38433812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34655306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1611873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77920402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639841856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1477619904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1926272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69412032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       681344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67985984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       366336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63482176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3321315904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24407892                       # Total snoops (count)
system.tol2bus.snoopTraffic                 112759872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50357975                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.109192                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.343877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45183750     89.73%     89.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5015173      9.96%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31999      0.06%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88697      0.18%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38336      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     20      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                   9833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1710870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.009872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.241874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.387540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       442467     25.86%     25.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       743488     43.46%     69.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       165319      9.66%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       126422      7.39%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54966      3.21%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29054      1.70%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25615      1.50%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22434      1.31%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       101105      5.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1710870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.509318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.382674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    236.001094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95992     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95997                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.288238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.269988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83648     87.14%     87.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1421      1.48%     88.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7746      8.07%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2287      2.38%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              675      0.70%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              152      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               46      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95997                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              353326272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4348224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100071808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               357674496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101798848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       634.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    642.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  557044285500                       # Total gap between requests
system.mem_ctrls.avgGap                      77590.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     18196864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60751552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       165312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49323328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    224889216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100071808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 32666817.005998108536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 109060540.981917455792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 296766.346821933694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88544714.622410908341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 403718732.287848174572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179647846.980412542820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       284326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       986196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       787517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3528042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1590607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7764550607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45726880971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    112032239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39175901697                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 168314841326                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13262063422548                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27308.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46366.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43372.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49746.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47707.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8337737.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5976665520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3176661675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18238758720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839999040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43972574880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107333770770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     123518675520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       306057106125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.430467                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 319937979094                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18600920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218505394406                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6238967700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3316086180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21179196360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4322086920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43972574880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     164160091200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75664932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       318853935240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.403198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 194991733588                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18600920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 343451639912                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5826136829.113924                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27099145293.626297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        83500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 209553533000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96779484000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 460264809500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7225850                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7225850                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7225850                       # number of overall hits
system.cpu1.icache.overall_hits::total        7225850                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6185                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6185                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6185                       # number of overall misses
system.cpu1.icache.overall_misses::total         6185                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    325728000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    325728000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    325728000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    325728000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7232035                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7232035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7232035                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7232035                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000855                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000855                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000855                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000855                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52664.187551                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52664.187551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52664.187551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52664.187551                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5479                       # number of writebacks
system.cpu1.icache.writebacks::total             5479                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          674                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          674                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5511                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5511                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    291940500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    291940500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    291940500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    291940500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000762                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000762                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000762                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000762                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52974.142624                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5479                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7225850                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7225850                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6185                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6185                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    325728000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    325728000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7232035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7232035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000855                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000855                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52664.187551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52664.187551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5511                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5511                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    291940500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    291940500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52974.142624                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52974.142624                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7110050                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5479                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1297.691185                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329923000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14469581                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14469581                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9388774                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9388774                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9388774                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9388774                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2143200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2143200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2143200                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2143200                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 179714704950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 179714704950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 179714704950                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 179714704950                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11531974                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11531974                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11531974                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11531974                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185848                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185848                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185848                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83853.445759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83853.445759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83853.445759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83853.445759                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       913988                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42936                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16134                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            454                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.649808                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.572687                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031039                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031039                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1524173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1524173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1524173                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1524173                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619027                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619027                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53174005303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53174005303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53174005303                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53174005303                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053679                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053679                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053679                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053679                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85899.331213                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031039                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8361564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8361564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1275144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1275144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87546511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87546511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9636708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9636708                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132322                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132322                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68656.176087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68656.176087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       977594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       977594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21049773500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21049773500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70743.651487                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70743.651487                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1027210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1027210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       868056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       868056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  92168193950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  92168193950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106177.705067                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106177.705067                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       546579                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       546579                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32124231803                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32124231803                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99926.998830                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99926.998830                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6021500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6021500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.314410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.314410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41815.972222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41815.972222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098253                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098253                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61966.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61966.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       935000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       935000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          423                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.290780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.290780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7601.626016                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7601.626016                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.290780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.290780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6601.626016                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6601.626016                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592059                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592059                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425869                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425869                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35493522500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35493522500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418368                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418368                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83343.757118                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83343.757118                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425869                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425869                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35067653500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35067653500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418368                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418368                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82343.757118                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82343.757118                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.841212                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11024538                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044781                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.552009                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329934500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.841212                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26146375                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26146375                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 557044293500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23622047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4210015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23462913                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6272764                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5616526                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2485692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2485692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13908257                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9713791                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1130                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     41708196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33441314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78274275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1779548800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1426177536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       703360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132039424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3338469120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13506914                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103494208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39589380                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069944                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.261234                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36883218     93.16%     93.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2643613      6.68%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  62235      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    314      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50357975                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51936284737                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824479777                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8173111                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763825848                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4447679                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17348713247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19225831142                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845997688                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22783553                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28508                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39589380                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52178231483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16734160749                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20860561087                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567858907                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8317398                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               670276734000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 440964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   442355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1629.65                       # Real time elapsed on the host
host_tick_rate                               27371549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718617883                       # Number of instructions simulated
sim_ops                                     720884084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044606                       # Number of seconds simulated
sim_ticks                                 44606082500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.802882                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7477642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7805237                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1351016                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13602968                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34323                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          57114                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22791                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14614087                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12706                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4259                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1138487                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5979943                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1425146                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23100842                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27483164                       # Number of instructions committed
system.cpu0.commit.committedOps              27548251                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     72303530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.381008                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.341989                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     62123349     85.92%     85.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5585050      7.72%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1411355      1.95%     95.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       759170      1.05%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       348595      0.48%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       159957      0.22%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       168708      0.23%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       322200      0.45%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1425146      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     72303530                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70140                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27110030                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6799398                       # Number of loads committed
system.cpu0.commit.membars                      97963                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98647      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19573473     71.05%     71.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6803083     24.70%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1061142      3.85%    100.00% # Class of committed instruction
=======
final_tick                               625947600000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706432                       # Number of bytes of host memory used
host_op_rate                                   304353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2363.79                       # Real time elapsed on the host
host_tick_rate                               29149479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717172271                       # Number of instructions simulated
sim_ops                                     719426707                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068903                       # Number of seconds simulated
sim_ticks                                 68903306500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.949458                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14408663                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15016930                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2642577                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26137129                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34742                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          52920                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18178                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27972099                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11083                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5052                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2237392                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11641085                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2690461                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         251979                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44702012                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53351817                       # Number of instructions committed
system.cpu0.commit.committedOps              53473388                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    117944997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.453376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.443934                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     97881369     82.99%     82.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11139011      9.44%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2794597      2.37%     94.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1456859      1.24%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       683859      0.58%     96.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       321118      0.27%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       334169      0.28%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       643554      0.55%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2690461      2.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    117944997                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69528                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52620338                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13307677                       # Number of loads committed
system.cpu0.commit.membars                     183305                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       183989      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38203821     71.44%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6828      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13312155     24.89%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1761451      3.29%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         27548251                       # Class of committed instruction
system.cpu0.commit.refs                       7865108                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27483164                       # Number of Instructions Simulated
system.cpu0.committedOps                     27548251                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.124240                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.124240                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             38378748                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               214516                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6436170                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56092323                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7718273                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28064830                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1141293                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               651093                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1046991                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total         53473388                       # Class of committed instruction
system.cpu0.commit.refs                      15074489                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53351817                       # Number of Instructions Simulated
system.cpu0.committedOps                     53473388                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.530037                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.530037                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53747800                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               407971                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12567309                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108851084                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12668175                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55072041                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2239091                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1239001                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2014406                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   14614087                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3813041                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     68011988                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                85417                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          785                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64379770                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          444                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2707692                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.170200                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6982862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7511965                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.749788                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          76350135                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.848162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.043772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                37649671     49.31%     49.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20452927     26.79%     76.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11979840     15.69%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5522946      7.23%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  256298      0.34%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292853      0.38%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  131071      0.17%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16287      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48242      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            76350135                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2842                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2049                       # number of floating regfile writes
system.cpu0.idleCycles                        9513865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1273118                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9454583                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.518036                       # Inst execution rate
system.cpu0.iew.exec_refs                    12798571                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1164447                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11357510                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12540839                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             72443                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           580185                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1261017                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50603581                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11634124                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1329044                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44480686                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 73191                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4326143                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1141293                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4451607                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       103839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           20456                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5741441                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       195307                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           221                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       450825                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        822293                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31140289                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42635596                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821561                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25583652                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.496548                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42941588                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57119204                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32311411                       # number of integer regfile writes
system.cpu0.ipc                              0.320078                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.320078                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101299      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32349417     70.62%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7026      0.02%     70.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1954      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               316      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12174743     26.58%     97.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1171931      2.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            621      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           341      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45809730                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3401                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6761                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3315                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3480                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     266795                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005824                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 155570     58.31%     58.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    17      0.01%     58.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     66      0.02%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  18      0.01%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 97385     36.50%     94.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13716      5.14%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               19      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45971825                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         168302715                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42632281                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73655642                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50391782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45809730                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             211799                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23055332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73086                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         71665                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9344388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     76350135                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.111846                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           51826691     67.88%     67.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13023448     17.06%     84.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6018127      7.88%     92.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2823561      3.70%     96.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1734030      2.27%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             445722      0.58%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             277060      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             159713      0.21%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              41783      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       76350135                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533515                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   27972099                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7280049                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    112343381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               135312                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          684                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123875135                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 356                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5288552                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.207228                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10752816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14443405                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.917715                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         125741513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.990022                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.054635                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51113976     40.65%     40.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39456703     31.38%     72.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23145567     18.41%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10706384      8.51%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  456665      0.36%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  568077      0.45%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  187547      0.15%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   25159      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   81435      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           125741513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2823                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2043                       # number of floating regfile writes
system.cpu0.idleCycles                        9240580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2498977                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18344781                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.637730                       # Inst execution rate
system.cpu0.iew.exec_refs                    24485264                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1973641                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16597510                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24374216                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            115751                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1137485                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2197710                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98094894                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22511623                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2629545                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86082163                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                136602                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5892099                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2239091                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6120722                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       171880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31618                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11066539                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       430898                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           290                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       889178                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1609799                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60577659                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82659583                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823423                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49881031                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.612374                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83272338                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110607078                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62888029                       # number of integer regfile writes
system.cpu0.ipc                              0.395251                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.395251                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185514      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62956603     70.97%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7087      0.01%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1979      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1383      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23566296     26.57%     97.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1990892      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            611      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88711708                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3376                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6717                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3302                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3478                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     442021                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004983                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 276796     62.62%     62.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    37      0.01%     62.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     50      0.01%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                154042     34.85%     97.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11057      2.50%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88964839                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         303738277                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82656281                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        142713197                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97727325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88711708                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             367569                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44621508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           138044                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        115590                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18121259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    125741513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.705509                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.167576                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           78212160     62.20%     62.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24995122     19.88%     82.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11925596      9.48%     91.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5546565      4.41%     95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3372641      2.68%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             836261      0.67%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             493215      0.39%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             285084      0.23%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              74869      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      125741513                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.657211                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           140704                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11425                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12540839                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1261017                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6173                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        85864000                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3348173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               22338987                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20479765                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                467672                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9057349                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10817974                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               296425                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69633087                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53749612                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40370822                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27490491                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                565619                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1141293                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12105213                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19891061                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2926                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69630161                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4216802                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66171                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2620749                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66187                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   121495926                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105352852                       # The number of ROB writes
system.cpu0.timesIdled                         113416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2620                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.582207                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7510031                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7618039                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1337868                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13546974                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12569                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17059                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4490                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14463253                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2025                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4064                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1141580                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5723212                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1311227                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129387                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23572033                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26095436                       # Number of instructions committed
system.cpu1.commit.committedOps              26157096                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     68847278                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.379929                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.330169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     58968006     85.65%     85.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5530048      8.03%     93.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1365433      1.98%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       710876      1.03%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       327205      0.48%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156828      0.23%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       162807      0.24%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       314848      0.46%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1311227      1.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68847278                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20442                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25734476                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6524377                       # Number of loads committed
system.cpu1.commit.membars                      92672                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92672      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18785066     71.82%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            199      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6528441     24.96%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750364      2.87%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads           240660                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           20105                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24374216                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2197710                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5014                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       134982093                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2824529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31066585                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39985174                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                832487                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15280232                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14662116                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               435626                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            135308132                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104328803                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78579915                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53942329                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                503402                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2239091                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16521549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38594745                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2919                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135305213                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6691727                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            108380                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4713988                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        108436                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   213412399                       # The number of ROB reads
system.cpu0.rob.rob_writes                  204162844                       # The number of ROB writes
system.cpu0.timesIdled                         113929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1466                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.088133                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14213294                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14639579                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2605829                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25520261                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15474                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18509                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3035                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27235727                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1398                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4420                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2231901                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11245115                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2456893                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197255                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45382663                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51300438                       # Number of instructions committed
system.cpu1.commit.committedOps              51395727                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112530771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.456726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.429724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     92658242     82.34%     82.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11260072     10.01%     92.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2769464      2.46%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1435256      1.28%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       662925      0.59%     96.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       347492      0.31%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       336334      0.30%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604093      0.54%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2456893      2.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112530771                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23190                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50603986                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12769506                       # Number of loads committed
system.cpu1.commit.membars                     143947                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143947      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37057311     72.10%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12773926     24.85%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1419912      2.76%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         26157096                       # Class of committed instruction
system.cpu1.commit.refs                       7278805                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26095436                       # Number of Instructions Simulated
system.cpu1.committedOps                     26157096                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.888289                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.888289                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             37208144                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               197360                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6463615                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55240996                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5678358                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27874384                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1143170                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               622632                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1034511                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         51395727                       # Class of committed instruction
system.cpu1.commit.refs                      14193838                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51300438                       # Number of Instructions Simulated
system.cpu1.committedOps                     51395727                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.389603                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.389603                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             50618973                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               376009                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12495751                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             107515053                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10710705                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54850670                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2232684                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1195676                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1974093                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   14463253                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3606366                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     66977381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59731                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63521075                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2678916                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.191894                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4621658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7522600                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.842777                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          72938567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.876210                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.041015                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                34586123     47.42%     47.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20324509     27.87%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11878324     16.29%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5485394      7.52%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  209852      0.29%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  280393      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  124771      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11456      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   37745      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            72938567                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2432599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1281227                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9283029                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.575793                       # Inst execution rate
system.cpu1.iew.exec_refs                    12257234                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    878619                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11533012                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12316202                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             62761                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           577658                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1023368                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49687055                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11378615                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1335330                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43398204                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 72293                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3881222                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1143170                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4007204                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11095                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5791825                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       268940                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       461405                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        819822                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30555693                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41580905                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822102                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25119905                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.551682                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41918039                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55698463                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31721308                       # number of integer regfile writes
system.cpu1.ipc                              0.346226                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.346226                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94207      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31839202     71.18%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 250      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11913776     26.63%     98.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             885745      1.98%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   27235727                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7059167                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109255119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               105133                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     121941676                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5213224                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.222173                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8525384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14228768                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.994730                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120387125                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.015750                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.037877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46526021     38.65%     38.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39277125     32.63%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22855488     18.98%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10605094      8.81%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  417334      0.35%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  543530      0.45%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   93575      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20244      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   48714      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120387125                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2200579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2498357                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17989031                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.688849                       # Inst execution rate
system.cpu1.iew.exec_refs                    23589782                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1667957                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16997793                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23798676                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             77463                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1110617                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1985839                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96707326                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21921825                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2653088                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84444429                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                138491                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4802261                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2232684                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5037728                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       142252                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21090                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11029170                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       561507                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       917885                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1580472                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59423019                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81123316                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821873                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48838186                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.661757                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81768388                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108457326                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62047215                       # number of integer regfile writes
system.cpu1.ipc                              0.418479                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.418479                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144661      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62314841     71.55%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 312      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22963094     26.36%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1674255      1.92%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              44733534                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              87097517                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     230172                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005145                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 147835     64.23%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 81357     35.35%     99.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  980      0.43%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                     397442                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004563                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 261484     65.79%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                134006     33.72%     99.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1952      0.49%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              44869499                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         162713879                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41580905                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73217076                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49495493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44733534                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             191562                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23529959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            78072                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62175                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9593534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     72938567                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.613304                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.114219                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           48974731     67.15%     67.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12586543     17.26%     84.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6028915      8.27%     92.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2808655      3.85%     96.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1691641      2.32%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             414141      0.57%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             249583      0.34%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             146435      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37923      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       72938567                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.593510                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              87350298                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         295128146                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81123316                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        142019012                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96447931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87097517                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             259395                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45311599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           148545                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62140                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18444381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120387125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.723479                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           73796295     61.30%     61.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24149647     20.06%     81.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11981186      9.95%     91.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5551990      4.61%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3354510      2.79%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             788963      0.66%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             446352      0.37%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             256895      0.21%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61287      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120387125                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.710491                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           121424                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9015                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12316202                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1023368                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1535                       # number of misc regfile reads
system.cpu1.numCycles                        75371166                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13764481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22137409                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19633201                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                475959                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7013184                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10686158                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               290293                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68581342                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52867348                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39838587                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27284187                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                147378                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1143170                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11552761                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20205386                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68581342                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3807856                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             57724                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2485300                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         57719                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   117256418                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103557237                       # The number of ROB writes
system.cpu1.timesIdled                          23682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.905204                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7489466                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7728652                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1344291                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13409356                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12736                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17242                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4506                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14325638                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1969                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4033                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1154193                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5678421                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1241421                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23969262                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25904521                       # Number of instructions committed
system.cpu2.commit.committedOps              25959111                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     68179150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.380749                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.316111                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     58122871     85.25%     85.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5709537      8.37%     93.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1409288      2.07%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       712892      1.05%     96.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       337620      0.50%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       170242      0.25%     97.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       167689      0.25%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307590      0.45%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1241421      1.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68179150                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20454                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25546359                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6471549                       # Number of loads committed
system.cpu2.commit.membars                      82126                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82126      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18670133     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            207      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6475582     24.95%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        730709      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25959111                       # Class of committed instruction
system.cpu2.commit.refs                       7206291                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25904521                       # Number of Instructions Simulated
system.cpu2.committedOps                     25959111                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.884627                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.884627                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             36227170                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               191085                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6496349                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55537016                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5781516                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28122761                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1155787                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               605527                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1033482                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           246217                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           19928                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23798676                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1985839                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    714                       # number of misc regfile reads
system.cpu1.numCycles                       122587704                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15142933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30602728                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38648192                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                769030                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13309542                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13967886                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               447591                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133674730                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102973757                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           77870924                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53683435                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                152159                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2232684                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15412858                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39222732                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133674730                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5145878                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70742                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4542070                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70781                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206849603                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201427597                       # The number of ROB writes
system.cpu1.timesIdled                          22654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   14325638                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3725290                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     66229052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58787                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63670005                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2691770                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.191712                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4745758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7502202                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.852059                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          72320716                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.883728                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.029789                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                33739472     46.65%     46.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20513664     28.36%     75.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11979053     16.56%     91.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5487569      7.59%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  212165      0.29%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277853      0.38%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   68311      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11476      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   31153      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72320716                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2404164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1296740                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9265378                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.581739                       # Inst execution rate
system.cpu2.iew.exec_refs                    12247140                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    877259                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11483488                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12312047                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             51340                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           579853                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1051539                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49887679                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11369881                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1359607                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43470360                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 73652                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3653101                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1155787                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3781599                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        80272                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11224                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5840498                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       316797                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       476357                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        820383                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30464233                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41660620                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.820854                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 25006692                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.557520                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      42008717                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55789231                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31837563                       # number of integer regfile writes
system.cpu2.ipc                              0.346665                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.346665                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83669      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31958923     71.29%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 255      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11906779     26.56%     98.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             879987      1.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44829967                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                     219995                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004907                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 141155     64.16%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 77916     35.42%     99.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  924      0.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44966293                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         162282143                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41660620                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73816309                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49728620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44829967                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             159059                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23928568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            81498                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         43705                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9778647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     72320716                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.619877                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.113499                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           48285241     66.77%     66.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12545253     17.35%     84.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6135202      8.48%     92.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2825341      3.91%     96.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1718060      2.38%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             407892      0.56%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             233803      0.32%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             135623      0.19%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              34301      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72320716                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.599934                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           128290                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11119                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12312047                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1051539                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu2.numCycles                        74724880                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14409322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               21842029                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19506758                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                458061                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7130359                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              10575094                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               281593                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68953134                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53120789                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40094006                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27516467                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 99903                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1155787                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11373542                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20587248                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68953134                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3302532                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             46319                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2481241                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         46315                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   116856742                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104005873                       # The number of ROB writes
system.cpu2.timesIdled                          23511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.376434                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7354716                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7631239                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1332167                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13196700                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12604                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17101                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4497                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14111030                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1812                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3826                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1133601                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5641193                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1257067                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23670202                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25743626                       # Number of instructions committed
system.cpu3.commit.committedOps              25789722                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66905900                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.385463                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.327364                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     56988042     85.18%     85.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5595380      8.36%     93.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1385609      2.07%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       726505      1.09%     96.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       326316      0.49%     97.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       171104      0.26%     97.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       164850      0.25%     97.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291027      0.43%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1257067      1.88%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66905900                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20205                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25391174                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6392521                       # Number of loads committed
system.cpu3.commit.membars                      69459                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69459      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18597659     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            225      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6396347     24.80%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        725678      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25789722                       # Class of committed instruction
system.cpu3.commit.refs                       7122025                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25743626                       # Number of Instructions Simulated
system.cpu3.committedOps                     25789722                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.851525                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.851525                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             35282187                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               199633                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6386340                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54948752                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5746179                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27808796                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1135052                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               633374                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1020942                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   14111030                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3644717                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     64982571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57778                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62984392                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2667236                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.192226                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4676916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7367320                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.857998                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          70993156                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.890293                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.030584                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                32879337     46.31%     46.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20237450     28.51%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11804399     16.63%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5471083      7.71%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  219588      0.31%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279981      0.39%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   67319      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8954      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25045      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            70993156                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2415427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1272524                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9157827                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.586294                       # Inst execution rate
system.cpu3.iew.exec_refs                    12047771                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    852531                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11664740                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12153274                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44637                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           558282                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1015000                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49419592                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11195240                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1337678                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43039019                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 76569                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3434549                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1135052                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3566895                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        76518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11126                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5760753                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       285496                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       465465                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        807059                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30228451                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41275382                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.820254                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24795005                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.562269                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41609003                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55211341                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31577613                       # number of integer regfile writes
system.cpu3.ipc                              0.350690                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.350690                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70862      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31725182     71.49%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 264      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11726503     26.42%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             853532      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44376697                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                     221791                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004998                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 145703     65.69%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 74937     33.79%     99.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1151      0.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44527626                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         160047078                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41275382                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73049517                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49285025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44376697                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             134567                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23629870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            78737                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         36428                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9678473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     70993156                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.625084                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.118779                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47266640     66.58%     66.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12322130     17.36%     83.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6089217      8.58%     92.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2811633      3.96%     96.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1692054      2.38%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             402743      0.57%     99.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             236816      0.33%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             136977      0.19%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34946      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       70993156                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.604516                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           115967                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            8986                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12153274                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1015000                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1403                       # number of misc regfile reads
system.cpu3.numCycles                        73408583                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15725604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               21827081                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19387932                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                465399                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7072243                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              10259037                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               286462                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68219110                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52598910                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39788336                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27215379                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                107863                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1135052                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             11066223                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20400404                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68219110                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2677178                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             39714                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2448806                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         39704                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115100138                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103014472                       # The number of ROB writes
system.cpu3.timesIdled                          23109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3891586                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                42728                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4029036                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              30690                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 88740                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4790353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9328559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       740475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       321409                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2567832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2040521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605943                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2361930                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4669270                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       386332                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4153148                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13503                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21826                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84356                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4669273                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14081737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14081737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    328929152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               328929152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31198                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4789071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4789071    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3606694                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6142                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3645413                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 82467                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4543250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8944418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293595                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       133945                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2717516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1924437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5436832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2058382                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4439550                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374284                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4027421                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22237                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10203                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70634                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4439552                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            80                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13454487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13454487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    312599040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312599040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29163                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4542706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4542706    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             4789071                       # Request fanout histogram
system.membus.respLayer1.occupancy        24379917544                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11882246589                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1652                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          827                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8759438.331318                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13237400.217855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          827    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    140463000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            827                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    37362027000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7244055500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3700284                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3700284                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3700284                       # number of overall hits
system.cpu2.icache.overall_hits::total        3700284                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25006                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25006                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25006                       # number of overall misses
system.cpu2.icache.overall_misses::total        25006                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1874962000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1874962000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1874962000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1874962000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3725290                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3725290                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3725290                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3725290                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006712                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006712                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006712                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006712                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74980.484684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74980.484684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74980.484684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74980.484684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2373                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23286                       # number of writebacks
system.cpu2.icache.writebacks::total            23286                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1720                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1720                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1720                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1720                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23286                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23286                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1733351000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1733351000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1733351000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1733351000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006251                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006251                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006251                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006251                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23286                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3700284                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3700284                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25006                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25006                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1874962000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1874962000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3725290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3725290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006712                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006712                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74980.484684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74980.484684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1720                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1720                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23286                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23286                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1733351000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1733351000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006251                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006251                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 74437.473160                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74437.473160                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3785342                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23318                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           162.335621                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7473866                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7473866                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8776323                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8776323                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8776323                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8776323                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2856396                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2856396                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2856396                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2856396                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 238813289447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 238813289447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 238813289447                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 238813289447                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11632719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11632719                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11632719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11632719                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.245548                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.245548                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.245548                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.245548                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83606.506047                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83606.506047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83606.506047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83606.506047                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4961266                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       129146                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86476                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1713                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.371594                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.391710                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       619990                       # number of writebacks
system.cpu2.dcache.writebacks::total           619990                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2224383                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2224383                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2224383                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2224383                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       632013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       632013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       632013                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       632013                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  56874210399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56874210399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  56874210399                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56874210399                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054331                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054331                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054331                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054331                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.replacements                619989                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8237939                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8237939                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2691723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2691723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 225265985500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 225265985500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10929662                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10929662                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.246277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 83688.397915                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 83688.397915                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2088482                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2088482                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       603241                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       603241                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  54334077000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54334077000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90070.265449                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90070.265449                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       538384                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        538384                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       164673                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       164673                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  13547303947                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13547303947                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       703057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.234224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.234224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 82267.912451                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82267.912451                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       135901                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       135901                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28772                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28772                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2540133399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2540133399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040924                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040924                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 88284.908904                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 88284.908904                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1550                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1550                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     38963500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38963500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.053998                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.053998                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25137.741935                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25137.741935                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          453                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          453                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1097                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1097                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.038216                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.038216                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14594.348222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14594.348222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21790                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21790                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5585                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5585                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     43186500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     43186500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.204018                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.204018                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7732.587287                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7732.587287                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     37884500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     37884500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.198393                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.198393                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6975.603020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6975.603020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2957500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2957500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2828500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2828500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1089                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1089                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2944                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2944                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     40059499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     40059499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4033                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4033                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.729978                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.729978                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13607.166780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13607.166780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2944                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2944                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     37115499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     37115499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.729978                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.729978                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12607.166780                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12607.166780                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.007072                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9471416                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           633073                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.961017                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.007072                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968971                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968971                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24018707                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24018707                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1492                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10578533.467202                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17616497.894927                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          747    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    251171000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    36703918000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7902164500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3619907                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3619907                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3619907                       # number of overall hits
system.cpu3.icache.overall_hits::total        3619907                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24810                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24810                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24810                       # number of overall misses
system.cpu3.icache.overall_misses::total        24810                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1894987497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1894987497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1894987497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1894987497                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3644717                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3644717                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3644717                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3644717                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006807                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006807                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006807                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006807                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 76379.987787                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 76379.987787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 76379.987787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 76379.987787                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1647                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.342105                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22889                       # number of writebacks
system.cpu3.icache.writebacks::total            22889                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1921                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1921                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1921                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1921                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22889                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22889                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1737876998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1737876998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1737876998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1737876998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006280                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006280                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006280                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006280                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22889                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3619907                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3619907                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1894987497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1894987497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3644717                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3644717                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006807                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006807                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 76379.987787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 76379.987787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1921                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1921                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1737876998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1737876998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 75926.296387                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 75926.296387                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3699864                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22921                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           161.418088                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7312323                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7312323                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8646389                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8646389                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8646389                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8646389                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2835805                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2835805                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2835805                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2835805                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 237428501215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 237428501215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 237428501215                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 237428501215                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11482194                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11482194                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11482194                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11482194                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.246974                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.246974                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.246974                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.246974                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83725.256573                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83725.256573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83725.256573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83725.256573                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4678880                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       137207                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            82454                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1736                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.745337                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.036290                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       608582                       # number of writebacks
system.cpu3.dcache.writebacks::total           608582                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2214008                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2214008                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2214008                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2214008                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       621797                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       621797                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       621797                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       621797                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55759518860                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55759518860                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55759518860                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55759518860                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054153                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054153                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054153                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054153                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.replacements                608582                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8112678                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8112678                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2667289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2667289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 223512856500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 223512856500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10779967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10779967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.247430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.247430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83797.764884                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83797.764884                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2075554                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2075554                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       591735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       591735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  53201190000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  53201190000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054892                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054892                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89907.120586                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89907.120586                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       533711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        533711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       168516                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       168516                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  13915644715                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13915644715                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       702227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       702227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.239974                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.239974                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 82577.587380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82577.587380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       138454                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       138454                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30062                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30062                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2558328860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2558328860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042810                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042810                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85101.751713                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85101.751713                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23013                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23013                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1592                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1592                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     48304000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     48304000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.064702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30341.708543                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30341.708543                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          464                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          464                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1128                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1128                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     20241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     20241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.045844                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045844                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17944.148936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17944.148936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17869                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17869                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5333                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5333                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     38669500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     38669500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23202                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23202                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.229851                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.229851                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7250.984437                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7250.984437                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     33598500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     33598500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.223343                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.223343                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6483.693555                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6483.693555                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2466500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2466500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1131                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1131                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2695                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2695                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     38798000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     38798000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3826                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3826                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.704391                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.704391                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14396.289425                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14396.289425                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2694                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2694                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     36099500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     36099500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.704130                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.704130                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13399.962880                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13399.962880                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.777305                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9322332                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           621953                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.988805                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.777305                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961791                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961791                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23689581                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23689581                       # Number of data accesses
system.cpu0.numPwrStateTransitions                414                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8087874.396135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16545494.843174                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          207    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    136002500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42931892500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1674190000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3694055                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3694055                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3694055                       # number of overall hits
system.cpu0.icache.overall_hits::total        3694055                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118984                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118984                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118984                       # number of overall misses
system.cpu0.icache.overall_misses::total       118984                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7705173990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7705173990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7705173990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7705173990                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3813039                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3813039                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3813039                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3813039                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031205                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031205                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031205                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031205                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64758.068228                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64758.068228                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64758.068228                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64758.068228                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26299                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              404                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.096535                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110305                       # number of writebacks
system.cpu0.icache.writebacks::total           110305                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8678                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8678                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110306                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110306                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110306                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110306                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7137481490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7137481490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7137481490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7137481490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.028929                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.028929                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.028929                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.028929                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.replacements                110305                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3694055                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3694055                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7705173990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7705173990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3813039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3813039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031205                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031205                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64758.068228                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64758.068228                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110306                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110306                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7137481490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7137481490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.028929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64706.194495                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64706.194495                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3805763                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110337                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.492174                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7736383                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7736383                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9007926                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9007926                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9007926                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9007926                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3126009                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3126009                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3126009                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3126009                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 256111132366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 256111132366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 256111132366                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 256111132366                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12133935                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12133935                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12133935                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12133935                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.257625                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.257625                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.257625                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.257625                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81929.109086                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81929.109086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81929.109086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81929.109086                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6467454                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127778                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           113861                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1682                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.801310                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.967895                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       699329                       # number of writebacks
system.cpu0.dcache.writebacks::total           699329                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2414868                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2414868                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2414868                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2414868                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       711141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       711141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       711141                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       711141                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  63245062780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  63245062780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  63245062780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  63245062780                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058608                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058608                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058608                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058608                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.replacements                699325                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8316973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8316973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2790118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2790118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230368314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230368314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11107091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11107091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.251202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.251202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82565.796321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82565.796321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2138415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2138415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       651703                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       651703                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  58568889000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  58568889000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89870.522308                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89870.522308                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       690953                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        690953                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       335891                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       335891                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25742817866                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25742817866                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1026844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1026844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.327110                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.327110                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76640.391871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76640.391871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       276453                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       276453                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59438                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59438                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4676173780                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4676173780                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057884                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057884                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78673.134695                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78673.134695                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32911                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32911                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     69131000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69131000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.077089                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077089                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25147.690069                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25147.690069                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2022                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2022                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          727                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          727                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6972500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6972500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9590.784044                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9590.784044                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27418                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27418                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6997                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6997                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     65048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     65048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34415                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34415                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.203313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9296.627126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9296.627126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6830                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6830                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58270500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58270500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8531.551977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8531.551977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1016500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1016500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       964500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       964500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2045                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2045                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     38265500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     38265500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.519840                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.519840                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17283.423668                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17283.423668                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2213                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2213                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     36051500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     36051500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.519606                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.519606                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16290.781744                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16290.781744                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.737215                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9792336                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           710227                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.787614                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.737215                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25126733                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25126733                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              160499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              151980                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              150442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              149341                       # number of demand (read+write) hits
system.l2.demand_hits::total                   676054                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41558                       # number of overall hits
system.l2.overall_hits::.cpu0.data             160499                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7420                       # number of overall hits
system.l2.overall_hits::.cpu1.data             151980                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7582                       # number of overall hits
system.l2.overall_hits::.cpu2.data             150442                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7232                       # number of overall hits
system.l2.overall_hits::.cpu3.data             149341                       # number of overall hits
system.l2.overall_hits::total                  676054                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            536002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            476943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            469971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            460016                       # number of demand (read+write) misses
system.l2.demand_misses::total                2058874                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68747                       # number of overall misses
system.l2.overall_misses::.cpu0.data           536002                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15834                       # number of overall misses
system.l2.overall_misses::.cpu1.data           476943                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15704                       # number of overall misses
system.l2.overall_misses::.cpu2.data           469971                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15657                       # number of overall misses
system.l2.overall_misses::.cpu3.data           460016                       # number of overall misses
system.l2.overall_misses::total               2058874                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6510849355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59787823833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1618431904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54600716627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1601324393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53686146345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1611007375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52600043807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     232016343639                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6510849355                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59787823833                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1618431904                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54600716627                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1601324393                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53686146345                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1611007375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52600043807                       # number of overall miss cycles
system.l2.overall_miss_latency::total    232016343639                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          696501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          628923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23286                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          609357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2734928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         696501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         628923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23286                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         609357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2734928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.623245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.769564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.680915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.758349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.674397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.757513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.684040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.754920                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.752807                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.623245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.769564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.680915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.758349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.674397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.757513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.684040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.754920                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.752807                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94707.396032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111544.031241                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102212.448150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114480.591238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101969.204852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114232.891700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102893.745609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114343.944139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112690.890088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94707.396032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111544.031241                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102212.448150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114480.591238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101969.204852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114232.891700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102893.745609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114343.944139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112690.890088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1883524                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     90213                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.878632                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2784666                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              386325                       # number of writebacks
system.l2.writebacks::total                    386325                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          82836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3888                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          69021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3754                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          66718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          65614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              295980                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         82836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3888                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         69021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3754                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         66718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         65614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             295980                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       453166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       407922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       403253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       394402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1762894                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       453166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       407922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       403253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       394402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3254828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5017722                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5776414371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  49505118895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1139448436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45607497662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1135939430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45005813945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1169910925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44089736875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 193429880539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5776414371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  49505118895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1139448436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45607497662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1135939430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45005813945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1169910925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44089736875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 287188933537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 480618814076                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.616337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.650632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.513718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.648604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.513184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.649975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.536065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.647243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.616337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.650632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.513718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.648604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.513184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.649975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.536065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.647243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.834682                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84966.012665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109242.791593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95383.261008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111804.456886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95057.692887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111606.891815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95347.263651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111788.826819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109722.921820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84966.012665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109242.791593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95383.261008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111804.456886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95057.692887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111606.891815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95347.263651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111788.826819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88234.749590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95784.265066                       # average overall mshr miss latency
system.l2.replacements                        6603459                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       451416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           451416                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       451423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       451423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1833629                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1833629                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1833636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1833636                       # number of WritebackClean accesses(hits+misses)
=======
system.membus.snoop_fanout::total             4542706                       # Request fanout histogram
system.membus.respLayer1.occupancy        23238714311                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11330870141                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                232                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12175193.965517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23303192.842797                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          116    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71681500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    67490984000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1412322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7163348                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7163348                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7163348                       # number of overall hits
system.cpu0.icache.overall_hits::total        7163348                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116698                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116698                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116698                       # number of overall misses
system.cpu0.icache.overall_misses::total       116698                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7342224983                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7342224983                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7342224983                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7342224983                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7280046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7280046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7280046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7280046                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016030                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62916.459434                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62916.459434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62916.459434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62916.459434                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23800                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              349                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.194842                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108146                       # number of writebacks
system.cpu0.icache.writebacks::total           108146                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8492                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8492                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8492                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8492                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108206                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108206                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6825883983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6825883983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6825883983                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6825883983                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014863                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014863                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014863                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014863                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63082.305815                       # average overall mshr miss latency
system.cpu0.icache.replacements                108146                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7163348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7163348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116698                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116698                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7342224983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7342224983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7280046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7280046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62916.459434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62916.459434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8492                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8492                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6825883983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6825883983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014863                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014863                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63082.305815                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63082.305815                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999910                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7273017                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108237                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.195294                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999910                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14668297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14668297                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17628016                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17628016                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17628016                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17628016                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5723624                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5723624                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5723624                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5723624                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 358884458065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 358884458065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 358884458065                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 358884458065                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23351640                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23351640                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23351640                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23351640                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.245106                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.245106                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.245106                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.245106                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62702.312043                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62702.312043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62702.312043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62702.312043                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8682064                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       126960                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           188351                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2163                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.095131                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.696255                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1327001                       # number of writebacks
system.cpu0.dcache.writebacks::total          1327001                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4367721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4367721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4367721                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4367721                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1355903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1355903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1355903                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1355903                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  93547855148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  93547855148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  93547855148                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  93547855148                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058065                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058065                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058065                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68993.029109                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1326993                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16414320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16414320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5237031                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5237031                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 328623488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 328623488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21651351                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21651351                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.241880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.241880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62749.960426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62749.960426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3973908                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3973908                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1263123                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1263123                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88020795500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88020795500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058339                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058339                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69685.054820                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69685.054820                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1213696                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1213696                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       486593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       486593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30260970065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30260970065                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1700289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1700289                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.286183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.286183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62189.489090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62189.489090                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       393813                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       393813                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92780                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5527059648                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5527059648                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054567                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054567                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59571.671136                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59571.671136                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60769                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60769                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1436                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1436                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40892000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40892000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28476.323120                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28476.323120                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1006                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1006                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          430                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4451500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4451500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006913                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006913                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10352.325581                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10352.325581                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5681                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5681                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41121000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61371                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61371                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7238.338321                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7238.338321                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5573                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5573                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35573000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6383.097075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6383.097075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       600000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       600000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       575000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       575000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2818                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2818                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     52157000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     52157000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5052                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5052                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.557799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.557799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18508.516678                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18508.516678                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2818                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     49339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     49339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.557799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.557799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17508.516678                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17508.516678                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.878027                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19113698                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1347198                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.187742                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.878027                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48307702                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48307702                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               40864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              394864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              372786                       # number of demand (read+write) hits
system.l2.demand_hits::total                   815104                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              40864                       # number of overall hits
system.l2.overall_hits::.cpu0.data             394864                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6590                       # number of overall hits
system.l2.overall_hits::.cpu1.data             372786                       # number of overall hits
system.l2.overall_hits::total                  815104                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            930147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            850895                       # number of demand (read+write) misses
system.l2.demand_misses::total                1863932                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67270                       # number of overall misses
system.l2.overall_misses::.cpu0.data           930147                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15620                       # number of overall misses
system.l2.overall_misses::.cpu1.data           850895                       # number of overall misses
system.l2.overall_misses::total               1863932                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6216819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  86346975491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1478132999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79291411491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     173333339481                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6216819500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  86346975491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1478132999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79291411491                       # number of overall miss cycles
system.l2.overall_miss_latency::total    173333339481                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1325011                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1223681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2679036                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1325011                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1223681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2679036                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.622099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.701992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.703287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.695357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.695747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.622099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.701992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.703287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.695357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.695747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92415.928348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92831.536833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94630.793790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93185.894254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92993.381454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92415.928348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92831.536833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94630.793790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93185.894254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92993.381454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              11817                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       317                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.277603                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2560068                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              374283                       # number of writebacks
system.l2.writebacks::total                    374283                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            509                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         129796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            504                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              244069                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           509                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        129796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           504                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             244069                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       800351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       737635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1619863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       800351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       737635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3043972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4663835                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5518616504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  71333596001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1301947510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65985229504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 144139389519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5518616504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  71333596001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1301947510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65985229504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 216790024535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 360929414054                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.617391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.604033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.680594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.602800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.617391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.604033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.680594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.602800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.740863                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82662.280433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89127.890139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86130.425377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89455.122797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88982.456861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82662.280433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89127.890139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86130.425377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89455.122797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71219.454231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77388.975822                       # average overall mshr miss latency
system.l2.replacements                        6283023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446373                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446373                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       446374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1985320                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1985320                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1985327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1985327                       # number of WritebackClean accesses(hits+misses)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
<<<<<<< HEAD
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3254828                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3254828                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 287188933537                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 287188933537                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88234.749590                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88234.749590                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             258                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  954                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           536                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           341                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           376                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1591                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1625500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       546500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       262000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       258500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2692500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          771                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          573                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          567                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          634                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.695201                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.595113                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.596120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.593060                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625147                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3032.649254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1602.639296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   775.147929                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1692.331867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          533                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          374                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1581                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10730498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6969500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6812498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7632998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     32145494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.691310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.588133                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.594356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.589905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.621218                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20132.266417                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20681.008902                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20215.127596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20409.085561                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20332.380772                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           208                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           211                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           239                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           193                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                851                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1210                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          657                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          622                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          528                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3017                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3754000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3347499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3643498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2993498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13738495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1418                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          868                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          861                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          721                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3868                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.853315                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.756912                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.722416                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.732316                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779990                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3102.479339                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5095.127854                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5857.713826                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5669.503788                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4553.694067                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            70                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1194                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          643                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          604                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          506                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2947                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24199498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     13529499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13014999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10919495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     61663491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.842031                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.740783                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.701510                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.701803                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.761892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20267.586265                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21041.211509                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21548.011589                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21580.029644                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20924.157109                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28334                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46388                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          21014                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          20612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          21127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109141                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4443056386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2455316885                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2410945884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2424200895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11733520050                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.830478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.775110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.764483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.766999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.793897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95780.296327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116841.957029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116968.071221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114744.208596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107507.903080                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16639                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3503                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3071                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25659                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3035362923                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2041605916                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2066998414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2048039929                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9192007182                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.532592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.645900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.673763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.655509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102032.435477                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116589.910114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113783.904767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113427.111708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110107.654129                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6510849355                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1618431904                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1601324393                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1611007375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11341613027                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.623245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.680915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.674397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.684040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.645076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94707.396032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102212.448150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101969.204852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102893.745609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97821.436813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          762                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3888                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3754                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3387                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11791                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5776414371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1139448436                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1135939430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1169910925                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9221713162                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.616337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.513718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.513184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.536065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.579473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84966.012665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95383.261008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95057.692887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95347.263651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88541.763036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       151030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       145883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       144092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       142923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            583928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       489614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       455929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       449359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       438889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1833791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55344767447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52145399742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  51275200461                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  50175842912                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 208941210562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       640644                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       601812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       581812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2417719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.764253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.757594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.757196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.754348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.758480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113037.550901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114371.754685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114107.429608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114324.676426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113939.489594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66197                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        65518                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        64272                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        62543                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       258530                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       423417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       390411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       385087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       376346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1575261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46469755972                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43565891746                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  42938815531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42041696946                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175016160195                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.660924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.648726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.648894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.646852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.651548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109749.386472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111589.816235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111504.193938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111710.226616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111102.960205                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                43                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             166                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1897500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       381997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       331000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       948497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3558994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.686275                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.921569                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.794258                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27107.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14148.037037                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 15045.454545                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 20180.787234                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21439.722892                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       643497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       408500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       349999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       774999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2176995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.313725                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.653846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.764706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.521531                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20109.281250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19452.380952                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20588.176471                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19871.769231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19972.431193                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                     7716632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6603620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.168546                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.543887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.293093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.293335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.193264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.199696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.165994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.188953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.226408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.170790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.724507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.274123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.020208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.636320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46817732                       # Number of tag accesses
system.l2.tags.data_accesses                 46817732                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4351104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      29071040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        764672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      26150144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        764992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25851328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        785344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25276672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    191188160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          304203456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4351104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       764672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       764992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       785344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6666112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24725248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24725248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         454235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         408596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         403927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         394948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2987315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4753179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       386332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             386332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         97545083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        651728158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17142774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        586246147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         17149948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        579547150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17606209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        566664244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4286145505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6819775218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     97545083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17142774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     17149948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17606209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        149444014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      554302163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            554302163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      554302163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        97545083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       651728158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17142774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       586246147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        17149948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       579547150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17606209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       566664244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4286145505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7374077381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    443406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    402275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    397490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    389169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2976963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244486250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23131                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6293876                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4753182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     386339                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4753182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   386339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39720                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13504                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            187819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            225617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            219166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            224261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            304450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            283129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            300978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            265800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            282288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            221973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           305179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           205686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           211573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           321070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           497153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           657320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 224070822221                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23567310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            312448234721                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47538.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66288.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4009010                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.42                       # Row buffer hit rate for writes
=======
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3043972                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3043972                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 216790024535                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 216790024535                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71219.454231                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71219.454231                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             972                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1152                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2124                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1277                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2415                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1339000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1973500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3312500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2429                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.539336                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.525731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.532056                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1176.625659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1545.418951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1371.635611                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1263                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2396                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22923995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25518992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     48442987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.536967                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.519967                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.527870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20233.005296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20205.060966                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20218.275042                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                419                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          585                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          402                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              987                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2031500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1991000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4022500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          791                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          615                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1406                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.739570                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.653659                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.701991                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3472.649573                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4952.736318                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4075.481256                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          581                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          391                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          972                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11719000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7858000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19577000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.734513                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.635772                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.691323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20170.395869                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20097.186701                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20140.946502                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40924                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          58944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92732                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5057888000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3172649499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8230537499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        80059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.736257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.630408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.693811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85808.360478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93898.706612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88756.173694                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18740                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            22739                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3494059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2633884999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6127944499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.502180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.555796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86908.255397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88418.040183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87550.819353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         40864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6216819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1478132999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7694952499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.622099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.703287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.635933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92415.928348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94630.793790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92833.303161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          509                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          504                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1013                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5518616504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1301947510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6820564014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.617391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.680594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.628161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82662.280433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86130.425377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83302.563772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       373749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       352977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            726726                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       871203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       817107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1688310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  81289087491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76118761992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 157407849483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1244952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1170084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2415036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.699788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.698332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.699083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93306.712088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 93156.418917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93233.973312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       111056                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       109261                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       220317                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       760147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       707846                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1467993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  67839536501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63351344505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131190881006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.610583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.604953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.607856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89245.286110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89498.767394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89367.511293                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                66                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             128                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2938500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       734000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3672500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           194                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.574074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.767442                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.659794                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 47395.161290                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11121.212121                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28691.406250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       469498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1077500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1546998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.212963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.639535                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.402062                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20412.956522                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19590.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19833.307692                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                     7759827                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6283201                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.235012                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.852808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.141273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.910633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.726379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    44.321931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.247700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.692530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47218937                       # Number of tag accesses
system.l2.tags.data_accesses                 47218937                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4272768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      51342464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        967488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      47309632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    184752064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          288644416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4272768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       967488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5240256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23954176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23954176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         802226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         739213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2886751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4510069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374284                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         62011073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        745137884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14041242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        686609024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2681323631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4189122854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     62011073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14041242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         76052315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      347649151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            347649151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      347649151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        62011073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       745137884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14041242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       686609024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2681323631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4536772005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    362742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    788220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    730053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2876408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000401484750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22052                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22052                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7853968                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             342521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4510071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374291                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4510071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33513                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11549                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            210034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            193799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            204580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            294666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            284619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            263523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            212748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            221317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            208662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           387541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           552376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           590773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           174863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           174607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15628                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 119330301667                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22382790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            203265764167                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26656.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45406.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3927464                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.46                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               4753182                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               4510071                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               386339                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  149628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  247028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  263852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  298920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  325649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  340517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  350501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  350524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  353664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 422157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 581432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 412206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 163306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 112211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  73738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  44281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  22872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3628                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               374291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  546221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  647222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  756509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  595174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  529656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  423092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  301623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  223784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  156502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  105418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  52034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   9765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     26                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       740174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.790557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.062488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.545525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64693      8.74%      8.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       263352     35.58%     44.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97717     13.20%     57.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72588      9.81%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33976      4.59%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20448      2.76%     74.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17234      2.33%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13358      1.80%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       156808     21.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       740174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     203.764083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    124.263677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    211.958260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15722     67.97%     67.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5848     25.28%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1189      5.14%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          211      0.91%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           66      0.29%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           44      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           25      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23131                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.118062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.634577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22085     95.47%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      0.78%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      2.03%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              216      0.93%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      0.35%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              301661568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2542080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23860992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               304203648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24725696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6762.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       534.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6819.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    554.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    52.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44606060000                       # Total gap between requests
system.mem_ctrls.avgGap                       8679.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4351168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     28377984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       764672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     25745600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       764992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25439360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       785344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24906816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    190525632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23860992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 97546517.338750839233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 636190905.130483031273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17142774.194528292865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 577176890.618000388145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 17149948.104050610214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 570311459.205143213272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17606208.749669957906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 558372638.978103518486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4271292642.656974315643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 534926867.877267658710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       454235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       408596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       403927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       394948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2987317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       386339                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2947346019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30588620574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    634530419                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28547240148                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    630354457                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28141142534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    652192224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27598233817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 192708574529                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1156380923761                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43351.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67340.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53107.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69866.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52736.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69668.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53149.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69878.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64508.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2993176.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3156237000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1677579750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19294007880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          977178780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3521272560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20131523910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        175873440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48933673320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1097.017953                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    286738493                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1489540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42829804007                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2128612500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1131384375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14360110800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          969014700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3521272560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19616647470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        609453600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42336496005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        949.119349                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1413623233                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1489540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41702919267                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1742                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          872                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7936852.064220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10877012.746077                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          872    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     65446500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            872                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    37685147500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6920935000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3581601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3581601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3581601                       # number of overall hits
system.cpu1.icache.overall_hits::total        3581601                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24765                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24765                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24765                       # number of overall misses
system.cpu1.icache.overall_misses::total        24765                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1874102997                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1874102997                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1874102997                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1874102997                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3606366                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3606366                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3606366                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3606366                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006867                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006867                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006867                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006867                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75675.469291                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75675.469291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75675.469291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75675.469291                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2226                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.052632                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23254                       # number of writebacks
system.cpu1.icache.writebacks::total            23254                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1511                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1511                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1511                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1511                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23254                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23254                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1748134497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1748134497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1748134497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1748134497                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006448                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006448                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006448                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006448                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23254                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3581601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3581601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24765                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24765                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1874102997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1874102997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3606366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3606366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006867                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006867                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75675.469291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75675.469291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1511                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1511                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1748134497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1748134497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75175.647071                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75175.647071                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3709358                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23286                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.295628                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       583693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.606603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   387.255862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.181811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31962      5.48%      5.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       178903     30.65%     36.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62155     10.65%     46.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55499      9.51%     56.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29344      5.03%     61.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17801      3.05%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16285      2.79%     67.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13136      2.25%     69.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178608     30.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       583693                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     202.988346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    121.403120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    217.315166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15050     68.25%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5455     24.74%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1116      5.06%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          252      1.14%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           91      0.41%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           38      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           28      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            8      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22052                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.449211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.415027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.124109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18248     82.75%     82.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              552      2.50%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1706      7.74%     92.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              811      3.68%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              413      1.87%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              172      0.78%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.38%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.19%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22052                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              286499712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2144832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23215232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               288644544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23954624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4158.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       336.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4189.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    347.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68903278000                       # Total gap between requests
system.mem_ctrls.avgGap                      14106.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4272640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     50446080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       967488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     46723392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    184090112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23215232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 62009215.769637994468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 732128580.796046495438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14041241.983067968860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 678100868.787770032883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2671716661.376765727997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 336924788.943183720112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       802226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       739213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2886752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2746090905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38171475766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    671877929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35399337651                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 126276981916                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1699702514948                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41131.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47581.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44445.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47887.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43743.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4541125.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2574119940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1368177195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18845166060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          968132520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5438949360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30312387390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        932648640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60439581105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        877.165178                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2119633160                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2300740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64482933340                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1593505200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            846941535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13117465200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          925380720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5438949360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28817337240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2191638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52931217495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        768.195609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5339594648                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2300740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61262971852                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1018                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          510                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14920998.039216                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20324419.785057                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          510    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    219858500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            510                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61293597500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7609709000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7035752                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7035752                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7035752                       # number of overall hits
system.cpu1.icache.overall_hits::total        7035752                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23415                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23415                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23415                       # number of overall misses
system.cpu1.icache.overall_misses::total        23415                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1691654500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1691654500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1691654500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1691654500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7059167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7059167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7059167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7059167                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003317                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72246.615417                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72246.615417                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72246.615417                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72246.615417                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22210                       # number of writebacks
system.cpu1.icache.writebacks::total            22210                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1205                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1205                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22210                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22210                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22210                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22210                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1585523500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1585523500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1585523500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1585523500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71387.820801                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22210                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7035752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7035752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1691654500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1691654500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7059167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7059167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72246.615417                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72246.615417                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22210                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22210                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1585523500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1585523500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71387.820801                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71387.820801                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7179273                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22242                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           322.780011                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7235986                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7235986                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8743798                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8743798                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8743798                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8743798                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2900724                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2900724                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2900724                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2900724                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 243340758495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 243340758495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 243340758495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 243340758495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11644522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11644522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11644522                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11644522                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.249106                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.249106                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.249106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.249106                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83889.662889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83889.662889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83889.662889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83889.662889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5223935                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       133839                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89880                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1701                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.121217                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.682540                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628630                       # number of writebacks
system.cpu1.dcache.writebacks::total           628630                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2259644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2259644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2259644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2259644                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641080                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641080                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57832390413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57832390413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57832390413                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57832390413                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055054                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055054                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628630                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8200803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8200803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2724471                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2724471                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 227973394500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 227973394500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10925274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10925274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.249373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.249373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83676.205216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83676.205216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2112467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2112467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       612004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       612004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55247143500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55247143500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90272.520278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90272.520278                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       542995                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        542995                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       176253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       176253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  15367363995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15367363995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       719248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 87189.233630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87189.233630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       147177                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       147177                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2585246913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2585246913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88913.430768                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88913.430768                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1622                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1622                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44105000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44105000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.050401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.050401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27191.738594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27191.738594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          401                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          401                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1221                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1221                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16112.612613                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16112.612613                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24902                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24902                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5875                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5875                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44364000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44364000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.190889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.190889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7551.319149                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7551.319149                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     38804000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     38804000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.184813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.184813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6822.081575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6822.081575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2965000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2965000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2837000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2837000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         3019                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         3019                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     38034500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     38034500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4064                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4064                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.742864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.742864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12598.376946                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12598.376946                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         3018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         3018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     35015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     35015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.742618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.742618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11602.220013                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11602.220013                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.122406                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9455271                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           642162                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.724121                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.122406                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24065224                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24065224                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2641841                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       837748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2284829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6217139                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5053115                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14452                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37163                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          420                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2462121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          209                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          209                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2119079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1910098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1883404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1850226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8302009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14119040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89332864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2976512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80483200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2980608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79385728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2929792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77948160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350155904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11739236                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28046848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14508041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.263334                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.613303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11594638     79.92%     79.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2350011     16.20%     96.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 290320      2.00%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 202474      1.40%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  70598      0.49%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14140544                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14140544                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17154934                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17154934                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17154934                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17154934                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5390103                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5390103                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5390103                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5390103                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 339727654797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 339727654797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 339727654797                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 339727654797                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22545037                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22545037                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22545037                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22545037                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239082                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239082                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239082                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239082                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63028.045066                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63028.045066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63028.045066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63028.045066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7067266                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       127992                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           154784                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2193                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.658892                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.363885                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1222564                       # number of writebacks
system.cpu1.dcache.writebacks::total          1222564                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4137549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4137549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4137549                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4137549                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1252554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1252554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1252554                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1252554                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  85978283806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  85978283806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  85978283806                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  85978283806                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055558                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055558                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055558                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055558                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68642.376940                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1222558                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16087656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16087656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5085643                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5085643                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 321456705500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 321456705500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21173299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21173299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.240191                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.240191                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63208.665158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63208.665158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3898884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3898884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82427578500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82427578500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69456.038252                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69456.038252                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1067278                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1067278                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       304460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       304460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  18270949297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18270949297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1371738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1371738                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.221952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.221952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60011.000778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60011.000778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       238665                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       238665                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65795                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65795                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3550705306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3550705306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53966.187491                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53966.187491                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47499                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47499                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          909                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          909                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42536500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42536500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46794.829483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46794.829483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          218                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          691                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          691                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35618.668596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35618.668596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5211                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5211                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     34412000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     34412000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48061                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48061                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.108425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.108425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6603.722894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6603.722894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     29328000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     29328000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.106469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.106469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5731.483291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5731.483291                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       708500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       708500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       675500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       675500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1636                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1636                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2784                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2784                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63366000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63366000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.629864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.629864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22760.775862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22760.775862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2784                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2784                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     60582000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     60582000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.629864                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.629864                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21760.775862                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21760.775862                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.398979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18511927                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1244337                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.876940                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.398979                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46536161                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46536161                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68903306500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2581108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2233527                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5908743                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4655430                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10632                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34993                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140544                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2450693                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          194                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       324485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4020038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3710825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8121978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13841920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169728320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2842880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156559168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              342972288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11010183                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26685568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13695366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.412079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11307423     82.56%     82.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2253968     16.46%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 133948      0.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     27      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14508041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5561394067                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         958377068                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36787778                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         941809387                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          35968272                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1074773144                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165698445                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         972291916                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36788629                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9003                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13695366                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5399208214                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2032981389                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162408298                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1878280135                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33573981                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
