NDSummary.OnToolTipsLoaded("File2:tb_wishbone_slave.v",{52:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Test bench for wishbone classic slave</div></div>",53:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Copyright 2021 Jay Convertino</div></div>",54:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype54\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">module</span> tb_wishbone_slave ()</div></div><div class=\"TTSummary\">Test bench for apb3 slave. simple write and then read.</div></div>",56:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype56\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/3/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/3/2\">up_wishbone_classic #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">ADDRESS_WIDTH(<span class=\"SHNumber\">16</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">BUS_WIDTH(<span class=\"SHNumber\">4</span>)</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"4/1/5/4\" style=\"grid-area:2/4/3/5\">) dut ( .clk(tb_data_clk), .rst(tb_rst), .s_wb_cyc(r_wb_cyc), .s_wb_stb(r_wb_stb), .s_wb_we(r_wb_we), .s_wb_addr(r_wb_addr), .s_wb_data_i(r_wb_data_o), .s_wb_sel(<span class=\"SHNumber\">4\'b0000</span>), .s_wb_ack(tb_wb_ack), .s_wb_data_o(tb_wb_data_i), .up_rreq(up_rreq), .up_rack(tb_rack), .up_raddr(up_raddr), .up_rdata(r_up_rdata), .up_wreq(up_wreq), .up_wack(tb_wack), .up_waddr(up_waddr), .up_wdata(up_wdata) )</div></div></div></div><div class=\"TTSummary\">Device under test, up_wishbone_classic to uP</div></div>"});