--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Prac_2_top.twx Prac_2_top.ncd -o Prac_2_top.twr
Prac_2_top.pcf

Design file:              Prac_2_top.ncd
Physical constraint file: Prac_2_top.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock ckIn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Sg<0>       |    9.155(R)|ckMain            |   0.000|
Sg<1>       |    9.185(R)|ckMain            |   0.000|
Sg<2>       |   10.026(R)|ckMain            |   0.000|
Sg<3>       |    9.146(R)|ckMain            |   0.000|
Sg<4>       |    9.158(R)|ckMain            |   0.000|
Sg<5>       |    8.906(R)|ckMain            |   0.000|
Sg<6>       |    8.906(R)|ckMain            |   0.000|
Sg<7>       |    9.033(R)|ckMain            |   0.000|
Sg<8>       |    8.845(R)|ckMain            |   0.000|
Sg<9>       |    8.630(R)|ckMain            |   0.000|
Sg<10>      |    8.630(R)|ckMain            |   0.000|
Sg<11>      |    8.883(R)|ckMain            |   0.000|
Sg<12>      |    9.033(R)|ckMain            |   0.000|
Sg<13>      |    8.906(R)|ckMain            |   0.000|
cnt_out<0>  |    7.024(R)|ckMain            |   0.000|
cnt_out<1>  |    6.867(R)|ckMain            |   0.000|
cnt_out<2>  |    7.242(R)|ckMain            |   0.000|
cnt_out<3>  |    6.815(R)|ckMain            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ckIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckIn           |    2.837|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 14 00:20:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



