Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Mar 16 15:39:49 2018
| Host             : Ferrari running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file DataMemory_power_routed.rpt -pb DataMemory_power_summary_routed.pb -rpx DataMemory_power_routed.rpx
| Design           : DataMemory
| Device           : xc7k160tifbg484-2L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.655        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.544        |
| Device Static (W)        | 0.111        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 41.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.509 |      332 |       --- |             --- |
|   LUT as Distributed RAM |     0.271 |      180 |     35000 |            0.51 |
|   LUT as Logic           |     0.191 |       48 |    101400 |            0.05 |
|   F7/F8 Muxes            |     0.041 |      100 |    101400 |            0.10 |
|   BUFG                   |     0.005 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        1 |       --- |             --- |
| Signals                  |     1.012 |      153 |       --- |             --- |
| I/O                      |     5.024 |       32 |       285 |           11.23 |
| Static Power             |     0.111 |          |           |                 |
| Total                    |     6.655 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     1.734 |       1.688 |      0.046 |
| Vccaux    |       1.800 |     0.422 |       0.404 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.341 |       2.340 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| DataMemory                |     6.544 |
|   memory_reg_0_127_0_0    |     0.005 |
|   memory_reg_0_127_0_0__0 |     0.005 |
|   memory_reg_0_127_0_0__1 |     0.005 |
|   memory_reg_0_127_0_0__2 |     0.005 |
|   memory_reg_0_127_0_0__3 |     0.006 |
|   memory_reg_0_127_0_0__4 |     0.006 |
|   memory_reg_0_127_0_0__5 |     0.006 |
|   memory_reg_0_127_0_0__6 |     0.005 |
|   memory_reg_0_127_0_0__7 |     0.006 |
|   memory_reg_0_127_0_0__8 |     0.006 |
|   memory_reg_0_15_0_0     |    <0.001 |
|   memory_reg_0_15_0_0__0  |     0.001 |
|   memory_reg_0_15_0_0__1  |     0.001 |
|   memory_reg_0_15_0_0__10 |    <0.001 |
|   memory_reg_0_15_0_0__11 |     0.001 |
|   memory_reg_0_15_0_0__12 |     0.002 |
|   memory_reg_0_15_0_0__13 |     0.001 |
|   memory_reg_0_15_0_0__14 |    <0.001 |
|   memory_reg_0_15_0_0__15 |    <0.001 |
|   memory_reg_0_15_0_0__16 |     0.001 |
|   memory_reg_0_15_0_0__17 |    <0.001 |
|   memory_reg_0_15_0_0__18 |     0.002 |
|   memory_reg_0_15_0_0__2  |     0.001 |
|   memory_reg_0_15_0_0__3  |     0.002 |
|   memory_reg_0_15_0_0__4  |     0.001 |
|   memory_reg_0_15_0_0__5  |     0.001 |
|   memory_reg_0_15_0_0__6  |     0.001 |
|   memory_reg_0_15_0_0__7  |     0.002 |
|   memory_reg_0_15_0_0__8  |     0.001 |
|   memory_reg_0_15_0_0__9  |     0.002 |
|   memory_reg_0_255_0_0    |     0.011 |
|   memory_reg_0_255_1_1    |     0.010 |
|   memory_reg_0_255_2_2    |     0.011 |
|   memory_reg_0_255_3_3    |     0.011 |
|   memory_reg_0_255_4_4    |     0.010 |
|   memory_reg_0_255_5_5    |     0.010 |
|   memory_reg_0_255_6_6    |     0.010 |
|   memory_reg_0_255_7_7    |     0.011 |
|   memory_reg_0_255_8_8    |     0.011 |
|   memory_reg_0_255_9_9    |     0.010 |
|   memory_reg_0_31_0_0     |     0.001 |
|   memory_reg_0_31_0_0__0  |    <0.001 |
|   memory_reg_0_31_0_0__1  |     0.002 |
|   memory_reg_0_31_0_0__2  |     0.002 |
|   memory_reg_0_31_0_0__3  |     0.001 |
|   memory_reg_0_31_0_0__4  |     0.001 |
|   memory_reg_0_31_0_0__5  |     0.001 |
|   memory_reg_0_31_0_0__6  |     0.001 |
|   memory_reg_0_31_0_0__7  |     0.002 |
|   memory_reg_0_31_0_0__8  |     0.001 |
|   memory_reg_0_63_0_0     |     0.002 |
|   memory_reg_0_63_0_0__0  |     0.002 |
|   memory_reg_0_63_0_0__1  |     0.002 |
|   memory_reg_0_63_0_0__2  |     0.002 |
|   memory_reg_0_63_0_0__3  |     0.003 |
|   memory_reg_0_63_0_0__4  |     0.003 |
|   memory_reg_0_63_0_0__5  |     0.002 |
|   memory_reg_0_63_0_0__6  |     0.002 |
|   memory_reg_0_63_0_0__7  |     0.002 |
|   memory_reg_0_63_0_0__8  |     0.003 |
|   memory_reg_256_511_0_0  |     0.009 |
|   memory_reg_256_511_1_1  |     0.010 |
|   memory_reg_256_511_2_2  |     0.011 |
|   memory_reg_256_511_3_3  |     0.010 |
|   memory_reg_256_511_4_4  |     0.009 |
|   memory_reg_256_511_5_5  |     0.010 |
|   memory_reg_256_511_6_6  |     0.009 |
|   memory_reg_256_511_7_7  |     0.011 |
|   memory_reg_256_511_8_8  |     0.011 |
|   memory_reg_256_511_9_9  |     0.010 |
|   memory_reg_512_767_0_0  |     0.010 |
|   memory_reg_512_767_1_1  |     0.010 |
|   memory_reg_512_767_2_2  |     0.011 |
|   memory_reg_512_767_3_3  |     0.010 |
|   memory_reg_512_767_4_4  |     0.010 |
|   memory_reg_512_767_5_5  |     0.009 |
|   memory_reg_512_767_6_6  |     0.011 |
|   memory_reg_512_767_7_7  |     0.011 |
|   memory_reg_512_767_8_8  |     0.009 |
|   memory_reg_512_767_9_9  |     0.010 |
+---------------------------+-----------+


