---
title: 8. 可编程逻辑[英]
category_bar: true
date: 2023/05/14
categories: 
- 学习笔记
- 数字逻辑电路设计
---

# Programmable Logic
A dedicated logic circuit will only perform the function it was designed to implement.  
A combinational circuit behaves according to its truth table, whereas a sequential circuit's characteristics are governed by its state table.   
In a programmable logic system, a standard hardware structure is electronically reconfigurable so that the different logic operations can be performed, without having to change the circuit physically.  

## Multiplexer
The multiplexer （多路复用器） is a multi-input, single-output circuit whose prime function is to convert parallel data to serial data.  

<img src = https://cdn.jsdelivr.net/gh/l61012345/Pic/img/20230514183012.png width=50%>    

One multiplexer has two input end: the data input and control input.  
The data input is used to give the data to each channel. Control input is used to determine which channel will be the output. The control input is realized by a decoder.  
For example: a 4 to 1 Multiplexer uses two input variables to select which channel will be outputed: $D_0=\overline{A}.\overline{B}$,  $D_1=\overline{A}.B$, $D_2=A.\overline{B}$, $D_3=A.B$.   
For example, if $AB=10$, then $D_2$ is open.  

It can be identified that, **the variable used to be as control signal must contains all the possiblities: (from 00..0 to 11..1)**.  

### Multiplexer Used as Combinational Logic Design
For multiplexers, they can be used to design a combinational logic.  
For a $N$-variable combinational logic function with $M$ to 1 multi-plexer, the $[log_2M]$ variables will be used as control inputs, the other $N-[log_2M]$ variables will be used as data input.  
For 1st canonical form, the combinational logic function can be transfered into:  
$$F=F_1C+F_2\overline{C}$$
where $F_1$ and $F_2$ are data inputs, $C$ is the control input.  

Example: $F(ABC)=∑(1,2,4,6)$:  
$$F(A,B,C)=\overline{A}\overline{B}C+AB\overline{C}+A\overline{B}\overline{C}+AB\overline{C}$$

If 4 to 1 multi-plexer are used, then $log_24=2$ control variables will be used. Here, suppose $B,C$ are control varibles, then:  
$$\begin{aligned}
    F(A,B,C)&=\overline{B}\overline{C}(F_1)+\overline{B}C(F_2)+B\overline{C}(F_3)+BC(F_4)\\
    &=\overline{B}\overline{C}(A)+\overline{B}C(\overline{A})+B\overline{C}(1)+BC(0)
\end{aligned}$$ 

Thus, the implementation diagrams are:  
<img src = https://cdn.jsdelivr.net/gh/l61012345/Pic/img/20230514185405.png width=50%>  

The rules of extracting control variables are:  
- all terms (from all 0s to all 1s) should be satified.
- if there is not a certain control varible in a term, then the term should be rewriten as: $F_1(C+\overline{C})$.  
  For example: $ABD$,$C$ is control varible, then this term should be rewriten as $ABD(C+\overline{C})$.  
- if there is not a certain data varible in a, then this term should be rewriten as: $C.(1)$ or $\overline{C}.(1)$.  

### Multilayer Multiplexer System
In multilayer multiplexer system, there are more than one floor of multiplexers.  
The logic functions of $n-1$ layer is generated by the $(n-1)$ th layer.  

The size of the multiplexers and the number of layers will depend on the complexity of the function to be performed.  

Example: $𝐹 = ∑(1,2,4,5,7,8,12,17,19,21,28)$  
In this function, 5 variables will be used.  
$F(v, w, x, y, z)=00001+00010+00100+00101+00111+01000+01100+10001+10011+10101+11100$  
Condense $F$ with $YZ$:  
$$\begin{aligned}
    &F=(F_1)\overline{YZ}+F_2\overline{Y}Z+F_3Y\overline{Z}+(F_4)YZ\\  
    &F_1=(\overline{VW}X+\overline{V}W\overline{X}+\overline{V}WX+VWX)\\
    &F_2=(\overline{VWX}+\overline{VW}X+V\overline{WX}+V\overline{W}X)\\
    &F_3=(\overline{VWX})\\
    &F_4=\overline{VW}X+V\overline{WX}
\end{aligned}$$

Then exapanding $F_1,F_2,F_3$ and $F_4$ about $WX$ gives:  
$$\begin{aligned}
    &F1=(0)\overline{WX}+(\overline{V})\overline{W}X+(\overline{V})W\overline{X}+(1)WX\\
	&F2=(1)\overline{WX}+(1)\overline{W}X+(0)W\overline{X}+(0)WX\\
	&F3=(\overline{V})\overline{WX}+(0)\overline{W}X+(0)W\overline{X}+(0)WX\\
    &F4==(\overline{V})\overline{WX}+(V)\overline{W}X+(0)W\overline{X}+(0)WX
\end{aligned}$$

Thus, the 2-layer diagram is:  
<img src = https://cdn.jsdelivr.net/gh/l61012345/Pic/img/20230514191026.png width=50%>    

Example: 2 two-layer system of 4 to 1 multiplexers  
$$F=ABC+\overline{AB}D+D\overline{E}+AE$$
There are 5 variables, for one layer, 2 variables will be used as control bits, for the other layer, another 2 bits will be used as control bits.  
For the 1st layer, DE will be chosen as control bits.  
$$F=(F_0)\overline{DE}+(F_1)\overline{D}E+(F_2)D\overline{E}+(F_3)DE$$
Just adding terms of $DE$:  
$$F=ABC(\overline{DE}+\overline{D}E+D\overline{E}+DE)+\overline{AB}D(\overline{E}+E)+AE(\overline{D}+D)$$
$$\begin{aligned}
&F_0=ABC=(0)\overline{B}C+(0)B\overline{C}+(A)BC+(0)\overline{BC}\\
&F_1=ABC+A=ABC+A(BC+\overline{BC})=(A)BC+(A)\overline{BC}+(0)B\overline{C}+(0)\overline{B}C=A(BC+\overline{BC})=A\\
&F2=1\\
&F3=ABC+\overline{AB}+A=A(BC+B\overline{C}+\overline{B}C+\overline{BC})+\overline{AB}(C+\overline{C})=(A)BC+(1)\overline{BC}+(1)\overline{B}C+(A)B\overline{C}\\
\end{aligned}$$ 

The circuit diagram is:  
<img src = https://cdn.jsdelivr.net/gh/l61012345/Pic/img/20230514191639.png width=50%>    



