** Name: SymmetricalOpAmp94

.MACRO SymmetricalOpAmp94 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 out2FirstStage out2FirstStage sourceNmos sourceNmos nmos4 L=2e-6 W=8e-6
mDiodeTransistorPmos2 ibias ibias sourcePmos sourcePmos pmos4 L=1e-6 W=15e-6
mDiodeTransistorPmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=348e-6
mDiodeTransistorPmos4 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage pmos4 L=2e-6 W=176e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=2e-6 W=161e-6
mNormalTransistorNmos6 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner nmos4 L=2e-6 W=452e-6
mNormalTransistorNmos7 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=2e-6 W=452e-6
mNormalTransistorNmos8 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=2e-6 W=161e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=12e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=12e-6
mNormalTransistorNmos11 SecondStageYinnerTransconductance out1FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=37e-6
mNormalTransistorNmos12 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=37e-6
mNormalTransistorPmos13 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=212e-6
mNormalTransistorPmos14 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=2e-6 W=348e-6
mNormalTransistorPmos15 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=1e-6 W=212e-6
mNormalTransistorPmos16 out2FirstStage ibias sourcePmos sourcePmos pmos4 L=1e-6 W=200e-6
mNormalTransistorPmos17 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos18 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=348e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp94

** Expected Performance Values: 
** Gain: 91 dB
** Power consumption: 8.97501 mW
** Area: 6245 (mu_m)^2
** Transit frequency: 84.6331 MHz
** Transit frequency with error factor: 84.6335 MHz
** Slew rate: 121.072 V/mu_s
** Phase margin: 67.6091Â°
** CMRR: 135 dB
** negPSRR: 59 dB
** posPSRR: 86 dB
** VoutMax: 3.55001 V
** VoutMin: 0.620001 V
** VcmMax: 4.01001 V
** VcmMin: -0.119999 V


** Expected Currents: 
** NormalTransistorPmos: -133.601 muA
** NormalTransistorNmos: 203.805 muA
** NormalTransistorNmos: 203.804 muA
** NormalTransistorNmos: 203.805 muA
** NormalTransistorNmos: 203.804 muA
** NormalTransistorPmos: -407.608 muA
** NormalTransistorPmos: -203.804 muA
** NormalTransistorPmos: -203.804 muA
** NormalTransistorNmos: 616.847 muA
** NormalTransistorNmos: 616.848 muA
** NormalTransistorPmos: -616.846 muA
** NormalTransistorPmos: -616.847 muA
** DiodeTransistorPmos: -616.848 muA
** DiodeTransistorPmos: -616.849 muA
** NormalTransistorNmos: 616.849 muA
** NormalTransistorNmos: 616.848 muA
** DiodeTransistorNmos: 133.602 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.24201  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 3.98901  V
** inSourceTransconductanceComplementarySecondStage: 0.851001  V
** innerComplementarySecondStage: 2.79601  V
** out: 2.5  V
** out1FirstStage: 0.851001  V
** out2FirstStage: 1.03001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 0.452001  V
** innerTransistorStack2Load1: 0.452001  V
** sourceTransconductance: 3.29501  V
** innerStageBias: 3.80401  V
** innerTransconductance: 0.446001  V
** inner: 0.446001  V


.END