INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/g/Desktop/CSU22022-Computer-Architecture/Project/Project.srcs/sources_1/imports/Submission Files/CPU_CAR_20332706.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_CAR_20332706'
