build_dir: 5-rtl-sim
build_id: '5'
commands:
- ./run.sh
edges_i:
  design.args:
  - f: design.args
    step: 4-testbench
  design.v:
  - f: design.v
    step: 2-rtl
  test_vectors.txt:
  - f: test_vectors.txt
    step: 4-testbench
  testbench.sv:
  - f: testbench.sv
    step: 4-testbench
edges_o:
  design.vpd:
  - f: run.vcd
    step: 6-gen-saif-rtl
inputs:
- adk
- design.vcs.v
- testbench.sv
- design.sdf
- design.args
- design.v
- test_vectors.txt
name: rtl-sim
outputs:
- design.vpd
parameters:
  clock_period: 20.0
  testbench_name: ExampleTb
  waveform: true
source: /home/users/krzanich/EE272B/design/synopsys-vcs-sim
