Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DAC_Sweep_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DAC_Sweep_Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DAC_Sweep_Test"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : DAC_Sweep_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\SPI.v" into library work
Parsing module <SPI>.
Analyzing Verilog file "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\AD9783.v" into library work
Parsing module <AD9783>.
Analyzing Verilog file "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v" into library work
Parsing module <DAC_Sweep_Test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DAC_Sweep_Test>.

Elaborating module <IBUFG(IBUF_LOW_PWR="TRUE",IOSTANDARD="HSTL_II")>.

Elaborating module <clk_div(div_f=27'b01100100)>.
WARNING:HDLCompiler:1016 - "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\AD9783.v" Line 59: Port CLKFBOUTB is not connected to this instance

Elaborating module <AD9783(IODG_NAME="OUTPUT_DG_1")>.

Elaborating module <MMCME2_BASE(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT_F=8.0,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKOUT1_DIVIDE=80,CLKOUT0_DIVIDE_F=80,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=-90,CLKOUT4_CASCADE="FALSE",DIVCLK_DIVIDE=1,REF_JITTER1=0.01,STARTUP_WAIT="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_25",SLEW="SLOW")>.

Elaborating module <SPI(TRANSFER_SIZE=16,SPI_CLK_DIV=8'b0101)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DAC_Sweep_Test>.
    Related source file is "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v".
INFO:Xst:3210 - "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v" line 126: Output port <cmd_data_out> of the instance <AD9783_inst1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v" line 126: Output port <spi_sdo_out> of the instance <AD9783_inst1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sdo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_in>.
    Found 1-bit register for signal <rst_led>.
    Found 30-bit register for signal <counter>.
    Found 30-bit adder for signal <counter[29]_GND_1_o_add_5_OUT> created at line 92.
    Found 30-bit comparator greater for signal <counter[29]_GND_1_o_LessThan_2_o> created at line 86
    Found 30-bit comparator greater for signal <counter[29]_GND_1_o_LessThan_5_o> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DAC_Sweep_Test> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\clk_div.v".
        div_f = 27'b000000000000000000001100100
        halfway = 27'b000000000000000000000110010
    Found 1-bit register for signal <div_clk>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_3_o_add_3_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <AD9783>.
    Related source file is "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\AD9783.v".
        SMP_DLY = 8'b00000000
        CLKDIV = 80
        IODG_NAME = "OUTPUT_DG_1"
    Set property "INIT = R" for signal <state_f>.
WARNING:Xst:647 - Input <cmd_addr_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_data_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <counter_f>.
    Found 4-bit register for signal <state_f>.
    Found 1-bit register for signal <spi_trigger>.
    Found 16-bit register for signal <spi_data>.
    Found 1-bit register for signal <rst_out>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state_f>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state_f>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state_f>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state_f>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state_f>.
INFO:Xst:1799 - State 1011 is never reached in FSM <state_f>.
    Found finite state machine <FSM_0> for signal <state_f>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | rst_in (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <counter_f[7]_GND_4_o_sub_15_OUT> created at line 313.
    WARNING:Xst:2404 -  FFs/Latches <data_in<35:35>> (without init value) have a constant value of 1 in block <AD9783>.
    WARNING:Xst:2404 -  FFs/Latches <data_in<35:35>> (without init value) have a constant value of 0 in block <AD9783>.
    WARNING:Xst:2404 -  FFs/Latches <data_in<35:20>> (without init value) have a constant value of 1 in block <AD9783>.
    WARNING:Xst:2404 -  FFs/Latches <data_in<20:20>> (without init value) have a constant value of 0 in block <AD9783>.
    WARNING:Xst:2404 -  FFs/Latches <data_in<20:20>> (without init value) have a constant value of 1 in block <AD9783>.
    WARNING:Xst:2404 -  FFs/Latches <data_in<20:5>> (without init value) have a constant value of 0 in block <AD9783>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <AD9783> synthesized.

Synthesizing Unit <SPI>.
    Related source file is "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\SPI.v".
        TRANSFER_SIZE = 16
        SPI_CLK_DIV = 8'b00000101
        SPI_POLARITY = 1'b1
        N_SDI = 1
    Set property "INIT = R" for signal <state_f>.
    Found 12-bit register for signal <counter_f>.
    Found 8-bit register for signal <clk_counter>.
    Found 3-bit register for signal <state_f>.
    Found 1-bit register for signal <spi_clk>.
    Found 1-bit register for signal <ready_out>.
    Found 1-bit register for signal <spi_scs_out>.
    Found 1-bit register for signal <spi_sck_out>.
    Found 1-bit register for signal <spi_sdo_out>.
    Found 1-bit register for signal <data_out<15>>.
    Found 1-bit register for signal <data_out<14>>.
    Found 1-bit register for signal <data_out<13>>.
    Found 1-bit register for signal <data_out<12>>.
    Found 1-bit register for signal <data_out<11>>.
    Found 1-bit register for signal <data_out<10>>.
    Found 1-bit register for signal <data_out<9>>.
    Found 1-bit register for signal <data_out<8>>.
    Found 1-bit register for signal <data_out<7>>.
    Found 1-bit register for signal <data_out<6>>.
    Found 1-bit register for signal <data_out<5>>.
    Found 1-bit register for signal <data_out<4>>.
    Found 1-bit register for signal <data_out<3>>.
    Found 1-bit register for signal <data_out<2>>.
    Found 1-bit register for signal <data_out<1>>.
    Found 1-bit register for signal <data_out<0>>.
    Found 12-bit subtractor for signal <counter_f[11]_GND_9_o_sub_8_OUT> created at line 136.
    Found 8-bit adder for signal <clk_counter[7]_GND_9_o_add_1_OUT> created at line 49.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <SPI> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 12-bit subtractor                                     : 1
 27-bit adder                                          : 1
 30-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 33
 1-bit register                                        : 26
 12-bit register                                       : 1
 16-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 1
 30-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 30-bit comparator greater                             : 2
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 20
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AD9783>.
The following registers are absorbed into counter <counter_f>: 1 register on signal <counter_f>.
Unit <AD9783> synthesized (advanced).

Synthesizing (advanced) Unit <DAC_Sweep_Test>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <DAC_Sweep_Test> synthesized (advanced).

Synthesizing (advanced) Unit <SPI>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
The following registers are absorbed into counter <counter_f>: 1 register on signal <counter_f>.
Unit <SPI> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 12-bit down counter                                   : 1
 27-bit up counter                                     : 1
 30-bit up counter                                     : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 2
 30-bit comparator greater                             : 2
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 20
 16-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <spi_data_0> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_1> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_2> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_3> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_4> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_5> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_6> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_7> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_9> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_11> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_12> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_13> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_14> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <AD9783_inst1/FSM_0> on signal <state_f[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 000
 0000  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | unreached
 0111  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1011  | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance MMCME2_BASE_inst in unit AD9783 of type MMCME2_BASE has been replaced by MMCME2_ADV
INFO:Xst:2261 - The FF/Latch <spi_data_8> in Unit <AD9783> is equivalent to the following FF/Latch, which will be removed : <spi_data_10> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    data_out_15 in unit <SPI>
    data_out_10 in unit <SPI>
    data_out_8 in unit <SPI>
    state_f_0 in unit <SPI>


Optimizing unit <DAC_Sweep_Test> ...

Optimizing unit <AD9783> ...

Optimizing unit <SPI> ...
WARNING:Xst:2677 - Node <AD9783_inst1/spi_data_15> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/spi_data_8> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_15> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_9> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_10> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_8> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_11> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_12> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_14> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:2677 - Node <AD9783_inst1/AD_9783_SPI_inst/data_out_13> of sequential type is unconnected in block <DAC_Sweep_Test>.
WARNING:Xst:1710 - FF/Latch <AD9783_inst1/AD_9783_SPI_inst/clk_counter_3> (without init value) has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AD9783_inst1/AD_9783_SPI_inst/clk_counter_4> (without init value) has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AD9783_inst1/AD_9783_SPI_inst/clk_counter_5> (without init value) has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AD9783_inst1/AD_9783_SPI_inst/clk_counter_6> (without init value) has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AD9783_inst1/AD_9783_SPI_inst/clk_counter_7> (without init value) has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_26> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_25> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_24> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_23> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_22> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_21> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_20> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_19> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_18> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_17> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_16> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_15> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_14> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_13> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_12> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_11> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_10> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_9> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_8> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rstLEDclk/counter_7> has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DAC_Sweep_Test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DAC_Sweep_Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 266
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 38
#      LUT2                        : 18
#      LUT3                        : 35
#      LUT4                        : 11
#      LUT5                        : 18
#      LUT6                        : 7
#      MUXCY                       : 66
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 95
#      FD                          : 35
#      FDC                         : 12
#      FDCE                        : 12
#      FDP                         : 1
#      FDPE                        : 8
#      FDR                         : 8
#      LDC                         : 1
#      ODDR                        : 18
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 24
#      IBUFG                       : 1
#      OBUF                        : 5
#      OBUFDS                      : 18
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  202800     0%  
 Number of Slice LUTs:                  138  out of  101400     0%  
    Number used as Logic:               138  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    158
   Number with an unused Flip Flop:      63  out of    158    39%  
   Number with an unused LUT:            20  out of    158    12%  
   Number of fully used LUT-FF pairs:    75  out of    158    47%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    400    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)                               | Load  |
--------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
clk                                                                                   | IBUFG+BUFG                                          | 25    |
AD9783_inst1/clkDLYi                                                                  | BUFG                                                | 1     |
AD9783_inst1/clkDi                                                                    | BUFG                                                | 17    |
AD9783_inst1/AD_9783_SPI_inst/spi_clk                                                 | NONE(AD9783_inst1/AD_9783_SPI_inst/counter_f_11)    | 19    |
rstLEDclk/div_clk                                                                     | BUFG                                                | 32    |
AD9783_inst1/AD_9783_SPI_inst/trigger_in1(AD9783_inst1/AD_9783_SPI_inst/trigger_in1:O)| NONE(*)(AD9783_inst1/AD_9783_SPI_inst/state_f_0_LDC)| 1     |
--------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.421ns (Maximum Frequency: 413.053MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 1.006ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.218ns (frequency: 450.857MHz)
  Total number of paths / destination ports: 198 / 41
-------------------------------------------------------------------------
Delay:               2.218ns (Levels of Logic = 2)
  Source:            rstLEDclk/counter_2 (FF)
  Destination:       rstLEDclk/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: rstLEDclk/counter_2 to rstLEDclk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.282   0.641  rstLEDclk/counter_2 (rstLEDclk/counter_2)
     LUT4:I0->O            2   0.053   0.419  rstLEDclk/counter[26]_GND_3_o_equal_1_o<26>11 (rstLEDclk/counter[26]_GND_3_o_equal_1_o<26>1)
     LUT4:I3->O            8   0.053   0.445  rstLEDclk/counter[26]_GND_3_o_equal_1_o<26>1 (rstLEDclk/counter[26]_GND_3_o_equal_1_o)
     FDR:R                     0.325          rstLEDclk/counter_0
    ----------------------------------------
    Total                      2.218ns (0.713ns logic, 1.505ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AD9783_inst1/AD_9783_SPI_inst/spi_clk'
  Clock period: 1.785ns (frequency: 560.224MHz)
  Total number of paths / destination ports: 271 / 31
-------------------------------------------------------------------------
Delay:               1.785ns (Levels of Logic = 1)
  Source:            AD9783_inst1/AD_9783_SPI_inst/state_f_1 (FF)
  Destination:       AD9783_inst1/AD_9783_SPI_inst/counter_f_11 (FF)
  Source Clock:      AD9783_inst1/AD_9783_SPI_inst/spi_clk rising
  Destination Clock: AD9783_inst1/AD_9783_SPI_inst/spi_clk rising

  Data Path: AD9783_inst1/AD_9783_SPI_inst/state_f_1 to AD9783_inst1/AD_9783_SPI_inst/counter_f_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.282   0.779  AD9783_inst1/AD_9783_SPI_inst/state_f_1 (AD9783_inst1/AD_9783_SPI_inst/state_f_1)
     LUT6:I0->O           12   0.053   0.471  AD9783_inst1/AD_9783_SPI_inst/_n0159_inv1 (AD9783_inst1/AD_9783_SPI_inst/_n0159_inv)
     FDCE:CE                   0.200          AD9783_inst1/AD_9783_SPI_inst/counter_f_0
    ----------------------------------------
    Total                      1.785ns (0.535ns logic, 1.250ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rstLEDclk/div_clk'
  Clock period: 2.421ns (frequency: 413.053MHz)
  Total number of paths / destination ports: 3163 / 32
-------------------------------------------------------------------------
Delay:               2.421ns (Levels of Logic = 30)
  Source:            counter_0 (FF)
  Destination:       counter_27 (FF)
  Source Clock:      rstLEDclk/div_clk rising
  Destination Clock: rstLEDclk/div_clk rising

  Data Path: counter_0 to counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  counter_0 (counter_0)
     INV:I->O              1   0.067   0.000  Mcount_counter_lut<0>_INV_0 (Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcount_counter_cy<0> (Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<7> (Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<8> (Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<9> (Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<10> (Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<11> (Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<12> (Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<13> (Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<14> (Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<15> (Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<16> (Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<17> (Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<18> (Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<19> (Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<20> (Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<21> (Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<22> (Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<23> (Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<24> (Mcount_counter_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<25> (Mcount_counter_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_counter_cy<26> (Mcount_counter_cy<26>)
     XORCY:CI->O           1   0.320   0.602  Mcount_counter_xor<27> (Result<27>)
     LUT3:I0->O            1   0.053   0.000  counter_27_rstpot (counter_27_rstpot)
     FD:D                      0.011          counter_27
    ----------------------------------------
    Total                      2.421ns (1.414ns logic, 1.007ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AD9783_inst1/clkDi'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 1)
  Source:            AD9783_inst1/pins[15].ODDR_inst (FF)
  Destination:       D1_out_p<15> (PAD)
  Source Clock:      AD9783_inst1/clkDi rising

  Data Path: AD9783_inst1/pins[15].ODDR_inst to D1_out_p<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  AD9783_inst1/pins[15].ODDR_inst (AD9783_inst1/data_out_to_pins<15>)
     OBUFDS:I->O               0.000          AD9783_inst1/pins[15].OBUFDS_inst (D1_out_p<15>)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AD9783_inst1/clkDLYi'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 1)
  Source:            AD9783_inst1/ODDR_CLK (FF)
  Destination:       CLK_out_p (PAD)
  Source Clock:      AD9783_inst1/clkDLYi rising

  Data Path: AD9783_inst1/ODDR_CLK to CLK_out_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  AD9783_inst1/ODDR_CLK (AD9783_inst1/data_out_to_pins<17>)
     OBUFDS:I->O               0.000          AD9783_inst1/OBUFDS_CLK (CLK_out_p)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AD9783_inst1/AD_9783_SPI_inst/spi_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out (FF)
  Destination:       csb1 (PAD)
  Source Clock:      AD9783_inst1/AD_9783_SPI_inst/spi_clk rising

  Data Path: AD9783_inst1/AD_9783_SPI_inst/spi_scs_out to csb1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out (AD9783_inst1/AD_9783_SPI_inst/spi_scs_out)
     OBUF:I->O                 0.000          csb1_OBUF (csb1)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            AD9783_inst1/rst_out (FF)
  Destination:       rst1 (PAD)
  Source Clock:      clk rising

  Data Path: AD9783_inst1/rst_out to rst1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  AD9783_inst1/rst_out (AD9783_inst1/rst_out)
     OBUF:I->O                 0.000          rst1_OBUF (rst1)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rstLEDclk/div_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.834ns (Levels of Logic = 0)
  Source:            rst_in (FF)
  Destination:       AD9783_inst1/MMCME2_BASE_inst:RST (PAD)
  Source Clock:      rstLEDclk/div_clk rising

  Data Path: rst_in to AD9783_inst1/MMCME2_BASE_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.282   0.552  rst_in (rst_in)
    MMCME2_ADV:RST             0.000          AD9783_inst1/MMCME2_BASE_inst
    ----------------------------------------
    Total                      0.834ns (0.282ns logic, 0.552ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            AD9783_inst1/MMCME2_BASE_inst:CLKFBOUT (PAD)
  Destination:       AD9783_inst1/MMCME2_BASE_inst:CLKFBIN (PAD)

  Data Path: AD9783_inst1/MMCME2_BASE_inst:CLKFBOUT to AD9783_inst1/MMCME2_BASE_inst:CLKFBIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:CLKFBOUT    0   0.000   0.000  AD9783_inst1/MMCME2_BASE_inst (AD9783_inst1/clkFB)
    MMCME2_ADV:CLKFBIN         0.000          AD9783_inst1/MMCME2_BASE_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock AD9783_inst1/AD_9783_SPI_inst/spi_clk
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
AD9783_inst1/AD_9783_SPI_inst/spi_clk    |    1.785|         |         |         |
AD9783_inst1/AD_9783_SPI_inst/trigger_in1|         |    1.873|         |         |
clk                                      |    1.764|         |         |         |
rstLEDclk/div_clk                        |    1.711|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9783_inst1/AD_9783_SPI_inst/trigger_in1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
rstLEDclk/div_clk|         |         |    1.159|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
AD9783_inst1/AD_9783_SPI_inst/spi_clk|    1.001|         |         |         |
clk                                  |    2.218|         |         |         |
rstLEDclk/div_clk                    |    1.159|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rstLEDclk/div_clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
rstLEDclk/div_clk|    2.421|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.64 secs
 
--> 

Total memory usage is 409384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :   11 (   0 filtered)

