--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf Calculator.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    1.651(R)|   -0.052(R)|clk_BUFGP         |   0.000|
sw<1>       |    1.487(R)|    0.620(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.957(R)|    0.535(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.064(R)|    0.554(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.626(R)|    1.003(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.779(R)|    0.799(R)|clk_BUFGP         |   0.000|
sw<6>       |    3.531(R)|    0.220(R)|clk_BUFGP         |   0.000|
sw<7>       |    4.018(R)|   -0.027(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock btn<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   13.494(R)|btn_0_BUFGP       |   0.000|
led<1>      |   13.994(R)|btn_0_BUFGP       |   0.000|
led<2>      |   14.540(R)|btn_0_BUFGP       |   0.000|
led<3>      |   14.618(R)|btn_0_BUFGP       |   0.000|
led<4>      |   14.250(R)|btn_0_BUFGP       |   0.000|
led<5>      |   13.582(R)|btn_0_BUFGP       |   0.000|
led<6>      |   12.691(R)|btn_0_BUFGP       |   0.000|
led<7>      |   13.438(R)|btn_0_BUFGP       |   0.000|
segment<0>  |   23.568(R)|btn_0_BUFGP       |   0.000|
segment<1>  |   23.380(R)|btn_0_BUFGP       |   0.000|
segment<2>  |   23.766(R)|btn_0_BUFGP       |   0.000|
segment<3>  |   24.038(R)|btn_0_BUFGP       |   0.000|
segment<4>  |   23.580(R)|btn_0_BUFGP       |   0.000|
segment<5>  |   24.362(R)|btn_0_BUFGP       |   0.000|
segment<6>  |   23.360(R)|btn_0_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   11.714(R)|clk_BUFGP         |   0.000|
led<1>      |   15.321(R)|clk_BUFGP         |   0.000|
led<2>      |   15.373(R)|clk_BUFGP         |   0.000|
led<3>      |   17.229(R)|clk_BUFGP         |   0.000|
led<4>      |   13.997(R)|clk_BUFGP         |   0.000|
led<5>      |   10.606(R)|clk_BUFGP         |   0.000|
led<6>      |   10.132(R)|clk_BUFGP         |   0.000|
led<7>      |   10.462(R)|clk_BUFGP         |   0.000|
segment<0>  |   26.179(R)|clk_BUFGP         |   0.000|
segment<1>  |   25.991(R)|clk_BUFGP         |   0.000|
segment<2>  |   26.377(R)|clk_BUFGP         |   0.000|
segment<3>  |   26.649(R)|clk_BUFGP         |   0.000|
segment<4>  |   26.191(R)|clk_BUFGP         |   0.000|
segment<5>  |   26.973(R)|clk_BUFGP         |   0.000|
segment<6>  |   25.971(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    3.159|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.195|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 26 14:37:45 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



