#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 28 11:51:00 2023
# Process ID: 2684
# Current directory: D:/_Code/verilog/interface_lab/PWM_7digit_1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13112 D:\_Code\verilog\interface_lab\PWM_7digit_1.0\edit_PWM_7digit_v1_0.xpr
# Log file: D:/_Code/verilog/interface_lab/PWM_7digit_1.0/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/PWM_7digit_1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/PWM_7digit_1.0/edit_PWM_7digit_v1_0.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/_code/verilog/interface_lab/pwm_7digit_1.0/pwm_7digit_1.0 -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0
ipx::unload_core d:/_code/verilog/interface_lab/pwm_7digit_1.0/pwm_7digit_1.0/component.xml
ipx::package_project -root_dir d:/_code/verilog/interface_lab/pwm_7digit_1.0/pwm_7digit_1.0 -vendor xilinx.com -library user -taxonomy /UserIP
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/_code/verilog/interface_lab/pwm_7digit_1.0/pwm_7digit_1.0 -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0
ipx::unload_core d:/_code/verilog/interface_lab/pwm_7digit_1.0/pwm_7digit_1.0/component.xml
