// Seed: 3837057131
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    output uwire id_2
    , id_4 = 1
);
  logic id_5 = -1;
  localparam id_6 = 1;
  always $signed(28);
  ;
  assign id_0 = id_5;
  assign id_0 = -1 === -1;
  wire id_7;
  ;
  struct packed {
    integer id_8;
    logic   id_9;
    logic   id_10;
  } id_11;
endmodule
module module_1 #(
    parameter id_12 = 32'd33,
    parameter id_14 = 32'd16,
    parameter id_19 = 32'd10,
    parameter id_28 = 32'd59,
    parameter id_37 = 32'd70,
    parameter id_7  = 32'd27
) (
    output wire id_0[id_12  ===  -1 : id_14],
    input wand id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire _id_7
    , id_39,
    output tri id_8,
    output tri1 id_9,
    input tri1 id_10[id_37 : {  1  ,  id_28  .  id_7  ,  id_19  ,  1  }],
    input wor id_11,
    input uwire _id_12,
    output tri1 id_13,
    input wand _id_14,
    input supply0 id_15,
    output tri1 id_16,
    input tri0 id_17,
    input wand id_18,
    input uwire _id_19,
    output tri id_20,
    input tri id_21,
    input tri1 id_22,
    output wand id_23,
    input wire id_24,
    input supply1 id_25,
    input wire id_26,
    output supply1 id_27
    , id_40,
    input tri1 _id_28,
    input uwire id_29,
    input tri0 id_30,
    output supply0 id_31,
    output tri id_32,
    output wor id_33,
    inout uwire id_34,
    input wand id_35,
    input supply1 id_36,
    input supply0 _id_37
);
  wire id_41 = id_17;
  and primCall (
      id_33,
      id_36,
      id_24,
      id_29,
      id_4,
      id_21,
      id_11,
      id_40,
      id_34,
      id_35,
      id_5,
      id_10,
      id_39,
      id_15,
      id_18,
      id_30,
      id_1,
      id_17,
      id_26,
      id_25
  );
  assign id_32 = id_37;
  if ("") assign id_23 = -1;
  else assign id_32 = -1;
  module_0 modCall_1 (
      id_20,
      id_30,
      id_33
  );
endmodule
