{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714113139436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714113139439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:32:19 2024 " "Processing started: Fri Apr 26 14:32:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714113139439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113139439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hbirdv2e203_SoC -c hbirdv2e203_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off hbirdv2e203_SoC -c hbirdv2e203_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113139439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714113140636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714113140636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_srams.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_srams.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_srams " "Found entity 1: e203_srams" {  } { { "rtl/core/e203_srams.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_srams.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_reset_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_reset_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_reset_ctrl " "Found entity 1: e203_reset_ctrl" {  } { { "rtl/core/e203_reset_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_reset_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_lsu_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_lsu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_lsu_ctrl " "Found entity 1: e203_lsu_ctrl" {  } { { "rtl/core/e203_lsu_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_lsu " "Found entity 1: e203_lsu" {  } { { "rtl/core/e203_lsu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_itcm_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_itcm_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_itcm_ram " "Found entity 1: e203_itcm_ram" {  } { { "rtl/core/e203_itcm_ram.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_itcm_ram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_itcm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_itcm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_itcm_ctrl " "Found entity 1: e203_itcm_ctrl" {  } { { "rtl/core/e203_itcm_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_itcm_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_irq_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_irq_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_irq_sync " "Found entity 1: e203_irq_sync" {  } { { "rtl/core/e203_irq_sync.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_irq_sync.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_ifu_minidec.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_ifu_minidec.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_ifu_minidec " "Found entity 1: e203_ifu_minidec" {  } { { "rtl/core/e203_ifu_minidec.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_minidec.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_ifu_litebpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_ifu_litebpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_ifu_litebpu " "Found entity 1: e203_ifu_litebpu" {  } { { "rtl/core/e203_ifu_litebpu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_litebpu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_ifu_ift2icb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_ifu_ift2icb.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_ifu_ift2icb " "Found entity 1: e203_ifu_ift2icb" {  } { { "rtl/core/e203_ifu_ift2icb.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ift2icb.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_ifu_ifetch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_ifu_ifetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_ifu_ifetch " "Found entity 1: e203_ifu_ifetch" {  } { { "rtl/core/e203_ifu_ifetch.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_ifu " "Found entity 1: e203_ifu" {  } { { "rtl/core/e203_ifu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_wbck.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_wbck.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_wbck " "Found entity 1: e203_exu_wbck" {  } { { "rtl/core/e203_exu_wbck.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_wbck.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_regfile " "Found entity 1: e203_exu_regfile" {  } { { "rtl/core/e203_exu_regfile.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_regfile.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_oitf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_oitf.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_oitf " "Found entity 1: e203_exu_oitf" {  } { { "rtl/core/e203_exu_oitf.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_oitf.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_nice.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_nice.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_nice " "Found entity 1: e203_exu_nice" {  } { { "rtl/core/e203_exu_nice.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_nice.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_longpwbck.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_longpwbck.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_longpwbck " "Found entity 1: e203_exu_longpwbck" {  } { { "rtl/core/e203_exu_longpwbck.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_longpwbck.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_excp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_excp.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_excp " "Found entity 1: e203_exu_excp" {  } { { "rtl/core/e203_exu_excp.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_excp.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_disp " "Found entity 1: e203_exu_disp" {  } { { "rtl/core/e203_exu_disp.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_disp.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_decode " "Found entity 1: e203_exu_decode" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113147982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113147982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_csr " "Found entity 1: e203_exu_csr" {  } { { "rtl/core/e203_exu_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_csr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_commit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_commit.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_commit " "Found entity 1: e203_exu_commit" {  } { { "rtl/core/e203_exu_commit.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_commit.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_branchslv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_branchslv.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_branchslv " "Found entity 1: e203_exu_branchslv" {  } { { "rtl/core/e203_exu_branchslv.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_branchslv.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_alu_rglr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_alu_rglr.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_alu_rglr " "Found entity 1: e203_exu_alu_rglr" {  } { { "rtl/core/e203_exu_alu_rglr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_rglr.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_alu_muldiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_alu_muldiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_alu_muldiv " "Found entity 1: e203_exu_alu_muldiv" {  } { { "rtl/core/e203_exu_alu_muldiv.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_muldiv.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_alu_lsuagu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_alu_lsuagu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_alu_lsuagu " "Found entity 1: e203_exu_alu_lsuagu" {  } { { "rtl/core/e203_exu_alu_lsuagu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_lsuagu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_alu_dpath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_alu_dpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_alu_dpath " "Found entity 1: e203_exu_alu_dpath" {  } { { "rtl/core/e203_exu_alu_dpath.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_dpath.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_alu_csrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_alu_csrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_alu_csrctrl " "Found entity 1: e203_exu_alu_csrctrl" {  } { { "rtl/core/e203_exu_alu_csrctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_csrctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_alu_bjp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_alu_bjp.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_alu_bjp " "Found entity 1: e203_exu_alu_bjp" {  } { { "rtl/core/e203_exu_alu_bjp.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_bjp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu_alu " "Found entity 1: e203_exu_alu" {  } { { "rtl/core/e203_exu_alu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_exu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_exu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_exu " "Found entity 1: e203_exu" {  } { { "rtl/core/e203_exu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_extend_csr.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/core/e203_extend_csr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_dtcm_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_dtcm_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_dtcm_ram " "Found entity 1: e203_dtcm_ram" {  } { { "rtl/core/e203_dtcm_ram.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_dtcm_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_dtcm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_dtcm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_dtcm_ctrl " "Found entity 1: e203_dtcm_ctrl" {  } { { "rtl/core/e203_dtcm_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_dtcm_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/core/e203_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_cpu_top " "Found entity 1: e203_cpu_top" {  } { { "rtl/core/e203_cpu_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_cpu " "Found entity 1: e203_cpu" {  } { { "rtl/core/e203_cpu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_core " "Found entity 1: e203_core" {  } { { "rtl/core/e203_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_core.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_clkgate.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_clkgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_clkgate " "Found entity 1: e203_clkgate" {  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_clk_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_clk_ctrl " "Found entity 1: e203_clk_ctrl" {  } { { "rtl/core/e203_clk_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clk_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/e203_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/e203_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_biu " "Found entity 1: e203_biu" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/config.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/core/config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/debug/sirv_jtag_dtm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/debug/sirv_jtag_dtm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_jtag_dtm " "Found entity 1: sirv_jtag_dtm" {  } { { "rtl/debug/sirv_jtag_dtm.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_jtag_dtm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/debug/sirv_debug_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/debug/sirv_debug_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_debug_rom " "Found entity 1: sirv_debug_rom" {  } { { "rtl/debug/sirv_debug_rom.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/debug/sirv_debug_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/debug/sirv_debug_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_debug_ram " "Found entity 1: sirv_debug_ram" {  } { { "rtl/debug/sirv_debug_ram.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_ram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/debug/sirv_debug_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/debug/sirv_debug_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_debug_module " "Found entity 1: sirv_debug_module" {  } { { "rtl/debug/sirv_debug_module.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/debug/sirv_debug_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/debug/sirv_debug_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_debug_csr " "Found entity 1: sirv_debug_csr" {  } { { "rtl/debug/sirv_debug_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_csr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fab/sirv_icb1to16_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fab/sirv_icb1to16_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_icb1to16_bus " "Found entity 1: sirv_icb1to16_bus" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fab/sirv_icb1to8_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fab/sirv_icb1to8_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_icb1to8_bus " "Found entity 1: sirv_icb1to8_bus" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fab/sirv_icb1to2_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fab/sirv_icb1to2_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_icb1to2_bus " "Found entity 1: sirv_icb1to2_bus" {  } { { "rtl/fab/sirv_icb1to2_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to2_bus.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_top " "Found entity 1: e203_subsys_top" {  } { { "rtl/subsys/e203_subsys_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_top.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_pllclkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_pllclkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_pllclkdiv " "Found entity 1: e203_subsys_pllclkdiv" {  } { { "rtl/subsys/e203_subsys_pllclkdiv.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_pllclkdiv.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_pll " "Found entity 1: e203_subsys_pll" {  } { { "rtl/subsys/e203_subsys_pll.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_pll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_plic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_plic.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_plic " "Found entity 1: e203_subsys_plic" {  } { { "rtl/subsys/e203_subsys_plic.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_plic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_perips.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_perips.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_perips " "Found entity 1: e203_subsys_perips" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_nice_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_nice_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_nice_core " "Found entity 1: e203_subsys_nice_core" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_mems.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_mems.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_mems " "Found entity 1: e203_subsys_mems" {  } { { "rtl/subsys/e203_subsys_mems.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_mems.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_main.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_main " "Found entity 1: e203_subsys_main" {  } { { "rtl/subsys/e203_subsys_main.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_hclkgen_rstsync.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_hclkgen_rstsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_hclkgen_rstsync " "Found entity 1: e203_subsys_hclkgen_rstsync" {  } { { "rtl/subsys/e203_subsys_hclkgen_rstsync.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_hclkgen_rstsync.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_hclkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_hclkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_hclkgen " "Found entity 1: e203_subsys_hclkgen" {  } { { "rtl/subsys/e203_subsys_hclkgen.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_hclkgen.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_gfcm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_gfcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_gfcm " "Found entity 1: e203_subsys_gfcm" {  } { { "rtl/subsys/e203_subsys_gfcm.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_gfcm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subsys/e203_subsys_clint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/subsys/e203_subsys_clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_subsys_clint " "Found entity 1: e203_subsys_clint" {  } { { "rtl/subsys/e203_subsys_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_clint.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/soc/e203_soc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/soc/e203_soc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 e203_soc_top " "Found entity 1: e203_soc_top" {  } { { "rtl/soc/e203_soc_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/soc/e203_soc_top.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "rtl/perips/apb_uart/uart_tx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_BIT start_bit uart_rx.v(32) " "Verilog HDL Declaration information at uart_rx.v(32): object \"START_BIT\" differs only in case from object \"start_bit\" in the same scope" {  } { { "rtl/perips/apb_uart/uart_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_rx.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714113148767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "rtl/perips/apb_uart/uart_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_rx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_uart/uart_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_uart/uart_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_interrupt " "Found entity 1: uart_interrupt" {  } { { "rtl/perips/apb_uart/uart_interrupt.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_interrupt.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_uart/io_generic_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_uart/io_generic_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_generic_fifo " "Found entity 1: io_generic_fifo" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_uart/apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_uart/apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_uart_sv " "Found entity 1: apb_uart_sv" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_spi_master/spi_master_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_spi_master/spi_master_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_tx " "Found entity 1: spi_master_tx" {  } { { "rtl/perips/apb_spi_master/spi_master_tx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_spi_master/spi_master_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_spi_master/spi_master_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_rx " "Found entity 1: spi_master_rx" {  } { { "rtl/perips/apb_spi_master/spi_master_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_rx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_spi_master/spi_master_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_spi_master/spi_master_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_fifo " "Found entity 1: spi_master_fifo" {  } { { "rtl/perips/apb_spi_master/spi_master_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_spi_master/spi_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_spi_master/spi_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_controller " "Found entity 1: spi_master_controller" {  } { { "rtl/perips/apb_spi_master/spi_master_controller.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_controller.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_spi_master/spi_master_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_spi_master/spi_master_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_clkgen " "Found entity 1: spi_master_clkgen" {  } { { "rtl/perips/apb_spi_master/spi_master_clkgen.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_clkgen.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_spi_master/spi_master_apb_if.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_spi_master/spi_master_apb_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_apb_if " "Found entity 1: spi_master_apb_if" {  } { { "rtl/perips/apb_spi_master/spi_master_apb_if.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_apb_if.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_spi_master/apb_spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_spi_master/apb_spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_spi_master " "Found entity 1: apb_spi_master" {  } { { "rtl/perips/apb_spi_master/apb_spi_master.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/apb_spi_master.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_i2c/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/perips/apb_i2c/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_i2c/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_i2c/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "rtl/perips/apb_i2c/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_byte_ctrl.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_i2c/apb_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_i2c/apb_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_i2c " "Found entity 1: apb_i2c" {  } { { "rtl/perips/apb_i2c/apb_i2c.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/apb_i2c.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_gpio/apb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_gpio/apb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_gpio " "Found entity 1: apb_gpio" {  } { { "rtl/perips/apb_gpio/apb_gpio.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_gpio/apb_gpio.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "rtl/perips/apb_adv_timer/up_down_counter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/up_down_counter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113148991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113148991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "rtl/perips/apb_adv_timer/timer_module.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/timer_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/timer_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/timer_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_cntrl " "Found entity 1: timer_cntrl" {  } { { "rtl/perips/apb_adv_timer/timer_cntrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/timer_cntrl.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "rtl/perips/apb_adv_timer/prescaler.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/prescaler.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/input_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/input_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_stage " "Found entity 1: input_stage" {  } { { "rtl/perips/apb_adv_timer/input_stage.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/input_stage.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "rtl/perips/apb_adv_timer/comparator.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/apb_adv_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/apb_adv_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_adv_timer " "Found entity 1: apb_adv_timer" {  } { { "rtl/perips/apb_adv_timer/apb_adv_timer.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/apb_adv_timer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/apb_adv_timer/adv_timer_apb_if.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/apb_adv_timer/adv_timer_apb_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 adv_timer_apb_if " "Found entity 1: adv_timer_apb_if" {  } { { "rtl/perips/apb_adv_timer/adv_timer_apb_if.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/adv_timer_apb_if.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_wdog.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_wdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_wdog " "Found entity 1: sirv_wdog" {  } { { "rtl/perips/sirv_wdog.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_wdog.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_tlwidthwidget_qspi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_tlwidthwidget_qspi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_tlwidthwidget_qspi " "Found entity 1: sirv_tlwidthwidget_qspi" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_tlfragmenter_qspi_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_tlfragmenter_qspi_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_tlfragmenter_qspi_1 " "Found entity 1: sirv_tlfragmenter_qspi_1" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_tl_repeater_5.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_tl_repeater_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_tl_repeater_5 " "Found entity 1: sirv_tl_repeater_5" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_spi_flashmap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_spi_flashmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_qspi_flashmap " "Found entity 1: sirv_qspi_flashmap" {  } { { "rtl/perips/sirv_spi_flashmap.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_spi_flashmap.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_rtc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_rtc " "Found entity 1: sirv_rtc" {  } { { "rtl/perips/sirv_rtc.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_rtc.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_resetcatchandsync_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_resetcatchandsync_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_ResetCatchAndSync_2 " "Found entity 1: sirv_ResetCatchAndSync_2" {  } { { "rtl/perips/sirv_ResetCatchAndSync_2.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_ResetCatchAndSync_2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_resetcatchandsync.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_resetcatchandsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_ResetCatchAndSync " "Found entity 1: sirv_ResetCatchAndSync" {  } { { "rtl/perips/sirv_ResetCatchAndSync.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_ResetCatchAndSync.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_repeater_6.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_repeater_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_repeater_6 " "Found entity 1: sirv_repeater_6" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_queue_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_queue_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_queue_1 " "Found entity 1: sirv_queue_1" {  } { { "rtl/perips/sirv_queue_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_queue " "Found entity 1: sirv_queue" {  } { { "rtl/perips/sirv_queue.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_qspi_physical.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_qspi_physical.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_qspi_physical " "Found entity 1: sirv_qspi_physical" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_qspi_media.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_qspi_media.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_qspi_media " "Found entity 1: sirv_qspi_media" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_qspi_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_qspi_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_qspi_fifo " "Found entity 1: sirv_qspi_fifo" {  } { { "rtl/perips/sirv_qspi_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_fifo.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_qspi_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_qspi_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_qspi_arbiter " "Found entity 1: sirv_qspi_arbiter" {  } { { "rtl/perips/sirv_qspi_arbiter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_arbiter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_pmu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_pmu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_pmu_core " "Found entity 1: sirv_pmu_core" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_pmu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_pmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_pmu " "Found entity 1: sirv_pmu" {  } { { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_plic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_plic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_plic_top " "Found entity 1: sirv_plic_top" {  } { { "rtl/perips/sirv_plic_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_plic_man.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_plic_man.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_plic_man " "Found entity 1: sirv_plic_man" {  } { { "rtl/perips/sirv_plic_man.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_man.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_levelgateway.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_levelgateway.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_LevelGateway " "Found entity 1: sirv_LevelGateway" {  } { { "rtl/perips/sirv_LevelGateway.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_LevelGateway.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_jtaggpioport.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_jtaggpioport.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_jtaggpioport " "Found entity 1: sirv_jtaggpioport" {  } { { "rtl/perips/sirv_jtaggpioport.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_jtaggpioport.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_hclkgen_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_hclkgen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_hclkgen_regs " "Found entity 1: sirv_hclkgen_regs" {  } { { "rtl/perips/sirv_hclkgen_regs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_hclkgen_regs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_flash_qspi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_flash_qspi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_flash_qspi_top " "Found entity 1: sirv_flash_qspi_top" {  } { { "rtl/perips/sirv_flash_qspi_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_flash_qspi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_flash_qspi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_flash_qspi " "Found entity 1: sirv_flash_qspi" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_expl_axi_slv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_expl_axi_slv.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_expl_axi_slv " "Found entity 1: sirv_expl_axi_slv" {  } { { "rtl/perips/sirv_expl_axi_slv.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_expl_axi_slv.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_deglitchshiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_deglitchshiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_DeglitchShiftRegister " "Found entity 1: sirv_DeglitchShiftRegister" {  } { { "rtl/perips/sirv_DeglitchShiftRegister.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_DeglitchShiftRegister.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_clint_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_clint_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_clint_top " "Found entity 1: sirv_clint_top" {  } { { "rtl/perips/sirv_clint_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_clint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_clint " "Found entity 1: sirv_clint" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_asyncresetregvec_129.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_asyncresetregvec_129.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_AsyncResetRegVec_129 " "Found entity 1: sirv_AsyncResetRegVec_129" {  } { { "rtl/perips/sirv_AsyncResetRegVec_129.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_AsyncResetRegVec_129.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_asyncresetregvec_36.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_asyncresetregvec_36.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_AsyncResetRegVec_36 " "Found entity 1: sirv_AsyncResetRegVec_36" {  } { { "rtl/perips/sirv_AsyncResetRegVec_36.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_AsyncResetRegVec_36.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_asyncresetregvec_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_asyncresetregvec_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_AsyncResetRegVec_1 " "Found entity 1: sirv_AsyncResetRegVec_1" {  } { { "rtl/perips/sirv_AsyncResetRegVec_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_AsyncResetRegVec_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_asyncresetregvec.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_asyncresetregvec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_AsyncResetRegVec " "Found entity 1: sirv_AsyncResetRegVec" {  } { { "rtl/perips/sirv_AsyncResetRegVec.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_AsyncResetRegVec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_asyncresetreg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_asyncresetreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_AsyncResetReg " "Found entity 1: sirv_AsyncResetReg" {  } { { "rtl/perips/sirv_AsyncResetReg.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_AsyncResetReg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_aon_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_aon_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_aon_wrapper " "Found entity 1: sirv_aon_wrapper" {  } { { "rtl/perips/sirv_aon_wrapper.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_wrapper.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_aon_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_aon_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_aon_top " "Found entity 1: sirv_aon_top" {  } { { "rtl/perips/sirv_aon_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_aon_porrst.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_aon_porrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_aon_porrst " "Found entity 1: sirv_aon_porrst" {  } { { "rtl/perips/sirv_aon_porrst.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_porrst.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_aon_lclkgen_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_aon_lclkgen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_aon_lclkgen_regs " "Found entity 1: sirv_aon_lclkgen_regs" {  } { { "rtl/perips/sirv_aon_lclkgen_regs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_lclkgen_regs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/sirv_aon.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/sirv_aon.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_aon " "Found entity 1: sirv_aon" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mems/sirv_mrom_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mems/sirv_mrom_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_mrom_top " "Found entity 1: sirv_mrom_top" {  } { { "rtl/mems/sirv_mrom_top.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/mems/sirv_mrom_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mems/sirv_mrom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mems/sirv_mrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_mrom " "Found entity 1: sirv_mrom" {  } { { "rtl/mems/sirv_mrom.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/mems/sirv_mrom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_sram_icb_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/general/sirv_sram_icb_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_sram_icb_ctrl " "Found entity 1: sirv_sram_icb_ctrl" {  } { { "rtl/general/sirv_sram_icb_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_sram_icb_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_sim_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/general/sirv_sim_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_sim_ram " "Found entity 1: sirv_sim_ram" {  } { { "rtl/general/sirv_sim_ram.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_sim_ram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_gnrl_xchecker.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/general/sirv_gnrl_xchecker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_gnrl_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/general/sirv_gnrl_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_gnrl_ram " "Found entity 1: sirv_gnrl_ram" {  } { { "rtl/general/sirv_gnrl_ram.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_ram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_gnrl_icbs.v 9 9 " "Found 9 design units, including 9 entities, in source file rtl/general/sirv_gnrl_icbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_gnrl_icb_arbt " "Found entity 1: sirv_gnrl_icb_arbt" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "2 sirv_gnrl_icb_buffer " "Found entity 2: sirv_gnrl_icb_buffer" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "3 sirv_gnrl_icb_n2w " "Found entity 3: sirv_gnrl_icb_n2w" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "4 sirv_gnrl_icb_splt " "Found entity 4: sirv_gnrl_icb_splt" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "5 sirv_gnrl_icb2axi " "Found entity 5: sirv_gnrl_icb2axi" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "6 sirv_gnrl_icb32towishb8 " "Found entity 6: sirv_gnrl_icb32towishb8" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "7 sirv_gnrl_icb2apb " "Found entity 7: sirv_gnrl_icb2apb" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "8 sirv_gnrl_icb2ahbl " "Found entity 8: sirv_gnrl_icb2ahbl" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""} { "Info" "ISGN_ENTITY_NAME" "9 sirv_gnrl_axi_buffer " "Found entity 9: sirv_gnrl_axi_buffer" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_gnrl_dffs.v 6 6 " "Found 6 design units, including 6 entities, in source file rtl/general/sirv_gnrl_dffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_gnrl_dfflrs " "Found entity 1: sirv_gnrl_dfflrs" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149909 ""} { "Info" "ISGN_ENTITY_NAME" "2 sirv_gnrl_dfflr " "Found entity 2: sirv_gnrl_dfflr" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149909 ""} { "Info" "ISGN_ENTITY_NAME" "3 sirv_gnrl_dffl " "Found entity 3: sirv_gnrl_dffl" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149909 ""} { "Info" "ISGN_ENTITY_NAME" "4 sirv_gnrl_dffrs " "Found entity 4: sirv_gnrl_dffrs" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149909 ""} { "Info" "ISGN_ENTITY_NAME" "5 sirv_gnrl_dffr " "Found entity 5: sirv_gnrl_dffr" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149909 ""} { "Info" "ISGN_ENTITY_NAME" "6 sirv_gnrl_ltch " "Found entity 6: sirv_gnrl_ltch" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_gnrl_bufs.v 6 6 " "Found 6 design units, including 6 entities, in source file rtl/general/sirv_gnrl_bufs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_gnrl_pipe_stage " "Found entity 1: sirv_gnrl_pipe_stage" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149968 ""} { "Info" "ISGN_ENTITY_NAME" "2 sirv_gnrl_sync " "Found entity 2: sirv_gnrl_sync" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149968 ""} { "Info" "ISGN_ENTITY_NAME" "3 sirv_gnrl_cdc_rx " "Found entity 3: sirv_gnrl_cdc_rx" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149968 ""} { "Info" "ISGN_ENTITY_NAME" "4 sirv_gnrl_cdc_tx " "Found entity 4: sirv_gnrl_cdc_tx" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149968 ""} { "Info" "ISGN_ENTITY_NAME" "5 sirv_gnrl_bypbuf " "Found entity 5: sirv_gnrl_bypbuf" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149968 ""} { "Info" "ISGN_ENTITY_NAME" "6 sirv_gnrl_fifo " "Found entity 6: sirv_gnrl_fifo" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/general/sirv_1cyc_sram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/general/sirv_1cyc_sram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_1cyc_sram_ctrl " "Found entity 1: sirv_1cyc_sram_ctrl" {  } { { "rtl/general/sirv_1cyc_sram_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_1cyc_sram_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113149983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113149983 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "e203_exu_oitf.v(88) " "Verilog HDL or VHDL warning at e203_exu_oitf.v(88): conditional expression evaluates to a constant" {  } { { "rtl/core/e203_exu_oitf.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_oitf.v" 88 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1714113150021 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "apb_uart_sv apb_uart.v(36) " "Verilog HDL Parameter Declaration warning at apb_uart.v(36): Parameter Declaration in module \"apb_uart_sv\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714113150137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "apb_uart_sv apb_uart.v(38) " "Verilog HDL Parameter Declaration warning at apb_uart.v(38): Parameter Declaration in module \"apb_uart_sv\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714113150137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "apb_uart_sv apb_uart.v(39) " "Verilog HDL Parameter Declaration warning at apb_uart.v(39): Parameter Declaration in module \"apb_uart_sv\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714113150137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sirv_mrom.v(44) " "Verilog HDL or VHDL warning at sirv_mrom.v(44): conditional expression evaluates to a constant" {  } { { "rtl/mems/sirv_mrom.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/mems/sirv_mrom.v" 44 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1714113150163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e203_soc_top " "Elaborating entity \"e203_soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714113151557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_top e203_subsys_top:u_e203_subsys_top " "Elaborating entity \"e203_subsys_top\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\"" {  } { { "rtl/soc/e203_soc_top.v" "u_e203_subsys_top" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/soc/e203_soc_top.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_main e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main " "Elaborating entity \"e203_subsys_main\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\"" {  } { { "rtl/subsys/e203_subsys_top.v" "u_e203_subsys_main" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_top.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_ResetCatchAndSync_2 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|sirv_ResetCatchAndSync_2:u_main_ResetCatchAndSync_2_1 " "Elaborating entity \"sirv_ResetCatchAndSync_2\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|sirv_ResetCatchAndSync_2:u_main_ResetCatchAndSync_2_1\"" {  } { { "rtl/subsys/e203_subsys_main.v" "u_main_ResetCatchAndSync_2_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_AsyncResetRegVec_129 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|sirv_ResetCatchAndSync_2:u_main_ResetCatchAndSync_2_1\|sirv_AsyncResetRegVec_129:reset_n_catch_reg " "Elaborating entity \"sirv_AsyncResetRegVec_129\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|sirv_ResetCatchAndSync_2:u_main_ResetCatchAndSync_2_1\|sirv_AsyncResetRegVec_129:reset_n_catch_reg\"" {  } { { "rtl/perips/sirv_ResetCatchAndSync_2.v" "reset_n_catch_reg" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_ResetCatchAndSync_2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_AsyncResetReg e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|sirv_ResetCatchAndSync_2:u_main_ResetCatchAndSync_2_1\|sirv_AsyncResetRegVec_129:reset_n_catch_reg\|sirv_AsyncResetReg:reg_0 " "Elaborating entity \"sirv_AsyncResetReg\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|sirv_ResetCatchAndSync_2:u_main_ResetCatchAndSync_2_1\|sirv_AsyncResetRegVec_129:reset_n_catch_reg\|sirv_AsyncResetReg:reg_0\"" {  } { { "rtl/perips/sirv_AsyncResetRegVec_129.v" "reg_0" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_AsyncResetRegVec_129.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_hclkgen e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen " "Elaborating entity \"e203_subsys_hclkgen\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\"" {  } { { "rtl/subsys/e203_subsys_main.v" "u_e203_subsys_hclkgen" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_pll e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pll:u_e203_subsys_pll " "Elaborating entity \"e203_subsys_pll\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pll:u_e203_subsys_pll\"" {  } { { "rtl/subsys/e203_subsys_hclkgen.v" "u_e203_subsys_pll" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_hclkgen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_hclkgen_rstsync e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_hclkgen_rstsync:plloutclk_rstsync " "Elaborating entity \"e203_subsys_hclkgen_rstsync\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_hclkgen_rstsync:plloutclk_rstsync\"" {  } { { "rtl/subsys/e203_subsys_hclkgen.v" "plloutclk_rstsync" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_hclkgen.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_pllclkdiv e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv " "Elaborating entity \"e203_subsys_pllclkdiv\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\"" {  } { { "rtl/subsys/e203_subsys_hclkgen.v" "u_e203_subsys_pllclkdiv" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_hclkgen.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|sirv_gnrl_dfflr:div_cnt_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|sirv_gnrl_dfflr:div_cnt_dfflr\"" {  } { { "rtl/subsys/e203_subsys_pllclkdiv.v" "div_cnt_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_pllclkdiv.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|sirv_gnrl_dfflr:flag_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|sirv_gnrl_dfflr:flag_dfflr\"" {  } { { "rtl/subsys/e203_subsys_pllclkdiv.v" "flag_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_pllclkdiv.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_clkgate e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|e203_clkgate:u_pllclkdiv_clkgate " "Elaborating entity \"e203_clkgate\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv\|e203_clkgate:u_pllclkdiv_clkgate\"" {  } { { "rtl/subsys/e203_subsys_pllclkdiv.v" "u_pllclkdiv_clkgate" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_pllclkdiv.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151882 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enb e203_clkgate.v(45) " "Verilog HDL Always Construct warning at e203_clkgate.v(45): inferring latch(es) for variable \"enb\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714113151885 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_hclkgen:u_e203_subsys_hclkgen|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv|e203_clkgate:u_pllclkdiv_clkgate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enb e203_clkgate.v(45) " "Inferred latch for \"enb\" at e203_clkgate.v(45)" {  } { { "rtl/core/e203_clkgate.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clkgate.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113151885 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_hclkgen:u_e203_subsys_hclkgen|e203_subsys_pllclkdiv:u_e203_subsys_pllclkdiv|e203_clkgate:u_pllclkdiv_clkgate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_gfcm e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm " "Elaborating entity \"e203_subsys_gfcm\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_hclkgen:u_e203_subsys_hclkgen\|e203_subsys_gfcm:u_e203_subsys_gfcm\"" {  } { { "rtl/subsys/e203_subsys_hclkgen.v" "u_e203_subsys_gfcm" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_hclkgen.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_cpu_top e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top " "Elaborating entity \"e203_cpu_top\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\"" {  } { { "rtl/subsys/e203_subsys_main.v" "u_e203_cpu_top" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_cpu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu " "Elaborating entity \"e203_cpu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\"" {  } { { "rtl/core/e203_cpu_top.v" "u_e203_cpu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu_top.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_reset_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_reset_ctrl:u_e203_reset_ctrl " "Elaborating entity \"e203_reset_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_reset_ctrl:u_e203_reset_ctrl\"" {  } { { "rtl/core/e203_cpu.v" "u_e203_reset_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_clk_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl " "Elaborating entity \"e203_clk_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl\"" {  } { { "rtl/core/e203_cpu.v" "u_e203_clk_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl\|sirv_gnrl_dffr:itcm_active_dffr " "Elaborating entity \"sirv_gnrl_dffr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_clk_ctrl:u_e203_clk_ctrl\|sirv_gnrl_dffr:itcm_active_dffr\"" {  } { { "rtl/core/e203_clk_ctrl.v" "itcm_active_dffr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_clk_ctrl.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113151996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_irq_sync e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_irq_sync:u_e203_irq_sync " "Elaborating entity \"e203_irq_sync\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_irq_sync:u_e203_irq_sync\"" {  } { { "rtl/core/e203_cpu.v" "u_e203_irq_sync" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_sync e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_irq_sync:u_e203_irq_sync\|sirv_gnrl_sync:master_gen.u_dbg_irq_sync " "Elaborating entity \"sirv_gnrl_sync\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_irq_sync:u_e203_irq_sync\|sirv_gnrl_sync:master_gen.u_dbg_irq_sync\"" {  } { { "rtl/core/e203_irq_sync.v" "master_gen.u_dbg_irq_sync" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_irq_sync.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_nice_core e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_subsys_nice_core:u_e203_nice_core " "Elaborating entity \"e203_subsys_nice_core\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_subsys_nice_core:u_e203_nice_core\"" {  } { { "rtl/core/e203_cpu.v" "u_e203_nice_core" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func3_000 e203_subsys_nice_core.v(102) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(102): object \"rv32_func3_000\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152164 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func3_001 e203_subsys_nice_core.v(103) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(103): object \"rv32_func3_001\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152164 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func3_011 e203_subsys_nice_core.v(105) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(105): object \"rv32_func3_011\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152164 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func3_100 e203_subsys_nice_core.v(106) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(106): object \"rv32_func3_100\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152164 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func3_101 e203_subsys_nice_core.v(107) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(107): object \"rv32_func3_101\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152165 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func3_111 e203_subsys_nice_core.v(109) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(109): object \"rv32_func3_111\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152165 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0000000 e203_subsys_nice_core.v(111) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(111): object \"rv32_func7_0000000\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152165 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0000011 e203_subsys_nice_core.v(114) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(114): object \"rv32_func7_0000011\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152165 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0000100 e203_subsys_nice_core.v(115) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(115): object \"rv32_func7_0000100\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152165 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0000101 e203_subsys_nice_core.v(116) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(116): object \"rv32_func7_0000101\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152165 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0000111 e203_subsys_nice_core.v(118) " "Verilog HDL or VHDL warning at e203_subsys_nice_core.v(118): object \"rv32_func7_0000111\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152165 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_subsys_nice_core:u_e203_nice_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_subsys_nice_core:u_e203_nice_core\|sirv_gnrl_dfflr:state_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_subsys_nice_core:u_e203_nice_core\|sirv_gnrl_dfflr:state_dfflr\"" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "state_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_subsys_nice_core:u_e203_nice_core\|sirv_gnrl_dfflr:rcv_data_buf_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_subsys_nice_core:u_e203_nice_core\|sirv_gnrl_dfflr:rcv_data_buf_dfflr\"" {  } { { "rtl/subsys/e203_subsys_nice_core.v" "rcv_data_buf_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_nice_core.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_core e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core " "Elaborating entity \"e203_core\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\"" {  } { { "rtl/core/e203_cpu.v" "u_e203_core" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_ifu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu " "Elaborating entity \"e203_ifu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\"" {  } { { "rtl/core/e203_core.v" "u_e203_ifu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_core.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_ifu_ifetch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch " "Elaborating entity \"e203_ifu_ifetch\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\"" {  } { { "rtl/core/e203_ifu.v" "u_e203_ifu_ifetch" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minidec_fpu_rs3en e203_ifu_ifetch.v(273) " "Verilog HDL or VHDL warning at e203_ifu_ifetch.v(273): object \"minidec_fpu_rs3en\" assigned a value but never read" {  } { { "rtl/core/e203_ifu_ifetch.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152345 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minidec_fpu_rs3fpu e203_ifu_ifetch.v(276) " "Verilog HDL or VHDL warning at e203_ifu_ifetch.v(276): object \"minidec_fpu_rs3fpu\" assigned a value but never read" {  } { { "rtl/core/e203_ifu_ifetch.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152345 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffrs e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|sirv_gnrl_dffrs:reset_flag_dffrs " "Elaborating entity \"sirv_gnrl_dffrs\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|sirv_gnrl_dffrs:reset_flag_dffrs\"" {  } { { "rtl/core/e203_ifu_ifetch.v" "reset_flag_dffrs" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|sirv_gnrl_dfflr:ifu_hi_ir_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|sirv_gnrl_dfflr:ifu_hi_ir_dfflr\"" {  } { { "rtl/core/e203_ifu_ifetch.v" "ifu_hi_ir_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|sirv_gnrl_dfflr:ir_rs1idx_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|sirv_gnrl_dfflr:ir_rs1idx_dfflr\"" {  } { { "rtl/core/e203_ifu_ifetch.v" "ir_rs1idx_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_ifu_minidec e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|e203_ifu_minidec:u_e203_ifu_minidec " "Elaborating entity \"e203_ifu_minidec\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|e203_ifu_minidec:u_e203_ifu_minidec\"" {  } { { "rtl/core/e203_ifu_ifetch.v" "u_e203_ifu_minidec" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_decode e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|e203_ifu_minidec:u_e203_ifu_minidec\|e203_exu_decode:u_e203_exu_decode " "Elaborating entity \"e203_exu_decode\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|e203_ifu_minidec:u_e203_ifu_minidec\|e203_exu_decode:u_e203_exu_decode\"" {  } { { "rtl/core/e203_ifu_minidec.v" "u_e203_exu_decode" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_minidec.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0000101 e203_exu_decode.v(151) " "Verilog HDL or VHDL warning at e203_exu_decode.v(151): object \"rv32_func7_0000101\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0001001 e203_exu_decode.v(152) " "Verilog HDL or VHDL warning at e203_exu_decode.v(152): object \"rv32_func7_0001001\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0001101 e203_exu_decode.v(153) " "Verilog HDL or VHDL warning at e203_exu_decode.v(153): object \"rv32_func7_0001101\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0010101 e203_exu_decode.v(154) " "Verilog HDL or VHDL warning at e203_exu_decode.v(154): object \"rv32_func7_0010101\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0100001 e203_exu_decode.v(155) " "Verilog HDL or VHDL warning at e203_exu_decode.v(155): object \"rv32_func7_0100001\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0010001 e203_exu_decode.v(156) " "Verilog HDL or VHDL warning at e203_exu_decode.v(156): object \"rv32_func7_0010001\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0101101 e203_exu_decode.v(157) " "Verilog HDL or VHDL warning at e203_exu_decode.v(157): object \"rv32_func7_0101101\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0000100 e203_exu_decode.v(159) " "Verilog HDL or VHDL warning at e203_exu_decode.v(159): object \"rv32_func7_0000100\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0001000 e203_exu_decode.v(160) " "Verilog HDL or VHDL warning at e203_exu_decode.v(160): object \"rv32_func7_0001000\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0001100 e203_exu_decode.v(161) " "Verilog HDL or VHDL warning at e203_exu_decode.v(161): object \"rv32_func7_0001100\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0101100 e203_exu_decode.v(162) " "Verilog HDL or VHDL warning at e203_exu_decode.v(162): object \"rv32_func7_0101100\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0010000 e203_exu_decode.v(163) " "Verilog HDL or VHDL warning at e203_exu_decode.v(163): object \"rv32_func7_0010000\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_0010100 e203_exu_decode.v(164) " "Verilog HDL or VHDL warning at e203_exu_decode.v(164): object \"rv32_func7_0010100\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1100000 e203_exu_decode.v(165) " "Verilog HDL or VHDL warning at e203_exu_decode.v(165): object \"rv32_func7_1100000\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1110000 e203_exu_decode.v(166) " "Verilog HDL or VHDL warning at e203_exu_decode.v(166): object \"rv32_func7_1110000\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1010000 e203_exu_decode.v(167) " "Verilog HDL or VHDL warning at e203_exu_decode.v(167): object \"rv32_func7_1010000\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1101000 e203_exu_decode.v(168) " "Verilog HDL or VHDL warning at e203_exu_decode.v(168): object \"rv32_func7_1101000\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1111000 e203_exu_decode.v(169) " "Verilog HDL or VHDL warning at e203_exu_decode.v(169): object \"rv32_func7_1111000\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1010001 e203_exu_decode.v(170) " "Verilog HDL or VHDL warning at e203_exu_decode.v(170): object \"rv32_func7_1010001\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1110001 e203_exu_decode.v(171) " "Verilog HDL or VHDL warning at e203_exu_decode.v(171): object \"rv32_func7_1110001\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1100001 e203_exu_decode.v(172) " "Verilog HDL or VHDL warning at e203_exu_decode.v(172): object \"rv32_func7_1100001\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_func7_1101001 e203_exu_decode.v(173) " "Verilog HDL or VHDL warning at e203_exu_decode.v(173): object \"rv32_func7_1101001\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_rs2_x1 e203_exu_decode.v(177) " "Verilog HDL or VHDL warning at e203_exu_decode.v(177): object \"rv32_rs2_x1\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_madd e203_exu_decode.v(192) " "Verilog HDL or VHDL warning at e203_exu_decode.v(192): object \"rv32_madd\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_load_fp e203_exu_decode.v(195) " "Verilog HDL or VHDL warning at e203_exu_decode.v(195): object \"rv32_load_fp\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_store_fp e203_exu_decode.v(196) " "Verilog HDL or VHDL warning at e203_exu_decode.v(196): object \"rv32_store_fp\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_msub e203_exu_decode.v(197) " "Verilog HDL or VHDL warning at e203_exu_decode.v(197): object \"rv32_msub\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_nmsub e203_exu_decode.v(202) " "Verilog HDL or VHDL warning at e203_exu_decode.v(202): object \"rv32_nmsub\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_resved0 e203_exu_decode.v(203) " "Verilog HDL or VHDL warning at e203_exu_decode.v(203): object \"rv32_resved0\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_nmadd e203_exu_decode.v(212) " "Verilog HDL or VHDL warning at e203_exu_decode.v(212): object \"rv32_nmadd\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_op_fp e203_exu_decode.v(217) " "Verilog HDL or VHDL warning at e203_exu_decode.v(217): object \"rv32_op_fp\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_resved1 e203_exu_decode.v(222) " "Verilog HDL or VHDL warning at e203_exu_decode.v(222): object \"rv32_resved1\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_resved2 e203_exu_decode.v(223) " "Verilog HDL or VHDL warning at e203_exu_decode.v(223): object \"rv32_resved2\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_op_imm_32 e203_exu_decode.v(225) " "Verilog HDL or VHDL warning at e203_exu_decode.v(225): object \"rv32_op_imm_32\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_op_32 e203_exu_decode.v(226) " "Verilog HDL or VHDL warning at e203_exu_decode.v(226): object \"rv32_op_32\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_lb e203_exu_decode.v(530) " "Verilog HDL or VHDL warning at e203_exu_decode.v(530): object \"rv32_lb\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 530 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_lh e203_exu_decode.v(531) " "Verilog HDL or VHDL warning at e203_exu_decode.v(531): object \"rv32_lh\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_lw e203_exu_decode.v(532) " "Verilog HDL or VHDL warning at e203_exu_decode.v(532): object \"rv32_lw\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_lbu e203_exu_decode.v(533) " "Verilog HDL or VHDL warning at e203_exu_decode.v(533): object \"rv32_lbu\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_lhu e203_exu_decode.v(534) " "Verilog HDL or VHDL warning at e203_exu_decode.v(534): object \"rv32_lhu\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_sb e203_exu_decode.v(536) " "Verilog HDL or VHDL warning at e203_exu_decode.v(536): object \"rv32_sb\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 536 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_sh e203_exu_decode.v(537) " "Verilog HDL or VHDL warning at e203_exu_decode.v(537): object \"rv32_sh\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 537 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_sw e203_exu_decode.v(538) " "Verilog HDL or VHDL warning at e203_exu_decode.v(538): object \"rv32_sw\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 538 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_imm_sel_jalr e203_exu_decode.v(734) " "Verilog HDL or VHDL warning at e203_exu_decode.v(734): object \"rv32_imm_sel_jalr\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_imm_sel_jal e203_exu_decode.v(744) " "Verilog HDL or VHDL warning at e203_exu_decode.v(744): object \"rv32_imm_sel_jal\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_imm_sel_bxx e203_exu_decode.v(750) " "Verilog HDL or VHDL warning at e203_exu_decode.v(750): object \"rv32_imm_sel_bxx\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 750 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv16_cis_d_imm e203_exu_decode.v(780) " "Verilog HDL or VHDL warning at e203_exu_decode.v(780): object \"rv16_cis_d_imm\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv16_css_d_imm e203_exu_decode.v(834) " "Verilog HDL or VHDL warning at e203_exu_decode.v(834): object \"rv16_css_d_imm\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv16_cl_d_imm e203_exu_decode.v(869) " "Verilog HDL or VHDL warning at e203_exu_decode.v(869): object \"rv16_cl_d_imm\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 869 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv16_cs_d_imm e203_exu_decode.v(890) " "Verilog HDL or VHDL warning at e203_exu_decode.v(890): object \"rv16_cs_d_imm\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 890 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_load_fp_imm e203_exu_decode.v(933) " "Verilog HDL or VHDL warning at e203_exu_decode.v(933): object \"rv32_load_fp_imm\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 933 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rv32_store_fp_imm e203_exu_decode.v(934) " "Verilog HDL or VHDL warning at e203_exu_decode.v(934): object \"rv32_store_fp_imm\" assigned a value but never read" {  } { { "rtl/core/e203_exu_decode.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_decode.v" 934 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113152512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_ifu:u_e203_ifu|e203_ifu_ifetch:u_e203_ifu_ifetch|e203_ifu_minidec:u_e203_ifu_minidec|e203_exu_decode:u_e203_exu_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_ifu_litebpu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|e203_ifu_litebpu:u_e203_ifu_litebpu " "Elaborating entity \"e203_ifu_litebpu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ifetch:u_e203_ifu_ifetch\|e203_ifu_litebpu:u_e203_ifu_litebpu\"" {  } { { "rtl/core/e203_ifu_ifetch.v" "u_e203_ifu_litebpu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ifetch.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_ifu_ift2icb e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb " "Elaborating entity \"e203_ifu_ift2icb\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\"" {  } { { "rtl/core/e203_ifu.v" "u_e203_ifu_ift2icb" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_bypbuf e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf " "Elaborating entity \"sirv_gnrl_bypbuf\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf\"" {  } { { "rtl/core/e203_ifu_ift2icb.v" "u_e203_ifetch_rsp_bypbuf" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ift2icb.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf\|sirv_gnrl_fifo:u_bypbuf_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf\|sirv_gnrl_fifo:u_bypbuf_fifo\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "u_bypbuf_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflrs e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dfflrs:dp_gt0.rptr_vec_0_dfflrs " "Elaborating entity \"sirv_gnrl_dfflrs\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dfflrs:dp_gt0.rptr_vec_0_dfflrs\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.rptr_vec_0_dfflrs" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_bypbuf:u_e203_ifetch_rsp_bypbuf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.fifo_rf\[0\].fifo_rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_dffl:icb_addr_2_1_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_dffl:icb_addr_2_1_dffl\"" {  } { { "rtl/core/e203_ifu_ift2icb.v" "icb_addr_2_1_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ift2icb.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_dffl:leftover_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_ifu:u_e203_ifu\|e203_ifu_ift2icb:u_e203_ifu_ift2icb\|sirv_gnrl_dffl:leftover_dffl\"" {  } { { "rtl/core/e203_ifu_ift2icb.v" "leftover_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_ifu_ift2icb.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu " "Elaborating entity \"e203_exu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\"" {  } { { "rtl/core/e203_core.v" "u_e203_exu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_core.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_regfile e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_regfile:u_e203_exu_regfile " "Elaborating entity \"e203_exu_regfile\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_regfile:u_e203_exu_regfile\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_regfile" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_regfile:u_e203_exu_regfile\|sirv_gnrl_dffl:regfile\[1\].rfno0.rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_regfile:u_e203_exu_regfile\|sirv_gnrl_dffl:regfile\[1\].rfno0.rf_dffl\"" {  } { { "rtl/core/e203_exu_regfile.v" "regfile\[1\].rfno0.rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_regfile.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113152811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_disp e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_disp:u_e203_exu_disp " "Elaborating entity \"e203_exu_disp\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_disp:u_e203_exu_disp\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_disp" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_oitf e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_oitf:u_e203_exu_oitf " "Elaborating entity \"e203_exu_oitf\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_oitf:u_e203_exu_oitf\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_oitf" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_oitf:u_e203_exu_oitf\|sirv_gnrl_dffl:oitf_entries\[0\].rdidx_dfflrs " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_oitf:u_e203_exu_oitf\|sirv_gnrl_dffl:oitf_entries\[0\].rdidx_dfflrs\"" {  } { { "rtl/core/e203_exu_oitf.v" "oitf_entries\[0\].rdidx_dfflrs" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_oitf.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_oitf:u_e203_exu_oitf\|sirv_gnrl_dffl:oitf_entries\[0\].rdwen_dfflrs " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_oitf:u_e203_exu_oitf\|sirv_gnrl_dffl:oitf_entries\[0\].rdwen_dfflrs\"" {  } { { "rtl/core/e203_exu_oitf.v" "oitf_entries\[0\].rdwen_dfflrs" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_oitf.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_alu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu " "Elaborating entity \"e203_exu_alu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_alu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_i_rs2 e203_exu_alu.v(261) " "Verilog HDL or VHDL warning at e203_exu_alu.v(261): object \"csr_i_rs2\" assigned a value but never read" {  } { { "rtl/core/e203_exu_alu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153300 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_alu:u_e203_exu_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_i_imm e203_exu_alu.v(262) " "Verilog HDL or VHDL warning at e203_exu_alu.v(262): object \"csr_i_imm\" assigned a value but never read" {  } { { "rtl/core/e203_exu_alu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153300 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_alu:u_e203_exu_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_nice e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice " "Elaborating entity \"e203_exu_nice\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice\"" {  } { { "rtl/core/e203_exu_alu.v" "u_e203_exu_nice" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nice_i_hsked e203_exu_nice.v(72) " "Verilog HDL or VHDL warning at e203_exu_nice.v(72): object \"nice_i_hsked\" assigned a value but never read" {  } { { "rtl/core/e203_exu_nice.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_nice.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153308 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_alu:u_e203_exu_alu|e203_exu_nice:u_e203_exu_nice"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice\|sirv_gnrl_fifo:u_nice_itag_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice\|sirv_gnrl_fifo:u_nice_itag_fifo\"" {  } { { "rtl/core/e203_exu_nice.v" "u_nice_itag_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_nice.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice\|sirv_gnrl_fifo:u_nice_itag_fifo\|sirv_gnrl_dfflr:dp_gt0.dp_gt1.rptr_vec_31_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice\|sirv_gnrl_fifo:u_nice_itag_fifo\|sirv_gnrl_dfflr:dp_gt0.dp_gt1.rptr_vec_31_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.dp_gt1.rptr_vec_31_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice\|sirv_gnrl_fifo:u_nice_itag_fifo\|sirv_gnrl_dfflr:dp_gt0.vec_31_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_nice:u_e203_exu_nice\|sirv_gnrl_fifo:u_nice_itag_fifo\|sirv_gnrl_dfflr:dp_gt0.vec_31_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.vec_31_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_alu_csrctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_csrctrl:u_e203_exu_alu_csrctrl " "Elaborating entity \"e203_exu_alu_csrctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_csrctrl:u_e203_exu_alu_csrctrl\"" {  } { { "rtl/core/e203_exu_alu.v" "u_e203_exu_alu_csrctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_alu_bjp e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_bjp:u_e203_exu_alu_bjp " "Elaborating entity \"e203_exu_alu_bjp\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_bjp:u_e203_exu_alu_bjp\"" {  } { { "rtl/core/e203_exu_alu.v" "u_e203_exu_alu_bjp" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_alu_lsuagu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_lsuagu:u_e203_exu_alu_lsuagu " "Elaborating entity \"e203_exu_alu_lsuagu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_lsuagu:u_e203_exu_alu_lsuagu\"" {  } { { "rtl/core/e203_exu_alu.v" "u_e203_exu_alu_lsuagu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_alu_rglr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_rglr:u_e203_exu_alu_rglr " "Elaborating entity \"e203_exu_alu_rglr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_rglr:u_e203_exu_alu_rglr\"" {  } { { "rtl/core/e203_exu_alu.v" "u_e203_exu_alu_rglr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_alu_muldiv e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_muldiv:u_e203_exu_alu_muldiv " "Elaborating entity \"e203_exu_alu_muldiv\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_muldiv:u_e203_exu_alu_muldiv\"" {  } { { "rtl/core/e203_exu_alu.v" "u_e203_exu_alu_muldiv" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "muldiv_i_hsked e203_exu_alu_muldiv.v(85) " "Verilog HDL or VHDL warning at e203_exu_alu_muldiv.v(85): object \"muldiv_i_hsked\" assigned a value but never read" {  } { { "rtl/core/e203_exu_alu_muldiv.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_muldiv.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153530 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_alu:u_e203_exu_alu|e203_exu_alu_muldiv:u_e203_exu_alu_muldiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul_op1 e203_exu_alu_muldiv.v(113) " "Verilog HDL or VHDL warning at e203_exu_alu_muldiv.v(113): object \"mul_op1\" assigned a value but never read" {  } { { "rtl/core/e203_exu_alu_muldiv.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_muldiv.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153530 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_alu:u_e203_exu_alu|e203_exu_alu_muldiv:u_e203_exu_alu_muldiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul_op2 e203_exu_alu_muldiv.v(114) " "Verilog HDL or VHDL warning at e203_exu_alu_muldiv.v(114): object \"mul_op2\" assigned a value but never read" {  } { { "rtl/core/e203_exu_alu_muldiv.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu_muldiv.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153530 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_alu:u_e203_exu_alu|e203_exu_alu_muldiv:u_e203_exu_alu_muldiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_alu_dpath e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_dpath:u_e203_exu_alu_dpath " "Elaborating entity \"e203_exu_alu_dpath\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_alu:u_e203_exu_alu\|e203_exu_alu_dpath:u_e203_exu_alu_dpath\"" {  } { { "rtl/core/e203_exu_alu.v" "u_e203_exu_alu_dpath" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_alu.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_longpwbck e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_longpwbck:u_e203_exu_longpwbck " "Elaborating entity \"e203_exu_longpwbck\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_longpwbck:u_e203_exu_longpwbck\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_longpwbck" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_wbck e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_wbck:u_e203_exu_wbck " "Elaborating entity \"e203_exu_wbck\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_wbck:u_e203_exu_wbck\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_wbck" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbck_sel_longp e203_exu_wbck.v(71) " "Verilog HDL or VHDL warning at e203_exu_wbck.v(71): object \"wbck_sel_longp\" assigned a value but never read" {  } { { "rtl/core/e203_exu_wbck.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_wbck.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153640 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_wbck:u_e203_exu_wbck"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbck_i_flags e203_exu_wbck.v(82) " "Verilog HDL or VHDL warning at e203_exu_wbck.v(82): object \"wbck_i_flags\" assigned a value but never read" {  } { { "rtl/core/e203_exu_wbck.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_wbck.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153640 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_wbck:u_e203_exu_wbck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_commit e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_commit:u_e203_exu_commit " "Elaborating entity \"e203_exu_commit\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_commit:u_e203_exu_commit\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_commit" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_branchslv e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_commit:u_e203_exu_commit\|e203_exu_branchslv:u_e203_exu_branchslv " "Elaborating entity \"e203_exu_branchslv\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_commit:u_e203_exu_commit\|e203_exu_branchslv:u_e203_exu_branchslv\"" {  } { { "rtl/core/e203_exu_commit.v" "u_e203_exu_branchslv" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_commit.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_excp e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_commit:u_e203_exu_commit\|e203_exu_excp:u_e203_exu_excp " "Elaborating entity \"e203_exu_excp\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_commit:u_e203_exu_commit\|e203_exu_excp:u_e203_exu_excp\"" {  } { { "rtl/core/e203_exu_commit.v" "u_e203_exu_excp" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_commit.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "excp_flush_req_ld_misalgn e203_exu_excp.v(495) " "Verilog HDL or VHDL warning at e203_exu_excp.v(495): object \"excp_flush_req_ld_misalgn\" assigned a value but never read" {  } { { "rtl/core/e203_exu_excp.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_excp.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153674 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_commit:u_e203_exu_commit|e203_exu_excp:u_e203_exu_excp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "excp_flush_req_ld_buserr e203_exu_excp.v(496) " "Verilog HDL or VHDL warning at e203_exu_excp.v(496): object \"excp_flush_req_ld_buserr\" assigned a value but never read" {  } { { "rtl/core/e203_exu_excp.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_excp.v" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153674 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_commit:u_e203_exu_commit|e203_exu_excp:u_e203_exu_excp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_exu_csr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_csr:u_e203_exu_csr " "Elaborating entity \"e203_exu_csr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_exu:u_e203_exu\|e203_exu_csr:u_e203_exu_csr\"" {  } { { "rtl/core/e203_exu.v" "u_e203_exu_csr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_ena e203_exu_csr.v(108) " "Verilog HDL or VHDL warning at e203_exu_csr.v(108): object \"read_csr_ena\" assigned a value but never read" {  } { { "rtl/core/e203_exu_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_csr.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153721 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_csr:u_e203_exu_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "priv_mode e203_exu_csr.v(114) " "Verilog HDL or VHDL warning at e203_exu_csr.v(114): object \"priv_mode\" assigned a value but never read" {  } { { "rtl/core/e203_exu_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_csr.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153722 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_csr:u_e203_exu_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_ustatus e203_exu_csr.v(122) " "Verilog HDL or VHDL warning at e203_exu_csr.v(122): object \"rd_ustatus\" assigned a value but never read" {  } { { "rtl/core/e203_exu_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_csr.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153722 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_csr:u_e203_exu_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_ustatus e203_exu_csr.v(124) " "Verilog HDL or VHDL warning at e203_exu_csr.v(124): object \"wr_ustatus\" assigned a value but never read" {  } { { "rtl/core/e203_exu_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_csr.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153722 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_csr:u_e203_exu_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy_0 e203_exu_csr.v(501) " "Verilog HDL or VHDL warning at e203_exu_csr.v(501): object \"dummy_0\" assigned a value but never read" {  } { { "rtl/core/e203_exu_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_csr.v" 501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153722 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_csr:u_e203_exu_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy_1 e203_exu_csr.v(534) " "Verilog HDL or VHDL warning at e203_exu_csr.v(534): object \"dummy_1\" assigned a value but never read" {  } { { "rtl/core/e203_exu_csr.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_exu_csr.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153722 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_exu:u_e203_exu|e203_exu_csr:u_e203_exu_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_lsu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu " "Elaborating entity \"e203_lsu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\"" {  } { { "rtl/core/e203_core.v" "u_e203_lsu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_core.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_lsu_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl " "Elaborating entity \"e203_lsu_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\"" {  } { { "rtl/core/e203_lsu.v" "u_e203_lsu_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpu_icb_cmd_usr e203_lsu_ctrl.v(286) " "Verilog HDL or VHDL warning at e203_lsu_ctrl.v(286): object \"fpu_icb_cmd_usr\" assigned a value but never read" {  } { { "rtl/core/e203_lsu_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153934 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_lsu:u_e203_lsu|e203_lsu_ctrl:u_e203_lsu_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nice_icb_rsp_usr e203_lsu_ctrl.v(302) " "Verilog HDL or VHDL warning at e203_lsu_ctrl.v(302): object \"nice_icb_rsp_usr\" assigned a value but never read" {  } { { "rtl/core/e203_lsu_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153934 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_lsu:u_e203_lsu|e203_lsu_ctrl:u_e203_lsu_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "splt_fifo_empty e203_lsu_ctrl.v(618) " "Verilog HDL or VHDL warning at e203_lsu_ctrl.v(618): object \"splt_fifo_empty\" assigned a value but never read" {  } { { "rtl/core/e203_lsu_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153934 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_lsu:u_e203_lsu|e203_lsu_ctrl:u_e203_lsu_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arbt_icb_rsp_dcache e203_lsu_ctrl.v(621) " "Verilog HDL or VHDL warning at e203_lsu_ctrl.v(621): object \"arbt_icb_rsp_dcache\" assigned a value but never read" {  } { { "rtl/core/e203_lsu_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153934 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_lsu:u_e203_lsu|e203_lsu_ctrl:u_e203_lsu_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "all_icb_cmd_ready_excp_dcach e203_lsu_ctrl.v(727) " "Verilog HDL or VHDL warning at e203_lsu_ctrl.v(727): object \"all_icb_cmd_ready_excp_dcach\" assigned a value but never read" {  } { { "rtl/core/e203_lsu_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153934 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_lsu:u_e203_lsu|e203_lsu_ctrl:u_e203_lsu_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_arbt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_icb_arbt:u_lsu_icb_arbt " "Elaborating entity \"sirv_gnrl_icb_arbt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_icb_arbt:u_lsu_icb_arbt\"" {  } { { "rtl/core/e203_lsu_ctrl.v" "u_lsu_icb_arbt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153943 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arbt_ena sirv_gnrl_icbs.v(198) " "Verilog HDL or VHDL warning at sirv_gnrl_icbs.v(198): object \"arbt_ena\" assigned a value but never read" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113153947 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_lsu:u_e203_lsu|e203_lsu_ctrl:u_e203_lsu_ctrl|sirv_gnrl_icb_arbt:u_lsu_icb_arbt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sirv_gnrl_icbs.v(255) " "Verilog HDL assignment warning at sirv_gnrl_icbs.v(255): truncated value with size 32 to match size of target (1)" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113153947 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_lsu:u_e203_lsu|e203_lsu_ctrl:u_e203_lsu_ctrl|sirv_gnrl_icb_arbt:u_lsu_icb_arbt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_icb_arbt:u_lsu_icb_arbt\|sirv_gnrl_pipe_stage:arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_icb_arbt:u_lsu_icb_arbt\|sirv_gnrl_pipe_stage:arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113153957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_pipe_stage:u_e203_lsu_splt_stage " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_pipe_stage:u_e203_lsu_splt_stage\"" {  } { { "rtl/core/e203_lsu_ctrl.v" "u_e203_lsu_splt_stage" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_lsu_ctrl.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_pipe_stage:u_e203_lsu_splt_stage\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_lsu:u_e203_lsu\|e203_lsu_ctrl:u_e203_lsu_ctrl\|sirv_gnrl_pipe_stage:u_e203_lsu_splt_stage\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt_0.dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_biu e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu " "Elaborating entity \"e203_biu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\"" {  } { { "rtl/core/e203_core.v" "u_e203_biu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_core.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_addr e203_biu.v(245) " "Verilog HDL or VHDL warning at e203_biu.v(245): object \"ifuerr_icb_cmd_addr\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_read e203_biu.v(246) " "Verilog HDL or VHDL warning at e203_biu.v(246): object \"ifuerr_icb_cmd_read\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_burst e203_biu.v(247) " "Verilog HDL or VHDL warning at e203_biu.v(247): object \"ifuerr_icb_cmd_burst\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_beat e203_biu.v(248) " "Verilog HDL or VHDL warning at e203_biu.v(248): object \"ifuerr_icb_cmd_beat\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_wdata e203_biu.v(249) " "Verilog HDL or VHDL warning at e203_biu.v(249): object \"ifuerr_icb_cmd_wdata\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_wmask e203_biu.v(250) " "Verilog HDL or VHDL warning at e203_biu.v(250): object \"ifuerr_icb_cmd_wmask\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_lock e203_biu.v(251) " "Verilog HDL or VHDL warning at e203_biu.v(251): object \"ifuerr_icb_cmd_lock\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_excl e203_biu.v(252) " "Verilog HDL or VHDL warning at e203_biu.v(252): object \"ifuerr_icb_cmd_excl\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifuerr_icb_cmd_size e203_biu.v(253) " "Verilog HDL or VHDL warning at e203_biu.v(253): object \"ifuerr_icb_cmd_size\" assigned a value but never read" {  } { { "rtl/core/e203_biu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_arbt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_arbt:u_biu_icb_arbt " "Elaborating entity \"sirv_gnrl_icb_arbt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_arbt:u_biu_icb_arbt\"" {  } { { "rtl/core/e203_biu.v" "u_biu_icb_arbt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arbt_ena sirv_gnrl_icbs.v(198) " "Verilog HDL or VHDL warning at sirv_gnrl_icbs.v(198): object \"arbt_ena\" assigned a value but never read" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154073 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu|sirv_gnrl_icb_arbt:u_biu_icb_arbt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sirv_gnrl_icbs.v(255) " "Verilog HDL assignment warning at sirv_gnrl_icbs.v(255): truncated value with size 32 to match size of target (1)" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113154073 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_core:u_e203_core|e203_biu:u_e203_biu|sirv_gnrl_icb_arbt:u_biu_icb_arbt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_arbt:u_biu_icb_arbt\|sirv_gnrl_pipe_stage:arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_arbt:u_biu_icb_arbt\|sirv_gnrl_pipe_stage:arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_buffer e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer " "Elaborating entity \"sirv_gnrl_icb_buffer\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\"" {  } { { "rtl/core/e203_biu.v" "u_sirv_gnrl_icb_buffer" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_cmd_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.fifo_rf\[0\].fifo_rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_rsp_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.fifo_rf\[0\].fifo_rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_splt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_splt:u_biu_icb_splt " "Elaborating entity \"sirv_gnrl_icb_splt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_splt:u_biu_icb_splt\"" {  } { { "rtl/core/e203_biu.v" "u_biu_icb_splt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_biu.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_splt:u_biu_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_splt:u_biu_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_splt:u_biu_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_core:u_e203_core\|e203_biu:u_e203_biu\|sirv_gnrl_icb_splt:u_biu_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt_0.dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_itcm_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl " "Elaborating entity \"e203_itcm_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\"" {  } { { "rtl/core/e203_cpu.v" "u_e203_itcm_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sram_icb_rsp_read e203_itcm_ctrl.v(470) " "Verilog HDL or VHDL warning at e203_itcm_ctrl.v(470): object \"sram_icb_rsp_read\" assigned a value but never read" {  } { { "rtl/core/e203_itcm_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_itcm_ctrl.v" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154341 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_itcm_ctrl:u_e203_itcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_n2w e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_gnrl_icb_n2w:u_itcm_icb_lsu2itcm_n2w " "Elaborating entity \"sirv_gnrl_icb_n2w\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_gnrl_icb_n2w:u_itcm_icb_lsu2itcm_n2w\"" {  } { { "rtl/core/e203_itcm_ctrl.v" "u_itcm_icb_lsu2itcm_n2w" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_itcm_ctrl.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n2w_fifo_empty sirv_gnrl_icbs.v(567) " "Verilog HDL or VHDL warning at sirv_gnrl_icbs.v(567): object \"n2w_fifo_empty\" assigned a value but never read" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154354 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_itcm_ctrl:u_e203_itcm_ctrl|sirv_gnrl_icb_n2w:u_itcm_icb_lsu2itcm_n2w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_arbt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_gnrl_icb_arbt:u_itcm_icb_arbt " "Elaborating entity \"sirv_gnrl_icb_arbt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_gnrl_icb_arbt:u_itcm_icb_arbt\"" {  } { { "rtl/core/e203_itcm_ctrl.v" "u_itcm_icb_arbt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_itcm_ctrl.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arbt_ena sirv_gnrl_icbs.v(198) " "Verilog HDL or VHDL warning at sirv_gnrl_icbs.v(198): object \"arbt_ena\" assigned a value but never read" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154437 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_itcm_ctrl:u_e203_itcm_ctrl|sirv_gnrl_icb_arbt:u_itcm_icb_arbt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sirv_gnrl_icbs.v(255) " "Verilog HDL assignment warning at sirv_gnrl_icbs.v(255): truncated value with size 32 to match size of target (1)" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113154437 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_itcm_ctrl:u_e203_itcm_ctrl|sirv_gnrl_icb_arbt:u_itcm_icb_arbt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_sram_icb_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl " "Elaborating entity \"sirv_sram_icb_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\"" {  } { { "rtl/core/e203_itcm_ctrl.v" "u_sram_icb_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_itcm_ctrl.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_bypbuf e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf " "Elaborating entity \"sirv_gnrl_bypbuf\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\"" {  } { { "rtl/general/sirv_sram_icb_ctrl.v" "u_byp_icb_cmd_buf" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_sram_icb_ctrl.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "u_bypbuf_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.fifo_rf\[0\].fifo_rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_1cyc_sram_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_1cyc_sram_ctrl:u_sirv_1cyc_sram_ctrl " "Elaborating entity \"sirv_1cyc_sram_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_1cyc_sram_ctrl:u_sirv_1cyc_sram_ctrl\"" {  } { { "rtl/general/sirv_sram_icb_ctrl.v" "u_sirv_1cyc_sram_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_sram_icb_ctrl.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_1cyc_sram_ctrl:u_sirv_1cyc_sram_ctrl\|sirv_gnrl_pipe_stage:u_e1_stage " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_itcm_ctrl:u_e203_itcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_1cyc_sram_ctrl:u_sirv_1cyc_sram_ctrl\|sirv_gnrl_pipe_stage:u_e1_stage\"" {  } { { "rtl/general/sirv_1cyc_sram_ctrl.v" "u_e1_stage" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_1cyc_sram_ctrl.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_dtcm_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl " "Elaborating entity \"e203_dtcm_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\"" {  } { { "rtl/core/e203_cpu.v" "u_e203_dtcm_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_arbt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_gnrl_icb_arbt:u_dtcm_icb_arbt " "Elaborating entity \"sirv_gnrl_icb_arbt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_gnrl_icb_arbt:u_dtcm_icb_arbt\"" {  } { { "rtl/core/e203_dtcm_ctrl.v" "u_dtcm_icb_arbt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_dtcm_ctrl.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arbt_ena sirv_gnrl_icbs.v(198) " "Verilog HDL or VHDL warning at sirv_gnrl_icbs.v(198): object \"arbt_ena\" assigned a value but never read" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113154652 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_dtcm_ctrl:u_e203_dtcm_ctrl|sirv_gnrl_icb_arbt:u_dtcm_icb_arbt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sirv_gnrl_icbs.v(255) " "Verilog HDL assignment warning at sirv_gnrl_icbs.v(255): truncated value with size 32 to match size of target (1)" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113154652 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_cpu_top:u_e203_cpu_top|e203_cpu:u_e203_cpu|e203_dtcm_ctrl:u_e203_dtcm_ctrl|sirv_gnrl_icb_arbt:u_dtcm_icb_arbt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_sram_icb_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl " "Elaborating entity \"sirv_sram_icb_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\"" {  } { { "rtl/core/e203_dtcm_ctrl.v" "u_sram_icb_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_dtcm_ctrl.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_bypbuf e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf " "Elaborating entity \"sirv_gnrl_bypbuf\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\"" {  } { { "rtl/general/sirv_sram_icb_ctrl.v" "u_byp_icb_cmd_buf" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_sram_icb_ctrl.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "u_bypbuf_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_gnrl_bypbuf:u_byp_icb_cmd_buf\|sirv_gnrl_fifo:u_bypbuf_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.fifo_rf\[0\].fifo_rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_1cyc_sram_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_1cyc_sram_ctrl:u_sirv_1cyc_sram_ctrl " "Elaborating entity \"sirv_1cyc_sram_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_cpu:u_e203_cpu\|e203_dtcm_ctrl:u_e203_dtcm_ctrl\|sirv_sram_icb_ctrl:u_sram_icb_ctrl\|sirv_1cyc_sram_ctrl:u_sirv_1cyc_sram_ctrl\"" {  } { { "rtl/general/sirv_sram_icb_ctrl.v" "u_sirv_1cyc_sram_ctrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_sram_icb_ctrl.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_srams e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams " "Elaborating entity \"e203_srams\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\"" {  } { { "rtl/core/e203_cpu_top.v" "u_e203_srams" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_cpu_top.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_itcm_ram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram " "Elaborating entity \"e203_itcm_ram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\"" {  } { { "rtl/core/e203_srams.v" "u_e203_itcm_ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_srams.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_ram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram " "Elaborating entity \"sirv_gnrl_ram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\"" {  } { { "rtl/core/e203_itcm_ram.v" "u_e203_itcm_gnrl_ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_itcm_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_sim_ram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram " "Elaborating entity \"sirv_sim_ram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\"" {  } { { "rtl/general/sirv_gnrl_ram.v" "u_sirv_sim_ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_ram.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113154866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113158045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1 " "Elaborated megafunction instantiation \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113158047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1 " "Instantiated megafunction \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113158048 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714113158048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nii1 " "Found entity 1: altsyncram_nii1" {  } { { "db/altsyncram_nii1.tdf" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/db/altsyncram_nii1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113158152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113158152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nii1 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1\|altsyncram_nii1:auto_generated " "Elaborating entity \"altsyncram_nii1\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_itcm_ram:u_e203_itcm_ram\|sirv_gnrl_ram:u_e203_itcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[63\]__1\|altsyncram_nii1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113158158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_dtcm_ram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram " "Elaborating entity \"e203_dtcm_ram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\"" {  } { { "rtl/core/e203_srams.v" "u_e203_dtcm_ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_srams.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113158688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_ram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram " "Elaborating entity \"sirv_gnrl_ram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\"" {  } { { "rtl/core/e203_dtcm_ram.v" "u_e203_dtcm_gnrl_ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/core/e203_dtcm_ram.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113158701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_sim_ram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram " "Elaborating entity \"sirv_sim_ram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\"" {  } { { "rtl/general/sirv_gnrl_ram.v" "u_sirv_sim_ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_ram.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113158713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9 " "Elaborating entity \"altsyncram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9 " "Elaborated megafunction instantiation \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9 " "Instantiated megafunction \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714113162231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714113162231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tli1 " "Found entity 1: altsyncram_tli1" {  } { { "db/altsyncram_tli1.tdf" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/db/altsyncram_tli1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113162357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113162357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tli1 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\|altsyncram_tli1:auto_generated " "Elaborating entity \"altsyncram_tli1\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\|altsyncram_tli1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113162432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113162432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\|altsyncram_tli1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\|altsyncram_tli1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_tli1.tdf" "decode2" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/db/altsyncram_tli1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714113162510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113162510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\|altsyncram_tli1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_cpu_top:u_e203_cpu_top\|e203_srams:u_e203_srams\|e203_dtcm_ram:u_e203_dtcm_ram\|sirv_gnrl_ram:u_e203_dtcm_gnrl_ram\|sirv_sim_ram:u_sirv_sim_ram\|altsyncram:mem_r\[0\]\[31\]__9\|altsyncram_tli1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_tli1.tdf" "mux3" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/db/altsyncram_tli1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_plic e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic " "Elaborating entity \"e203_subsys_plic\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\"" {  } { { "rtl/subsys/e203_subsys_main.v" "u_e203_subsys_plic" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_plic_top e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top " "Elaborating entity \"sirv_plic_top\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\"" {  } { { "rtl/subsys/e203_subsys_plic.v" "u_sirv_plic_top" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_plic.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_plic_man e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man " "Elaborating entity \"sirv_plic_man\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\"" {  } { { "rtl/perips/sirv_plic_top.v" "u_sirv_plic_man" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_dffr:flop_i_irq.plic_irq_i_dffr " "Elaborating entity \"sirv_gnrl_dffr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_dffr:flop_i_irq.plic_irq_i_dffr\"" {  } { { "rtl/perips/sirv_plic_man.v" "flop_i_irq.plic_irq_i_dffr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_man.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113162994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_dffr:flop_o_irq.plic_irq_id_dffr " "Elaborating entity \"sirv_gnrl_dffr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_dffr:flop_o_irq.plic_irq_id_dffr\"" {  } { { "rtl/perips/sirv_plic_man.v" "flop_o_irq.plic_irq_id_dffr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_man.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_dffr:flop_o_irq.plic_irq_prio_dffr " "Elaborating entity \"sirv_gnrl_dffr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_dffr:flop_o_irq.plic_irq_prio_dffr\"" {  } { { "rtl/perips/sirv_plic_man.v" "flop_o_irq.plic_irq_prio_dffr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_man.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_LevelGateway e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_LevelGateway:source_gen\[1\].u_LevelGateway_1_1 " "Elaborating entity \"sirv_LevelGateway\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_LevelGateway:source_gen\[1\].u_LevelGateway_1_1\"" {  } { { "rtl/perips/sirv_plic_man.v" "source_gen\[1\].u_LevelGateway_1_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_man.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_LevelGateway.v(31) " "Verilog HDL or VHDL warning at sirv_LevelGateway.v(31): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_LevelGateway.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_LevelGateway.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163041 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_plic:u_e203_subsys_plic|sirv_plic_top:u_sirv_plic_top|sirv_plic_man:u_sirv_plic_man|sirv_LevelGateway:source_gen[1].u_LevelGateway_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_pipe_stage:flop_icb_rsp.u_buf_icb_rsp_buf " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_plic:u_e203_subsys_plic\|sirv_plic_top:u_sirv_plic_top\|sirv_plic_man:u_sirv_plic_man\|sirv_gnrl_pipe_stage:flop_icb_rsp.u_buf_icb_rsp_buf\"" {  } { { "rtl/perips/sirv_plic_man.v" "flop_icb_rsp.u_buf_icb_rsp_buf" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_plic_man.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_clint e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_clint:u_e203_subsys_clint " "Elaborating entity \"e203_subsys_clint\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_clint:u_e203_subsys_clint\"" {  } { { "rtl/subsys/e203_subsys_main.v" "u_e203_subsys_clint" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_clint_top e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_clint:u_e203_subsys_clint\|sirv_clint_top:u_sirv_clint_top " "Elaborating entity \"sirv_clint_top\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_clint:u_e203_subsys_clint\|sirv_clint_top:u_sirv_clint_top\"" {  } { { "rtl/subsys/e203_subsys_clint.v" "u_sirv_clint_top" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_clint.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_clint e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_clint:u_e203_subsys_clint\|sirv_clint_top:u_sirv_clint_top\|sirv_clint:u_sirv_clint " "Elaborating entity \"sirv_clint\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_clint:u_e203_subsys_clint\|sirv_clint_top:u_sirv_clint_top\|sirv_clint:u_sirv_clint\"" {  } { { "rtl/perips/sirv_clint_top.v" "u_sirv_clint" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint_top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1058_0 sirv_clint.v(109) " "Verilog HDL or VHDL warning at sirv_clint.v(109): object \"T_1058_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1058_1 sirv_clint.v(110) " "Verilog HDL or VHDL warning at sirv_clint.v(110): object \"T_1058_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1058_2 sirv_clint.v(111) " "Verilog HDL or VHDL warning at sirv_clint.v(111): object \"T_1058_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1058_3 sirv_clint.v(112) " "Verilog HDL or VHDL warning at sirv_clint.v(112): object \"T_1058_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1058_4 sirv_clint.v(113) " "Verilog HDL or VHDL warning at sirv_clint.v(113): object \"T_1058_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1063_0 sirv_clint.v(114) " "Verilog HDL or VHDL warning at sirv_clint.v(114): object \"T_1063_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1063_1 sirv_clint.v(115) " "Verilog HDL or VHDL warning at sirv_clint.v(115): object \"T_1063_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1063_2 sirv_clint.v(116) " "Verilog HDL or VHDL warning at sirv_clint.v(116): object \"T_1063_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1063_3 sirv_clint.v(117) " "Verilog HDL or VHDL warning at sirv_clint.v(117): object \"T_1063_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1063_4 sirv_clint.v(118) " "Verilog HDL or VHDL warning at sirv_clint.v(118): object \"T_1063_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1088_0 sirv_clint.v(139) " "Verilog HDL or VHDL warning at sirv_clint.v(139): object \"T_1088_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1088_1 sirv_clint.v(140) " "Verilog HDL or VHDL warning at sirv_clint.v(140): object \"T_1088_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1088_2 sirv_clint.v(141) " "Verilog HDL or VHDL warning at sirv_clint.v(141): object \"T_1088_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1088_3 sirv_clint.v(142) " "Verilog HDL or VHDL warning at sirv_clint.v(142): object \"T_1088_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1088_4 sirv_clint.v(143) " "Verilog HDL or VHDL warning at sirv_clint.v(143): object \"T_1088_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_9 sirv_clint.v(166) " "Verilog HDL or VHDL warning at sirv_clint.v(166): object \"GEN_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_11 sirv_clint.v(170) " "Verilog HDL or VHDL warning at sirv_clint.v(170): object \"GEN_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_12 sirv_clint.v(172) " "Verilog HDL or VHDL warning at sirv_clint.v(172): object \"GEN_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1889_opcode sirv_clint.v(317) " "Verilog HDL or VHDL warning at sirv_clint.v(317): object \"T_1889_opcode\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1889_data sirv_clint.v(323) " "Verilog HDL or VHDL warning at sirv_clint.v(323): object \"T_1889_data\" assigned a value but never read" {  } { { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163585 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_clint:u_e203_subsys_clint|sirv_clint_top:u_sirv_clint_top|sirv_clint:u_sirv_clint"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_perips e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips " "Elaborating entity \"e203_subsys_perips\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\"" {  } { { "rtl/subsys/e203_subsys_main.v" "u_e203_subsys_perips" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_uart0_txd_i_ival e203_subsys_perips.v(1087) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1087): object \"io_pads_uart0_txd_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1087 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_uart1_txd_i_ival e203_subsys_perips.v(1161) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1161): object \"io_pads_uart1_txd_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_uart2_txd_i_ival e203_subsys_perips.v(1236) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1236): object \"io_pads_uart2_txd_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_qspi1_sck_i_ival e203_subsys_perips.v(1337) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1337): object \"io_pads_qspi1_sck_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_qspi1_cs_0_i_ival e203_subsys_perips.v(1340) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1340): object \"io_pads_qspi1_cs_0_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_qspi2_sck_i_ival e203_subsys_perips.v(1465) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1465): object \"io_pads_qspi2_sck_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_qspi2_cs_0_i_ival e203_subsys_perips.v(1468) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1468): object \"io_pads_qspi2_cs_0_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm0_ch0_i_ival e203_subsys_perips.v(1708) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1708): object \"io_pads_pwm0_ch0_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1708 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm0_ch1_i_ival e203_subsys_perips.v(1711) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1711): object \"io_pads_pwm0_ch1_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1711 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm0_ch2_i_ival e203_subsys_perips.v(1714) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1714): object \"io_pads_pwm0_ch2_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1714 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm0_ch3_i_ival e203_subsys_perips.v(1717) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1717): object \"io_pads_pwm0_ch3_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm1_ch0_i_ival e203_subsys_perips.v(1721) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1721): object \"io_pads_pwm1_ch0_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1721 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm1_ch1_i_ival e203_subsys_perips.v(1724) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1724): object \"io_pads_pwm1_ch1_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm1_ch2_i_ival e203_subsys_perips.v(1727) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1727): object \"io_pads_pwm1_ch2_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm1_ch3_i_ival e203_subsys_perips.v(1730) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1730): object \"io_pads_pwm1_ch3_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1730 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm2_ch0_i_ival e203_subsys_perips.v(1734) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1734): object \"io_pads_pwm2_ch0_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm2_ch1_i_ival e203_subsys_perips.v(1737) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1737): object \"io_pads_pwm2_ch1_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1737 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163612 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm2_ch2_i_ival e203_subsys_perips.v(1740) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1740): object \"io_pads_pwm2_ch2_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163613 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm2_ch3_i_ival e203_subsys_perips.v(1743) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1743): object \"io_pads_pwm2_ch3_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163613 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm3_ch0_i_ival e203_subsys_perips.v(1747) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1747): object \"io_pads_pwm3_ch0_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163613 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm3_ch1_i_ival e203_subsys_perips.v(1750) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1750): object \"io_pads_pwm3_ch1_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1750 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163613 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm3_ch2_i_ival e203_subsys_perips.v(1753) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1753): object \"io_pads_pwm3_ch2_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163613 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "io_pads_pwm3_ch3_i_ival e203_subsys_perips.v(1756) " "Verilog HDL or VHDL warning at e203_subsys_perips.v(1756): object \"io_pads_pwm3_ch3_i_ival\" assigned a value but never read" {  } { { "rtl/subsys/e203_subsys_perips.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163613 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_icb1to16_bus e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab " "Elaborating entity \"sirv_icb1to16_bus\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_sirv_ppi_fab" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_addr sirv_icb1to16_bus.v(495) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(495): object \"deft_icb_cmd_addr\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163632 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_read sirv_icb1to16_bus.v(496) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(496): object \"deft_icb_cmd_read\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163632 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_burst sirv_icb1to16_bus.v(497) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(497): object \"deft_icb_cmd_burst\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163632 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_beat sirv_icb1to16_bus.v(498) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(498): object \"deft_icb_cmd_beat\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163632 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_wdata sirv_icb1to16_bus.v(499) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(499): object \"deft_icb_cmd_wdata\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163632 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_wmask sirv_icb1to16_bus.v(500) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(500): object \"deft_icb_cmd_wmask\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163632 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_lock sirv_icb1to16_bus.v(501) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(501): object \"deft_icb_cmd_lock\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163633 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_excl sirv_icb1to16_bus.v(502) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(502): object \"deft_icb_cmd_excl\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163633 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_size sirv_icb1to16_bus.v(503) " "Verilog HDL or VHDL warning at sirv_icb1to16_bus.v(503): object \"deft_icb_cmd_size\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 503 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163633 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_icb1to16_bus:u_sirv_ppi_fab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_buffer e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer " "Elaborating entity \"sirv_gnrl_icb_buffer\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\"" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "u_sirv_gnrl_icb_buffer" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_cmd_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_rsp_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_splt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_splt:u_buf_icb_splt " "Elaborating entity \"sirv_gnrl_icb_splt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_splt:u_buf_icb_splt\"" {  } { { "rtl/fab/sirv_icb1to16_bus.v" "u_buf_icb_splt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to16_bus.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_splt:u_buf_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_splt:u_buf_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_splt:u_buf_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_splt:u_buf_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt_0.dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_flash_qspi_top e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top " "Elaborating entity \"sirv_flash_qspi_top\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_sirv_qspi0_top" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_tlwidthwidget_qspi e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget " "Elaborating entity \"sirv_tlwidthwidget_qspi\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget\"" {  } { { "rtl/perips/sirv_flash_qspi_top.v" "qspi_TLWidthWidget" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi_top.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1419_0 sirv_tlwidthwidget_qspi.v(131) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(131): object \"T_1419_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1419_1 sirv_tlwidthwidget_qspi.v(132) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(132): object \"T_1419_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1419_2 sirv_tlwidthwidget_qspi.v(133) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(133): object \"T_1419_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1419_3 sirv_tlwidthwidget_qspi.v(134) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(134): object \"T_1419_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_4 sirv_tlwidthwidget_qspi.v(196) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(196): object \"GEN_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_5 sirv_tlwidthwidget_qspi.v(197) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(197): object \"GEN_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_6 sirv_tlwidthwidget_qspi.v(198) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(198): object \"GEN_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1588_0 sirv_tlwidthwidget_qspi.v(214) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(214): object \"T_1588_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163923 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1588_1 sirv_tlwidthwidget_qspi.v(215) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(215): object \"T_1588_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163924 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1588_2 sirv_tlwidthwidget_qspi.v(216) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(216): object \"T_1588_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163924 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1588_3 sirv_tlwidthwidget_qspi.v(217) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(217): object \"T_1588_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163924 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1588_4 sirv_tlwidthwidget_qspi.v(218) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(218): object \"T_1588_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163924 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1588_5 sirv_tlwidthwidget_qspi.v(219) " "Verilog HDL or VHDL warning at sirv_tlwidthwidget_qspi.v(219): object \"T_1588_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163924 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_tl_repeater_5 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget\|sirv_tl_repeater_5:Repeater_5_1 " "Elaborating entity \"sirv_tl_repeater_5\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget\|sirv_tl_repeater_5:Repeater_5_1\"" {  } { { "rtl/perips/sirv_tlwidthwidget_qspi.v" "Repeater_5_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlwidthwidget_qspi.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_tl_repeater_5.v(73) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(73): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_2 sirv_tl_repeater_5.v(74) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(74): object \"GEN_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_3 sirv_tl_repeater_5.v(75) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(75): object \"GEN_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_4 sirv_tl_repeater_5.v(76) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(76): object \"GEN_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_5 sirv_tl_repeater_5.v(77) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(77): object \"GEN_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_6 sirv_tl_repeater_5.v(78) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(78): object \"GEN_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_7 sirv_tl_repeater_5.v(79) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(79): object \"GEN_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_8 sirv_tl_repeater_5.v(83) " "Verilog HDL or VHDL warning at sirv_tl_repeater_5.v(83): object \"GEN_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_tl_repeater_5.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tl_repeater_5.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163935 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlwidthwidget_qspi:qspi_TLWidthWidget|sirv_tl_repeater_5:Repeater_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_tlfragmenter_qspi_1 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1 " "Elaborating entity \"sirv_tlfragmenter_qspi_1\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1\"" {  } { { "rtl/perips/sirv_flash_qspi_top.v" "qspi_TLFragmenter_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi_top.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1421 sirv_tlfragmenter_qspi_1.v(119) " "Verilog HDL or VHDL warning at sirv_tlfragmenter_qspi_1.v(119): object \"T_1421\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163948 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_tlfragmenter_qspi_1.v(144) " "Verilog HDL or VHDL warning at sirv_tlfragmenter_qspi_1.v(144): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163948 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_2 sirv_tlfragmenter_qspi_1.v(145) " "Verilog HDL or VHDL warning at sirv_tlfragmenter_qspi_1.v(145): object \"GEN_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163948 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_3 sirv_tlfragmenter_qspi_1.v(152) " "Verilog HDL or VHDL warning at sirv_tlfragmenter_qspi_1.v(152): object \"GEN_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163948 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "find_0 sirv_tlfragmenter_qspi_1.v(175) " "Verilog HDL or VHDL warning at sirv_tlfragmenter_qspi_1.v(175): object \"find_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163948 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_4 sirv_tlfragmenter_qspi_1.v(195) " "Verilog HDL or VHDL warning at sirv_tlfragmenter_qspi_1.v(195): object \"GEN_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163948 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1545 sirv_tlfragmenter_qspi_1.v(206) " "Verilog HDL or VHDL warning at sirv_tlfragmenter_qspi_1.v(206): object \"T_1545\" assigned a value but never read" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163948 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_repeater_6 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1\|sirv_repeater_6:u_repeater " "Elaborating entity \"sirv_repeater_6\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1\|sirv_repeater_6:u_repeater\"" {  } { { "rtl/perips/sirv_tlfragmenter_qspi_1.v" "u_repeater" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_tlfragmenter_qspi_1.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_repeater_6.v(73) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(73): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_2 sirv_repeater_6.v(74) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(74): object \"GEN_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_3 sirv_repeater_6.v(75) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(75): object \"GEN_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_4 sirv_repeater_6.v(76) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(76): object \"GEN_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_5 sirv_repeater_6.v(77) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(77): object \"GEN_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_6 sirv_repeater_6.v(78) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(78): object \"GEN_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_7 sirv_repeater_6.v(79) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(79): object \"GEN_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_8 sirv_repeater_6.v(83) " "Verilog HDL or VHDL warning at sirv_repeater_6.v(83): object \"GEN_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_repeater_6.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_repeater_6.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163959 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_tlfragmenter_qspi_1:qspi_TLFragmenter_1|sirv_repeater_6:u_repeater"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_flash_qspi e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi " "Elaborating entity \"sirv_flash_qspi\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\"" {  } { { "rtl/perips/sirv_flash_qspi_top.v" "u_sirv_flash_qspi" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi_top.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163970 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_6 sirv_flash_qspi.v(342) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(342): object \"GEN_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163981 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_7 sirv_flash_qspi.v(343) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(343): object \"GEN_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163981 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_8 sirv_flash_qspi.v(344) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(344): object \"GEN_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163981 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_9 sirv_flash_qspi.v(345) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(345): object \"GEN_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163981 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_10 sirv_flash_qspi.v(346) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(346): object \"GEN_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163981 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_11 sirv_flash_qspi.v(347) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(347): object \"GEN_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163981 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_12 sirv_flash_qspi.v(348) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(348): object \"GEN_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163981 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_0 sirv_flash_qspi.v(457) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(457): object \"T_2334_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_1 sirv_flash_qspi.v(458) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(458): object \"T_2334_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_2 sirv_flash_qspi.v(459) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(459): object \"T_2334_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_3 sirv_flash_qspi.v(460) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(460): object \"T_2334_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_4 sirv_flash_qspi.v(461) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(461): object \"T_2334_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_5 sirv_flash_qspi.v(462) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(462): object \"T_2334_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_6 sirv_flash_qspi.v(463) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(463): object \"T_2334_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_7 sirv_flash_qspi.v(464) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(464): object \"T_2334_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 464 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_8 sirv_flash_qspi.v(465) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(465): object \"T_2334_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_9 sirv_flash_qspi.v(466) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(466): object \"T_2334_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_10 sirv_flash_qspi.v(467) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(467): object \"T_2334_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 467 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_11 sirv_flash_qspi.v(468) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(468): object \"T_2334_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_12 sirv_flash_qspi.v(469) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(469): object \"T_2334_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_13 sirv_flash_qspi.v(470) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(470): object \"T_2334_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_14 sirv_flash_qspi.v(471) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(471): object \"T_2334_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_15 sirv_flash_qspi.v(472) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(472): object \"T_2334_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_16 sirv_flash_qspi.v(473) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(473): object \"T_2334_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_17 sirv_flash_qspi.v(474) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(474): object \"T_2334_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_18 sirv_flash_qspi.v(475) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(475): object \"T_2334_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_19 sirv_flash_qspi.v(476) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(476): object \"T_2334_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_20 sirv_flash_qspi.v(477) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(477): object \"T_2334_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_21 sirv_flash_qspi.v(478) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(478): object \"T_2334_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_22 sirv_flash_qspi.v(479) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(479): object \"T_2334_22\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_23 sirv_flash_qspi.v(480) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(480): object \"T_2334_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_24 sirv_flash_qspi.v(481) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(481): object \"T_2334_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_25 sirv_flash_qspi.v(482) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(482): object \"T_2334_25\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_26 sirv_flash_qspi.v(483) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(483): object \"T_2334_26\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_27 sirv_flash_qspi.v(484) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(484): object \"T_2334_27\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_28 sirv_flash_qspi.v(485) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(485): object \"T_2334_28\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163982 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_29 sirv_flash_qspi.v(486) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(486): object \"T_2334_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_30 sirv_flash_qspi.v(487) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(487): object \"T_2334_30\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_31 sirv_flash_qspi.v(488) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(488): object \"T_2334_31\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_32 sirv_flash_qspi.v(489) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(489): object \"T_2334_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_33 sirv_flash_qspi.v(490) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(490): object \"T_2334_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 490 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2334_34 sirv_flash_qspi.v(491) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(491): object \"T_2334_34\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_0 sirv_flash_qspi.v(492) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(492): object \"T_2339_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_1 sirv_flash_qspi.v(493) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(493): object \"T_2339_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_2 sirv_flash_qspi.v(494) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(494): object \"T_2339_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_3 sirv_flash_qspi.v(495) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(495): object \"T_2339_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_4 sirv_flash_qspi.v(496) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(496): object \"T_2339_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_5 sirv_flash_qspi.v(497) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(497): object \"T_2339_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_6 sirv_flash_qspi.v(498) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(498): object \"T_2339_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_7 sirv_flash_qspi.v(499) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(499): object \"T_2339_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_8 sirv_flash_qspi.v(500) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(500): object \"T_2339_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_9 sirv_flash_qspi.v(501) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(501): object \"T_2339_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_10 sirv_flash_qspi.v(502) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(502): object \"T_2339_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_11 sirv_flash_qspi.v(503) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(503): object \"T_2339_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 503 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_12 sirv_flash_qspi.v(504) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(504): object \"T_2339_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_13 sirv_flash_qspi.v(505) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(505): object \"T_2339_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_14 sirv_flash_qspi.v(506) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(506): object \"T_2339_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_15 sirv_flash_qspi.v(507) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(507): object \"T_2339_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_16 sirv_flash_qspi.v(508) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(508): object \"T_2339_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_17 sirv_flash_qspi.v(509) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(509): object \"T_2339_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_18 sirv_flash_qspi.v(510) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(510): object \"T_2339_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_19 sirv_flash_qspi.v(511) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(511): object \"T_2339_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_20 sirv_flash_qspi.v(512) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(512): object \"T_2339_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_21 sirv_flash_qspi.v(513) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(513): object \"T_2339_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 513 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163983 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_22 sirv_flash_qspi.v(514) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(514): object \"T_2339_22\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_23 sirv_flash_qspi.v(515) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(515): object \"T_2339_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 515 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_24 sirv_flash_qspi.v(516) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(516): object \"T_2339_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_25 sirv_flash_qspi.v(517) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(517): object \"T_2339_25\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_26 sirv_flash_qspi.v(518) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(518): object \"T_2339_26\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_27 sirv_flash_qspi.v(519) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(519): object \"T_2339_27\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_28 sirv_flash_qspi.v(520) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(520): object \"T_2339_28\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_29 sirv_flash_qspi.v(521) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(521): object \"T_2339_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 521 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_30 sirv_flash_qspi.v(522) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(522): object \"T_2339_30\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_31 sirv_flash_qspi.v(523) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(523): object \"T_2339_31\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 523 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_32 sirv_flash_qspi.v(524) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(524): object \"T_2339_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 524 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_33 sirv_flash_qspi.v(525) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(525): object \"T_2339_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 525 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2339_34 sirv_flash_qspi.v(526) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(526): object \"T_2339_34\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_0 sirv_flash_qspi.v(667) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(667): object \"T_2364_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_1 sirv_flash_qspi.v(668) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(668): object \"T_2364_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_2 sirv_flash_qspi.v(669) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(669): object \"T_2364_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 669 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_3 sirv_flash_qspi.v(670) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(670): object \"T_2364_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 670 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_4 sirv_flash_qspi.v(671) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(671): object \"T_2364_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_5 sirv_flash_qspi.v(672) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(672): object \"T_2364_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_6 sirv_flash_qspi.v(673) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(673): object \"T_2364_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 673 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_7 sirv_flash_qspi.v(674) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(674): object \"T_2364_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 674 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_8 sirv_flash_qspi.v(675) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(675): object \"T_2364_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_9 sirv_flash_qspi.v(676) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(676): object \"T_2364_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 676 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_10 sirv_flash_qspi.v(677) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(677): object \"T_2364_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_11 sirv_flash_qspi.v(678) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(678): object \"T_2364_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_12 sirv_flash_qspi.v(679) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(679): object \"T_2364_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_13 sirv_flash_qspi.v(680) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(680): object \"T_2364_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163984 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_14 sirv_flash_qspi.v(681) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(681): object \"T_2364_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_15 sirv_flash_qspi.v(682) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(682): object \"T_2364_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_16 sirv_flash_qspi.v(683) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(683): object \"T_2364_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 683 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_17 sirv_flash_qspi.v(684) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(684): object \"T_2364_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_18 sirv_flash_qspi.v(685) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(685): object \"T_2364_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 685 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_19 sirv_flash_qspi.v(686) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(686): object \"T_2364_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 686 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_20 sirv_flash_qspi.v(687) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(687): object \"T_2364_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 687 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_21 sirv_flash_qspi.v(688) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(688): object \"T_2364_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_22 sirv_flash_qspi.v(689) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(689): object \"T_2364_22\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_23 sirv_flash_qspi.v(690) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(690): object \"T_2364_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 690 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_24 sirv_flash_qspi.v(691) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(691): object \"T_2364_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 691 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_25 sirv_flash_qspi.v(692) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(692): object \"T_2364_25\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_26 sirv_flash_qspi.v(693) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(693): object \"T_2364_26\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 693 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_27 sirv_flash_qspi.v(694) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(694): object \"T_2364_27\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 694 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_28 sirv_flash_qspi.v(695) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(695): object \"T_2364_28\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_29 sirv_flash_qspi.v(696) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(696): object \"T_2364_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_30 sirv_flash_qspi.v(697) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(697): object \"T_2364_30\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_32 sirv_flash_qspi.v(699) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(699): object \"T_2364_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_33 sirv_flash_qspi.v(700) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(700): object \"T_2364_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2364_34 sirv_flash_qspi.v(701) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(701): object \"T_2364_34\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 701 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2369_14 sirv_flash_qspi.v(716) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(716): object \"T_2369_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2369_15 sirv_flash_qspi.v(717) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(717): object \"T_2369_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2369_23 sirv_flash_qspi.v(725) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(725): object \"T_2369_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2369_24 sirv_flash_qspi.v(726) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(726): object \"T_2369_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 726 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2369_31 sirv_flash_qspi.v(733) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(733): object \"T_2369_31\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 733 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2369_32 sirv_flash_qspi.v(734) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(734): object \"T_2369_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_2369_33 sirv_flash_qspi.v(735) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(735): object \"T_2369_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 735 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_13 sirv_flash_qspi.v(753) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(753): object \"GEN_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163985 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_14 sirv_flash_qspi.v(759) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(759): object \"GEN_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 759 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_15 sirv_flash_qspi.v(766) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(766): object \"GEN_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 766 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_16 sirv_flash_qspi.v(772) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(772): object \"GEN_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_17 sirv_flash_qspi.v(778) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(778): object \"GEN_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 778 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_18 sirv_flash_qspi.v(780) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(780): object \"GEN_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_19 sirv_flash_qspi.v(786) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(786): object \"GEN_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_20 sirv_flash_qspi.v(796) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(796): object \"GEN_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_21 sirv_flash_qspi.v(806) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(806): object \"GEN_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_22 sirv_flash_qspi.v(816) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(816): object \"GEN_22\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_23 sirv_flash_qspi.v(826) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(826): object \"GEN_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 826 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_24 sirv_flash_qspi.v(832) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(832): object \"GEN_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_25 sirv_flash_qspi.v(842) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(842): object \"GEN_25\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 842 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_26 sirv_flash_qspi.v(852) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(852): object \"GEN_26\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_27 sirv_flash_qspi.v(863) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(863): object \"GEN_27\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 863 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_28 sirv_flash_qspi.v(865) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(865): object \"GEN_28\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_29 sirv_flash_qspi.v(875) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(875): object \"GEN_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 875 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_30 sirv_flash_qspi.v(877) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(877): object \"GEN_30\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_31 sirv_flash_qspi.v(879) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(879): object \"GEN_31\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 879 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_32 sirv_flash_qspi.v(885) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(885): object \"GEN_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 885 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_33 sirv_flash_qspi.v(890) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(890): object \"GEN_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 890 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_34 sirv_flash_qspi.v(896) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(896): object \"GEN_34\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_35 sirv_flash_qspi.v(906) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(906): object \"GEN_35\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 906 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_36 sirv_flash_qspi.v(916) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(916): object \"GEN_36\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_37 sirv_flash_qspi.v(922) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(922): object \"GEN_37\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 922 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_38 sirv_flash_qspi.v(924) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(924): object \"GEN_38\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 924 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_39 sirv_flash_qspi.v(937) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(937): object \"GEN_39\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 937 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_6185_opcode sirv_flash_qspi.v(1865) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(1865): object \"T_6185_opcode\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 1865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_6185_data sirv_flash_qspi.v(1871) " "Verilog HDL or VHDL warning at sirv_flash_qspi.v(1871): object \"T_6185_data\" assigned a value but never read" {  } { { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 1871 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163986 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_qspi_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo " "Elaborating entity \"sirv_qspi_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo\"" {  } { { "rtl/perips/sirv_flash_qspi.v" "fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113163996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_qspi_fifo.v(77) " "Verilog HDL or VHDL warning at sirv_qspi_fifo.v(77): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_fifo.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113163999 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_queue_1 e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo\|sirv_queue_1:txq " "Elaborating entity \"sirv_queue_1\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo\|sirv_queue_1:txq\"" {  } { { "rtl/perips/sirv_qspi_fifo.v" "txq" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_fifo.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_4 sirv_queue_1.v(54) " "Verilog HDL or VHDL warning at sirv_queue_1.v(54): object \"GEN_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_queue_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue_1.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164010 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_fifo:fifo|sirv_queue_1:txq"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_5 sirv_queue_1.v(57) " "Verilog HDL or VHDL warning at sirv_queue_1.v(57): object \"GEN_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_queue_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue_1.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164010 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_fifo:fifo|sirv_queue_1:txq"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_6 sirv_queue_1.v(59) " "Verilog HDL or VHDL warning at sirv_queue_1.v(59): object \"GEN_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_queue_1.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue_1.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164011 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_fifo:fifo|sirv_queue_1:txq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_qspi_media e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_media:mac " "Elaborating entity \"sirv_qspi_media\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_media:mac\"" {  } { { "rtl/perips/sirv_flash_qspi.v" "mac" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_33 sirv_qspi_media.v(154) " "Verilog HDL or VHDL warning at sirv_qspi_media.v(154): object \"GEN_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164033 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_35 sirv_qspi_media.v(156) " "Verilog HDL or VHDL warning at sirv_qspi_media.v(156): object \"GEN_35\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164033 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_44 sirv_qspi_media.v(175) " "Verilog HDL or VHDL warning at sirv_qspi_media.v(175): object \"GEN_44\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164033 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_45 sirv_qspi_media.v(176) " "Verilog HDL or VHDL warning at sirv_qspi_media.v(176): object \"GEN_45\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164033 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_46 sirv_qspi_media.v(177) " "Verilog HDL or VHDL warning at sirv_qspi_media.v(177): object \"GEN_46\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164033 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_47 sirv_qspi_media.v(178) " "Verilog HDL or VHDL warning at sirv_qspi_media.v(178): object \"GEN_47\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164033 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sirv_qspi_media.v(322) " "Verilog HDL assignment warning at sirv_qspi_media.v(322): truncated value with size 2 to match size of target (1)" {  } { { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164033 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_qspi_physical e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_media:mac\|sirv_qspi_physical:phy " "Elaborating entity \"sirv_qspi_physical\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_media:mac\|sirv_qspi_physical:phy\"" {  } { { "rtl/perips/sirv_qspi_media.v" "phy" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_130 sirv_qspi_physical.v(95) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(95): object \"T_130\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_0 sirv_qspi_physical.v(168) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(168): object \"GEN_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_12 sirv_qspi_physical.v(212) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(212): object \"GEN_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_54 sirv_qspi_physical.v(259) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(259): object \"GEN_54\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_55 sirv_qspi_physical.v(260) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(260): object \"GEN_55\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_56 sirv_qspi_physical.v(261) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(261): object \"GEN_56\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_57 sirv_qspi_physical.v(262) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(262): object \"GEN_57\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_58 sirv_qspi_physical.v(263) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(263): object \"GEN_58\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_59 sirv_qspi_physical.v(264) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(264): object \"GEN_59\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_61 sirv_qspi_physical.v(266) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(266): object \"GEN_61\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_62 sirv_qspi_physical.v(267) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(267): object \"GEN_62\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_63 sirv_qspi_physical.v(268) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(268): object \"GEN_63\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_64 sirv_qspi_physical.v(269) " "Verilog HDL or VHDL warning at sirv_qspi_physical.v(269): object \"GEN_64\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164046 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_media:mac|sirv_qspi_physical:phy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_qspi_flashmap e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_flashmap:flash " "Elaborating entity \"sirv_qspi_flashmap\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_flashmap:flash\"" {  } { { "rtl/perips/sirv_flash_qspi.v" "flash" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_29 sirv_spi_flashmap.v(118) " "Verilog HDL or VHDL warning at sirv_spi_flashmap.v(118): object \"GEN_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_spi_flashmap.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_spi_flashmap.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_flashmap:flash"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_45 sirv_spi_flashmap.v(150) " "Verilog HDL or VHDL warning at sirv_spi_flashmap.v(150): object \"GEN_45\" assigned a value but never read" {  } { { "rtl/perips/sirv_spi_flashmap.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_spi_flashmap.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164059 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_flashmap:flash"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_qspi_arbiter e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_arbiter:arb " "Elaborating entity \"sirv_qspi_arbiter\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_arbiter:arb\"" {  } { { "rtl/perips/sirv_flash_qspi.v" "arb" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_qspi_arbiter.v(128) " "Verilog HDL or VHDL warning at sirv_qspi_arbiter.v(128): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_arbiter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_arbiter.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164071 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_arbiter:arb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_2 sirv_qspi_arbiter.v(129) " "Verilog HDL or VHDL warning at sirv_qspi_arbiter.v(129): object \"GEN_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_qspi_arbiter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_arbiter.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164071 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_flash_qspi_top:u_sirv_qspi0_top|sirv_flash_qspi:u_sirv_flash_qspi|sirv_qspi_arbiter:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_tx e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_tx:u_aon_icb_cdc_tx " "Elaborating entity \"sirv_gnrl_cdc_tx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_tx:u_aon_icb_cdc_tx\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_aon_icb_cdc_tx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_tx:u_aon_icb_cdc_tx\|sirv_gnrl_dfflr:dat_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_tx:u_aon_icb_cdc_tx\|sirv_gnrl_dfflr:dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_rx e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_rx:u_aon_icb_cdc_rx " "Elaborating entity \"sirv_gnrl_cdc_rx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_rx:u_aon_icb_cdc_rx\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_aon_icb_cdc_rx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_rx:u_aon_icb_cdc_rx\|sirv_gnrl_dfflr:buf_dat_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_cdc_rx:u_aon_icb_cdc_rx\|sirv_gnrl_dfflr:buf_dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "buf_dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb2apb e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2apb:u_gpioA_apb_icb2apb " "Elaborating entity \"sirv_gnrl_icb2apb\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2apb:u_gpioA_apb_icb2apb\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_gpioA_apb_icb2apb" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2apb:u_gpioA_apb_icb2apb\|sirv_gnrl_fifo:u_rsp_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2apb:u_gpioA_apb_icb2apb\|sirv_gnrl_fifo:u_rsp_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_rsp_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_gpio e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_gpio:u_perips_apb_gpioA " "Elaborating entity \"apb_gpio\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_gpio:u_perips_apb_gpioA\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_perips_apb_gpioA" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164331 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i apb_gpio.v(120) " "Verilog HDL Always Construct warning at apb_gpio.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/perips/apb_gpio/apb_gpio.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_gpio/apb_gpio.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714113164340 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_gpio:u_perips_apb_gpioA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_uart_sv e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0 " "Elaborating entity \"apb_uart_sv\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_perips_apb_uart0" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164512 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apb_rx_ready apb_uart.v(56) " "Verilog HDL or VHDL warning at apb_uart.v(56): object \"apb_rx_ready\" assigned a value but never read" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "apb_uart.v(181) " "Verilog HDL Case Statement warning at apb_uart.v(181): incomplete case statement has no default case item" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 181 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_tx_data apb_uart.v(162) " "Verilog HDL Always Construct warning at apb_uart.v(162): inferring latch(es) for variable \"fifo_tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 162 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[0\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[0\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[1\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[1\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[2\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[2\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[3\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[3\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[4\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[4\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[5\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[5\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[6\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[6\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_tx_data\[7\] apb_uart.v(179) " "Inferred latch for \"fifo_tx_data\[7\]\" at apb_uart.v(179)" {  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113164528 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|uart_rx:uart_rx_i " "Elaborating entity \"uart_rx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|uart_rx:uart_rx_i\"" {  } { { "rtl/perips/apb_uart/apb_uart.v" "uart_rx_i" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(115) " "Verilog HDL assignment warning at uart_rx.v(115): truncated value with size 32 to match size of target (3)" {  } { { "rtl/perips/apb_uart/uart_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_rx.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164538 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|uart_rx:uart_rx_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(196) " "Verilog HDL assignment warning at uart_rx.v(196): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_uart/uart_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_rx.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164538 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|uart_rx:uart_rx_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|uart_tx:uart_tx_i " "Elaborating entity \"uart_tx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|uart_tx:uart_tx_i\"" {  } { { "rtl/perips/apb_uart/apb_uart.v" "uart_tx_i" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(105) " "Verilog HDL assignment warning at uart_tx.v(105): truncated value with size 32 to match size of target (3)" {  } { { "rtl/perips/apb_uart/uart_tx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_tx.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164548 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|uart_tx:uart_tx_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(176) " "Verilog HDL assignment warning at uart_tx.v(176): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_uart/uart_tx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_tx.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164548 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|uart_tx:uart_tx_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_generic_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|io_generic_fifo:uart_rx_fifo_i " "Elaborating entity \"io_generic_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|io_generic_fifo:uart_rx_fifo_i\"" {  } { { "rtl/perips/apb_uart/apb_uart.v" "uart_rx_fifo_i" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 io_generic_fifo.v(53) " "Verilog HDL assignment warning at io_generic_fifo.v(53): truncated value with size 32 to match size of target (5)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164560 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_rx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 io_generic_fifo.v(56) " "Verilog HDL assignment warning at io_generic_fifo.v(56): truncated value with size 32 to match size of target (5)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164560 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_rx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop1 io_generic_fifo.v(61) " "Verilog HDL Always Construct warning at io_generic_fifo.v(61): inferring latch(es) for variable \"loop1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714113164560 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_rx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_generic_fifo.v(88) " "Verilog HDL assignment warning at io_generic_fifo.v(88): truncated value with size 32 to match size of target (4)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164560 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_rx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_generic_fifo.v(101) " "Verilog HDL assignment warning at io_generic_fifo.v(101): truncated value with size 32 to match size of target (4)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164560 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_rx_fifo_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_generic_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|io_generic_fifo:uart_tx_fifo_i " "Elaborating entity \"io_generic_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|io_generic_fifo:uart_tx_fifo_i\"" {  } { { "rtl/perips/apb_uart/apb_uart.v" "uart_tx_fifo_i" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 io_generic_fifo.v(53) " "Verilog HDL assignment warning at io_generic_fifo.v(53): truncated value with size 32 to match size of target (5)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164572 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_tx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 io_generic_fifo.v(56) " "Verilog HDL assignment warning at io_generic_fifo.v(56): truncated value with size 32 to match size of target (5)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164572 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_tx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop1 io_generic_fifo.v(61) " "Verilog HDL Always Construct warning at io_generic_fifo.v(61): inferring latch(es) for variable \"loop1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714113164572 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_tx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_generic_fifo.v(88) " "Verilog HDL assignment warning at io_generic_fifo.v(88): truncated value with size 32 to match size of target (4)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164572 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_tx_fifo_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_generic_fifo.v(101) " "Verilog HDL assignment warning at io_generic_fifo.v(101): truncated value with size 32 to match size of target (4)" {  } { { "rtl/perips/apb_uart/io_generic_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/io_generic_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164572 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_uart_sv:u_perips_apb_uart0|io_generic_fifo:uart_tx_fifo_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interrupt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|uart_interrupt:uart_interrupt_i " "Elaborating entity \"uart_interrupt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|uart_interrupt:uart_interrupt_i\"" {  } { { "rtl/perips/apb_uart/apb_uart.v" "uart_interrupt_i" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_spi_master e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1 " "Elaborating entity \"apb_spi_master\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_perips_apb_spi1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164879 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "apb_spi_master.v(124) " "Verilog HDL Case Statement warning at apb_spi_master.v(124): incomplete case statement has no default case item" {  } { { "rtl/perips/apb_spi_master/apb_spi_master.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/apb_spi_master.v" 124 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1714113164884 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_apb_if e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_apb_if:u_axiregs " "Elaborating entity \"spi_master_apb_if\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_apb_if:u_axiregs\"" {  } { { "rtl/perips/apb_spi_master/apb_spi_master.v" "u_axiregs" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/apb_spi_master.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_fifo:u_txfifo " "Elaborating entity \"spi_master_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_fifo:u_txfifo\"" {  } { { "rtl/perips/apb_spi_master/apb_spi_master.v" "u_txfifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/apb_spi_master.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master_fifo.v(56) " "Verilog HDL assignment warning at spi_master_fifo.v(56): truncated value with size 32 to match size of target (5)" {  } { { "rtl/perips/apb_spi_master/spi_master_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_fifo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164916 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_fifo:u_txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master_fifo.v(59) " "Verilog HDL assignment warning at spi_master_fifo.v(59): truncated value with size 32 to match size of target (5)" {  } { { "rtl/perips/apb_spi_master/spi_master_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_fifo.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164916 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_fifo:u_txfifo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop1 spi_master_fifo.v(64) " "Verilog HDL Always Construct warning at spi_master_fifo.v(64): inferring latch(es) for variable \"loop1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/perips/apb_spi_master/spi_master_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_fifo.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714113164916 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_fifo:u_txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master_fifo.v(91) " "Verilog HDL assignment warning at spi_master_fifo.v(91): truncated value with size 32 to match size of target (4)" {  } { { "rtl/perips/apb_spi_master/spi_master_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_fifo.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164916 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_fifo:u_txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master_fifo.v(103) " "Verilog HDL assignment warning at spi_master_fifo.v(103): truncated value with size 32 to match size of target (4)" {  } { { "rtl/perips/apb_spi_master/spi_master_fifo.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_fifo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164917 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_controller e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl " "Elaborating entity \"spi_master_controller\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl\"" {  } { { "rtl/perips/apb_spi_master/apb_spi_master.v" "u_spictrl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/apb_spi_master.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_tx spi_master_controller.v(93) " "Verilog HDL or VHDL warning at spi_master_controller.v(93): object \"do_tx\" assigned a value but never read" {  } { { "rtl/perips/apb_spi_master/spi_master_controller.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113164936 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_controller:u_spictrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_clkgen e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl\|spi_master_clkgen:u_clkgen " "Elaborating entity \"spi_master_clkgen\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl\|spi_master_clkgen:u_clkgen\"" {  } { { "rtl/perips/apb_spi_master/spi_master_controller.v" "u_clkgen" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_controller.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_master_clkgen.v(51) " "Verilog HDL assignment warning at spi_master_clkgen.v(51): truncated value with size 32 to match size of target (8)" {  } { { "rtl/perips/apb_spi_master/spi_master_clkgen.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_clkgen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164945 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_controller:u_spictrl|spi_master_clkgen:u_clkgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_tx e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl\|spi_master_tx:u_txreg " "Elaborating entity \"spi_master_tx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl\|spi_master_tx:u_txreg\"" {  } { { "rtl/perips/apb_spi_master/spi_master_controller.v" "u_txreg" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_controller.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master_tx.v(85) " "Verilog HDL assignment warning at spi_master_tx.v(85): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_spi_master/spi_master_tx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_tx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164956 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_controller:u_spictrl|spi_master_tx:u_txreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_rx e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl\|spi_master_rx:u_rxreg " "Elaborating entity \"spi_master_rx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_spi_master:u_perips_apb_spi1\|spi_master_controller:u_spictrl\|spi_master_rx:u_rxreg\"" {  } { { "rtl/perips/apb_spi_master/spi_master_controller.v" "u_rxreg" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_controller.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113164963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master_rx.v(79) " "Verilog HDL assignment warning at spi_master_rx.v(79): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_spi_master/spi_master_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_rx.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113164967 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_spi_master:u_perips_apb_spi1|spi_master_controller:u_spictrl|spi_master_rx:u_rxreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_i2c e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_i2c:u_perips_apb_i2c0 " "Elaborating entity \"apb_i2c\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_i2c:u_perips_apb_i2c0\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_perips_apb_i2c0" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_i2c:u_perips_apb_i2c0\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_i2c:u_perips_apb_i2c0\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "rtl/perips/apb_i2c/apb_i2c.v" "byte_controller" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/apb_i2c.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_i2c:u_perips_apb_i2c0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_i2c:u_perips_apb_i2c0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "rtl/perips/apb_i2c/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_byte_ctrl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(248) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(248): truncated value with size 16 to match size of target (14)" {  } { { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113165219 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_i2c:u_perips_apb_i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(249) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(249): truncated value with size 32 to match size of target (14)" {  } { { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113165219 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_i2c:u_perips_apb_i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(378) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(378): ignoring full_case attribute on case statement with explicit default case item" {  } { { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 378 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1714113165219 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_i2c:u_perips_apb_i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(378) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(378): all case item expressions in this case statement are onehot" {  } { { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 378 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714113165219 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_i2c:u_perips_apb_i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(374) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(374): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 374 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1714113165219 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_i2c:u_perips_apb_i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_adv_timer e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm " "Elaborating entity \"apb_adv_timer\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_perips_apb_pwm" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv_timer_apb_if e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|adv_timer_apb_if:u_apb_if " "Elaborating entity \"adv_timer_apb_if\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|adv_timer_apb_if:u_apb_if\"" {  } { { "rtl/perips/apb_adv_timer/apb_adv_timer.v" "u_apb_if" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/apb_adv_timer.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0 " "Elaborating entity \"timer_module\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\"" {  } { { "rtl/perips/apb_adv_timer/apb_adv_timer.v" "u_tim0" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/apb_adv_timer.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_cntrl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|timer_cntrl:u_controller " "Elaborating entity \"timer_cntrl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|timer_cntrl:u_controller\"" {  } { { "rtl/perips/apb_adv_timer/timer_module.v" "u_controller" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/timer_module.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|input_stage:u_in_stage " "Elaborating entity \"input_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|input_stage:u_in_stage\"" {  } { { "rtl/perips/apb_adv_timer/timer_module.v" "u_in_stage" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/timer_module.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|prescaler:u_prescaler " "Elaborating entity \"prescaler\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|prescaler:u_prescaler\"" {  } { { "rtl/perips/apb_adv_timer/timer_module.v" "u_prescaler" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/timer_module.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prescaler.v(51) " "Verilog HDL assignment warning at prescaler.v(51): truncated value with size 32 to match size of target (8)" {  } { { "rtl/perips/apb_adv_timer/prescaler.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/prescaler.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113165492 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_adv_timer:u_perips_apb_pwm|timer_module:u_tim0|prescaler:u_prescaler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|up_down_counter:u_counter " "Elaborating entity \"up_down_counter\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|up_down_counter:u_counter\"" {  } { { "rtl/perips/apb_adv_timer/timer_module.v" "u_counter" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/timer_module.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 up_down_counter.v(117) " "Verilog HDL assignment warning at up_down_counter.v(117): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_adv_timer/up_down_counter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/up_down_counter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113165503 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_adv_timer:u_perips_apb_pwm|timer_module:u_tim0|up_down_counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 up_down_counter.v(121) " "Verilog HDL assignment warning at up_down_counter.v(121): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_adv_timer/up_down_counter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/up_down_counter.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113165503 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_adv_timer:u_perips_apb_pwm|timer_module:u_tim0|up_down_counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 up_down_counter.v(124) " "Verilog HDL assignment warning at up_down_counter.v(124): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_adv_timer/up_down_counter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/up_down_counter.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113165503 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_adv_timer:u_perips_apb_pwm|timer_module:u_tim0|up_down_counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 up_down_counter.v(126) " "Verilog HDL assignment warning at up_down_counter.v(126): truncated value with size 32 to match size of target (16)" {  } { { "rtl/perips/apb_adv_timer/up_down_counter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/up_down_counter.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714113165503 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|apb_adv_timer:u_perips_apb_pwm|timer_module:u_tim0|up_down_counter:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|comparator:u_comp_ch0 " "Elaborating entity \"comparator\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_adv_timer:u_perips_apb_pwm\|timer_module:u_tim0\|comparator:u_comp_ch0\"" {  } { { "rtl/perips/apb_adv_timer/timer_module.v" "u_comp_ch0" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/timer_module.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb2axi e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi " "Elaborating entity \"sirv_gnrl_icb2axi\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_expl_axi_icb2axi" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_fifo_empty sirv_gnrl_icbs.v(1170) " "Verilog HDL or VHDL warning at sirv_gnrl_icbs.v(1170): object \"rw_fifo_empty\" assigned a value but never read" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113165746 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_perips:u_e203_subsys_perips|sirv_gnrl_icb2axi:u_expl_axi_icb2axi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_fifo:u_sirv_gnrl_rw_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_fifo:u_sirv_gnrl_rw_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_rw_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_axi_buffer e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer " "Elaborating entity \"sirv_gnrl_axi_buffer\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_axi_buffer" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_ar_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_ar_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "o_axi_ar_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_ar_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_ar_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.fifo_rf\[0\].fifo_rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113165906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_wdata_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_wdata_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "o_axi_wdata_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_wdata_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_wdata_fifo\|sirv_gnrl_dffl:dp_gt0.fifo_rf\[0\].fifo_rf_dffl\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt0.fifo_rf\[0\].fifo_rf_dffl" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_bresp_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_axi_buffer:u_sirv_gnrl_axi_buffer\|sirv_gnrl_fifo:o_axi_bresp_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "o_axi_bresp_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_expl_axi_slv e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_expl_axi_slv:u_perips_expl_axi_slv " "Elaborating entity \"sirv_expl_axi_slv\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_expl_axi_slv:u_perips_expl_axi_slv\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_perips_expl_axi_slv" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_hclkgen_regs e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_hclkgen_regs:u_sirv_hclkgen_regs " "Elaborating entity \"sirv_hclkgen_regs\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_hclkgen_regs:u_sirv_hclkgen_regs\"" {  } { { "rtl/subsys/e203_subsys_perips.v" "u_sirv_hclkgen_regs" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_perips.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e203_subsys_mems e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems " "Elaborating entity \"e203_subsys_mems\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\"" {  } { { "rtl/subsys/e203_subsys_main.v" "u_e203_subsys_mems" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_main.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_icb1to8_bus e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab " "Elaborating entity \"sirv_icb1to8_bus\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab\"" {  } { { "rtl/subsys/e203_subsys_mems.v" "u_sirv_mem_fab" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_mems.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_addr sirv_icb1to8_bus.v(320) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(320): object \"deft_icb_cmd_addr\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_read sirv_icb1to8_bus.v(321) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(321): object \"deft_icb_cmd_read\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_burst sirv_icb1to8_bus.v(322) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(322): object \"deft_icb_cmd_burst\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_beat sirv_icb1to8_bus.v(323) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(323): object \"deft_icb_cmd_beat\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_wdata sirv_icb1to8_bus.v(324) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(324): object \"deft_icb_cmd_wdata\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_wmask sirv_icb1to8_bus.v(325) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(325): object \"deft_icb_cmd_wmask\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_lock sirv_icb1to8_bus.v(326) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(326): object \"deft_icb_cmd_lock\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_excl sirv_icb1to8_bus.v(327) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(327): object \"deft_icb_cmd_excl\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deft_icb_cmd_size sirv_icb1to8_bus.v(328) " "Verilog HDL or VHDL warning at sirv_icb1to8_bus.v(328): object \"deft_icb_cmd_size\" assigned a value but never read" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_icb1to8_bus:u_sirv_mem_fab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_splt e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab\|sirv_gnrl_icb_splt:u_i_icb_splt " "Elaborating entity \"sirv_gnrl_icb_splt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab\|sirv_gnrl_icb_splt:u_i_icb_splt\"" {  } { { "rtl/fab/sirv_icb1to8_bus.v" "u_i_icb_splt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to8_bus.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab\|sirv_gnrl_icb_splt:u_i_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab\|sirv_gnrl_icb_splt:u_i_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab\|sirv_gnrl_icb_splt:u_i_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_icb1to8_bus:u_sirv_mem_fab\|sirv_gnrl_icb_splt:u_i_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\|sirv_gnrl_dffl:dp_gt_0.dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dp_gt_0.dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_mrom_top e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_mrom_top:u_sirv_mrom_top " "Elaborating entity \"sirv_mrom_top\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_mrom_top:u_sirv_mrom_top\"" {  } { { "rtl/subsys/e203_subsys_mems.v" "u_sirv_mrom_top" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_mems.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_mrom e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_mrom_top:u_sirv_mrom_top\|sirv_mrom:u_sirv_mrom " "Elaborating entity \"sirv_mrom\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_mrom_top:u_sirv_mrom_top\|sirv_mrom:u_sirv_mrom\"" {  } { { "rtl/mems/sirv_mrom_top.v" "u_sirv_mrom" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/mems/sirv_mrom_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb2axi e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi " "Elaborating entity \"sirv_gnrl_icb2axi\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\"" {  } { { "rtl/subsys/e203_subsys_mems.v" "u_expl_axi_icb2axi" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_mems.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_fifo_empty sirv_gnrl_icbs.v(1170) " "Verilog HDL or VHDL warning at sirv_gnrl_icbs.v(1170): object \"rw_fifo_empty\" assigned a value but never read" {  } { { "rtl/general/sirv_gnrl_icbs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113166800 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|e203_subsys_main:u_e203_subsys_main|e203_subsys_mems:u_e203_subsys_mems|sirv_gnrl_icb2axi:u_expl_axi_icb2axi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_fifo:u_sirv_gnrl_rw_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_mems:u_e203_subsys_mems\|sirv_gnrl_icb2axi:u_expl_axi_icb2axi\|sirv_gnrl_fifo:u_sirv_gnrl_rw_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_rw_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113166810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_debug_module e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module " "Elaborating entity \"sirv_debug_module\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\"" {  } { { "rtl/subsys/e203_subsys_top.v" "u_sirv_debug_module" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_top.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dtm_wr_dbgram_ena sirv_debug_module.v(424) " "Verilog HDL or VHDL warning at sirv_debug_module.v(424): object \"dtm_wr_dbgram_ena\" assigned a value but never read" {  } { { "rtl/debug/sirv_debug_module.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113167369 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_debug_module:u_sirv_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_ResetCatchAndSync e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_ResetCatchAndSync:u_jtag_ResetCatchAndSync_3_1 " "Elaborating entity \"sirv_ResetCatchAndSync\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_ResetCatchAndSync:u_jtag_ResetCatchAndSync_3_1\"" {  } { { "rtl/debug/sirv_debug_module.v" "u_jtag_ResetCatchAndSync_3_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_AsyncResetRegVec_36 e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_ResetCatchAndSync:u_jtag_ResetCatchAndSync_3_1\|sirv_AsyncResetRegVec_36:reset_n_catch_reg " "Elaborating entity \"sirv_AsyncResetRegVec_36\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_ResetCatchAndSync:u_jtag_ResetCatchAndSync_3_1\|sirv_AsyncResetRegVec_36:reset_n_catch_reg\"" {  } { { "rtl/perips/sirv_ResetCatchAndSync.v" "reset_n_catch_reg" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_ResetCatchAndSync.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_jtaggpioport e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtaggpioport:u_jtag_pins " "Elaborating entity \"sirv_jtaggpioport\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtaggpioport:u_jtag_pins\"" {  } { { "rtl/debug/sirv_debug_module.v" "u_jtag_pins" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_debug_csr e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_debug_csr:u_sirv_debug_csr " "Elaborating entity \"sirv_debug_csr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_debug_csr:u_sirv_debug_csr\"" {  } { { "rtl/debug/sirv_debug_module.v" "u_sirv_debug_csr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_jtag_dtm e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm " "Elaborating entity \"sirv_jtag_dtm\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\"" {  } { { "rtl/debug/sirv_debug_module.v" "jtag_dtm_gen.u_sirv_jtag_dtm" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167716 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sirv_jtag_dtm.v(237) " "Verilog HDL Case Statement information at sirv_jtag_dtm.v(237): all case item expressions in this case statement are onehot" {  } { { "rtl/debug/sirv_jtag_dtm.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_jtag_dtm.v" 237 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714113167721 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_debug_module:u_sirv_debug_module|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sirv_jtag_dtm.v(295) " "Verilog HDL Case Statement information at sirv_jtag_dtm.v(295): all case item expressions in this case statement are onehot" {  } { { "rtl/debug/sirv_jtag_dtm.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_jtag_dtm.v" 295 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714113167721 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_debug_module:u_sirv_debug_module|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_tx e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_tx:u_jtag2debug_cdc_tx " "Elaborating entity \"sirv_gnrl_cdc_tx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_tx:u_jtag2debug_cdc_tx\"" {  } { { "rtl/debug/sirv_jtag_dtm.v" "u_jtag2debug_cdc_tx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_jtag_dtm.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_tx:u_jtag2debug_cdc_tx\|sirv_gnrl_dfflr:dat_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_tx:u_jtag2debug_cdc_tx\|sirv_gnrl_dfflr:dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_rx e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_rx:u_jtag2debug_cdc_rx " "Elaborating entity \"sirv_gnrl_cdc_rx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_rx:u_jtag2debug_cdc_rx\"" {  } { { "rtl/debug/sirv_jtag_dtm.v" "u_jtag2debug_cdc_rx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_jtag_dtm.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dfflr e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_rx:u_jtag2debug_cdc_rx\|sirv_gnrl_dfflr:buf_dat_dfflr " "Elaborating entity \"sirv_gnrl_dfflr\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_jtag_dtm:jtag_dtm_gen.u_sirv_jtag_dtm\|sirv_gnrl_cdc_rx:u_jtag2debug_cdc_rx\|sirv_gnrl_dfflr:buf_dat_dfflr\"" {  } { { "rtl/general/sirv_gnrl_bufs.v" "buf_dat_dfflr" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_tx e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_gnrl_cdc_tx:u_dm2dtm_cdc_tx " "Elaborating entity \"sirv_gnrl_cdc_tx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_gnrl_cdc_tx:u_dm2dtm_cdc_tx\"" {  } { { "rtl/debug/sirv_debug_module.v" "u_dm2dtm_cdc_tx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_rx e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_gnrl_cdc_rx:u_dm2dtm_cdc_rx " "Elaborating entity \"sirv_gnrl_cdc_rx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_gnrl_cdc_rx:u_dm2dtm_cdc_rx\"" {  } { { "rtl/debug/sirv_debug_module.v" "u_dm2dtm_cdc_rx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113167971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_debug_rom e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_debug_rom:u_sirv_debug_rom " "Elaborating entity \"sirv_debug_rom\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_debug_rom:u_sirv_debug_rom\"" {  } { { "rtl/debug/sirv_debug_module.v" "u_sirv_debug_rom" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_debug_ram e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_debug_ram:u_sirv_debug_ram " "Elaborating entity \"sirv_debug_ram\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_debug_module:u_sirv_debug_module\|sirv_debug_ram:u_sirv_debug_ram\"" {  } { { "rtl/debug/sirv_debug_module.v" "u_sirv_debug_ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_debug_module.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_aon_top e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top " "Elaborating entity \"sirv_aon_top\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\"" {  } { { "rtl/subsys/e203_subsys_top.v" "u_sirv_aon_top" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/subsys/e203_subsys_top.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_tx e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_gnrl_cdc_tx:u_aon_icb_cdc_tx " "Elaborating entity \"sirv_gnrl_cdc_tx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_gnrl_cdc_tx:u_aon_icb_cdc_tx\"" {  } { { "rtl/perips/sirv_aon_top.v" "u_aon_icb_cdc_tx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_top.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_cdc_rx e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_gnrl_cdc_rx:u_aon_icb_cdc_rx " "Elaborating entity \"sirv_gnrl_cdc_rx\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_gnrl_cdc_rx:u_aon_icb_cdc_rx\"" {  } { { "rtl/perips/sirv_aon_top.v" "u_aon_icb_cdc_rx" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_icb1to2_bus e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb " "Elaborating entity \"sirv_icb1to2_bus\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\"" {  } { { "rtl/perips/sirv_aon_top.v" "u_aon_1to2_icb" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_top.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_buffer e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer " "Elaborating entity \"sirv_gnrl_icb_buffer\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\"" {  } { { "rtl/fab/sirv_icb1to2_bus.v" "u_sirv_gnrl_icb_buffer" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to2_bus.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_cmd_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_fifo e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo " "Elaborating entity \"sirv_gnrl_fifo\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_rsp_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "u_sirv_gnrl_rsp_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_icb_splt e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_splt:u_i_icb_splt " "Elaborating entity \"sirv_gnrl_icb_splt\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_splt:u_i_icb_splt\"" {  } { { "rtl/fab/sirv_icb1to2_bus.v" "u_i_icb_splt" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/fab/sirv_icb1to2_bus.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_pipe_stage e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_splt:u_i_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo " "Elaborating entity \"sirv_gnrl_pipe_stage\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_icb1to2_bus:u_aon_1to2_icb\|sirv_gnrl_icb_splt:u_i_icb_splt\|sirv_gnrl_pipe_stage:splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo\"" {  } { { "rtl/general/sirv_gnrl_icbs.v" "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_icbs.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_aon_lclkgen_regs e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_lclkgen_regs:u_aon_lclkgen_regs " "Elaborating entity \"sirv_aon_lclkgen_regs\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_lclkgen_regs:u_aon_lclkgen_regs\"" {  } { { "rtl/perips/sirv_aon_top.v" "u_aon_lclkgen_regs" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_top.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_aon_wrapper e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper " "Elaborating entity \"sirv_aon_wrapper\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\"" {  } { { "rtl/perips/sirv_aon_top.v" "u_sirv_aon_wrapper" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_top.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_aon e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon " "Elaborating entity \"sirv_aon\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\"" {  } { { "rtl/perips/sirv_aon_wrapper.v" "u_sirv_aon" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_wrapper.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_0 sirv_aon.v(575) " "Verilog HDL or VHDL warning at sirv_aon.v(575): object \"T_1762_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168507 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_1 sirv_aon.v(576) " "Verilog HDL or VHDL warning at sirv_aon.v(576): object \"T_1762_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_2 sirv_aon.v(577) " "Verilog HDL or VHDL warning at sirv_aon.v(577): object \"T_1762_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_3 sirv_aon.v(578) " "Verilog HDL or VHDL warning at sirv_aon.v(578): object \"T_1762_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_4 sirv_aon.v(579) " "Verilog HDL or VHDL warning at sirv_aon.v(579): object \"T_1762_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 579 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_5 sirv_aon.v(580) " "Verilog HDL or VHDL warning at sirv_aon.v(580): object \"T_1762_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_6 sirv_aon.v(581) " "Verilog HDL or VHDL warning at sirv_aon.v(581): object \"T_1762_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 581 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_7 sirv_aon.v(582) " "Verilog HDL or VHDL warning at sirv_aon.v(582): object \"T_1762_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_8 sirv_aon.v(583) " "Verilog HDL or VHDL warning at sirv_aon.v(583): object \"T_1762_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_9 sirv_aon.v(584) " "Verilog HDL or VHDL warning at sirv_aon.v(584): object \"T_1762_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_10 sirv_aon.v(585) " "Verilog HDL or VHDL warning at sirv_aon.v(585): object \"T_1762_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_11 sirv_aon.v(586) " "Verilog HDL or VHDL warning at sirv_aon.v(586): object \"T_1762_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_12 sirv_aon.v(587) " "Verilog HDL or VHDL warning at sirv_aon.v(587): object \"T_1762_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_13 sirv_aon.v(588) " "Verilog HDL or VHDL warning at sirv_aon.v(588): object \"T_1762_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_14 sirv_aon.v(589) " "Verilog HDL or VHDL warning at sirv_aon.v(589): object \"T_1762_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 589 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_15 sirv_aon.v(590) " "Verilog HDL or VHDL warning at sirv_aon.v(590): object \"T_1762_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 590 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_16 sirv_aon.v(591) " "Verilog HDL or VHDL warning at sirv_aon.v(591): object \"T_1762_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 591 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_17 sirv_aon.v(592) " "Verilog HDL or VHDL warning at sirv_aon.v(592): object \"T_1762_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_18 sirv_aon.v(593) " "Verilog HDL or VHDL warning at sirv_aon.v(593): object \"T_1762_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_19 sirv_aon.v(594) " "Verilog HDL or VHDL warning at sirv_aon.v(594): object \"T_1762_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 594 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_20 sirv_aon.v(595) " "Verilog HDL or VHDL warning at sirv_aon.v(595): object \"T_1762_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_21 sirv_aon.v(596) " "Verilog HDL or VHDL warning at sirv_aon.v(596): object \"T_1762_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_22 sirv_aon.v(597) " "Verilog HDL or VHDL warning at sirv_aon.v(597): object \"T_1762_22\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_23 sirv_aon.v(598) " "Verilog HDL or VHDL warning at sirv_aon.v(598): object \"T_1762_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 598 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_24 sirv_aon.v(599) " "Verilog HDL or VHDL warning at sirv_aon.v(599): object \"T_1762_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 599 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_25 sirv_aon.v(600) " "Verilog HDL or VHDL warning at sirv_aon.v(600): object \"T_1762_25\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 600 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_26 sirv_aon.v(601) " "Verilog HDL or VHDL warning at sirv_aon.v(601): object \"T_1762_26\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_27 sirv_aon.v(602) " "Verilog HDL or VHDL warning at sirv_aon.v(602): object \"T_1762_27\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_28 sirv_aon.v(603) " "Verilog HDL or VHDL warning at sirv_aon.v(603): object \"T_1762_28\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 603 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_29 sirv_aon.v(604) " "Verilog HDL or VHDL warning at sirv_aon.v(604): object \"T_1762_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 604 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168508 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_30 sirv_aon.v(605) " "Verilog HDL or VHDL warning at sirv_aon.v(605): object \"T_1762_30\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_31 sirv_aon.v(606) " "Verilog HDL or VHDL warning at sirv_aon.v(606): object \"T_1762_31\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_32 sirv_aon.v(607) " "Verilog HDL or VHDL warning at sirv_aon.v(607): object \"T_1762_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_33 sirv_aon.v(608) " "Verilog HDL or VHDL warning at sirv_aon.v(608): object \"T_1762_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 608 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_34 sirv_aon.v(609) " "Verilog HDL or VHDL warning at sirv_aon.v(609): object \"T_1762_34\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 609 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_35 sirv_aon.v(610) " "Verilog HDL or VHDL warning at sirv_aon.v(610): object \"T_1762_35\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 610 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_36 sirv_aon.v(611) " "Verilog HDL or VHDL warning at sirv_aon.v(611): object \"T_1762_36\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_37 sirv_aon.v(612) " "Verilog HDL or VHDL warning at sirv_aon.v(612): object \"T_1762_37\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_38 sirv_aon.v(613) " "Verilog HDL or VHDL warning at sirv_aon.v(613): object \"T_1762_38\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_39 sirv_aon.v(614) " "Verilog HDL or VHDL warning at sirv_aon.v(614): object \"T_1762_39\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 614 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_40 sirv_aon.v(615) " "Verilog HDL or VHDL warning at sirv_aon.v(615): object \"T_1762_40\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_41 sirv_aon.v(616) " "Verilog HDL or VHDL warning at sirv_aon.v(616): object \"T_1762_41\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_42 sirv_aon.v(617) " "Verilog HDL or VHDL warning at sirv_aon.v(617): object \"T_1762_42\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_43 sirv_aon.v(618) " "Verilog HDL or VHDL warning at sirv_aon.v(618): object \"T_1762_43\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_44 sirv_aon.v(619) " "Verilog HDL or VHDL warning at sirv_aon.v(619): object \"T_1762_44\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_45 sirv_aon.v(620) " "Verilog HDL or VHDL warning at sirv_aon.v(620): object \"T_1762_45\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_46 sirv_aon.v(621) " "Verilog HDL or VHDL warning at sirv_aon.v(621): object \"T_1762_46\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_47 sirv_aon.v(622) " "Verilog HDL or VHDL warning at sirv_aon.v(622): object \"T_1762_47\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_48 sirv_aon.v(623) " "Verilog HDL or VHDL warning at sirv_aon.v(623): object \"T_1762_48\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1762_49 sirv_aon.v(624) " "Verilog HDL or VHDL warning at sirv_aon.v(624): object \"T_1762_49\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_0 sirv_aon.v(625) " "Verilog HDL or VHDL warning at sirv_aon.v(625): object \"T_1767_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_1 sirv_aon.v(626) " "Verilog HDL or VHDL warning at sirv_aon.v(626): object \"T_1767_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168509 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_2 sirv_aon.v(627) " "Verilog HDL or VHDL warning at sirv_aon.v(627): object \"T_1767_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_3 sirv_aon.v(628) " "Verilog HDL or VHDL warning at sirv_aon.v(628): object \"T_1767_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_4 sirv_aon.v(629) " "Verilog HDL or VHDL warning at sirv_aon.v(629): object \"T_1767_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_5 sirv_aon.v(630) " "Verilog HDL or VHDL warning at sirv_aon.v(630): object \"T_1767_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_6 sirv_aon.v(631) " "Verilog HDL or VHDL warning at sirv_aon.v(631): object \"T_1767_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_7 sirv_aon.v(632) " "Verilog HDL or VHDL warning at sirv_aon.v(632): object \"T_1767_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_8 sirv_aon.v(633) " "Verilog HDL or VHDL warning at sirv_aon.v(633): object \"T_1767_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_9 sirv_aon.v(634) " "Verilog HDL or VHDL warning at sirv_aon.v(634): object \"T_1767_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 634 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_10 sirv_aon.v(635) " "Verilog HDL or VHDL warning at sirv_aon.v(635): object \"T_1767_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_11 sirv_aon.v(636) " "Verilog HDL or VHDL warning at sirv_aon.v(636): object \"T_1767_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_12 sirv_aon.v(637) " "Verilog HDL or VHDL warning at sirv_aon.v(637): object \"T_1767_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 637 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_13 sirv_aon.v(638) " "Verilog HDL or VHDL warning at sirv_aon.v(638): object \"T_1767_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 638 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_14 sirv_aon.v(639) " "Verilog HDL or VHDL warning at sirv_aon.v(639): object \"T_1767_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 639 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_15 sirv_aon.v(640) " "Verilog HDL or VHDL warning at sirv_aon.v(640): object \"T_1767_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_16 sirv_aon.v(641) " "Verilog HDL or VHDL warning at sirv_aon.v(641): object \"T_1767_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_17 sirv_aon.v(642) " "Verilog HDL or VHDL warning at sirv_aon.v(642): object \"T_1767_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 642 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_18 sirv_aon.v(643) " "Verilog HDL or VHDL warning at sirv_aon.v(643): object \"T_1767_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_19 sirv_aon.v(644) " "Verilog HDL or VHDL warning at sirv_aon.v(644): object \"T_1767_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_20 sirv_aon.v(645) " "Verilog HDL or VHDL warning at sirv_aon.v(645): object \"T_1767_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_21 sirv_aon.v(646) " "Verilog HDL or VHDL warning at sirv_aon.v(646): object \"T_1767_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_22 sirv_aon.v(647) " "Verilog HDL or VHDL warning at sirv_aon.v(647): object \"T_1767_22\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_23 sirv_aon.v(648) " "Verilog HDL or VHDL warning at sirv_aon.v(648): object \"T_1767_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_24 sirv_aon.v(649) " "Verilog HDL or VHDL warning at sirv_aon.v(649): object \"T_1767_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 649 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_25 sirv_aon.v(650) " "Verilog HDL or VHDL warning at sirv_aon.v(650): object \"T_1767_25\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_26 sirv_aon.v(651) " "Verilog HDL or VHDL warning at sirv_aon.v(651): object \"T_1767_26\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_27 sirv_aon.v(652) " "Verilog HDL or VHDL warning at sirv_aon.v(652): object \"T_1767_27\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_28 sirv_aon.v(653) " "Verilog HDL or VHDL warning at sirv_aon.v(653): object \"T_1767_28\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168510 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_29 sirv_aon.v(654) " "Verilog HDL or VHDL warning at sirv_aon.v(654): object \"T_1767_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_30 sirv_aon.v(655) " "Verilog HDL or VHDL warning at sirv_aon.v(655): object \"T_1767_30\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_31 sirv_aon.v(656) " "Verilog HDL or VHDL warning at sirv_aon.v(656): object \"T_1767_31\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_32 sirv_aon.v(657) " "Verilog HDL or VHDL warning at sirv_aon.v(657): object \"T_1767_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_33 sirv_aon.v(658) " "Verilog HDL or VHDL warning at sirv_aon.v(658): object \"T_1767_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_34 sirv_aon.v(659) " "Verilog HDL or VHDL warning at sirv_aon.v(659): object \"T_1767_34\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_35 sirv_aon.v(660) " "Verilog HDL or VHDL warning at sirv_aon.v(660): object \"T_1767_35\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_36 sirv_aon.v(661) " "Verilog HDL or VHDL warning at sirv_aon.v(661): object \"T_1767_36\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 661 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_37 sirv_aon.v(662) " "Verilog HDL or VHDL warning at sirv_aon.v(662): object \"T_1767_37\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_38 sirv_aon.v(663) " "Verilog HDL or VHDL warning at sirv_aon.v(663): object \"T_1767_38\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 663 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_39 sirv_aon.v(664) " "Verilog HDL or VHDL warning at sirv_aon.v(664): object \"T_1767_39\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_40 sirv_aon.v(665) " "Verilog HDL or VHDL warning at sirv_aon.v(665): object \"T_1767_40\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 665 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_41 sirv_aon.v(666) " "Verilog HDL or VHDL warning at sirv_aon.v(666): object \"T_1767_41\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 666 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_42 sirv_aon.v(667) " "Verilog HDL or VHDL warning at sirv_aon.v(667): object \"T_1767_42\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_43 sirv_aon.v(668) " "Verilog HDL or VHDL warning at sirv_aon.v(668): object \"T_1767_43\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_44 sirv_aon.v(669) " "Verilog HDL or VHDL warning at sirv_aon.v(669): object \"T_1767_44\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 669 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_45 sirv_aon.v(670) " "Verilog HDL or VHDL warning at sirv_aon.v(670): object \"T_1767_45\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 670 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_46 sirv_aon.v(671) " "Verilog HDL or VHDL warning at sirv_aon.v(671): object \"T_1767_46\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_47 sirv_aon.v(672) " "Verilog HDL or VHDL warning at sirv_aon.v(672): object \"T_1767_47\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_48 sirv_aon.v(673) " "Verilog HDL or VHDL warning at sirv_aon.v(673): object \"T_1767_48\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 673 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1767_49 sirv_aon.v(674) " "Verilog HDL or VHDL warning at sirv_aon.v(674): object \"T_1767_49\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 674 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_0 sirv_aon.v(875) " "Verilog HDL or VHDL warning at sirv_aon.v(875): object \"T_1792_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 875 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_1 sirv_aon.v(876) " "Verilog HDL or VHDL warning at sirv_aon.v(876): object \"T_1792_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_2 sirv_aon.v(877) " "Verilog HDL or VHDL warning at sirv_aon.v(877): object \"T_1792_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_3 sirv_aon.v(878) " "Verilog HDL or VHDL warning at sirv_aon.v(878): object \"T_1792_3\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 878 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_4 sirv_aon.v(879) " "Verilog HDL or VHDL warning at sirv_aon.v(879): object \"T_1792_4\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 879 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_5 sirv_aon.v(880) " "Verilog HDL or VHDL warning at sirv_aon.v(880): object \"T_1792_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_6 sirv_aon.v(881) " "Verilog HDL or VHDL warning at sirv_aon.v(881): object \"T_1792_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 881 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_7 sirv_aon.v(882) " "Verilog HDL or VHDL warning at sirv_aon.v(882): object \"T_1792_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 882 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_8 sirv_aon.v(883) " "Verilog HDL or VHDL warning at sirv_aon.v(883): object \"T_1792_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 883 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_9 sirv_aon.v(884) " "Verilog HDL or VHDL warning at sirv_aon.v(884): object \"T_1792_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 884 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168511 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_10 sirv_aon.v(885) " "Verilog HDL or VHDL warning at sirv_aon.v(885): object \"T_1792_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 885 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_11 sirv_aon.v(886) " "Verilog HDL or VHDL warning at sirv_aon.v(886): object \"T_1792_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 886 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_12 sirv_aon.v(887) " "Verilog HDL or VHDL warning at sirv_aon.v(887): object \"T_1792_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 887 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_13 sirv_aon.v(888) " "Verilog HDL or VHDL warning at sirv_aon.v(888): object \"T_1792_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 888 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_14 sirv_aon.v(889) " "Verilog HDL or VHDL warning at sirv_aon.v(889): object \"T_1792_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 889 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_15 sirv_aon.v(890) " "Verilog HDL or VHDL warning at sirv_aon.v(890): object \"T_1792_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 890 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_16 sirv_aon.v(891) " "Verilog HDL or VHDL warning at sirv_aon.v(891): object \"T_1792_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 891 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_17 sirv_aon.v(892) " "Verilog HDL or VHDL warning at sirv_aon.v(892): object \"T_1792_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_18 sirv_aon.v(893) " "Verilog HDL or VHDL warning at sirv_aon.v(893): object \"T_1792_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 893 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_19 sirv_aon.v(894) " "Verilog HDL or VHDL warning at sirv_aon.v(894): object \"T_1792_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 894 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_20 sirv_aon.v(895) " "Verilog HDL or VHDL warning at sirv_aon.v(895): object \"T_1792_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 895 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_21 sirv_aon.v(896) " "Verilog HDL or VHDL warning at sirv_aon.v(896): object \"T_1792_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_22 sirv_aon.v(897) " "Verilog HDL or VHDL warning at sirv_aon.v(897): object \"T_1792_22\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 897 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_23 sirv_aon.v(898) " "Verilog HDL or VHDL warning at sirv_aon.v(898): object \"T_1792_23\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 898 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_24 sirv_aon.v(899) " "Verilog HDL or VHDL warning at sirv_aon.v(899): object \"T_1792_24\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 899 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_25 sirv_aon.v(900) " "Verilog HDL or VHDL warning at sirv_aon.v(900): object \"T_1792_25\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_26 sirv_aon.v(901) " "Verilog HDL or VHDL warning at sirv_aon.v(901): object \"T_1792_26\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 901 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_27 sirv_aon.v(902) " "Verilog HDL or VHDL warning at sirv_aon.v(902): object \"T_1792_27\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 902 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_28 sirv_aon.v(903) " "Verilog HDL or VHDL warning at sirv_aon.v(903): object \"T_1792_28\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 903 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_29 sirv_aon.v(904) " "Verilog HDL or VHDL warning at sirv_aon.v(904): object \"T_1792_29\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_30 sirv_aon.v(905) " "Verilog HDL or VHDL warning at sirv_aon.v(905): object \"T_1792_30\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 905 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_31 sirv_aon.v(906) " "Verilog HDL or VHDL warning at sirv_aon.v(906): object \"T_1792_31\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 906 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_32 sirv_aon.v(907) " "Verilog HDL or VHDL warning at sirv_aon.v(907): object \"T_1792_32\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 907 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_33 sirv_aon.v(908) " "Verilog HDL or VHDL warning at sirv_aon.v(908): object \"T_1792_33\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_34 sirv_aon.v(909) " "Verilog HDL or VHDL warning at sirv_aon.v(909): object \"T_1792_34\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 909 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_35 sirv_aon.v(910) " "Verilog HDL or VHDL warning at sirv_aon.v(910): object \"T_1792_35\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 910 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_36 sirv_aon.v(911) " "Verilog HDL or VHDL warning at sirv_aon.v(911): object \"T_1792_36\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 911 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_37 sirv_aon.v(912) " "Verilog HDL or VHDL warning at sirv_aon.v(912): object \"T_1792_37\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_38 sirv_aon.v(913) " "Verilog HDL or VHDL warning at sirv_aon.v(913): object \"T_1792_38\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 913 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_39 sirv_aon.v(914) " "Verilog HDL or VHDL warning at sirv_aon.v(914): object \"T_1792_39\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_40 sirv_aon.v(915) " "Verilog HDL or VHDL warning at sirv_aon.v(915): object \"T_1792_40\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 915 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168512 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_41 sirv_aon.v(916) " "Verilog HDL or VHDL warning at sirv_aon.v(916): object \"T_1792_41\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_42 sirv_aon.v(917) " "Verilog HDL or VHDL warning at sirv_aon.v(917): object \"T_1792_42\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 917 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_43 sirv_aon.v(918) " "Verilog HDL or VHDL warning at sirv_aon.v(918): object \"T_1792_43\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 918 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_44 sirv_aon.v(919) " "Verilog HDL or VHDL warning at sirv_aon.v(919): object \"T_1792_44\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_45 sirv_aon.v(920) " "Verilog HDL or VHDL warning at sirv_aon.v(920): object \"T_1792_45\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_46 sirv_aon.v(921) " "Verilog HDL or VHDL warning at sirv_aon.v(921): object \"T_1792_46\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 921 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_47 sirv_aon.v(922) " "Verilog HDL or VHDL warning at sirv_aon.v(922): object \"T_1792_47\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 922 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_48 sirv_aon.v(923) " "Verilog HDL or VHDL warning at sirv_aon.v(923): object \"T_1792_48\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 923 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_1792_49 sirv_aon.v(924) " "Verilog HDL or VHDL warning at sirv_aon.v(924): object \"T_1792_49\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 924 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_6 sirv_aon.v(994) " "Verilog HDL or VHDL warning at sirv_aon.v(994): object \"GEN_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 994 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_7 sirv_aon.v(998) " "Verilog HDL or VHDL warning at sirv_aon.v(998): object \"GEN_7\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 998 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_8 sirv_aon.v(1002) " "Verilog HDL or VHDL warning at sirv_aon.v(1002): object \"GEN_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1002 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_9 sirv_aon.v(1010) " "Verilog HDL or VHDL warning at sirv_aon.v(1010): object \"GEN_9\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1010 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_10 sirv_aon.v(1014) " "Verilog HDL or VHDL warning at sirv_aon.v(1014): object \"GEN_10\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1014 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_11 sirv_aon.v(1020) " "Verilog HDL or VHDL warning at sirv_aon.v(1020): object \"GEN_11\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1020 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_12 sirv_aon.v(1026) " "Verilog HDL or VHDL warning at sirv_aon.v(1026): object \"GEN_12\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_13 sirv_aon.v(1028) " "Verilog HDL or VHDL warning at sirv_aon.v(1028): object \"GEN_13\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_14 sirv_aon.v(1030) " "Verilog HDL or VHDL warning at sirv_aon.v(1030): object \"GEN_14\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1030 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_15 sirv_aon.v(1036) " "Verilog HDL or VHDL warning at sirv_aon.v(1036): object \"GEN_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1036 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_16 sirv_aon.v(1046) " "Verilog HDL or VHDL warning at sirv_aon.v(1046): object \"GEN_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1046 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_17 sirv_aon.v(1058) " "Verilog HDL or VHDL warning at sirv_aon.v(1058): object \"GEN_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1058 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_18 sirv_aon.v(1068) " "Verilog HDL or VHDL warning at sirv_aon.v(1068): object \"GEN_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1068 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_19 sirv_aon.v(1070) " "Verilog HDL or VHDL warning at sirv_aon.v(1070): object \"GEN_19\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1070 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_20 sirv_aon.v(1084) " "Verilog HDL or VHDL warning at sirv_aon.v(1084): object \"GEN_20\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1084 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_21 sirv_aon.v(1092) " "Verilog HDL or VHDL warning at sirv_aon.v(1092): object \"GEN_21\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 1092 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_10873_opcode sirv_aon.v(3407) " "Verilog HDL or VHDL warning at sirv_aon.v(3407): object \"T_10873_opcode\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 3407 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_10873_data sirv_aon.v(3413) " "Verilog HDL or VHDL warning at sirv_aon.v(3413): object \"T_10873_data\" assigned a value but never read" {  } { { "rtl/perips/sirv_aon.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 3413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168513 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_rtc e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_rtc:rtc " "Elaborating entity \"sirv_rtc\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_rtc:rtc\"" {  } { { "rtl/perips/sirv_aon.v" "rtc" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168522 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_0 sirv_rtc.v(49) " "Verilog HDL or VHDL warning at sirv_rtc.v(49): object \"GEN_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_rtc.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_rtc.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168526 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_rtc:rtc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_rtc.v(52) " "Verilog HDL or VHDL warning at sirv_rtc.v(52): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_rtc.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_rtc.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168526 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_rtc:rtc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_AsyncResetRegVec e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_rtc:rtc\|sirv_AsyncResetRegVec:AsyncResetRegVec_1 " "Elaborating entity \"sirv_AsyncResetRegVec\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_rtc:rtc\|sirv_AsyncResetRegVec:AsyncResetRegVec_1\"" {  } { { "rtl/perips/sirv_rtc.v" "AsyncResetRegVec_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_rtc.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_pmu e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_pmu:u_sirv_pmu " "Elaborating entity \"sirv_pmu\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_pmu:u_sirv_pmu\"" {  } { { "rtl/perips/sirv_aon.v" "u_sirv_pmu" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 3532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_385 sirv_pmu.v(207) " "Verilog HDL or VHDL warning at sirv_pmu.v(207): object \"T_385\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168562 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_389 sirv_pmu.v(211) " "Verilog HDL or VHDL warning at sirv_pmu.v(211): object \"T_389\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168562 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_393 sirv_pmu.v(215) " "Verilog HDL or VHDL warning at sirv_pmu.v(215): object \"T_393\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168562 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_pmu_core e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_pmu:u_sirv_pmu\|sirv_pmu_core:u_pmu_core " "Elaborating entity \"sirv_pmu_core\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_pmu:u_sirv_pmu\|sirv_pmu_core:u_pmu_core\"" {  } { { "rtl/perips/sirv_pmu.v" "u_pmu_core" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_0 sirv_pmu_core.v(125) " "Verilog HDL or VHDL warning at sirv_pmu_core.v(125): object \"GEN_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168576 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu|sirv_pmu_core:u_pmu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_2 sirv_pmu_core.v(136) " "Verilog HDL or VHDL warning at sirv_pmu_core.v(136): object \"GEN_2\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168576 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu|sirv_pmu_core:u_pmu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_6 sirv_pmu_core.v(217) " "Verilog HDL or VHDL warning at sirv_pmu_core.v(217): object \"GEN_6\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168576 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu|sirv_pmu_core:u_pmu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_15 sirv_pmu_core.v(241) " "Verilog HDL or VHDL warning at sirv_pmu_core.v(241): object \"GEN_15\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168576 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu|sirv_pmu_core:u_pmu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_16 sirv_pmu_core.v(242) " "Verilog HDL or VHDL warning at sirv_pmu_core.v(242): object \"GEN_16\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168576 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu|sirv_pmu_core:u_pmu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_17 sirv_pmu_core.v(243) " "Verilog HDL or VHDL warning at sirv_pmu_core.v(243): object \"GEN_17\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168576 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu|sirv_pmu_core:u_pmu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_18 sirv_pmu_core.v(244) " "Verilog HDL or VHDL warning at sirv_pmu_core.v(244): object \"GEN_18\" assigned a value but never read" {  } { { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168576 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_pmu:u_sirv_pmu|sirv_pmu_core:u_pmu_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_AsyncResetRegVec_1 e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_pmu:u_sirv_pmu\|sirv_AsyncResetRegVec_1:AsyncResetRegVec_1_1 " "Elaborating entity \"sirv_AsyncResetRegVec_1\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_pmu:u_sirv_pmu\|sirv_AsyncResetRegVec_1:AsyncResetRegVec_1_1\"" {  } { { "rtl/perips/sirv_pmu.v" "AsyncResetRegVec_1_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_wdog e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_wdog:wdog " "Elaborating entity \"sirv_wdog\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_wdog:wdog\"" {  } { { "rtl/perips/sirv_aon.v" "wdog" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_0 sirv_wdog.v(67) " "Verilog HDL or VHDL warning at sirv_wdog.v(67): object \"GEN_0\" assigned a value but never read" {  } { { "rtl/perips/sirv_wdog.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_wdog.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168644 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_wdog:wdog"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_1 sirv_wdog.v(71) " "Verilog HDL or VHDL warning at sirv_wdog.v(71): object \"GEN_1\" assigned a value but never read" {  } { { "rtl/perips/sirv_wdog.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_wdog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168644 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_wdog:wdog"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_5 sirv_wdog.v(117) " "Verilog HDL or VHDL warning at sirv_wdog.v(117): object \"GEN_5\" assigned a value but never read" {  } { { "rtl/perips/sirv_wdog.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_wdog.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168644 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_wdog:wdog"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_8 sirv_wdog.v(127) " "Verilog HDL or VHDL warning at sirv_wdog.v(127): object \"GEN_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_wdog.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_wdog.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168644 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_wdog:wdog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_queue e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1 " "Elaborating entity \"sirv_queue\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\"" {  } { { "rtl/perips/sirv_aon.v" "u_queue_1" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon.v" 3579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GEN_8 sirv_queue.v(87) " "Verilog HDL or VHDL warning at sirv_queue.v(87): object \"GEN_8\" assigned a value but never read" {  } { { "rtl/perips/sirv_queue.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714113168742 "|e203_soc_top|e203_subsys_top:u_e203_subsys_top|sirv_aon_top:u_sirv_aon_top|sirv_aon_wrapper:u_sirv_aon_wrapper|sirv_aon:u_sirv_aon|sirv_queue:u_queue_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_DeglitchShiftRegister e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_DeglitchShiftRegister:jtagpwd_deglitch " "Elaborating entity \"sirv_DeglitchShiftRegister\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_DeglitchShiftRegister:jtagpwd_deglitch\"" {  } { { "rtl/perips/sirv_aon_wrapper.v" "jtagpwd_deglitch" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_wrapper.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_aon_porrst e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon_porrst:u_aon_porrst " "Elaborating entity \"sirv_aon_porrst\" for hierarchy \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon_porrst:u_aon_porrst\"" {  } { { "rtl/perips/sirv_aon_wrapper.v" "u_aon_porrst" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_aon_wrapper.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113168862 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo\|sirv_queue_1:txq\|ram " "RAM logic \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo\|sirv_queue_1:txq\|ram\" is uninferred due to inappropriate RAM size" {  } { { "rtl/perips/sirv_queue_1.v" "ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue_1.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714113258244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_data " "RAM logic \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_data\" is uninferred due to inappropriate RAM size" {  } { { "rtl/perips/sirv_queue.v" "ram_data" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714113258244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_index " "RAM logic \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_index\" is uninferred due to inappropriate RAM size" {  } { { "rtl/perips/sirv_queue.v" "ram_index" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue.v" 47 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714113258244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_read " "RAM logic \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_read\" is uninferred due to inappropriate RAM size" {  } { { "rtl/perips/sirv_queue.v" "ram_read" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue.v" 39 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714113258244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_mask " "RAM logic \"e203_subsys_top:u_e203_subsys_top\|sirv_aon_top:u_sirv_aon_top\|sirv_aon_wrapper:u_sirv_aon_wrapper\|sirv_aon:u_sirv_aon\|sirv_queue:u_queue_1\|ram_mask\" is uninferred due to inappropriate RAM size" {  } { { "rtl/perips/sirv_queue.v" "ram_mask" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue.v" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714113258244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo\|sirv_queue_1:rxq\|ram " "RAM logic \"e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_flash_qspi_top:u_sirv_qspi0_top\|sirv_flash_qspi:u_sirv_flash_qspi\|sirv_qspi_fifo:fifo\|sirv_queue_1:rxq\|ram\" is uninferred due to inappropriate RAM size" {  } { { "rtl/perips/sirv_queue_1.v" "ram" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_queue_1.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714113258244 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714113258244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[0\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285789 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[0\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285789 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[0\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285789 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[1\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285790 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[1\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285790 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[1\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285790 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[2\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285790 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[2\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285790 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[2\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[3\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[3\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[3\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[4\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[4\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[4\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[5\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[5\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[5\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[6\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[6\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285791 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[6\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285792 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[7\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart0\|fifo_tx_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285792 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[7\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart2\|fifo_tx_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285792 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[7\] " "Latch e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|apb_uart_sv:u_perips_apb_uart1\|fifo_tx_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\] " "Ports D and ENA on the latch are fed by the same signal e203_subsys_top:u_e203_subsys_top\|e203_subsys_main:u_e203_subsys_main\|e203_subsys_perips:u_e203_subsys_perips\|sirv_icb1to16_bus:u_sirv_ppi_fab\|sirv_gnrl_icb_buffer:u_sirv_gnrl_icb_buffer\|sirv_gnrl_fifo:u_sirv_gnrl_cmd_fifo\|o_dat\[57\]" {  } { { "rtl/general/sirv_gnrl_bufs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_bufs.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714113285792 ""}  } { { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714113285792 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 58 -1 0 } } { "rtl/perips/apb_uart/uart_tx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_tx.v" 152 -1 0 } } { "rtl/perips/apb_spi_master/spi_master_controller.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_controller.v" 471 -1 0 } } { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 157 -1 0 } } { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 161 -1 0 } } { "rtl/perips/sirv_qspi_media.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_media.v" 328 -1 0 } } { "rtl/perips/apb_adv_timer/up_down_counter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/up_down_counter.v" 140 -1 0 } } { "rtl/general/sirv_gnrl_dffs.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/general/sirv_gnrl_dffs.v" 195 -1 0 } } { "rtl/perips/apb_spi_master/spi_master_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_rx.v" 125 -1 0 } } { "rtl/perips/apb_spi_master/spi_master_tx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_spi_master/spi_master_tx.v" 121 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3972 -1 0 } } { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 669 -1 0 } } { "rtl/perips/sirv_qspi_arbiter.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_arbiter.v" 214 -1 0 } } { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 174 -1 0 } } { "rtl/perips/sirv_qspi_physical.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_qspi_physical.v" 98 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3810 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3909 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 637 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 651 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 623 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 665 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 560 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 99 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 644 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 630 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 616 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 658 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 567 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 97 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 574 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 588 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 602 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 595 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 581 -1 0 } } { "rtl/perips/sirv_pmu_core.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu_core.v" 609 -1 0 } } { "rtl/debug/sirv_jtag_dtm.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/debug/sirv_jtag_dtm.v" 263 -1 0 } } { "rtl/perips/apb_adv_timer/adv_timer_apb_if.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_adv_timer/adv_timer_apb_if.v" 625 -1 0 } } { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 647 -1 0 } } { "rtl/perips/sirv_clint.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_clint.v" 637 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3837 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3828 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3846 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3765 -1 0 } } { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 170 -1 0 } } { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 171 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3936 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3918 -1 0 } } { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 547 -1 0 } } { "rtl/perips/sirv_wdog.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_wdog.v" 331 -1 0 } } { "rtl/perips/sirv_flash_qspi.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_flash_qspi.v" 3774 -1 0 } } { "rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_i2c/i2c_master_bit_ctrl.v" 258 -1 0 } } { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 98 -1 0 } } { "rtl/perips/sirv_rtc.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_rtc.v" 154 -1 0 } } { "rtl/perips/apb_uart/apb_uart.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/apb_uart.v" 285 -1 0 } } { "rtl/perips/apb_gpio/apb_gpio.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_gpio/apb_gpio.v" 131 -1 0 } } { "rtl/perips/apb_uart/uart_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_rx.v" 159 -1 0 } } { "rtl/perips/apb_uart/uart_rx.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/apb_uart/uart_rx.v" 178 -1 0 } } { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 329 -1 0 } } { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 342 -1 0 } } { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 328 -1 0 } } { "rtl/perips/sirv_pmu.v" "" { Text "C:/Users/Dell/Desktop/e203_hbirdv2/Project/rtl/perips/sirv_pmu.v" 341 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714113286036 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714113286037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714113302789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714113321885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dell/Desktop/e203_hbirdv2/Project/output_files/hbirdv2e203_SoC.map.smsg " "Generated suppressed messages file C:/Users/Dell/Desktop/e203_hbirdv2/Project/output_files/hbirdv2e203_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113322419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714113323827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714113323827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27935 " "Implemented 27935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "79 " "Implemented 79 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714113325030 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714113325030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27584 " "Implemented 27584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714113325030 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714113325030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714113325030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 658 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 658 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7005 " "Peak virtual memory: 7005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714113325115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:35:25 2024 " "Processing ended: Fri Apr 26 14:35:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714113325115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714113325115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714113325115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714113325115 ""}
