D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1   -part GW2A_18  -package PBGA484  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synlog\report\dvi_tx_top_premap.xml -merge_inferred_clocks 0  -implementation  rev_1  -ovm  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.vm  -conchk_prepass  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top_cck.rpt   -autoconstraint  -freq 150.000   D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synwork\dvi_tx_top_mult.srs  -flow prepass  -gcc_prepass  -osrd  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synwork\dvi_tx_top_prem.srd  -qsap  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.sap  -devicelib  D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\syntmp\dvi_tx_top.plg  -osyn  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synwork\dvi_tx_top_prem.srd  -prjdir  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\  -prjname  DviTx  -log  D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\synlog\dvi_tx_top_premap.srr  -sn  2019.09  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2A_18 -package PBGA484 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\dvi_tx_top_premap.xml -merge_inferred_clocks 0 -implementation rev_1 -ovm ..\dvi_tx_top.vm -conchk_prepass ..\dvi_tx_top_cck.rpt -autoconstraint -freq 150.000 ..\synwork\dvi_tx_top_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\dvi_tx_top_prem.srd -qsap ..\dvi_tx_top.sap -devicelib ..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v -ologparam dvi_tx_top.plg -osyn ..\synwork\dvi_tx_top_prem.srd -prjdir ..\..\ -prjname DviTx -log ..\synlog\dvi_tx_top_premap.srr -sn 2019.09 -jobname "premap"
rc:1 success:1 runtime:6
file:..\dvi_tx_top.vm|io:o|time:0|size:-1|exec:0|csum:
file:..\dvi_tx_top_cck.rpt|io:o|time:1589421303|size:2953|exec:0|csum:
file:..\synwork\dvi_tx_top_mult.srs|io:i|time:1589421297|size:2236|exec:0|csum:501D53B0E12E825BB839B87564606C97
file:..\synwork\dvi_tx_top_prem.srd|io:o|time:1589421302|size:74861|exec:0|csum:
file:..\dvi_tx_top.sap|io:o|time:1589421303|size:183|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1582921032|size:163815|exec:0|csum:9E2600B864B99F5A90D449698CC6DFCB
file:dvi_tx_top.plg|io:o|time:1589421300|size:0|exec:0|csum:
file:..\synwork\dvi_tx_top_prem.srd|io:o|time:1589421302|size:74861|exec:0|csum:
file:..\synlog\dvi_tx_top_premap.srr|io:o|time:1589421303|size:7899|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1583356322|size:41925120|exec:1|csum:F16849560D7337BE2F854162B25FBD4B
