

================================================================
== Vivado HLS Report for 'memory_transfer'
================================================================
* Date:           Fri Dec 15 11:22:51 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_working
* Solution:       memory_transfer_unoptimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   70|   71|   71|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Copying_Outer_Loop   |   36|   36|        18|          -|          -|     2|    no    |
        | + Copying_Inner_Loop  |   14|   14|         2|          -|          -|     7|    no    |
        |- Writing_Outer_Loop   |   32|   32|        16|          -|          -|     2|    no    |
        | + Writing_Inner_Loop  |   14|   14|         2|          -|          -|     7|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    217|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       2|      1|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        -|      -|     120|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     122|    331|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |temp_memory_V_U  |memory_transfer_tbkb  |        0|  2|   1|    14|    1|     1|           14|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        0|  2|   1|    14|    1|     1|           14|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_205_p2             |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_397_p2             |     +    |      0|  0|  10|           2|           1|
    |j_2_fu_362_p2             |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_445_p2             |     +    |      0|  0|  12|           3|           1|
    |tmp_16_fu_372_p2          |     +    |      0|  0|  15|           5|           5|
    |tmp_17_fu_382_p2          |     +    |      0|  0|  15|           5|           5|
    |tmp_18_fu_455_p2          |     +    |      0|  0|  15|           5|           5|
    |p_neg_fu_278_p2           |     -    |      0|  0|  12|           1|           3|
    |p_neg_t_fu_302_p2         |     -    |      0|  0|  13|           1|           4|
    |r_V_1_fu_264_p2           |     -    |      0|  0|  12|           3|           3|
    |tmp_12_fu_350_p2          |     -    |      0|  0|  15|           5|           5|
    |tmp_14_fu_420_p2          |     -    |      0|  0|  15|           5|           5|
    |tmp_9_fu_252_p2           |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_199_p2       |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_391_p2       |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_356_p2       |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_fu_439_p2        |   icmp   |      0|  0|   9|           3|           2|
    |inner_LL_1_V_1_fu_224_p3  |  select  |      0|  0|   2|           1|           1|
    |inner_LL_1_V_2_fu_232_p3  |  select  |      0|  0|   2|           1|           1|
    |passed_LL_V_d0            |  select  |      0|  0|   2|           1|           1|
    |r_V_2_fu_326_p3           |  select  |      0|  0|   4|           1|           4|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 217|          59|          61|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |i_1_reg_177              |   9|          2|    2|          4|
    |i_reg_154                |   9|          2|    2|          4|
    |j_1_reg_188              |   9|          2|    3|          6|
    |j_reg_166                |   9|          2|    3|          6|
    |memory_block_V_address0  |  15|          3|    4|         12|
    |temp_memory_V_address0   |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 113|         24|   19|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   9|   0|    9|          0|
    |i_1_reg_177                |   2|   0|    2|          0|
    |i_2_reg_468                |   2|   0|    2|          0|
    |i_3_reg_529                |   2|   0|    2|          0|
    |i_reg_154                  |   2|   0|    2|          0|
    |index_list_V_load_reg_478  |   2|   0|    2|          0|
    |inner_LL_0_V_reg_483       |   1|   0|    1|          0|
    |inner_LL_1_V_1_reg_488     |   1|   0|    1|          0|
    |inner_LL_1_V_2_reg_493     |   1|   0|    1|          0|
    |inner_LL_V_0_s_reg_142     |   1|   0|    1|          0|
    |inner_LL_V_1_s_reg_130     |   1|   0|    1|          0|
    |j_1_reg_188                |   3|   0|    3|          0|
    |j_2_reg_511                |   3|   0|    3|          0|
    |j_3_reg_542                |   3|   0|    3|          0|
    |j_reg_166                  |   3|   0|    3|          0|
    |tmp_12_reg_503             |   5|   0|    5|          0|
    |tmp_14_reg_534             |   5|   0|    5|          0|
    |tmp_17_reg_521             |   5|   0|    5|          0|
    |tmp_19_cast_reg_547        |  64|   0|   64|          0|
    |tmp_9_reg_498              |   5|   0|    5|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 120|   0|  120|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | memory_transfer | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | memory_transfer | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | memory_transfer | return value |
|ap_done                  | out |    1| ap_ctrl_hs | memory_transfer | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | memory_transfer | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | memory_transfer | return value |
|memory_block_V_address0  | out |    4|  ap_memory |  memory_block_V |     array    |
|memory_block_V_ce0       | out |    1|  ap_memory |  memory_block_V |     array    |
|memory_block_V_we0       | out |    1|  ap_memory |  memory_block_V |     array    |
|memory_block_V_d0        | out |    1|  ap_memory |  memory_block_V |     array    |
|memory_block_V_q0        |  in |    1|  ap_memory |  memory_block_V |     array    |
|index_list_V_address0    | out |    1|  ap_memory |   index_list_V  |     array    |
|index_list_V_ce0         | out |    1|  ap_memory |   index_list_V  |     array    |
|index_list_V_q0          |  in |    2|  ap_memory |   index_list_V  |     array    |
|passed_LL_V_address0     | out |    1|  ap_memory |   passed_LL_V   |     array    |
|passed_LL_V_ce0          | out |    1|  ap_memory |   passed_LL_V   |     array    |
|passed_LL_V_we0          | out |    1|  ap_memory |   passed_LL_V   |     array    |
|passed_LL_V_d0           | out |    1|  ap_memory |   passed_LL_V   |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

