WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500095 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000095 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250096 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250096 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14324123 heartbeat IPC: 1.072 cumulative IPC: 0.6193 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30452561 heartbeat IPC: 0.62 cumulative IPC: 0.6198 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 46653700 heartbeat IPC: 0.6172 cumulative IPC: 0.6188 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 62821884 heartbeat IPC: 0.6185 cumulative IPC: 0.6187 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 79026981 heartbeat IPC: 0.6171 cumulative IPC: 0.6183 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 95226802 heartbeat IPC: 0.6173 cumulative IPC: 0.6181 (Simulation time: 00 hr 06 min 48 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv184.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 111218673 heartbeat IPC: 0.6253 cumulative IPC: 0.6192 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 127198545 heartbeat IPC: 0.6258 cumulative IPC: 0.6201 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 143258847 heartbeat IPC: 0.6227 cumulative IPC: 0.6204 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 159299922 heartbeat IPC: 0.6234 cumulative IPC: 0.6207 (Simulation time: 00 hr 11 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 161100353 cumulative IPC: 0.6207 (Simulation time: 00 hr 11 min 34 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 161100353 cumulative IPC: 0.6207 (Simulation time: 00 hr 11 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv184.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6207 instructions: 100000000 cycles: 161100353
CPU 0 Branch Prediction Accuracy: 70.79% MPKI: 51.86 Average ROB Occupancy at Mispredict: 3.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.536
BRANCH_INDIRECT: 36
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.63
BRANCH_INDIRECT_CALL: 2.32
BRANCH_RETURN: 1.34

LLC TOTAL        ACCESS:     583539 HIT:     575899 MISS:       7640
LLC LOAD         ACCESS:     420225 HIT:     412641 MISS:       7584
LLC RFO          ACCESS:      63092 HIT:      63091 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      99899 HIT:      99899 MISS:          0
LLC TRANSLATION  ACCESS:        323 HIT:        268 MISS:         55
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196.3 cycles
cpu0_DTLB TOTAL        ACCESS:   27756314 HIT:   26635127 MISS:    1121187
cpu0_DTLB LOAD         ACCESS:   27756314 HIT:   26635127 MISS:    1121187
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.738 cycles
cpu0_ITLB TOTAL        ACCESS:   12031524 HIT:    9674518 MISS:    2357006
cpu0_ITLB LOAD         ACCESS:   12031524 HIT:    9674518 MISS:    2357006
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.961 cycles
cpu0_L1D TOTAL        ACCESS:   34773025 HIT:   31176527 MISS:    3596498
cpu0_L1D LOAD         ACCESS:   20791650 HIT:   18849860 MISS:    1941790
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13980692 HIT:   12326667 MISS:    1654025
cpu0_L1D TRANSLATION  ACCESS:        683 HIT:          0 MISS:        683
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.261 cycles
cpu0_L1I TOTAL        ACCESS:   13565279 HIT:    5843894 MISS:    7721385
cpu0_L1I LOAD         ACCESS:   13565279 HIT:    5843894 MISS:    7721385
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.436 cycles
cpu0_L2C TOTAL        ACCESS:    9454048 HIT:    8961035 MISS:     493013
cpu0_L2C LOAD         ACCESS:    7723471 HIT:    7303246 MISS:     420225
cpu0_L2C RFO          ACCESS:     583680 HIT:     520588 MISS:      63092
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1146215 HIT:    1136842 MISS:       9373
cpu0_L2C TRANSLATION  ACCESS:        682 HIT:        359 MISS:        323
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 22.68 cycles
cpu0_STLB TOTAL        ACCESS:    2108045 HIT:    2107375 MISS:        670
cpu0_STLB LOAD         ACCESS:    2108045 HIT:    2107375 MISS:        670
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 58.55 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3446
  ROW_BUFFER_MISS:       4194
 AVG DBUS CONGESTED CYCLE: 3.948
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          1
