INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling FIRTester.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_n11_strm.cpp
   Compiling FIR.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_n11_strm_util.cpp
   Compiling apatb_fir_n11_strm_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
>> Start test!
>> Comparing against output data...
>> Test passed!
------------------------
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_n11_strm_top glbl -Oenable_linking_all_libraries -prj fir_n11_strm.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s fir_n11_strm -debug wave 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_s_pstrmInput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pstrmInput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm_regslice_both
INFO: [VRFC 10-311] analyzing module fir_n11_strm_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_n11_strm_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_s_pstrmOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pstrmOutput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm_control_s_axi
INFO: [VRFC 10-311] analyzing module fir_n11_strm_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm_fir_n11_strm_Pipeline_XFER_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm_fir_n11_strm_Pipeline_XFER_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_n11_strm_mul_32s_32s_32_1_1(...
Compiling module xil_defaultlib.fir_n11_strm_flow_control_loop_p...
Compiling module xil_defaultlib.fir_n11_strm_fir_n11_strm_Pipeli...
Compiling module xil_defaultlib.fir_n11_strm_control_s_axi_ram(M...
Compiling module xil_defaultlib.fir_n11_strm_control_s_axi
Compiling module xil_defaultlib.fir_n11_strm_regslice_both
Compiling module xil_defaultlib.fir_n11_strm_regslice_both(DataW...
Compiling module xil_defaultlib.fir_n11_strm_regslice_both(DataW...
Compiling module xil_defaultlib.fir_n11_strm
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_pstrmInput
Compiling module xil_defaultlib.AESL_axi_s_pstrmOutput
Compiling module xil_defaultlib.AESL_axi_slave_control
WARNING: [XSIM 43-3373] "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_slave_control.v" Line 567. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_slave_control.v" Line 576. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/AESL_axi_slave_control.v" Line 617. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_n11_strm_top
Compiling module work.glbl
Built simulation snapshot fir_n11_strm

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir_n11_strm/xsim_script.tcl
# xsim {fir_n11_strm} -view {{fir_n11_strm_dataflow_ana.wcfg}} -tclbatch {fir_n11_strm.tcl} -protoinst {fir_n11_strm.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file fir_n11_strm.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm//AESL_inst_fir_n11_strm_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112_activity
Time resolution is 1 ps
open_wave_config fir_n11_strm_dataflow_ana.wcfg
source fir_n11_strm.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set an32Coef__regXferLeng__return_group [add_wave_group an32Coef__regXferLeng__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/interrupt -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_BRESP -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_BREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_BVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_RRESP -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_RDATA -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_RREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_RVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_ARREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_ARVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_ARADDR -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_WSTRB -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_WDATA -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_WREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_WVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_AWREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_AWVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_control_AWADDR -into $an32Coef__regXferLeng__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TDEST -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TID -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TUSER -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TSTRB -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TKEEP -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TDEST -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TID -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TUSER -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TSTRB -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TKEEP -into $return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_done -into $blocksiggroup
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_ready -into $blocksiggroup
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_n11_strm_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_n11_strm_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_n11_strm_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_an32Coef -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_regXferLeng -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_an32Coef__regXferLeng__return_group [add_wave_group an32Coef__regXferLeng__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_fir_n11_strm_top/control_INTERRUPT -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_BRESP -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/control_BREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_BVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_RRESP -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/control_RDATA -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/control_RREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_RVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_ARREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_ARVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_ARADDR -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/control_WSTRB -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/control_WDATA -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/control_WREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_WVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_AWREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_AWVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/control_AWADDR -into $tb_an32Coef__regXferLeng__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TID -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TID -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TDATA -into $tb_return_group -radix hex
## save_wave_config fir_n11_strm.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "67855000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 67915 ns : File "/home/ubuntu/course-lab_2/axi_stream_hls/solution1/sim/verilog/fir_n11_strm.autotb.v" Line 458
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2995.383 ; gain = 0.000 ; free physical = 3406 ; free virtual = 8741
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 30 01:52:26 2023...
>> Start test!
>> Comparing against output data...
>> Test passed!
------------------------
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
