{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "30000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "BE177176557E59FEACE2FE04795A2B22",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/processing_system7_0_FCLK_CLK1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_addrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[31]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[30]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[29]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[28]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[27]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[26]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[25]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[24]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[23]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[22]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[21]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[20]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[19]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[18]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[17]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[16]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[15]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[14]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[13]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[12]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[11]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[10]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[9]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[8]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[7]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[6]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[5]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[4]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[3]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[2]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[1]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_addrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/blk_mem_gen_0_doutb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[31]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[30]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[29]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[28]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[27]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[26]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[25]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[24]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[23]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[22]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[21]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[20]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[19]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[18]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[17]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[16]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[15]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[14]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[13]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[12]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[11]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[10]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[9]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[8]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[7]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[6]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[5]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[4]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[3]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[2]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[1]"
                                            },
                                            {
                                                "name": "design_1_i/blk_mem_gen_0_doutb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_enb",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_rstb",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_web",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_web[3]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_web[2]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_web[1]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_web[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[15]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[14]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[13]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[12]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[11]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[10]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[9]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[8]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[7]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[6]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[5]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[4]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[3]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[2]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[1]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_i[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[15]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[14]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[13]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[12]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[11]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[10]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[9]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[8]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[7]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[6]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[5]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[4]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[3]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[2]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[1]"
                                            },
                                            {
                                                "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_q[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_duc_data_in_vld",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/fpga_controller_rx_tx_0_duc_start",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}