<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ARMBaseInstrInfo.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ARMBaseInstrInfo_8cpp.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ARMBaseInstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="ARM_8h_source.html">ARM.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMBaseRegisterInfo_8h_source.html">ARMBaseRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMConstantPoolValue_8h_source.html">ARMConstantPoolValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMFeatures_8h_source.html">ARMFeatures.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMHazardRecognizer_8h_source.html">ARMHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMMachineFunctionInfo_8h_source.html">ARMMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMAddressingModes_8h_source.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BranchProbability_8h_source.html">llvm/Support/BranchProbability.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;ARMGenInstrInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ARMBaseInstrInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="ARMBaseInstrInfo_8cpp__incl.png" border="0" usemap="#ARMBaseInstrInfo_8cpp" alt=""/></div>
<map name="ARMBaseInstrInfo_8cpp" id="ARMBaseInstrInfo_8cpp">
<area shape="rect" id="node2" href="ARM_8h.html" title="ARM.h" alt="" coords="731,177,793,203"/>
<area shape="rect" id="node8" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1504,355,1689,382"/>
<area shape="rect" id="node11" href="ARMBaseInstrInfo_8h.html" title="ARMBaseInstrInfo.h" alt="" coords="423,87,560,114"/>
<area shape="rect" id="node18" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="405,169,586,211"/>
<area shape="rect" id="node21" href="ARMBaseRegisterInfo_8h.html" title="ARMBaseRegisterInfo.h" alt="" coords="687,87,845,114"/>
<area shape="rect" id="node24" href="ARMConstantPoolValue_8h.html" title="ARMConstantPoolValue.h" alt="" coords="1530,266,1701,293"/>
<area shape="rect" id="node25" href="MachineConstantPool_8h.html" title="llvm/CodeGen/MachineConstant\lPool.h" alt="" coords="1888,348,2095,389"/>
<area shape="rect" id="node27" href="ARMFeatures_8h.html" title="ARMFeatures.h" alt="" coords="869,87,980,114"/>
<area shape="rect" id="node28" href="ARMHazardRecognizer_8h.html" title="ARMHazardRecognizer.h" alt="" coords="1005,87,1170,114"/>
<area shape="rect" id="node30" href="ARMMachineFunctionInfo_8h.html" title="ARMMachineFunctionInfo.h" alt="" coords="2257,177,2440,203"/>
<area shape="rect" id="node34" href="ARMAddressingModes_8h.html" title="MCTargetDesc/ARMAddressing\lModes.h" alt="" coords="3379,169,3583,211"/>
<area shape="rect" id="node37" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="2729,266,2877,293"/>
<area shape="rect" id="node38" href="LiveVariables_8h.html" title="llvm/CodeGen/LiveVariables.h" alt="" coords="1934,177,2126,203"/>
<area shape="rect" id="node39" href="MachineFrameInfo_8h.html" title="llvm/CodeGen/MachineFrame\lInfo.h" alt="" coords="1287,348,1480,389"/>
<area shape="rect" id="node40" href="MachineJumpTableInfo_8h.html" title="llvm/CodeGen/MachineJump\lTableInfo.h" alt="" coords="1768,80,1956,121"/>
<area shape="rect" id="node41" href="MachineMemOperand_8h.html" title="llvm/CodeGen/MachineMemOperand.h" alt="" coords="1347,177,1591,203"/>
<area shape="rect" id="node42" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2465,169,2667,211"/>
<area shape="rect" id="node43" href="SelectionDAGNodes_8h.html" title="llvm/CodeGen/SelectionDAGNodes.h" alt="" coords="2877,87,3111,114"/>
<area shape="rect" id="node44" href="Constants_8h.html" title="llvm/IR/Constants.h" alt="" coords="3221,177,3354,203"/>
<area shape="rect" id="node45" href="Function_8h.html" title="llvm/IR/Function.h" alt="" coords="3237,87,3364,114"/>
<area shape="rect" id="node46" href="GlobalValue_8h.html" title="llvm/IR/GlobalValue.h" alt="" coords="3607,177,3752,203"/>
<area shape="rect" id="node47" href="MCAsmInfo_8h.html" title="llvm/MC/MCAsmInfo.h" alt="" coords="1980,87,2131,114"/>
<area shape="rect" id="node48" href="BranchProbability_8h.html" title="llvm/Support/BranchProbability.h" alt="" coords="1053,355,1263,382"/>
<area shape="rect" id="node49" href="CommandLine_8h.html" title="llvm/Support/CommandLine.h" alt="" coords="2052,266,2243,293"/>
<area shape="rect" id="node50" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="3440,87,3585,114"/>
<area shape="rect" id="node3" href="ARMBaseInfo_8h.html" title="MCTargetDesc/ARMBaseInfo.h" alt="" coords="725,266,927,293"/>
<area shape="rect" id="node4" href="ARMMCTargetDesc_8h.html" title="ARMMCTargetDesc.h" alt="" coords="594,355,741,382"/>
<area shape="rect" id="node9" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="2267,266,2454,293"/>
<area shape="rect" id="node12" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1877,266,2028,293"/>
<area shape="rect" id="node17" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="115,266,257,293"/>
<area shape="rect" id="node20" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="197,177,381,203"/>
<area shape="rect" id="node13" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="3097,437,3269,464"/>
<area shape="rect" id="node19" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="282,266,498,293"/>
<area shape="rect" id="node22" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2479,259,2653,300"/>
<area shape="rect" id="node26" href="Casting_8h.html" title="llvm/Support/Casting.h" alt="" coords="1713,355,1864,382"/>
<area shape="rect" id="node29" href="ScoreboardHazardRecognizer_8h.html" title="llvm/CodeGen/ScoreboardHazard\lRecognizer.h" alt="" coords="765,348,978,389"/>
<area shape="rect" id="node31" href="ARMSubtarget_8h.html" title="ARMSubtarget.h" alt="" coords="1053,266,1170,293"/>
<area shape="rect" id="node32" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="2901,266,3044,293"/>
<area shape="rect" id="node35" href="APFloat_8h.html" title="This file declares a class to represent arbitrary precision floating point values and provide a varie..." alt="" coords="3271,266,3407,293"/>
<area shape="rect" id="node36" href="APInt_8h.html" title="This file implements a class to represent arbitrary precision integral constant values and operations..." alt="" coords="3221,355,3343,382"/>
</map>
</div>
</div>
<p><a href="ARMBaseInstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structARM__MLxEntry.html" title="ARM_MLxEntry - Record information about MLA / MLS instructions. ">ARM_MLxEntry</a> - Record information about MLA / MLS instructions.  <a href="structARM__MLxEntry.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9716711ecfa12e9b08bf9bca20b52429"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a> { <a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0">ExeGeneric</a> = 0, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01">ExeVFP</a> = 1, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2">ExeNEON</a> = 2
 }</td></tr>
<tr class="separator:a9716711ecfa12e9b08bf9bca20b52429"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7ceb44c13a5a15157d5f663fa961fb98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Compiler_8h.html#ac6a5e0eb6a9944baf6ba14b640eab6e1">LLVM_ATTRIBUTE_NOINLINE</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a7ceb44c13a5a15157d5f663fa961fb98">getNumJTEntries</a> (const std::vector&lt; <a class="el" href="structllvm_1_1MachineJumpTableEntry.html">MachineJumpTableEntry</a> &gt; &amp;JT, unsigned JTI)</td></tr>
<tr class="memdesc:a7ceb44c13a5a15157d5f663fa961fb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIXME: Works around a gcc miscompilation with -fstrict-aliasing.  <a href="#a7ceb44c13a5a15157d5f663fa961fb98">More...</a><br /></td></tr>
<tr class="separator:a7ceb44c13a5a15157d5f663fa961fb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c263d194af0af601f8fe37e10f1ea74"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a2c263d194af0af601f8fe37e10f1ea74">duplicateCPV</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, unsigned &amp;CPI)</td></tr>
<tr class="separator:a2c263d194af0af601f8fe37e10f1ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2f252f9fc7d4ae9a5d7ec3da07a54b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#afd2f252f9fc7d4ae9a5d7ec3da07a54b">canFoldIntoMOVCC</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, const <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>, const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:afd2f252f9fc7d4ae9a5d7ec3da07a54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a0d1999c0408a2ca70902db420c596"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a33a0d1999c0408a2ca70902db420c596">isSuitableForMask</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;MI, unsigned SrcReg, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CmpMask, bool CommonUse)</td></tr>
<tr class="separator:a33a0d1999c0408a2ca70902db420c596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f76da5e042c72f0e78b114d0e365d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a78f76da5e042c72f0e78b114d0e365d2">getSwappedCondition</a> (<a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="el" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)</td></tr>
<tr class="separator:a78f76da5e042c72f0e78b114d0e365d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3384fe4d7439c43ce831ee300a4d522b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a3384fe4d7439c43ce831ee300a4d522b">isRedundantFlagInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpI, unsigned SrcReg, unsigned SrcReg2, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> ImmValue, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OI)</td></tr>
<tr class="separator:a3384fe4d7439c43ce831ee300a4d522b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6629ec6bb6d754c9fc7132f69a6a45ea"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a6629ec6bb6d754c9fc7132f69a6a45ea">getNumMicroOpsSwiftLdSt</a> (const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a6629ec6bb6d754c9fc7132f69a6a45ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69905d1272d640d4bd54212ab54beaa0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a69905d1272d640d4bd54212ab54beaa0">getBundledDefMI</a> (const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned &amp;DefIdx, unsigned &amp;Dist)</td></tr>
<tr class="separator:a69905d1272d640d4bd54212ab54beaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069e150acc88aaa0d93efc5a11b14de3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a069e150acc88aaa0d93efc5a11b14de3">getBundledUseMI</a> (const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned &amp;UseIdx, unsigned &amp;Dist)</td></tr>
<tr class="separator:a069e150acc88aaa0d93efc5a11b14de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e65c85fd74449f473f541542825cdd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a7e65c85fd74449f473f541542825cdd8">adjustDefLatency</a> (const <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, const <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *DefMCID, unsigned DefAlign)</td></tr>
<tr class="separator:a7e65c85fd74449f473f541542825cdd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a8faff5770ac9abcc38b6a74380aeeec5">getCorrespondingDRegAndLane</a> (const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, unsigned SReg, unsigned &amp;Lane)</td></tr>
<tr class="separator:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf27cb591f496a632979c8ac607baf8c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#adf27cb591f496a632979c8ac607baf8c">getImplicitSPRUseForDPRUse</a> (const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned DReg, unsigned Lane, unsigned &amp;ImplicitSReg)</td></tr>
<tr class="separator:adf27cb591f496a632979c8ac607baf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a> (&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 3-addr conv&quot;))</td></tr>
<tr class="separator:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bb217193a5d63a232f9708683397a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a66bb217193a5d63a232f9708683397a2">WidenVMOVS</a> (&quot;widen-vmovs&quot;, cl::Hidden, cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Widen ARM vmovs <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> vmovd when <a class="el" href="Target_2ARM_2README_8txt.html#afa4b88db99757d588d8206e7f0783700">possible</a>&quot;))</td></tr>
<tr class="separator:a66bb217193a5d63a232f9708683397a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ef99d0c38ffb09797db37080cad260"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a19ef99d0c38ffb09797db37080cad260">SwiftPartialUpdateClearance</a> (&quot;swift-partial-update-clearance&quot;, cl::Hidden, cl::init(12), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Clearance before partial <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> updates&quot;))</td></tr>
<tr class="separator:a19ef99d0c38ffb09797db37080cad260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de685f215df81fe66267171364ab6b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a97de685f215df81fe66267171364ab6b">ARM_MLxTable</a> []</td></tr>
<tr class="separator:a97de685f215df81fe66267171364ab6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a6282aa121bbcfb3d8a25be63c0b3dc33">AddSubFlagsOpcodeMap</a> []</td></tr>
<tr class="separator:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0"></a>ExeGeneric&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01"></a>ExeVFP&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2"></a>ExeNEON&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03933">3933</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a7e65c85fd74449f473f541542825cdd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> adjustDefLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td>
          <td class="paramname"><em>DefMCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return the number of cycles to add to (or subtract from) the static itinerary based on the def opcode and alignment. The caller will ensure that adjusted latency is at least one cycle. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03289">3289</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00181">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00254">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00259">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00257">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00037">llvm::ARM_AM::sub</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="afd2f252f9fc7d4ae9a5d7ec3da07a54b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* canFoldIntoMOVCC </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Identify instructions that can be folded into a MOVCC instruction, and return the defining instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01668">1668</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00308">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00327">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00236">llvm::MachineOperand::isCPI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00234">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00240">llvm::MachineOperand::isJTI()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00404">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01228">llvm::MachineInstr::isSafeToMove()</a>, <a class="el" href="MachineOperand_8h_source.html#l00309">llvm::MachineOperand::isTied()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01725">llvm::ARMBaseInstrInfo::optimizeSelect()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c263d194af0af601f8fe37e10f1ea74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned duplicateCPV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>CPI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Create a copy of a const pool value. Update CPI to the new index and return the label UID. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01234">1234</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMConstantPoolValue_8h_source.html#l00034">llvm::ARMCP::CPBlockAddress</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00035">llvm::ARMCP::CPLSDA</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00032">llvm::ARMCP::CPValue</a>, <a class="el" href="ARMConstantPoolValue_8cpp_source.html#l00127">llvm::ARMConstantPoolConstant::Create()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00201">llvm::ARMFunctionInfo::createPICLabelUId()</a>, <a class="el" href="MachineFunction_8h_source.html#l00192">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00865">llvm::MachineConstantPool::getConstantPoolIndex()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00161">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="Function_8cpp_source.html#l00167">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00151">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00236">llvm::MachineFunction::getInfo()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01277">llvm::ARMBaseInstrInfo::reMaterialize()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01305">llvm::ARMBaseInstrInfo::duplicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01277">llvm::ARMBaseInstrInfo::reMaterialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a69905d1272d640d4bd54212ab54beaa0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledDefMI </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03233">3233</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, and <a class="el" href="STLExtras_8h_source.html#l00167">llvm::prior()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a069e150acc88aaa0d93efc5a11b14de3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledUseMI </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>UseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03257">3257</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00229">llvm::MachineBasicBlock::instr_end()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a8faff5770ac9abcc38b6a74380aeeec5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getCorrespondingDRegAndLane </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Lane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03973">3973</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00457">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="adf27cb591f496a632979c8ac607baf8c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getImplicitSPRUseForDPRUse </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>ImplicitSReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getImplicitSPRUseForDPRUse - Given a use of a DPR register and lane, set ImplicitSReg to a register number that must be marked as implicit-use or zero if no register needs to be defined as implicit-use.</p>
<p>If the function cannot determine if an SPR should be marked implicit use or not, it returns false.</p>
<p>This function handles cases where an instruction is being modified from taking an SPR to a DPR[Lane]. A use of the DPR is being added, which may conflict with an earlier def of an SPR corresponding to DPR<a href="i.e. the other
lane of the DPR">Lane^1</a>.</p>
<p>If the other SPR is defined, an implicit-use of it should be added. Else, (including the case where the DPR itself is defined), it should not. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04003">4003</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8cpp_source.html#l01144">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="MachineInstr_8h_source.html#l00753">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00587">llvm::MachineBasicBlock::LQR_Live</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::LQR_Unknown</a>, and <a class="el" href="MachineInstr_8h_source.html#l00724">llvm::MachineInstr::readsRegister()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ceb44c13a5a15157d5f663fa961fb98"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getNumJTEntries </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="structllvm_1_1MachineJumpTableEntry.html">MachineJumpTableEntry</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>JT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>JTI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FIXME: Works around a gcc miscompilation with -fstrict-aliasing. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00542">542</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00550">llvm::ARMBaseInstrInfo::GetInstSizeInBytes()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00520">llvm::ARMBaseInstrInfo::isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a6629ec6bb6d754c9fc7132f69a6a45ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getNumMicroOpsSwiftLdSt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02578">2578</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00450">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00242">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00570">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00037">llvm::ARM_AM::sub</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>.</p>

</div>
</div>
<a class="anchor" id="a78f76da5e042c72f0e78b114d0e365d2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> getSwappedCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSwappedCondition - assume the flags are set by MI(a,b), return the condition code if we modify the instructions such that flags are set by MI(b,a). </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02176">2176</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::GT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::HI</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::HS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::LO</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::LS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::LT</a>, and <a class="el" href="ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::NE</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a3384fe4d7439c43ce831ee300a4d522b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isRedundantFlagInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>ImmValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>OI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isRedundantFlagInstr - check whether the first instruction, whose only purpose is to update flags, can be made redundant. CMPrr can be made redundant by SUBrr if the operands are the same. CMPri can be made redundant by SUBri if the operands are the same. This function can be extended later on. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02197">2197</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a33a0d1999c0408a2ca70902db420c596"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSuitableForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>CommonUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isSuitableForMask - Identify a suitable 'and' instruction that operates on the given source register and applies the same mask as a 'tst' instruction. Provide a limited look-through for copies. When successful, MI will hold the found instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02148">2148</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01588">AND</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, and <a class="el" href="STLExtras_8h_source.html#l00154">llvm::next()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a6282aa121bbcfb3d8a25be63c0b3dc33"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a> AddSubFlagsOpcodeMap[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">  {ARM::ADDSri, ARM::ADDri},</div><div class="line">  {ARM::ADDSrr, ARM::ADDrr},</div><div class="line">  {ARM::ADDSrsi, ARM::ADDrsi},</div><div class="line">  {ARM::ADDSrsr, ARM::ADDrsr},</div><div class="line"></div><div class="line">  {ARM::SUBSri, ARM::SUBri},</div><div class="line">  {ARM::SUBSrr, ARM::SUBrr},</div><div class="line">  {ARM::SUBSrsi, ARM::SUBrsi},</div><div class="line">  {ARM::SUBSrsr, ARM::SUBrsr},</div><div class="line"></div><div class="line">  {ARM::RSBSri, ARM::RSBri},</div><div class="line">  {ARM::RSBSrsi, ARM::RSBrsi},</div><div class="line">  {ARM::RSBSrsr, ARM::RSBrsr},</div><div class="line"></div><div class="line">  {ARM::t2ADDSri, ARM::t2ADDri},</div><div class="line">  {ARM::t2ADDSrr, ARM::t2ADDrr},</div><div class="line">  {ARM::t2ADDSrs, ARM::t2ADDrs},</div><div class="line"></div><div class="line">  {ARM::t2SUBSri, ARM::t2SUBri},</div><div class="line">  {ARM::t2SUBSrr, ARM::t2SUBrr},</div><div class="line">  {ARM::t2SUBSrs, ARM::t2SUBrs},</div><div class="line"></div><div class="line">  {ARM::t2RSBSri, ARM::t2RSBri},</div><div class="line">  {ARM::t2RSBSrs, ARM::t2RSBrs},</div><div class="line">}</div></div><!-- fragment -->
<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01790">1790</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a97de685f215df81fe66267171364ab6b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a> ARM_MLxTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">  </div><div class="line">  </div><div class="line">  { ARM::VMLAS,       ARM::VMULS,       ARM::VADDS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VMLSS,       ARM::VMULS,       ARM::VSUBS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VMLAD,       ARM::VMULD,       ARM::VADDD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VMLSD,       ARM::VMULD,       ARM::VSUBD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VNMLAS,      ARM::VNMULS,      ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div><div class="line">  { ARM::VNMLSS,      ARM::VMULS,       ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div><div class="line">  { ARM::VNMLAD,      ARM::VNMULD,      ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div><div class="line">  { ARM::VNMLSD,      ARM::VMULD,       ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div><div class="line"></div><div class="line">  </div><div class="line">  { ARM::VMLAfd,      ARM::VMULfd,      ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VMLSfd,      ARM::VMULfd,      ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VMLAfq,      ARM::VMULfq,      ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VMLSfq,      ARM::VMULfq,      ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div><div class="line">  { ARM::VMLAslfd,    ARM::VMULslfd,    ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div><div class="line">  { ARM::VMLSslfd,    ARM::VMULslfd,    ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div><div class="line">  { ARM::VMLAslfq,    ARM::VMULslfq,    ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div><div class="line">  { ARM::VMLSslfq,    ARM::VMULslfq,    ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div><div class="line">}</div></div><!-- fragment -->
<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00067">67</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ac0d783c80fd0f6ac590557c9d09bf5b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableARM3Addr(&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 3-addr conv&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00122">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a19ef99d0c38ffb09797db37080cad260"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;unsigned&gt; SwiftPartialUpdateClearance(&quot;swift-partial-update-clearance&quot;, cl::Hidden, cl::init(12), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Clearance before partial <a class="el" href="Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> updates&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04238">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>.</p>

</div>
</div>
<a class="anchor" id="a66bb217193a5d63a232f9708683397a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; WidenVMOVS(&quot;widen-vmovs&quot;, cl::Hidden, cl::init(<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Widen ARM vmovs <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> vmovd when <a class="el" href="Target_2ARM_2README_8txt.html#afa4b88db99757d588d8206e7f0783700">possible</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01165">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:33 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
