

================================================================
== Vitis HLS Report for 'upsamp4'
================================================================
* Date:           Wed Feb 28 00:00:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      515|      515|  5.150 us|  5.150 us|  516|  516|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |sp_upsamp_ap_fixed_32_6_5_3_0_U0  |sp_upsamp_ap_fixed_32_6_5_3_0_s  |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
        +----------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     259|     573|    -|
|Memory           |        0|     -|     128|      16|    0|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     388|     598|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |             Instance             |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |sp_upsamp_ap_fixed_32_6_5_3_0_U0  |sp_upsamp_ap_fixed_32_6_5_3_0_s  |        0|   0|  259|  573|    0|
    +----------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                             |                                 |        0|   0|  259|  573|    0|
    +----------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |upsam_buf4_V_U    |upsamp4_upsam_buf4_V_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |upsam_buf4_V_1_U  |upsamp4_upsam_buf4_V_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                    |        0| 128|  16|    0|    32|   64|     2|         1024|
    +------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_start              |   in|    1|  ap_ctrl_hs|        upsamp4|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|        upsamp4|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|        upsamp4|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|        upsamp4|  return value|
|ap_clk                |   in|    1|  ap_ctrl_hs|        upsamp4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        upsamp4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        upsamp4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        upsamp4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        upsamp4|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|        upsamp4|  return value|
|conv4_out22_dout      |   in|   32|     ap_fifo|    conv4_out22|       pointer|
|conv4_out22_empty_n   |   in|    1|     ap_fifo|    conv4_out22|       pointer|
|conv4_out22_read      |  out|    1|     ap_fifo|    conv4_out22|       pointer|
|upsamp4_out23_din     |  out|   32|     ap_fifo|  upsamp4_out23|       pointer|
|upsamp4_out23_full_n  |   in|    1|     ap_fifo|  upsamp4_out23|       pointer|
|upsamp4_out23_write   |  out|    1|     ap_fifo|  upsamp4_out23|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 3 [1/1] (0.67ns)   --->   "%upsam_buf4_V = alloca i64 1" [AutoEncoder.cpp:251]   --->   Operation 3 'alloca' 'upsam_buf4_V' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 4 [1/1] (0.67ns)   --->   "%upsam_buf4_V_1 = alloca i64 1" [AutoEncoder.cpp:251]   --->   Operation 4 'alloca' 'upsam_buf4_V_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln252 = call void @sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >, i32 %upsam_buf4_V, i32 %upsam_buf4_V_1, i32 %conv4_out22, i32 %upsamp4_out23" [AutoEncoder.cpp:252]   --->   Operation 5 'call' 'call_ln252' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln250 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7" [AutoEncoder.cpp:250]   --->   Operation 6 'specdataflowpipeline' 'specdataflowpipeline_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp4_out23, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv4_out22, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln252 = call void @sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >, i32 %upsam_buf4_V, i32 %upsam_buf4_V_1, i32 %conv4_out22, i32 %upsamp4_out23" [AutoEncoder.cpp:252]   --->   Operation 9 'call' 'call_ln252' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln253 = ret" [AutoEncoder.cpp:253]   --->   Operation 10 'ret' 'ret_ln253' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv4_out22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp4_out23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
upsam_buf4_V               (alloca              ) [ 001]
upsam_buf4_V_1             (alloca              ) [ 001]
specdataflowpipeline_ln250 (specdataflowpipeline) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
call_ln252                 (call                ) [ 000]
ret_ln253                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv4_out22">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv4_out22"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="upsamp4_out23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp4_out23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="upsam_buf4_V_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsam_buf4_V/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="upsam_buf4_V_1_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsam_buf4_V_1/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_sp_upsamp_ap_fixed_32_6_5_3_0_s_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="0" index="3" bw="32" slack="0"/>
<pin id="33" dir="0" index="4" bw="32" slack="0"/>
<pin id="34" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln252/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="20" pin="1"/><net_sink comp="28" pin=1"/></net>

<net id="37"><net_src comp="24" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="28" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsamp4_out23 | {1 2 }
 - Input state : 
	Port: upsamp4 : conv4_out22 | {1 2 }
  - Chain level:
	State 1
		call_ln252 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   call   | grp_sp_upsamp_ap_fixed_32_6_5_3_0_s_fu_28 |  3.515  |   316   |   403   |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  3.515  |   316   |   403   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
| upsam_buf4_V |    0   |   64   |    8   |    0   |
|upsam_buf4_V_1|    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   128  |   16   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   316  |   403  |    -   |
|   Memory  |    0   |    -   |   128  |   16   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   444  |   419  |    0   |
+-----------+--------+--------+--------+--------+--------+
