

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Apr 27 13:46:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.691|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2020202|  2020202|  2020202|  2020202|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2020200|  2020200|     20202|          -|          -|   100|    no    |
        | + Loop 1.1      |    20200|    20200|       202|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      200|      200|         2|          -|          -|   100|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %coef) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([200 x i16]* %data_in) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([200 x i32]* %data_out) nounwind, !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [200 x i32]* %data_out, i64 0, i64 0" [fir.cpp:3]   --->   Operation 10 'getelementptr' 'data_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %.loopexit" [fir.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %i_0, -28" [fir.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [fir.cpp:10]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %.preheader1.preheader" [fir.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader1" [fir.cpp:12]   --->   Operation 19 'br' <Predicate = (!icmp_ln10)> <Delay = 0.60>
ST_2 : Operation 20 [2/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [fir.cpp:26]   --->   Operation 20 'load' 'v' <Predicate = (icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %j_0 to i8" [fir.cpp:12]   --->   Operation 22 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp eq i7 %j_0, -28" [fir.cpp:12]   --->   Operation 23 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 24 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.40ns)   --->   "%j = add i7 %j_0, 1" [fir.cpp:12]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %.preheader.preheader" [fir.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.60ns)   --->   "br label %.preheader" [fir.cpp:14]   --->   Operation 27 'br' <Predicate = (!icmp_ln12)> <Delay = 0.60>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%fir_0 = phi i16 [ %fir_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 29 'phi' 'fir_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %k_0 to i8" [fir.cpp:14]   --->   Operation 31 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.59ns)   --->   "%icmp_ln14 = icmp eq i7 %k_0, -28" [fir.cpp:14]   --->   Operation 32 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [fir.cpp:14]   --->   Operation 34 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %2, label %1" [fir.cpp:14]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.40ns)   --->   "%add_ln15 = add i8 %zext_ln12, %zext_ln14" [fir.cpp:15]   --->   Operation 36 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %add_ln15 to i64" [fir.cpp:15]   --->   Operation 37 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [200 x i16]* %data_in, i64 0, i64 %zext_ln15" [fir.cpp:15]   --->   Operation 38 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [fir.cpp:15]   --->   Operation 39 'load' 'data_in_load' <Predicate = (!icmp_ln14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 40 [1/1] (0.40ns)   --->   "%sub_ln15 = sub i7 -29, %k_0" [fir.cpp:15]   --->   Operation 40 'sub' 'sub_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i7 %sub_ln15 to i64" [fir.cpp:15]   --->   Operation 41 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%coef_addr = getelementptr [100 x i16]* %coef, i64 0, i64 %zext_ln15_1" [fir.cpp:15]   --->   Operation 42 'getelementptr' 'coef_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (1.15ns)   --->   "%coef_load = load i16* %coef_addr, align 2" [fir.cpp:15]   --->   Operation 43 'load' 'coef_load' <Predicate = (!icmp_ln14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %fir_0 to i32" [fir.cpp:17]   --->   Operation 44 'zext' 'zext_ln17' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %j_0 to i64" [fir.cpp:17]   --->   Operation 45 'zext' 'zext_ln17_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr [200 x i32]* %data_out, i64 0, i64 %zext_ln17_1" [fir.cpp:17]   --->   Operation 46 'getelementptr' 'data_out_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.15ns)   --->   "store i32 %zext_ln17, i32* %data_out_addr_1, align 4" [fir.cpp:17]   --->   Operation 47 'store' <Predicate = (icmp_ln14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader1" [fir.cpp:12]   --->   Operation 48 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 49 [1/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [fir.cpp:15]   --->   Operation 49 'load' 'data_in_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 50 [1/2] (1.15ns)   --->   "%coef_load = load i16* %coef_addr, align 2" [fir.cpp:15]   --->   Operation 50 'load' 'coef_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 51 [1/1] (0.49ns) (grouped into DSP with root node fir_1)   --->   "%mul_ln15 = mul i16 %data_in_load, %coef_load" [fir.cpp:15]   --->   Operation 51 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (2.03ns) (root node of the DSP)   --->   "%fir_1 = add i16 %mul_ln15, %fir_0" [fir.cpp:15]   --->   Operation 52 'add' 'fir_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader" [fir.cpp:14]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 54 [1/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [fir.cpp:26]   --->   Operation 54 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "ret i32 %v" [fir.cpp:31]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fir.cpp:10) [12]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', fir.cpp:26) on array 'data_out' [57]  (1.16 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('fir') with incoming values : ('fir', fir.cpp:15) [29]  (0.603 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', fir.cpp:14) [30]  (0 ns)
	'add' operation ('add_ln15', fir.cpp:15) [37]  (0.404 ns)
	'getelementptr' operation ('data_in_addr', fir.cpp:15) [39]  (0 ns)
	'load' operation ('data_in_load', fir.cpp:15) on array 'data_in' [40]  (1.16 ns)

 <State 5>: 3.69ns
The critical path consists of the following:
	'load' operation ('data_in_load', fir.cpp:15) on array 'data_in' [40]  (1.16 ns)
	'mul' operation of DSP[46] ('mul_ln15', fir.cpp:15) [45]  (0.494 ns)
	'add' operation of DSP[46] ('fir', fir.cpp:15) [46]  (2.04 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', fir.cpp:26) on array 'data_out' [57]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
