
Power_Tag_BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0d8  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  0800d218  0800d218  0000e218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d480  0800d480  0000e480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d488  0800d488  0000e488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d48c  0800d48c  0000e48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000d0  20000008  0800d490  0000f008  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  7 BLE_DRIVER_CONTEXT 00000035  200000d8  0800d560  0000f0d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000110  0800d595  0000f110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000654  20000124  0800d5a6  0000f124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000778  0800d5a6  0000f778  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000fa67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00010000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00010000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800d5a6  0000f1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0003480f  00000000  00000000  0000fa97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006da4  00000000  00000000  000442a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003238  00000000  00000000  0004b050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000026a6  00000000  00000000  0004e288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002e87c  00000000  00000000  0005092e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00036b74  00000000  00000000  0007f1aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0010de93  00000000  00000000  000b5d1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001c3bb1  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000d6f0  00000000  00000000  001c3bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005d  00000000  00000000  001d12e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000124 	.word	0x20000124
 800015c:	00000000 	.word	0x00000000
 8000160:	0800d1f4 	.word	0x0800d1f4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000128 	.word	0x20000128
 800017c:	0800d1f4 	.word	0x0800d1f4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_dmul>:
 8000190:	b570      	push	{r4, r5, r6, lr}
 8000192:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000196:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800019a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800019e:	bf1d      	ittte	ne
 80001a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001a4:	ea94 0f0c 	teqne	r4, ip
 80001a8:	ea95 0f0c 	teqne	r5, ip
 80001ac:	f000 f8de 	bleq	800036c <__aeabi_dmul+0x1dc>
 80001b0:	442c      	add	r4, r5
 80001b2:	ea81 0603 	eor.w	r6, r1, r3
 80001b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001c2:	bf18      	it	ne
 80001c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80001cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001d0:	d038      	beq.n	8000244 <__aeabi_dmul+0xb4>
 80001d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001d6:	f04f 0500 	mov.w	r5, #0
 80001da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001e6:	f04f 0600 	mov.w	r6, #0
 80001ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ee:	f09c 0f00 	teq	ip, #0
 80001f2:	bf18      	it	ne
 80001f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000200:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000204:	d204      	bcs.n	8000210 <__aeabi_dmul+0x80>
 8000206:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800020a:	416d      	adcs	r5, r5
 800020c:	eb46 0606 	adc.w	r6, r6, r6
 8000210:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000214:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000218:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800021c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000220:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000224:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000228:	bf88      	it	hi
 800022a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800022e:	d81e      	bhi.n	800026e <__aeabi_dmul+0xde>
 8000230:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000234:	bf08      	it	eq
 8000236:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800023a:	f150 0000 	adcs.w	r0, r0, #0
 800023e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000242:	bd70      	pop	{r4, r5, r6, pc}
 8000244:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000248:	ea46 0101 	orr.w	r1, r6, r1
 800024c:	ea40 0002 	orr.w	r0, r0, r2
 8000250:	ea81 0103 	eor.w	r1, r1, r3
 8000254:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000258:	bfc2      	ittt	gt
 800025a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800025e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000262:	bd70      	popgt	{r4, r5, r6, pc}
 8000264:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000268:	f04f 0e00 	mov.w	lr, #0
 800026c:	3c01      	subs	r4, #1
 800026e:	f300 80ab 	bgt.w	80003c8 <__aeabi_dmul+0x238>
 8000272:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000276:	bfde      	ittt	le
 8000278:	2000      	movle	r0, #0
 800027a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800027e:	bd70      	pople	{r4, r5, r6, pc}
 8000280:	f1c4 0400 	rsb	r4, r4, #0
 8000284:	3c20      	subs	r4, #32
 8000286:	da35      	bge.n	80002f4 <__aeabi_dmul+0x164>
 8000288:	340c      	adds	r4, #12
 800028a:	dc1b      	bgt.n	80002c4 <__aeabi_dmul+0x134>
 800028c:	f104 0414 	add.w	r4, r4, #20
 8000290:	f1c4 0520 	rsb	r5, r4, #32
 8000294:	fa00 f305 	lsl.w	r3, r0, r5
 8000298:	fa20 f004 	lsr.w	r0, r0, r4
 800029c:	fa01 f205 	lsl.w	r2, r1, r5
 80002a0:	ea40 0002 	orr.w	r0, r0, r2
 80002a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b0:	fa21 f604 	lsr.w	r6, r1, r4
 80002b4:	eb42 0106 	adc.w	r1, r2, r6
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 040c 	rsb	r4, r4, #12
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f304 	lsl.w	r3, r0, r4
 80002d0:	fa20 f005 	lsr.w	r0, r0, r5
 80002d4:	fa01 f204 	lsl.w	r2, r1, r4
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ec:	bf08      	it	eq
 80002ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002f2:	bd70      	pop	{r4, r5, r6, pc}
 80002f4:	f1c4 0520 	rsb	r5, r4, #32
 80002f8:	fa00 f205 	lsl.w	r2, r0, r5
 80002fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000300:	fa20 f304 	lsr.w	r3, r0, r4
 8000304:	fa01 f205 	lsl.w	r2, r1, r5
 8000308:	ea43 0302 	orr.w	r3, r3, r2
 800030c:	fa21 f004 	lsr.w	r0, r1, r4
 8000310:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	fa21 f204 	lsr.w	r2, r1, r4
 8000318:	ea20 0002 	bic.w	r0, r0, r2
 800031c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f094 0f00 	teq	r4, #0
 8000330:	d10f      	bne.n	8000352 <__aeabi_dmul+0x1c2>
 8000332:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000336:	0040      	lsls	r0, r0, #1
 8000338:	eb41 0101 	adc.w	r1, r1, r1
 800033c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000340:	bf08      	it	eq
 8000342:	3c01      	subeq	r4, #1
 8000344:	d0f7      	beq.n	8000336 <__aeabi_dmul+0x1a6>
 8000346:	ea41 0106 	orr.w	r1, r1, r6
 800034a:	f095 0f00 	teq	r5, #0
 800034e:	bf18      	it	ne
 8000350:	4770      	bxne	lr
 8000352:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000356:	0052      	lsls	r2, r2, #1
 8000358:	eb43 0303 	adc.w	r3, r3, r3
 800035c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000360:	bf08      	it	eq
 8000362:	3d01      	subeq	r5, #1
 8000364:	d0f7      	beq.n	8000356 <__aeabi_dmul+0x1c6>
 8000366:	ea43 0306 	orr.w	r3, r3, r6
 800036a:	4770      	bx	lr
 800036c:	ea94 0f0c 	teq	r4, ip
 8000370:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000374:	bf18      	it	ne
 8000376:	ea95 0f0c 	teqne	r5, ip
 800037a:	d00c      	beq.n	8000396 <__aeabi_dmul+0x206>
 800037c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000380:	bf18      	it	ne
 8000382:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000386:	d1d1      	bne.n	800032c <__aeabi_dmul+0x19c>
 8000388:	ea81 0103 	eor.w	r1, r1, r3
 800038c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000390:	f04f 0000 	mov.w	r0, #0
 8000394:	bd70      	pop	{r4, r5, r6, pc}
 8000396:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800039a:	bf06      	itte	eq
 800039c:	4610      	moveq	r0, r2
 800039e:	4619      	moveq	r1, r3
 80003a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003a4:	d019      	beq.n	80003da <__aeabi_dmul+0x24a>
 80003a6:	ea94 0f0c 	teq	r4, ip
 80003aa:	d102      	bne.n	80003b2 <__aeabi_dmul+0x222>
 80003ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003b0:	d113      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003b2:	ea95 0f0c 	teq	r5, ip
 80003b6:	d105      	bne.n	80003c4 <__aeabi_dmul+0x234>
 80003b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003bc:	bf1c      	itt	ne
 80003be:	4610      	movne	r0, r2
 80003c0:	4619      	movne	r1, r3
 80003c2:	d10a      	bne.n	80003da <__aeabi_dmul+0x24a>
 80003c4:	ea81 0103 	eor.w	r1, r1, r3
 80003c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003e2:	bd70      	pop	{r4, r5, r6, pc}

080003e4 <__aeabi_drsub>:
 80003e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e8:	e002      	b.n	80003f0 <__adddf3>
 80003ea:	bf00      	nop

080003ec <__aeabi_dsub>:
 80003ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003f0 <__adddf3>:
 80003f0:	b530      	push	{r4, r5, lr}
 80003f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003fa:	ea94 0f05 	teq	r4, r5
 80003fe:	bf08      	it	eq
 8000400:	ea90 0f02 	teqeq	r0, r2
 8000404:	bf1f      	itttt	ne
 8000406:	ea54 0c00 	orrsne.w	ip, r4, r0
 800040a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000412:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000416:	f000 80e2 	beq.w	80005de <__adddf3+0x1ee>
 800041a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000422:	bfb8      	it	lt
 8000424:	426d      	neglt	r5, r5
 8000426:	dd0c      	ble.n	8000442 <__adddf3+0x52>
 8000428:	442c      	add	r4, r5
 800042a:	ea80 0202 	eor.w	r2, r0, r2
 800042e:	ea81 0303 	eor.w	r3, r1, r3
 8000432:	ea82 0000 	eor.w	r0, r2, r0
 8000436:	ea83 0101 	eor.w	r1, r3, r1
 800043a:	ea80 0202 	eor.w	r2, r0, r2
 800043e:	ea81 0303 	eor.w	r3, r1, r3
 8000442:	2d36      	cmp	r5, #54	@ 0x36
 8000444:	bf88      	it	hi
 8000446:	bd30      	pophi	{r4, r5, pc}
 8000448:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800044c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000450:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000454:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000458:	d002      	beq.n	8000460 <__adddf3+0x70>
 800045a:	4240      	negs	r0, r0
 800045c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000460:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000464:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000468:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800046c:	d002      	beq.n	8000474 <__adddf3+0x84>
 800046e:	4252      	negs	r2, r2
 8000470:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000474:	ea94 0f05 	teq	r4, r5
 8000478:	f000 80a7 	beq.w	80005ca <__adddf3+0x1da>
 800047c:	f1a4 0401 	sub.w	r4, r4, #1
 8000480:	f1d5 0e20 	rsbs	lr, r5, #32
 8000484:	db0d      	blt.n	80004a2 <__adddf3+0xb2>
 8000486:	fa02 fc0e 	lsl.w	ip, r2, lr
 800048a:	fa22 f205 	lsr.w	r2, r2, r5
 800048e:	1880      	adds	r0, r0, r2
 8000490:	f141 0100 	adc.w	r1, r1, #0
 8000494:	fa03 f20e 	lsl.w	r2, r3, lr
 8000498:	1880      	adds	r0, r0, r2
 800049a:	fa43 f305 	asr.w	r3, r3, r5
 800049e:	4159      	adcs	r1, r3
 80004a0:	e00e      	b.n	80004c0 <__adddf3+0xd0>
 80004a2:	f1a5 0520 	sub.w	r5, r5, #32
 80004a6:	f10e 0e20 	add.w	lr, lr, #32
 80004aa:	2a01      	cmp	r2, #1
 80004ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004b0:	bf28      	it	cs
 80004b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b6:	fa43 f305 	asr.w	r3, r3, r5
 80004ba:	18c0      	adds	r0, r0, r3
 80004bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c4:	d507      	bpl.n	80004d6 <__adddf3+0xe6>
 80004c6:	f04f 0e00 	mov.w	lr, #0
 80004ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004da:	d31b      	bcc.n	8000514 <__adddf3+0x124>
 80004dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004e0:	d30c      	bcc.n	80004fc <__adddf3+0x10c>
 80004e2:	0849      	lsrs	r1, r1, #1
 80004e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ec:	f104 0401 	add.w	r4, r4, #1
 80004f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f8:	f080 809a 	bcs.w	8000630 <__adddf3+0x240>
 80004fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000500:	bf08      	it	eq
 8000502:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000506:	f150 0000 	adcs.w	r0, r0, #0
 800050a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050e:	ea41 0105 	orr.w	r1, r1, r5
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000518:	4140      	adcs	r0, r0
 800051a:	eb41 0101 	adc.w	r1, r1, r1
 800051e:	3c01      	subs	r4, #1
 8000520:	bf28      	it	cs
 8000522:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000526:	d2e9      	bcs.n	80004fc <__adddf3+0x10c>
 8000528:	f091 0f00 	teq	r1, #0
 800052c:	bf04      	itt	eq
 800052e:	4601      	moveq	r1, r0
 8000530:	2000      	moveq	r0, #0
 8000532:	fab1 f381 	clz	r3, r1
 8000536:	bf08      	it	eq
 8000538:	3320      	addeq	r3, #32
 800053a:	f1a3 030b 	sub.w	r3, r3, #11
 800053e:	f1b3 0220 	subs.w	r2, r3, #32
 8000542:	da0c      	bge.n	800055e <__adddf3+0x16e>
 8000544:	320c      	adds	r2, #12
 8000546:	dd08      	ble.n	800055a <__adddf3+0x16a>
 8000548:	f102 0c14 	add.w	ip, r2, #20
 800054c:	f1c2 020c 	rsb	r2, r2, #12
 8000550:	fa01 f00c 	lsl.w	r0, r1, ip
 8000554:	fa21 f102 	lsr.w	r1, r1, r2
 8000558:	e00c      	b.n	8000574 <__adddf3+0x184>
 800055a:	f102 0214 	add.w	r2, r2, #20
 800055e:	bfd8      	it	le
 8000560:	f1c2 0c20 	rsble	ip, r2, #32
 8000564:	fa01 f102 	lsl.w	r1, r1, r2
 8000568:	fa20 fc0c 	lsr.w	ip, r0, ip
 800056c:	bfdc      	itt	le
 800056e:	ea41 010c 	orrle.w	r1, r1, ip
 8000572:	4090      	lslle	r0, r2
 8000574:	1ae4      	subs	r4, r4, r3
 8000576:	bfa2      	ittt	ge
 8000578:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800057c:	4329      	orrge	r1, r5
 800057e:	bd30      	popge	{r4, r5, pc}
 8000580:	ea6f 0404 	mvn.w	r4, r4
 8000584:	3c1f      	subs	r4, #31
 8000586:	da1c      	bge.n	80005c2 <__adddf3+0x1d2>
 8000588:	340c      	adds	r4, #12
 800058a:	dc0e      	bgt.n	80005aa <__adddf3+0x1ba>
 800058c:	f104 0414 	add.w	r4, r4, #20
 8000590:	f1c4 0220 	rsb	r2, r4, #32
 8000594:	fa20 f004 	lsr.w	r0, r0, r4
 8000598:	fa01 f302 	lsl.w	r3, r1, r2
 800059c:	ea40 0003 	orr.w	r0, r0, r3
 80005a0:	fa21 f304 	lsr.w	r3, r1, r4
 80005a4:	ea45 0103 	orr.w	r1, r5, r3
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	f1c4 040c 	rsb	r4, r4, #12
 80005ae:	f1c4 0220 	rsb	r2, r4, #32
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 f304 	lsl.w	r3, r1, r4
 80005ba:	ea40 0003 	orr.w	r0, r0, r3
 80005be:	4629      	mov	r1, r5
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	fa21 f004 	lsr.w	r0, r1, r4
 80005c6:	4629      	mov	r1, r5
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	f094 0f00 	teq	r4, #0
 80005ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005d2:	bf06      	itte	eq
 80005d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d8:	3401      	addeq	r4, #1
 80005da:	3d01      	subne	r5, #1
 80005dc:	e74e      	b.n	800047c <__adddf3+0x8c>
 80005de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005e2:	bf18      	it	ne
 80005e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e8:	d029      	beq.n	800063e <__adddf3+0x24e>
 80005ea:	ea94 0f05 	teq	r4, r5
 80005ee:	bf08      	it	eq
 80005f0:	ea90 0f02 	teqeq	r0, r2
 80005f4:	d005      	beq.n	8000602 <__adddf3+0x212>
 80005f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005fa:	bf04      	itt	eq
 80005fc:	4619      	moveq	r1, r3
 80005fe:	4610      	moveq	r0, r2
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	ea91 0f03 	teq	r1, r3
 8000606:	bf1e      	ittt	ne
 8000608:	2100      	movne	r1, #0
 800060a:	2000      	movne	r0, #0
 800060c:	bd30      	popne	{r4, r5, pc}
 800060e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000612:	d105      	bne.n	8000620 <__adddf3+0x230>
 8000614:	0040      	lsls	r0, r0, #1
 8000616:	4149      	adcs	r1, r1
 8000618:	bf28      	it	cs
 800061a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061e:	bd30      	pop	{r4, r5, pc}
 8000620:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000624:	bf3c      	itt	cc
 8000626:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800062a:	bd30      	popcc	{r4, r5, pc}
 800062c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000630:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000634:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000638:	f04f 0000 	mov.w	r0, #0
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000642:	bf1a      	itte	ne
 8000644:	4619      	movne	r1, r3
 8000646:	4610      	movne	r0, r2
 8000648:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800064c:	bf1c      	itt	ne
 800064e:	460b      	movne	r3, r1
 8000650:	4602      	movne	r2, r0
 8000652:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000656:	bf06      	itte	eq
 8000658:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800065c:	ea91 0f03 	teqeq	r1, r3
 8000660:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000664:	bd30      	pop	{r4, r5, pc}
 8000666:	bf00      	nop

08000668 <__aeabi_ui2d>:
 8000668:	f090 0f00 	teq	r0, #0
 800066c:	bf04      	itt	eq
 800066e:	2100      	moveq	r1, #0
 8000670:	4770      	bxeq	lr
 8000672:	b530      	push	{r4, r5, lr}
 8000674:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000678:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067c:	f04f 0500 	mov.w	r5, #0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e750      	b.n	8000528 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_i2d>:
 8000688:	f090 0f00 	teq	r0, #0
 800068c:	bf04      	itt	eq
 800068e:	2100      	moveq	r1, #0
 8000690:	4770      	bxeq	lr
 8000692:	b530      	push	{r4, r5, lr}
 8000694:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000698:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800069c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006a0:	bf48      	it	mi
 80006a2:	4240      	negmi	r0, r0
 80006a4:	f04f 0100 	mov.w	r1, #0
 80006a8:	e73e      	b.n	8000528 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_f2d>:
 80006ac:	0042      	lsls	r2, r0, #1
 80006ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006ba:	bf1f      	itttt	ne
 80006bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c8:	4770      	bxne	lr
 80006ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ce:	bf08      	it	eq
 80006d0:	4770      	bxeq	lr
 80006d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d6:	bf04      	itt	eq
 80006d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006dc:	4770      	bxeq	lr
 80006de:	b530      	push	{r4, r5, lr}
 80006e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	e71c      	b.n	8000528 <__adddf3+0x138>
 80006ee:	bf00      	nop

080006f0 <__aeabi_ul2d>:
 80006f0:	ea50 0201 	orrs.w	r2, r0, r1
 80006f4:	bf08      	it	eq
 80006f6:	4770      	bxeq	lr
 80006f8:	b530      	push	{r4, r5, lr}
 80006fa:	f04f 0500 	mov.w	r5, #0
 80006fe:	e00a      	b.n	8000716 <__aeabi_l2d+0x16>

08000700 <__aeabi_l2d>:
 8000700:	ea50 0201 	orrs.w	r2, r0, r1
 8000704:	bf08      	it	eq
 8000706:	4770      	bxeq	lr
 8000708:	b530      	push	{r4, r5, lr}
 800070a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070e:	d502      	bpl.n	8000716 <__aeabi_l2d+0x16>
 8000710:	4240      	negs	r0, r0
 8000712:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000716:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800071a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000722:	f43f aed8 	beq.w	80004d6 <__adddf3+0xe6>
 8000726:	f04f 0203 	mov.w	r2, #3
 800072a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072e:	bf18      	it	ne
 8000730:	3203      	addne	r2, #3
 8000732:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000736:	bf18      	it	ne
 8000738:	3203      	addne	r2, #3
 800073a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073e:	f1c2 0320 	rsb	r3, r2, #32
 8000742:	fa00 fc03 	lsl.w	ip, r0, r3
 8000746:	fa20 f002 	lsr.w	r0, r0, r2
 800074a:	fa01 fe03 	lsl.w	lr, r1, r3
 800074e:	ea40 000e 	orr.w	r0, r0, lr
 8000752:	fa21 f102 	lsr.w	r1, r1, r2
 8000756:	4414      	add	r4, r2
 8000758:	e6bd      	b.n	80004d6 <__adddf3+0xe6>
 800075a:	bf00      	nop

0800075c <__aeabi_d2f>:
 800075c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000760:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000764:	bf24      	itt	cs
 8000766:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800076a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800076e:	d90d      	bls.n	800078c <__aeabi_d2f+0x30>
 8000770:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000774:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000778:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800077c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000780:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000784:	bf08      	it	eq
 8000786:	f020 0001 	biceq.w	r0, r0, #1
 800078a:	4770      	bx	lr
 800078c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000790:	d121      	bne.n	80007d6 <__aeabi_d2f+0x7a>
 8000792:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000796:	bfbc      	itt	lt
 8000798:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800079c:	4770      	bxlt	lr
 800079e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007a6:	f1c2 0218 	rsb	r2, r2, #24
 80007aa:	f1c2 0c20 	rsb	ip, r2, #32
 80007ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80007b2:	fa20 f002 	lsr.w	r0, r0, r2
 80007b6:	bf18      	it	ne
 80007b8:	f040 0001 	orrne.w	r0, r0, #1
 80007bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80007c8:	ea40 000c 	orr.w	r0, r0, ip
 80007cc:	fa23 f302 	lsr.w	r3, r3, r2
 80007d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80007d4:	e7cc      	b.n	8000770 <__aeabi_d2f+0x14>
 80007d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80007da:	d107      	bne.n	80007ec <__aeabi_d2f+0x90>
 80007dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007e0:	bf1e      	ittt	ne
 80007e2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007e6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007ea:	4770      	bxne	lr
 80007ec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007f0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop

080007fc <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 80007fc:	b5b0      	push	{r4, r5, r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <APPD_EnableCPU2+0x34>)
 8000804:	1d3c      	adds	r4, r7, #4
 8000806:	461d      	mov	r5, r3
 8000808:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800080a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800080c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000810:	c403      	stmia	r4!, {r0, r1}
 8000812:	8022      	strh	r2, [r4, #0]
 8000814:	3402      	adds	r4, #2
 8000816:	0c13      	lsrs	r3, r2, #16
 8000818:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 800081a:	f00a fe77 	bl	800b50c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	4618      	mov	r0, r3
 8000822:	f00a f904 	bl	800aa2e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000826:	bf00      	nop
}
 8000828:	3720      	adds	r7, #32
 800082a:	46bd      	mov	sp, r7
 800082c:	bdb0      	pop	{r4, r5, r7, pc}
 800082e:	bf00      	nop
 8000830:	0800d218 	.word	0x0800d218

08000834 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800083c:	4b07      	ldr	r3, [pc, #28]	@ (800085c <LL_C2_PWR_SetPowerMode+0x28>)
 800083e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000842:	f023 0207 	bic.w	r2, r3, #7
 8000846:	4905      	ldr	r1, [pc, #20]	@ (800085c <LL_C2_PWR_SetPowerMode+0x28>)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4313      	orrs	r3, r2
 800084c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	58000400 	.word	0x58000400

08000860 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <LL_EXTI_EnableIT_32_63+0x24>)
 800086a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800086e:	4905      	ldr	r1, [pc, #20]	@ (8000884 <LL_EXTI_EnableIT_32_63+0x24>)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4313      	orrs	r3, r2
 8000874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	58000800 	.word	0x58000800

08000888 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000894:	4a0a      	ldr	r2, [pc, #40]	@ (80008c0 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000896:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800089a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800089e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80008a2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	021b      	lsls	r3, r3, #8
 80008aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008ae:	4313      	orrs	r3, r2
 80008b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	cafecafe 	.word	0xcafecafe

080008c4 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80008cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80008d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4313      	orrs	r3, r2
 80008de:	608b      	str	r3, [r1, #8]
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80008f0:	4b04      	ldr	r3, [pc, #16]	@ (8000904 <LL_DBGMCU_GetDeviceID+0x18>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e0042000 	.word	0xe0042000

08000908 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800090c:	4b04      	ldr	r3, [pc, #16]	@ (8000920 <LL_DBGMCU_GetRevisionID+0x18>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	0c1b      	lsrs	r3, r3, #16
 8000912:	b29b      	uxth	r3, r3
}
 8000914:	4618      	mov	r0, r3
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	e0042000 	.word	0xe0042000

08000924 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	22ff      	movs	r2, #255	@ 0xff
 8000930:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000932:	bf00      	nop
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	22ca      	movs	r2, #202	@ 0xca
 800094a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2253      	movs	r2, #83	@ 0x53
 8000950:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000952:	bf00      	nop
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 800095e:	b480      	push	{r7}
 8000960:	b083      	sub	sp, #12
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
 8000966:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	f023 0207 	bic.w	r2, r3, #7
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	431a      	orrs	r2, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	609a      	str	r2, [r3, #8]
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000988:	4b04      	ldr	r3, [pc, #16]	@ (800099c <MX_APPE_Config+0x18>)
 800098a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800098e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000990:	f000 f824 	bl	80009dc <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000994:	f000 f829 	bl	80009ea <Config_HSE>

  return;
 8000998:	bf00      	nop
}
 800099a:	bd80      	pop	{r7, pc}
 800099c:	58004000 	.word	0x58004000

080009a0 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 80009a4:	f000 f835 	bl	8000a12 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 80009a8:	f000 f84e 	bl	8000a48 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80009ac:	4903      	ldr	r1, [pc, #12]	@ (80009bc <MX_APPE_Init+0x1c>)
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 f97a 	bl	8000ca8 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80009b4:	f000 f856 	bl	8000a64 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 80009b8:	bf00      	nop
}
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	200002d4 	.word	0x200002d4

080009c0 <Init_Smps>:

void Init_Smps(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 80009c4:	bf00      	nop
}
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <Init_Exti>:

void Init_Exti(void)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 80009d2:	2050      	movs	r0, #80	@ 0x50
 80009d4:	f7ff ff44 	bl	8000860 <LL_EXTI_EnableIT_32_63>

  return;
 80009d8:	bf00      	nop
}
 80009da:	bd80      	pop	{r7, pc}

080009dc <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 80009e0:	bf00      	nop
}
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80009f0:	2000      	movs	r0, #0
 80009f2:	f00a fe1f 	bl	800b634 <OTP_Read>
 80009f6:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d005      	beq.n	8000a0a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	799b      	ldrb	r3, [r3, #6]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff40 	bl	8000888 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000a08:	bf00      	nop
 8000a0a:	bf00      	nop
}
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <System_Init>:

static void System_Init(void)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	af00      	add	r7, sp, #0
  Init_Smps();
 8000a16:	f7ff ffd3 	bl	80009c0 <Init_Smps>

  Init_Exti();
 8000a1a:	f7ff ffd8 	bl	80009ce <Init_Exti>

  Init_Rtc();
 8000a1e:	f000 f803 	bl	8000a28 <Init_Rtc>

  return;
 8000a22:	bf00      	nop
}
 8000a24:	bd80      	pop	{r7, pc}
	...

08000a28 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000a2c:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <Init_Rtc+0x1c>)
 8000a2e:	f7ff ff86 	bl	800093e <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000a32:	2100      	movs	r1, #0
 8000a34:	4803      	ldr	r0, [pc, #12]	@ (8000a44 <Init_Rtc+0x1c>)
 8000a36:	f7ff ff92 	bl	800095e <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8000a3a:	4802      	ldr	r0, [pc, #8]	@ (8000a44 <Init_Rtc+0x1c>)
 8000a3c:	f7ff ff72 	bl	8000924 <LL_RTC_EnableWriteProtection>

  return;
 8000a40:	bf00      	nop
}
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40002800 	.word	0x40002800

08000a48 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000a4c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000a50:	f7ff ff38 	bl	80008c4 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000a54:	f00c f884 	bl	800cb60 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000a58:	2004      	movs	r0, #4
 8000a5a:	f7ff feeb 	bl	8000834 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8000a5e:	bf00      	nop
}
 8000a60:	bd80      	pop	{r7, pc}
	...

08000a64 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b088      	sub	sp, #32
 8000a68:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000a6a:	f00a fb95 	bl	800b198 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8000a6e:	4a11      	ldr	r2, [pc, #68]	@ (8000ab4 <appe_Tl_Init+0x50>)
 8000a70:	2100      	movs	r1, #0
 8000a72:	2020      	movs	r0, #32
 8000a74:	f00c fa38 	bl	800cee8 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <appe_Tl_Init+0x54>)
 8000a7a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <appe_Tl_Init+0x58>)
 8000a7e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	480e      	ldr	r0, [pc, #56]	@ (8000ac0 <appe_Tl_Init+0x5c>)
 8000a86:	f00a fa49 	bl	800af1c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <appe_Tl_Init+0x60>)
 8000a8c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <appe_Tl_Init+0x64>)
 8000a90:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000a92:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <appe_Tl_Init+0x68>)
 8000a94:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000a96:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000a9a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000a9c:	f107 0308 	add.w	r3, r7, #8
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f00a fcbf 	bl	800b424 <TL_MM_Init>

  TL_Enable();
 8000aa6:	f00a fb71 	bl	800b18c <TL_Enable>

  return;
 8000aaa:	bf00      	nop
}
 8000aac:	3720      	adds	r7, #32
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	0800af55 	.word	0x0800af55
 8000ab8:	20030734 	.word	0x20030734
 8000abc:	08000ad1 	.word	0x08000ad1
 8000ac0:	08000ae9 	.word	0x08000ae9
 8000ac4:	2003094c 	.word	0x2003094c
 8000ac8:	20030840 	.word	0x20030840
 8000acc:	200301f8 	.word	0x200301f8

08000ad0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000ada:	bf00      	nop
}
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	330b      	adds	r3, #11
 8000af6:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8000b02:	2b07      	cmp	r3, #7
 8000b04:	d81f      	bhi.n	8000b46 <APPE_SysUserEvtRx+0x5e>
 8000b06:	a201      	add	r2, pc, #4	@ (adr r2, 8000b0c <APPE_SysUserEvtRx+0x24>)
 8000b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b0c:	08000b2d 	.word	0x08000b2d
 8000b10:	08000b3f 	.word	0x08000b3f
 8000b14:	08000b47 	.word	0x08000b47
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b47 	.word	0x08000b47
 8000b20:	08000b47 	.word	0x08000b47
 8000b24:	08000b47 	.word	0x08000b47
 8000b28:	08000b47 	.word	0x08000b47
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	4618      	mov	r0, r3
 8000b32:	f009 ffa9 	bl	800aa88 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f000 f81b 	bl	8000b72 <APPE_SysEvtReadyProcessing>
    break;
 8000b3c:	e004      	b.n	8000b48 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f000 f806 	bl	8000b50 <APPE_SysEvtError>
    break;
 8000b44:	e000      	b.n	8000b48 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 8000b46:	bf00      	nop
  }

  return;
 8000b48:	bf00      	nop
}
 8000b4a:	3720      	adds	r7, #32
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	330b      	adds	r3, #11
 8000b5e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	3302      	adds	r3, #2
 8000b64:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8000b66:	bf00      	nop
}
 8000b68:	3714      	adds	r7, #20
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b08a      	sub	sp, #40	@ 0x28
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8000b7a:	f107 0308 	add.w	r3, r7, #8
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	330b      	adds	r3, #11
 8000b96:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	3302      	adds	r3, #2
 8000b9c:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d11d      	bne.n	8000be2 <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8000ba6:	f7ff fe29 	bl	80007fc <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000baa:	230f      	movs	r3, #15
 8000bac:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000bae:	237f      	movs	r3, #127	@ 0x7f
 8000bb0:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8000bb2:	f7ff fea9 	bl	8000908 <LL_DBGMCU_GetRevisionID>
 8000bb6:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8000bbe:	f7ff fe95 	bl	80008ec <LL_DBGMCU_GetDeviceID>
 8000bc2:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 8000bc4:	6a3b      	ldr	r3, [r7, #32]
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8000bca:	f107 0308 	add.w	r3, r7, #8
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f009 ff44 	bl	800aa5c <SHCI_C2_Config>

    APP_BLE_Init();
 8000bd4:	f00a fe38 	bl	800b848 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f00b ffd2 	bl	800cb84 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000be0:	e007      	b.n	8000bf2 <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d103      	bne.n	8000bf2 <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
  return;
 8000bf0:	bf00      	nop
 8000bf2:	bf00      	nop
}
 8000bf4:	3728      	adds	r7, #40	@ 0x28
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8000c02:	f00b ffef 	bl	800cbe4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8000c0e:	bf00      	nop
}
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8000c20:	2100      	movs	r1, #0
 8000c22:	2020      	movs	r0, #32
 8000c24:	f00c f982 	bl	800cf2c <UTIL_SEQ_SetTask>
  return;
 8000c28:	bf00      	nop
}
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f00c f9e3 	bl	800d004 <UTIL_SEQ_SetEvt>
  return;
 8000c3e:	bf00      	nop
}
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8000c4e:	2002      	movs	r0, #2
 8000c50:	f00c f9f8 	bl	800d044 <UTIL_SEQ_WaitEvt>
  return;
 8000c54:	bf00      	nop
}
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <LL_EXTI_EnableIT_0_31>:
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <LL_EXTI_EnableIT_0_31+0x24>)
 8000c66:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8000c6a:	4905      	ldr	r1, [pc, #20]	@ (8000c80 <LL_EXTI_EnableIT_0_31+0x24>)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	58000800 	.word	0x58000800

08000c84 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000c8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4904      	ldr	r1, [pc, #16]	@ (8000ca4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	600b      	str	r3, [r1, #0]

}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	58000800 	.word	0x58000800

08000ca8 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8000cb4:	4b5e      	ldr	r3, [pc, #376]	@ (8000e30 <HW_TS_Init+0x188>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	22ca      	movs	r2, #202	@ 0xca
 8000cba:	625a      	str	r2, [r3, #36]	@ 0x24
 8000cbc:	4b5c      	ldr	r3, [pc, #368]	@ (8000e30 <HW_TS_Init+0x188>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2253      	movs	r2, #83	@ 0x53
 8000cc2:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000cc4:	4b5b      	ldr	r3, [pc, #364]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	4a5a      	ldr	r2, [pc, #360]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000cd0:	4b58      	ldr	r3, [pc, #352]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	f003 0307 	and.w	r3, r3, #7
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	f1c3 0304 	rsb	r3, r3, #4
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4b55      	ldr	r3, [pc, #340]	@ (8000e38 <HW_TS_Init+0x190>)
 8000ce4:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000ce6:	4b53      	ldr	r3, [pc, #332]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000ce8:	691b      	ldr	r3, [r3, #16]
 8000cea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8000cee:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8000cf2:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	fa92 f2a2 	rbit	r2, r2
 8000cfa:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000cfc:	68fa      	ldr	r2, [r7, #12]
 8000cfe:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	d101      	bne.n	8000d0a <HW_TS_Init+0x62>
  {
    return 32U;
 8000d06:	2220      	movs	r2, #32
 8000d08:	e003      	b.n	8000d12 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b2d2      	uxtb	r2, r2
 8000d12:	40d3      	lsrs	r3, r2
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4b48      	ldr	r3, [pc, #288]	@ (8000e3c <HW_TS_Init+0x194>)
 8000d1c:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000d1e:	4b45      	ldr	r3, [pc, #276]	@ (8000e34 <HW_TS_Init+0x18c>)
 8000d20:	691b      	ldr	r3, [r3, #16]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	4b44      	ldr	r3, [pc, #272]	@ (8000e40 <HW_TS_Init+0x198>)
 8000d30:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000d32:	4b43      	ldr	r3, [pc, #268]	@ (8000e40 <HW_TS_Init+0x198>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	4a40      	ldr	r2, [pc, #256]	@ (8000e3c <HW_TS_Init+0x194>)
 8000d3a:	7812      	ldrb	r2, [r2, #0]
 8000d3c:	fb02 f303 	mul.w	r3, r2, r3
 8000d40:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d44:	4a3c      	ldr	r2, [pc, #240]	@ (8000e38 <HW_TS_Init+0x190>)
 8000d46:	7812      	ldrb	r2, [r2, #0]
 8000d48:	40d3      	lsrs	r3, r2
 8000d4a:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d904      	bls.n	8000d60 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000d56:	4b3b      	ldr	r3, [pc, #236]	@ (8000e44 <HW_TS_Init+0x19c>)
 8000d58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d5c:	801a      	strh	r2, [r3, #0]
 8000d5e:	e003      	b.n	8000d68 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	4b37      	ldr	r3, [pc, #220]	@ (8000e44 <HW_TS_Init+0x19c>)
 8000d66:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000d68:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000d6c:	f7ff ff8a 	bl	8000c84 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000d70:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8000d74:	f7ff ff72 	bl	8000c5c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d13d      	bne.n	8000dfa <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000d7e:	4b32      	ldr	r3, [pc, #200]	@ (8000e48 <HW_TS_Init+0x1a0>)
 8000d80:	2201      	movs	r2, #1
 8000d82:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000d84:	4b31      	ldr	r3, [pc, #196]	@ (8000e4c <HW_TS_Init+0x1a4>)
 8000d86:	f04f 32ff 	mov.w	r2, #4294967295
 8000d8a:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	77fb      	strb	r3, [r7, #31]
 8000d90:	e00c      	b.n	8000dac <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000d92:	7ffa      	ldrb	r2, [r7, #31]
 8000d94:	492e      	ldr	r1, [pc, #184]	@ (8000e50 <HW_TS_Init+0x1a8>)
 8000d96:	4613      	mov	r3, r2
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	4413      	add	r3, r2
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	440b      	add	r3, r1
 8000da0:	330c      	adds	r3, #12
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000da6:	7ffb      	ldrb	r3, [r7, #31]
 8000da8:	3301      	adds	r3, #1
 8000daa:	77fb      	strb	r3, [r7, #31]
 8000dac:	7ffb      	ldrb	r3, [r7, #31]
 8000dae:	2b05      	cmp	r3, #5
 8000db0:	d9ef      	bls.n	8000d92 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000db2:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <HW_TS_Init+0x1ac>)
 8000db4:	2206      	movs	r2, #6
 8000db6:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8000db8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	689a      	ldr	r2, [r3, #8]
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000dc6:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000dc8:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	4b17      	ldr	r3, [pc, #92]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000dd8:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8000dda:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <HW_TS_Init+0x1b0>)
 8000ddc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000de0:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8000de2:	2003      	movs	r0, #3
 8000de4:	f003 f9c5 	bl	8004172 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	689a      	ldr	r2, [r3, #8]
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <HW_TS_Init+0x188>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	e009      	b.n	8000e0e <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8000dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000e30 <HW_TS_Init+0x188>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	f003 f9a4 	bl	8004156 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <HW_TS_Init+0x188>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	22ff      	movs	r2, #255	@ 0xff
 8000e14:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8000e16:	2200      	movs	r2, #0
 8000e18:	2103      	movs	r1, #3
 8000e1a:	2003      	movs	r0, #3
 8000e1c:	f003 f959 	bl	80040d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8000e20:	2003      	movs	r0, #3
 8000e22:	f003 f970 	bl	8004106 <HAL_NVIC_EnableIRQ>

  return;
 8000e26:	bf00      	nop
}
 8000e28:	3720      	adds	r7, #32
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200002d4 	.word	0x200002d4
 8000e34:	40002800 	.word	0x40002800
 8000e38:	200001d9 	.word	0x200001d9
 8000e3c:	200001da 	.word	0x200001da
 8000e40:	200001dc 	.word	0x200001dc
 8000e44:	200001de 	.word	0x200001de
 8000e48:	200001d8 	.word	0x200001d8
 8000e4c:	200001d4 	.word	0x200001d4
 8000e50:	20000140 	.word	0x20000140
 8000e54:	200001d0 	.word	0x200001d0
 8000e58:	58000800 	.word	0x58000800

08000e5c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e80:	68fb      	ldr	r3, [r7, #12]
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
	...

08000e90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e94:	f001 fcc2 	bl	800281c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8000e98:	f7ff fd74 	bl	8000984 <MX_APPE_Config>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9c:	f000 f8cc 	bl	8001038 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ea0:	f000 f93c 	bl	800111c <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8000ea4:	f000 fa52 	bl	800134c <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea8:	f000 fb56 	bl	8001558 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000eac:	f000 f956 	bl	800115c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000eb0:	f000 fa0c 	bl	80012cc <MX_I2C1_Init>
  MX_RTC_Init();
 8000eb4:	f000 fa66 	bl	8001384 <MX_RTC_Init>
  MX_TIM2_Init();
 8000eb8:	f000 fb00 	bl	80014bc <MX_TIM2_Init>
  MX_RF_Init();
 8000ebc:	f000 fa5a 	bl	8001374 <MX_RF_Init>
  /* USER CODE BEGIN 2 */
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8000ec0:	4b49      	ldr	r3, [pc, #292]	@ (8000fe8 <main+0x158>)
 8000ec2:	2220      	movs	r2, #32
 8000ec4:	60da      	str	r2, [r3, #12]
	TIM16->SR = ~TIM_SR_UIF;  // Clear update interrupt flag
 8000ec6:	4b49      	ldr	r3, [pc, #292]	@ (8000fec <main+0x15c>)
 8000ec8:	f06f 0201 	mvn.w	r2, #1
 8000ecc:	611a      	str	r2, [r3, #16]
	TIM16->CNT = 0;
 8000ece:	4b47      	ldr	r3, [pc, #284]	@ (8000fec <main+0x15c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	625a      	str	r2, [r3, #36]	@ 0x24
	last_net_mv = read_from_flash(last_voltages_base_addr);
 8000ed4:	4b46      	ldr	r3, [pc, #280]	@ (8000ff0 <main+0x160>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 fc13 	bl	8001704 <read_from_flash>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b44      	ldr	r3, [pc, #272]	@ (8000ff4 <main+0x164>)
 8000ee4:	801a      	strh	r2, [r3, #0]
	if(HAL_I2C_EnableListen_IT(&hi2c1) != HAL_OK)
 8000ee6:	4844      	ldr	r0, [pc, #272]	@ (8000ff8 <main+0x168>)
 8000ee8:	f003 ff74 	bl	8004dd4 <HAL_I2C_EnableListen_IT>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <main+0x66>
	{
		Error_Handler();
 8000ef2:	f001 f9cf 	bl	8002294 <Error_Handler>


  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8000ef6:	f7ff fd53 	bl	80009a0 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_TIM_Base_Start_IT(&htim2);
 8000efa:	4840      	ldr	r0, [pc, #256]	@ (8000ffc <main+0x16c>)
 8000efc:	f007 ff50 	bl	8008da0 <HAL_TIM_Base_Start_IT>
	update_state();
 8000f00:	f000 ff10 	bl	8001d24 <update_state>
	uid_word0 = HAL_GetUIDw2();
 8000f04:	f001 fd30 	bl	8002968 <HAL_GetUIDw2>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	4b3c      	ldr	r3, [pc, #240]	@ (8001000 <main+0x170>)
 8000f0e:	801a      	strh	r2, [r3, #0]

	capacity = read_from_flash(capacity_addr);
 8000f10:	4b3c      	ldr	r3, [pc, #240]	@ (8001004 <main+0x174>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f000 fbf5 	bl	8001704 <read_from_flash>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b3a      	ldr	r3, [pc, #232]	@ (8001008 <main+0x178>)
 8000f20:	801a      	strh	r2, [r3, #0]

	while (1) {
		if (sleep_flag == 1) {
 8000f22:	4b3a      	ldr	r3, [pc, #232]	@ (800100c <main+0x17c>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d133      	bne.n	8000f94 <main+0x104>
			stop_display();
 8000f2c:	f000 fee4 	bl	8001cf8 <stop_display>
			HAL_NVIC_DisableIRQ(TIM2_IRQn);  // Disable NVIC for TIM2
 8000f30:	201c      	movs	r0, #28
 8000f32:	f003 f8f6 	bl	8004122 <HAL_NVIC_DisableIRQ>
			TIM2->DIER &= ~TIM_DIER_UIE;
 8000f36:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f40:	f023 0301 	bic.w	r3, r3, #1
 8000f44:	60d3      	str	r3, [r2, #12]
			//stop_display();
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f50:	f003 fcd2 	bl	80048f8 <HAL_GPIO_WritePin>
			count = 0;//UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000f54:	4b2e      	ldr	r3, [pc, #184]	@ (8001010 <main+0x180>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
			get_voltage();
 8000f5a:	f000 fc05 	bl	8001768 <get_voltage>
			write_to_flash(last_voltages_base_addr, present_net_mv);
 8000f5e:	4b24      	ldr	r3, [pc, #144]	@ (8000ff0 <main+0x160>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a2c      	ldr	r2, [pc, #176]	@ (8001014 <main+0x184>)
 8000f64:	8812      	ldrh	r2, [r2, #0]
 8000f66:	b292      	uxth	r2, r2
 8000f68:	4611      	mov	r1, r2
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 fb4a 	bl	8001604 <write_to_flash>
			HAL_RTC_DeInit(&hrtc);
 8000f70:	4829      	ldr	r0, [pc, #164]	@ (8001018 <main+0x188>)
 8000f72:	f007 f975 	bl	8008260 <HAL_RTC_DeInit>
			MX_RTC_Init();
 8000f76:	f000 fa05 	bl	8001384 <MX_RTC_Init>
			RTC_Wakeup_After(2);
 8000f7a:	2002      	movs	r0, #2
 8000f7c:	f001 f902 	bl	8002184 <RTC_Wakeup_After>
			HAL_SuspendTick();
 8000f80:	f001 fcd2 	bl	8002928 <HAL_SuspendTick>
			HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f005 fb4d 	bl	8006624 <HAL_PWREx_EnterSTOP2Mode>
			SystemClock_Config();
 8000f8a:	f000 f855 	bl	8001038 <SystemClock_Config>
			HAL_ResumeTick();
 8000f8e:	f001 fcdb 	bl	8002948 <HAL_ResumeTick>
 8000f92:	e025      	b.n	8000fe0 <main+0x150>
		} else {
			if (connection_status == 1) {
 8000f94:	4b21      	ldr	r3, [pc, #132]	@ (800101c <main+0x18c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d020      	beq.n	8000fe0 <main+0x150>
			} else {
					get_voltage();
 8000f9e:	f000 fbe3 	bl	8001768 <get_voltage>
					cell_nominal_mv = read_from_flash(nominal_cell_mv_addr);
 8000fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8001020 <main+0x190>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 fbac 	bl	8001704 <read_from_flash>
 8000fac:	4603      	mov	r3, r0
 8000fae:	461a      	mov	r2, r3
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8001024 <main+0x194>)
 8000fb2:	801a      	strh	r2, [r3, #0]
					cell_charged_mv = read_from_flash(charged_cell_mv_addr);
 8000fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001028 <main+0x198>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 fba3 	bl	8001704 <read_from_flash>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800102c <main+0x19c>)
 8000fc4:	801a      	strh	r2, [r3, #0]
					cell_discharged_mv = read_from_flash(discharged_cell_mv_addr);
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <main+0x1a0>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fb9a 	bl	8001704 <read_from_flash>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4b17      	ldr	r3, [pc, #92]	@ (8001034 <main+0x1a4>)
 8000fd6:	801a      	strh	r2, [r3, #0]
					update_state();
 8000fd8:	f000 fea4 	bl	8001d24 <update_state>
					display();
 8000fdc:	f000 fddc 	bl	8001b98 <display>
			}
		}

    /* USER CODE END WHILE */
    MX_APPE_Process();
 8000fe0:	f7ff fe0b 	bl	8000bfa <MX_APPE_Process>
		if (sleep_flag == 1) {
 8000fe4:	e79d      	b.n	8000f22 <main+0x92>
 8000fe6:	bf00      	nop
 8000fe8:	58000800 	.word	0x58000800
 8000fec:	40014400 	.word	0x40014400
 8000ff0:	20000008 	.word	0x20000008
 8000ff4:	2000037c 	.word	0x2000037c
 8000ff8:	20000244 	.word	0x20000244
 8000ffc:	200002f8 	.word	0x200002f8
 8001000:	2000039c 	.word	0x2000039c
 8001004:	20000018 	.word	0x20000018
 8001008:	2000037e 	.word	0x2000037e
 800100c:	20000348 	.word	0x20000348
 8001010:	20000344 	.word	0x20000344
 8001014:	2000037a 	.word	0x2000037a
 8001018:	200002d4 	.word	0x200002d4
 800101c:	200004c0 	.word	0x200004c0
 8001020:	2000000c 	.word	0x2000000c
 8001024:	20000358 	.word	0x20000358
 8001028:	20000010 	.word	0x20000010
 800102c:	2000035a 	.word	0x2000035a
 8001030:	20000014 	.word	0x20000014
 8001034:	2000035c 	.word	0x2000035c

08001038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b09a      	sub	sp, #104	@ 0x68
 800103c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	f107 0320 	add.w	r3, r7, #32
 8001042:	2248      	movs	r2, #72	@ 0x48
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f00c f899 	bl	800d17e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]
 800105a:	615a      	str	r2, [r3, #20]
 800105c:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 800105e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001068:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800106c:	f043 0310 	orr.w	r3, r3, #16
 8001070:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8001072:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	f023 0303 	bic.w	r3, r3, #3
 800107c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	60d3      	str	r3, [r2, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001086:	4b24      	ldr	r3, [pc, #144]	@ (8001118 <SystemClock_Config+0xe0>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800108e:	4a22      	ldr	r2, [pc, #136]	@ (8001118 <SystemClock_Config+0xe0>)
 8001090:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	4b20      	ldr	r3, [pc, #128]	@ (8001118 <SystemClock_Config+0xe0>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800109e:	603b      	str	r3, [r7, #0]
 80010a0:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80010a2:	232b      	movs	r3, #43	@ 0x2b
 80010a4:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010b2:	2301      	movs	r3, #1
 80010b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010b6:	2340      	movs	r3, #64	@ 0x40
 80010b8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80010ba:	2300      	movs	r3, #0
 80010bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80010be:	23a0      	movs	r3, #160	@ 0xa0
 80010c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80010c2:	2305      	movs	r3, #5
 80010c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010c6:	2300      	movs	r3, #0
 80010c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ca:	f107 0320 	add.w	r3, r7, #32
 80010ce:	4618      	mov	r0, r3
 80010d0:	f005 fe32 	bl	8006d38 <HAL_RCC_OscConfig>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80010da:	f001 f8db 	bl	8002294 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80010de:	236f      	movs	r3, #111	@ 0x6f
 80010e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2101      	movs	r1, #1
 80010fe:	4618      	mov	r0, r3
 8001100:	f006 f98e 	bl	8007420 <HAL_RCC_ClockConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800110a:	f001 f8c3 	bl	8002294 <Error_Handler>
  }
}
 800110e:	bf00      	nop
 8001110:	3768      	adds	r7, #104	@ 0x68
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	58000400 	.word	0x58000400

0800111c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b094      	sub	sp, #80	@ 0x50
 8001120:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001122:	463b      	mov	r3, r7
 8001124:	2250      	movs	r2, #80	@ 0x50
 8001126:	2100      	movs	r1, #0
 8001128:	4618      	mov	r0, r3
 800112a:	f00c f828 	bl	800d17e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 800112e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001132:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 8001134:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001138:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800113a:	2300      	movs	r3, #0
 800113c:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 800113e:	2310      	movs	r3, #16
 8001140:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001142:	463b      	mov	r3, r7
 8001144:	4618      	mov	r0, r3
 8001146:	f006 fd7c 	bl	8007c42 <HAL_RCCEx_PeriphCLKConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8001150:	f001 f8a0 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001154:	bf00      	nop
 8001156:	3750      	adds	r7, #80	@ 0x50
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001162:	463b      	mov	r3, r7
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]
 8001170:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001172:	4b4e      	ldr	r3, [pc, #312]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001174:	4a4e      	ldr	r2, [pc, #312]	@ (80012b0 <MX_ADC1_Init+0x154>)
 8001176:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001178:	4b4c      	ldr	r3, [pc, #304]	@ (80012ac <MX_ADC1_Init+0x150>)
 800117a:	2200      	movs	r2, #0
 800117c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800117e:	4b4b      	ldr	r3, [pc, #300]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001184:	4b49      	ldr	r3, [pc, #292]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800118a:	4b48      	ldr	r3, [pc, #288]	@ (80012ac <MX_ADC1_Init+0x150>)
 800118c:	2201      	movs	r2, #1
 800118e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001190:	4b46      	ldr	r3, [pc, #280]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001192:	2204      	movs	r2, #4
 8001194:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001196:	4b45      	ldr	r3, [pc, #276]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001198:	2200      	movs	r2, #0
 800119a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800119c:	4b43      	ldr	r3, [pc, #268]	@ (80012ac <MX_ADC1_Init+0x150>)
 800119e:	2200      	movs	r2, #0
 80011a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 80011a2:	4b42      	ldr	r3, [pc, #264]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011a4:	2206      	movs	r2, #6
 80011a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80011a8:	4b40      	ldr	r3, [pc, #256]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 6;
 80011b0:	4b3e      	ldr	r3, [pc, #248]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011b2:	2206      	movs	r2, #6
 80011b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011b6:	4b3d      	ldr	r3, [pc, #244]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011bc:	4b3b      	ldr	r3, [pc, #236]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011be:	2200      	movs	r2, #0
 80011c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011c2:	4b3a      	ldr	r3, [pc, #232]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011ca:	4b38      	ldr	r3, [pc, #224]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011d0:	4b36      	ldr	r3, [pc, #216]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011d8:	4834      	ldr	r0, [pc, #208]	@ (80012ac <MX_ADC1_Init+0x150>)
 80011da:	f001 fde7 	bl	8002dac <HAL_ADC_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80011e4:	f001 f856 	bl	8002294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80011e8:	4b32      	ldr	r3, [pc, #200]	@ (80012b4 <MX_ADC1_Init+0x158>)
 80011ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ec:	2306      	movs	r3, #6
 80011ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80011f0:	2306      	movs	r3, #6
 80011f2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011f4:	237f      	movs	r3, #127	@ 0x7f
 80011f6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011f8:	2304      	movs	r3, #4
 80011fa:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	4619      	mov	r1, r3
 8001204:	4829      	ldr	r0, [pc, #164]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001206:	f002 f83f 	bl	8003288 <HAL_ADC_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8001210:	f001 f840 	bl	8002294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001214:	4b28      	ldr	r3, [pc, #160]	@ (80012b8 <MX_ADC1_Init+0x15c>)
 8001216:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001218:	230c      	movs	r3, #12
 800121a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	4822      	ldr	r0, [pc, #136]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001222:	f002 f831 	bl	8003288 <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 800122c:	f001 f832 	bl	8002294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001230:	4b22      	ldr	r3, [pc, #136]	@ (80012bc <MX_ADC1_Init+0x160>)
 8001232:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001234:	2312      	movs	r3, #18
 8001236:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	481b      	ldr	r0, [pc, #108]	@ (80012ac <MX_ADC1_Init+0x150>)
 800123e:	f002 f823 	bl	8003288 <HAL_ADC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8001248:	f001 f824 	bl	8002294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800124c:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <MX_ADC1_Init+0x164>)
 800124e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001250:	2318      	movs	r3, #24
 8001252:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001254:	463b      	mov	r3, r7
 8001256:	4619      	mov	r1, r3
 8001258:	4814      	ldr	r0, [pc, #80]	@ (80012ac <MX_ADC1_Init+0x150>)
 800125a:	f002 f815 	bl	8003288 <HAL_ADC_ConfigChannel>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001264:	f001 f816 	bl	8002294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001268:	4b16      	ldr	r3, [pc, #88]	@ (80012c4 <MX_ADC1_Init+0x168>)
 800126a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800126c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001270:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001272:	463b      	mov	r3, r7
 8001274:	4619      	mov	r1, r3
 8001276:	480d      	ldr	r0, [pc, #52]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001278:	f002 f806 	bl	8003288 <HAL_ADC_ConfigChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_ADC1_Init+0x12a>
  {
    Error_Handler();
 8001282:	f001 f807 	bl	8002294 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001286:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <MX_ADC1_Init+0x16c>)
 8001288:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800128a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800128e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_ADC1_Init+0x150>)
 8001296:	f001 fff7 	bl	8003288 <HAL_ADC_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 80012a0:	f000 fff8 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200001e0 	.word	0x200001e0
 80012b0:	50040000 	.word	0x50040000
 80012b4:	19200040 	.word	0x19200040
 80012b8:	1d500080 	.word	0x1d500080
 80012bc:	21800100 	.word	0x21800100
 80012c0:	25b00200 	.word	0x25b00200
 80012c4:	2a000400 	.word	0x2a000400
 80012c8:	2e300800 	.word	0x2e300800

080012cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001344 <MX_I2C1_Init+0x78>)
 80012d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80012d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001348 <MX_I2C1_Init+0x7c>)
 80012da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 22;
 80012dc:	4b18      	ldr	r3, [pc, #96]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012de:	2216      	movs	r2, #22
 80012e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e2:	4b17      	ldr	r3, [pc, #92]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012e8:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012ee:	4b14      	ldr	r3, [pc, #80]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012f4:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fa:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <MX_I2C1_Init+0x74>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001300:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <MX_I2C1_Init+0x74>)
 8001302:	2200      	movs	r2, #0
 8001304:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001306:	480e      	ldr	r0, [pc, #56]	@ (8001340 <MX_I2C1_Init+0x74>)
 8001308:	f003 fb64 	bl	80049d4 <HAL_I2C_Init>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001312:	f000 ffbf 	bl	8002294 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001316:	2100      	movs	r1, #0
 8001318:	4809      	ldr	r0, [pc, #36]	@ (8001340 <MX_I2C1_Init+0x74>)
 800131a:	f005 f847 	bl	80063ac <HAL_I2CEx_ConfigAnalogFilter>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001324:	f000 ffb6 	bl	8002294 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001328:	2100      	movs	r1, #0
 800132a:	4805      	ldr	r0, [pc, #20]	@ (8001340 <MX_I2C1_Init+0x74>)
 800132c:	f005 f889 	bl	8006442 <HAL_I2CEx_ConfigDigitalFilter>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001336:	f000 ffad 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000244 	.word	0x20000244
 8001344:	40005400 	.word	0x40005400
 8001348:	00b07cb4 	.word	0x00b07cb4

0800134c <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <MX_IPCC_Init+0x20>)
 8001352:	4a07      	ldr	r2, [pc, #28]	@ (8001370 <MX_IPCC_Init+0x24>)
 8001354:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8001356:	4805      	ldr	r0, [pc, #20]	@ (800136c <MX_IPCC_Init+0x20>)
 8001358:	f005 f8c0 	bl	80064dc <HAL_IPCC_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8001362:	f000 ff97 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000298 	.word	0x20000298
 8001370:	58000c00 	.word	0x58000c00

08001374 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
	...

08001384 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b090      	sub	sp, #64	@ 0x40
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800138a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]
 8001398:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800139e:	463b      	mov	r3, r7
 80013a0:	2228      	movs	r2, #40	@ 0x28
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f00b feea 	bl	800d17e <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80013aa:	4b42      	ldr	r3, [pc, #264]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013ac:	4a42      	ldr	r2, [pc, #264]	@ (80014b8 <MX_RTC_Init+0x134>)
 80013ae:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80013b0:	4b40      	ldr	r3, [pc, #256]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80013b6:	4b3f      	ldr	r3, [pc, #252]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013b8:	227f      	movs	r2, #127	@ 0x7f
 80013ba:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80013bc:	4b3d      	ldr	r3, [pc, #244]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013be:	22ff      	movs	r2, #255	@ 0xff
 80013c0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80013c2:	4b3c      	ldr	r3, [pc, #240]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80013c8:	4b3a      	ldr	r3, [pc, #232]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80013ce:	4b39      	ldr	r3, [pc, #228]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80013d4:	4b37      	ldr	r3, [pc, #220]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80013da:	4836      	ldr	r0, [pc, #216]	@ (80014b4 <MX_RTC_Init+0x130>)
 80013dc:	f006 feb8 	bl	8008150 <HAL_RTC_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80013e6:	f000 ff55 	bl	8002294 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.SubSeconds = 0x0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001400:	2300      	movs	r3, #0
 8001402:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001408:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800140c:	2201      	movs	r2, #1
 800140e:	4619      	mov	r1, r3
 8001410:	4828      	ldr	r0, [pc, #160]	@ (80014b4 <MX_RTC_Init+0x130>)
 8001412:	f006 ff91 	bl	8008338 <HAL_RTC_SetTime>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_RTC_Init+0x9c>
  {
    Error_Handler();
 800141c:	f000 ff3a 	bl	8002294 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001420:	2301      	movs	r3, #1
 8001422:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001426:	2301      	movs	r3, #1
 8001428:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 800142c:	2301      	movs	r3, #1
 800142e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8001432:	2300      	movs	r3, #0
 8001434:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001438:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800143c:	2201      	movs	r2, #1
 800143e:	4619      	mov	r1, r3
 8001440:	481c      	ldr	r0, [pc, #112]	@ (80014b4 <MX_RTC_Init+0x130>)
 8001442:	f007 f876 	bl	8008532 <HAL_RTC_SetDate>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_RTC_Init+0xcc>
  {
    Error_Handler();
 800144c:	f000 ff22 	bl	8002294 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001450:	2300      	movs	r3, #0
 8001452:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001454:	2300      	movs	r3, #0
 8001456:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001458:	2300      	movs	r3, #0
 800145a:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800145c:	2300      	movs	r3, #0
 800145e:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001460:	2300      	movs	r3, #0
 8001462:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001464:	2300      	movs	r3, #0
 8001466:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800146c:	2300      	movs	r3, #0
 800146e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001470:	2300      	movs	r3, #0
 8001472:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001474:	2301      	movs	r3, #1
 8001476:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800147a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001480:	463b      	mov	r3, r7
 8001482:	2201      	movs	r2, #1
 8001484:	4619      	mov	r1, r3
 8001486:	480b      	ldr	r0, [pc, #44]	@ (80014b4 <MX_RTC_Init+0x130>)
 8001488:	f007 f92c 	bl	80086e4 <HAL_RTC_SetAlarm_IT>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_RTC_Init+0x112>
  {
    Error_Handler();
 8001492:	f000 feff 	bl	8002294 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001496:	2200      	movs	r2, #0
 8001498:	2100      	movs	r1, #0
 800149a:	4806      	ldr	r0, [pc, #24]	@ (80014b4 <MX_RTC_Init+0x130>)
 800149c:	f007 fb78 	bl	8008b90 <HAL_RTCEx_SetWakeUpTimer>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_RTC_Init+0x126>
  {
    Error_Handler();
 80014a6:	f000 fef5 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3740      	adds	r7, #64	@ 0x40
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200002d4 	.word	0x200002d4
 80014b8:	40002800 	.word	0x40002800

080014bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0310 	add.w	r3, r7, #16
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014da:	4b1e      	ldr	r3, [pc, #120]	@ (8001554 <MX_TIM2_Init+0x98>)
 80014dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 80014e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001554 <MX_TIM2_Init+0x98>)
 80014e4:	f647 42ff 	movw	r2, #31999	@ 0x7cff
 80014e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001554 <MX_TIM2_Init+0x98>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80014f0:	4b18      	ldr	r3, [pc, #96]	@ (8001554 <MX_TIM2_Init+0x98>)
 80014f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f8:	4b16      	ldr	r3, [pc, #88]	@ (8001554 <MX_TIM2_Init+0x98>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fe:	4b15      	ldr	r3, [pc, #84]	@ (8001554 <MX_TIM2_Init+0x98>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001504:	4813      	ldr	r0, [pc, #76]	@ (8001554 <MX_TIM2_Init+0x98>)
 8001506:	f007 fbf3 	bl	8008cf0 <HAL_TIM_Base_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001510:	f000 fec0 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001514:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001518:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800151a:	f107 0310 	add.w	r3, r7, #16
 800151e:	4619      	mov	r1, r3
 8001520:	480c      	ldr	r0, [pc, #48]	@ (8001554 <MX_TIM2_Init+0x98>)
 8001522:	f007 fd92 	bl	800904a <HAL_TIM_ConfigClockSource>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800152c:	f000 feb2 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	4619      	mov	r1, r3
 800153c:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_TIM2_Init+0x98>)
 800153e:	f007 ff7b 	bl	8009438 <HAL_TIMEx_MasterConfigSynchronization>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001548:	f000 fea4 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	200002f8 	.word	0x200002f8

08001558 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800156c:	2004      	movs	r0, #4
 800156e:	f7ff fc75 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2002      	movs	r0, #2
 8001574:	f7ff fc72 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	2001      	movs	r0, #1
 800157a:	f7ff fc6f 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001584:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001588:	f003 f9b6 	bl	80048f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800158c:	2200      	movs	r2, #0
 800158e:	2138      	movs	r1, #56	@ 0x38
 8001590:	481b      	ldr	r0, [pc, #108]	@ (8001600 <MX_GPIO_Init+0xa8>)
 8001592:	f003 f9b1 	bl	80048f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800159a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159c:	2301      	movs	r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2300      	movs	r3, #0
 80015a6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	1d3b      	adds	r3, r7, #4
 80015aa:	4619      	mov	r1, r3
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b0:	f003 f832 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80015b4:	2338      	movs	r3, #56	@ 0x38
 80015b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	4619      	mov	r1, r3
 80015c8:	480d      	ldr	r0, [pc, #52]	@ (8001600 <MX_GPIO_Init+0xa8>)
 80015ca:	f003 f825 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015ce:	2340      	movs	r3, #64	@ 0x40
 80015d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	4619      	mov	r1, r3
 80015e0:	4807      	ldr	r0, [pc, #28]	@ (8001600 <MX_GPIO_Init+0xa8>)
 80015e2:	f003 f819 	bl	8004618 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	2017      	movs	r0, #23
 80015ec:	f002 fd71 	bl	80040d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015f0:	2017      	movs	r0, #23
 80015f2:	f002 fd88 	bl	8004106 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015f6:	bf00      	nop
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	48000400 	.word	0x48000400

08001604 <write_to_flash>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef write_to_flash(uint32_t address, uint16_t data) {
 8001604:	b5b0      	push	{r4, r5, r7, lr}
 8001606:	b08a      	sub	sp, #40	@ 0x28
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;

	// Validate address: must be within flash range and 8-byte aligned for double-word write
	if (address < FLASH_BASE || address >= (FLASH_BASE + FLASH_SIZE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001616:	d30e      	bcc.n	8001636 <write_to_flash+0x32>
 8001618:	4b37      	ldr	r3, [pc, #220]	@ (80016f8 <write_to_flash+0xf4>)
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	029a      	lsls	r2, r3, #10
 800161e:	4b37      	ldr	r3, [pc, #220]	@ (80016fc <write_to_flash+0xf8>)
 8001620:	4013      	ands	r3, r2
 8001622:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	429a      	cmp	r2, r3
 800162a:	d204      	bcs.n	8001636 <write_to_flash+0x32>
			|| (address % 8 != 0)) {
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <write_to_flash+0x36>
		return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e05a      	b.n	80016f0 <write_to_flash+0xec>
	}

	// Unlock flash
	status = HAL_FLASH_Unlock();
 800163a:	f002 fe59 	bl	80042f0 <HAL_FLASH_Unlock>
 800163e:	4603      	mov	r3, r0
 8001640:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (status != HAL_OK) {
 8001644:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001648:	2b00      	cmp	r3, #0
 800164a:	d002      	beq.n	8001652 <write_to_flash+0x4e>
		return status;
 800164c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001650:	e04e      	b.n	80016f0 <write_to_flash+0xec>
	}

	// Erase the page containing the address
	FLASH_EraseInitTypeDef erase_init = { .TypeErase = FLASH_TYPEERASE_PAGES,
 8001652:	2302      	movs	r3, #2
 8001654:	60fb      	str	r3, [r7, #12]
			.Page = (address - FLASH_BASE) / FLASH_PAGE_SIZE, // Calculate page number
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800165c:	0b1b      	lsrs	r3, r3, #12
	FLASH_EraseInitTypeDef erase_init = { .TypeErase = FLASH_TYPEERASE_PAGES,
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	2301      	movs	r3, #1
 8001662:	617b      	str	r3, [r7, #20]
			.NbPages = 1 };
	uint32_t page_error;
	status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001664:	f107 0208 	add.w	r2, r7, #8
 8001668:	f107 030c 	add.w	r3, r7, #12
 800166c:	4611      	mov	r1, r2
 800166e:	4618      	mov	r0, r3
 8001670:	f002 ff0e 	bl	8004490 <HAL_FLASHEx_Erase>
 8001674:	4603      	mov	r3, r0
 8001676:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (status != HAL_OK || page_error != 0xFFFFFFFF) {
 800167a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800167e:	2b00      	cmp	r3, #0
 8001680:	d103      	bne.n	800168a <write_to_flash+0x86>
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001688:	d003      	beq.n	8001692 <write_to_flash+0x8e>
		HAL_FLASH_Lock(); // Lock before returning on error
 800168a:	f002 fe53 	bl	8004334 <HAL_FLASH_Lock>
		return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e02e      	b.n	80016f0 <write_to_flash+0xec>
	}

	// Clear pending error flags
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001692:	4b1b      	ldr	r3, [pc, #108]	@ (8001700 <write_to_flash+0xfc>)
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	4a1a      	ldr	r2, [pc, #104]	@ (8001700 <write_to_flash+0xfc>)
 8001698:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800169c:	6193      	str	r3, [r2, #24]
 800169e:	4b18      	ldr	r3, [pc, #96]	@ (8001700 <write_to_flash+0xfc>)
 80016a0:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 80016a4:	611a      	str	r2, [r3, #16]

	// Prepare 64-bit data for double-word programming
	uint64_t data_to_write = (uint64_t) data;
 80016a6:	887b      	ldrh	r3, [r7, #2]
 80016a8:	2200      	movs	r2, #0
 80016aa:	461c      	mov	r4, r3
 80016ac:	4615      	mov	r5, r2
 80016ae:	e9c7 4506 	strd	r4, r5, [r7, #24]

	// Program the flash
	status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address,
 80016b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	2001      	movs	r0, #1
 80016ba:	f002 fdd5 	bl	8004268 <HAL_FLASH_Program>
 80016be:	4603      	mov	r3, r0
 80016c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			data_to_write);
	if (status != HAL_OK) {
 80016c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d004      	beq.n	80016d6 <write_to_flash+0xd2>
		HAL_FLASH_Lock(); // Lock before returning on error
 80016cc:	f002 fe32 	bl	8004334 <HAL_FLASH_Lock>
		return status;
 80016d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016d4:	e00c      	b.n	80016f0 <write_to_flash+0xec>
	}

	// Lock flash
	status = HAL_FLASH_Lock();
 80016d6:	f002 fe2d 	bl	8004334 <HAL_FLASH_Lock>
 80016da:	4603      	mov	r3, r0
 80016dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (status != HAL_OK) {
 80016e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <write_to_flash+0xea>
		return status;
 80016e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016ec:	e000      	b.n	80016f0 <write_to_flash+0xec>
	}

	return HAL_OK;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3728      	adds	r7, #40	@ 0x28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bdb0      	pop	{r4, r5, r7, pc}
 80016f8:	1fff75e0 	.word	0x1fff75e0
 80016fc:	001ffc00 	.word	0x001ffc00
 8001700:	58004000 	.word	0x58004000

08001704 <read_from_flash>:


uint16_t read_from_flash(uint32_t address) {
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
    // Validate address
    if (address < FLASH_BASE ||
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001712:	d30e      	bcc.n	8001732 <read_from_flash+0x2e>
        address >= (FLASH_BASE + FLASH_SIZE) ||
 8001714:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <read_from_flash+0x44>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	029a      	lsls	r2, r3, #10
 800171a:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <read_from_flash+0x48>)
 800171c:	4013      	ands	r3, r2
 800171e:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
    if (address < FLASH_BASE ||
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	429a      	cmp	r2, r3
 8001726:	d204      	bcs.n	8001732 <read_from_flash+0x2e>
        (address % 2 != 0)) {
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f003 0301 	and.w	r3, r3, #1
        address >= (FLASH_BASE + FLASH_SIZE) ||
 800172e:	2b00      	cmp	r3, #0
 8001730:	d002      	beq.n	8001738 <read_from_flash+0x34>
        return 0xFFFF;  // or some error code
 8001732:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001736:	e001      	b.n	800173c <read_from_flash+0x38>
    }

    // Return the 16-bit value directly
    return *(uint16_t*)address;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	881b      	ldrh	r3, [r3, #0]
}
 800173c:	4618      	mov	r0, r3
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	1fff75e0 	.word	0x1fff75e0
 800174c:	001ffc00 	.word	0x001ffc00

08001750 <Software_Reset>:
		tx_buffer[2 * i] = (cell_mv[i] >> 8) & 0xFF;
		tx_buffer[2 * i + 1] = cell_mv[i] & 0xFF;
	}
}

void Software_Reset(void) {
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
	// Write the reset request to AIRCR
	SCB->AIRCR = (0x5FA << SCB_AIRCR_VECTKEY_Pos)   // Key to allow write
 8001754:	4b02      	ldr	r3, [pc, #8]	@ (8001760 <Software_Reset+0x10>)
 8001756:	4a03      	ldr	r2, [pc, #12]	@ (8001764 <Software_Reset+0x14>)
 8001758:	60da      	str	r2, [r3, #12]
	| SCB_AIRCR_SYSRESETREQ_Msk;       // Request system reset

	// Wait for the reset to occur
	while (1)
 800175a:	bf00      	nop
 800175c:	e7fd      	b.n	800175a <Software_Reset+0xa>
 800175e:	bf00      	nop
 8001760:	e000ed00 	.word	0xe000ed00
 8001764:	05fa0004 	.word	0x05fa0004

08001768 <get_voltage>:
		;
}

void get_voltage(void) {
 8001768:	b5b0      	push	{r4, r5, r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
	uint8_t ret = HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800176e:	217f      	movs	r1, #127	@ 0x7f
 8001770:	48a3      	ldr	r0, [pc, #652]	@ (8001a00 <get_voltage+0x298>)
 8001772:	f002 fb11 	bl	8003d98 <HAL_ADCEx_Calibration_Start>
 8001776:	4603      	mov	r3, r0
 8001778:	70fb      	strb	r3, [r7, #3]
	if (ret != HAL_OK) {
 800177a:	78fb      	ldrb	r3, [r7, #3]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <get_voltage+0x1c>
		Error_Handler();
 8001780:	f000 fd88 	bl	8002294 <Error_Handler>
	}
int startup = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	60fb      	str	r3, [r7, #12]
for(int i =0; i <= 5; i++)
 8001788:	2300      	movs	r3, #0
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	e012      	b.n	80017b4 <get_voltage+0x4c>
{
	if(cell_voltages[i] == 0)
 800178e:	4a9d      	ldr	r2, [pc, #628]	@ (8001a04 <get_voltage+0x29c>)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4413      	add	r3, r2
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a2:	d102      	bne.n	80017aa <get_voltage+0x42>
	{
		startup = 1;
 80017a4:	2301      	movs	r3, #1
 80017a6:	60fb      	str	r3, [r7, #12]
		break;
 80017a8:	e007      	b.n	80017ba <get_voltage+0x52>
	}else
	{
		startup = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
for(int i =0; i <= 5; i++)
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	3301      	adds	r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2b05      	cmp	r3, #5
 80017b8:	dde9      	ble.n	800178e <get_voltage+0x26>
	}

	}

	HAL_ADC_Start(&hadc1);
 80017ba:	4891      	ldr	r0, [pc, #580]	@ (8001a00 <get_voltage+0x298>)
 80017bc:	f001 fc42 	bl	8003044 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 80017c0:	2164      	movs	r1, #100	@ 0x64
 80017c2:	488f      	ldr	r0, [pc, #572]	@ (8001a00 <get_voltage+0x298>)
 80017c4:	f001 fcc5 	bl	8003152 <HAL_ADC_PollForConversion>
	if(startup){
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00a      	beq.n	80017e4 <get_voltage+0x7c>
	cell_voltages[0] = HAL_ADC_GetValue(&hadc1);
 80017ce:	488c      	ldr	r0, [pc, #560]	@ (8001a00 <get_voltage+0x298>)
 80017d0:	f001 fd4c 	bl	800326c <HAL_ADC_GetValue>
 80017d4:	ee07 0a90 	vmov	s15, r0
 80017d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017dc:	4b89      	ldr	r3, [pc, #548]	@ (8001a04 <get_voltage+0x29c>)
 80017de:	edc3 7a00 	vstr	s15, [r3]
 80017e2:	e028      	b.n	8001836 <get_voltage+0xce>
	}else
	{
		cell_voltages[0] = (0.95*cell_voltages[0] + (0.05*HAL_ADC_GetValue(&hadc1)));
 80017e4:	4b87      	ldr	r3, [pc, #540]	@ (8001a04 <get_voltage+0x29c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe ff5f 	bl	80006ac <__aeabi_f2d>
 80017ee:	a380      	add	r3, pc, #512	@ (adr r3, 80019f0 <get_voltage+0x288>)
 80017f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f4:	f7fe fccc 	bl	8000190 <__aeabi_dmul>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4614      	mov	r4, r2
 80017fe:	461d      	mov	r5, r3
 8001800:	487f      	ldr	r0, [pc, #508]	@ (8001a00 <get_voltage+0x298>)
 8001802:	f001 fd33 	bl	800326c <HAL_ADC_GetValue>
 8001806:	4603      	mov	r3, r0
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe ff2d 	bl	8000668 <__aeabi_ui2d>
 800180e:	a37a      	add	r3, pc, #488	@ (adr r3, 80019f8 <get_voltage+0x290>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7fe fcbc 	bl	8000190 <__aeabi_dmul>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4620      	mov	r0, r4
 800181e:	4629      	mov	r1, r5
 8001820:	f7fe fde6 	bl	80003f0 <__adddf3>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4610      	mov	r0, r2
 800182a:	4619      	mov	r1, r3
 800182c:	f7fe ff96 	bl	800075c <__aeabi_d2f>
 8001830:	4603      	mov	r3, r0
 8001832:	4a74      	ldr	r2, [pc, #464]	@ (8001a04 <get_voltage+0x29c>)
 8001834:	6013      	str	r3, [r2, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8001836:	4872      	ldr	r0, [pc, #456]	@ (8001a00 <get_voltage+0x298>)
 8001838:	f001 fc58 	bl	80030ec <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 800183c:	4870      	ldr	r0, [pc, #448]	@ (8001a00 <get_voltage+0x298>)
 800183e:	f001 fc01 	bl	8003044 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001842:	2164      	movs	r1, #100	@ 0x64
 8001844:	486e      	ldr	r0, [pc, #440]	@ (8001a00 <get_voltage+0x298>)
 8001846:	f001 fc84 	bl	8003152 <HAL_ADC_PollForConversion>
	if(startup){
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d00a      	beq.n	8001866 <get_voltage+0xfe>
		cell_voltages[1] = HAL_ADC_GetValue(&hadc1);
 8001850:	486b      	ldr	r0, [pc, #428]	@ (8001a00 <get_voltage+0x298>)
 8001852:	f001 fd0b 	bl	800326c <HAL_ADC_GetValue>
 8001856:	ee07 0a90 	vmov	s15, r0
 800185a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800185e:	4b69      	ldr	r3, [pc, #420]	@ (8001a04 <get_voltage+0x29c>)
 8001860:	edc3 7a01 	vstr	s15, [r3, #4]
 8001864:	e028      	b.n	80018b8 <get_voltage+0x150>
		}else
		{
			cell_voltages[1] = (0.95*cell_voltages[1] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001866:	4b67      	ldr	r3, [pc, #412]	@ (8001a04 <get_voltage+0x29c>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	4618      	mov	r0, r3
 800186c:	f7fe ff1e 	bl	80006ac <__aeabi_f2d>
 8001870:	a35f      	add	r3, pc, #380	@ (adr r3, 80019f0 <get_voltage+0x288>)
 8001872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001876:	f7fe fc8b 	bl	8000190 <__aeabi_dmul>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4614      	mov	r4, r2
 8001880:	461d      	mov	r5, r3
 8001882:	485f      	ldr	r0, [pc, #380]	@ (8001a00 <get_voltage+0x298>)
 8001884:	f001 fcf2 	bl	800326c <HAL_ADC_GetValue>
 8001888:	4603      	mov	r3, r0
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe feec 	bl	8000668 <__aeabi_ui2d>
 8001890:	a359      	add	r3, pc, #356	@ (adr r3, 80019f8 <get_voltage+0x290>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe fc7b 	bl	8000190 <__aeabi_dmul>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4620      	mov	r0, r4
 80018a0:	4629      	mov	r1, r5
 80018a2:	f7fe fda5 	bl	80003f0 <__adddf3>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4610      	mov	r0, r2
 80018ac:	4619      	mov	r1, r3
 80018ae:	f7fe ff55 	bl	800075c <__aeabi_d2f>
 80018b2:	4603      	mov	r3, r0
 80018b4:	4a53      	ldr	r2, [pc, #332]	@ (8001a04 <get_voltage+0x29c>)
 80018b6:	6053      	str	r3, [r2, #4]
		}
	HAL_ADC_Stop(&hadc1);
 80018b8:	4851      	ldr	r0, [pc, #324]	@ (8001a00 <get_voltage+0x298>)
 80018ba:	f001 fc17 	bl	80030ec <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 80018be:	4850      	ldr	r0, [pc, #320]	@ (8001a00 <get_voltage+0x298>)
 80018c0:	f001 fbc0 	bl	8003044 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 80018c4:	2164      	movs	r1, #100	@ 0x64
 80018c6:	484e      	ldr	r0, [pc, #312]	@ (8001a00 <get_voltage+0x298>)
 80018c8:	f001 fc43 	bl	8003152 <HAL_ADC_PollForConversion>
	if(startup){
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d00a      	beq.n	80018e8 <get_voltage+0x180>
		cell_voltages[2] = HAL_ADC_GetValue(&hadc1);
 80018d2:	484b      	ldr	r0, [pc, #300]	@ (8001a00 <get_voltage+0x298>)
 80018d4:	f001 fcca 	bl	800326c <HAL_ADC_GetValue>
 80018d8:	ee07 0a90 	vmov	s15, r0
 80018dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018e0:	4b48      	ldr	r3, [pc, #288]	@ (8001a04 <get_voltage+0x29c>)
 80018e2:	edc3 7a02 	vstr	s15, [r3, #8]
 80018e6:	e028      	b.n	800193a <get_voltage+0x1d2>
		}else
		{
			cell_voltages[2] = (0.95*cell_voltages[2] + (0.05*HAL_ADC_GetValue(&hadc1)));
 80018e8:	4b46      	ldr	r3, [pc, #280]	@ (8001a04 <get_voltage+0x29c>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fedd 	bl	80006ac <__aeabi_f2d>
 80018f2:	a33f      	add	r3, pc, #252	@ (adr r3, 80019f0 <get_voltage+0x288>)
 80018f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f8:	f7fe fc4a 	bl	8000190 <__aeabi_dmul>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4614      	mov	r4, r2
 8001902:	461d      	mov	r5, r3
 8001904:	483e      	ldr	r0, [pc, #248]	@ (8001a00 <get_voltage+0x298>)
 8001906:	f001 fcb1 	bl	800326c <HAL_ADC_GetValue>
 800190a:	4603      	mov	r3, r0
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe feab 	bl	8000668 <__aeabi_ui2d>
 8001912:	a339      	add	r3, pc, #228	@ (adr r3, 80019f8 <get_voltage+0x290>)
 8001914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001918:	f7fe fc3a 	bl	8000190 <__aeabi_dmul>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4620      	mov	r0, r4
 8001922:	4629      	mov	r1, r5
 8001924:	f7fe fd64 	bl	80003f0 <__adddf3>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4610      	mov	r0, r2
 800192e:	4619      	mov	r1, r3
 8001930:	f7fe ff14 	bl	800075c <__aeabi_d2f>
 8001934:	4603      	mov	r3, r0
 8001936:	4a33      	ldr	r2, [pc, #204]	@ (8001a04 <get_voltage+0x29c>)
 8001938:	6093      	str	r3, [r2, #8]
		}
	HAL_ADC_Stop(&hadc1);
 800193a:	4831      	ldr	r0, [pc, #196]	@ (8001a00 <get_voltage+0x298>)
 800193c:	f001 fbd6 	bl	80030ec <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 8001940:	482f      	ldr	r0, [pc, #188]	@ (8001a00 <get_voltage+0x298>)
 8001942:	f001 fb7f 	bl	8003044 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001946:	2164      	movs	r1, #100	@ 0x64
 8001948:	482d      	ldr	r0, [pc, #180]	@ (8001a00 <get_voltage+0x298>)
 800194a:	f001 fc02 	bl	8003152 <HAL_ADC_PollForConversion>
	if(startup){
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00a      	beq.n	800196a <get_voltage+0x202>
		cell_voltages[3] = HAL_ADC_GetValue(&hadc1);
 8001954:	482a      	ldr	r0, [pc, #168]	@ (8001a00 <get_voltage+0x298>)
 8001956:	f001 fc89 	bl	800326c <HAL_ADC_GetValue>
 800195a:	ee07 0a90 	vmov	s15, r0
 800195e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001962:	4b28      	ldr	r3, [pc, #160]	@ (8001a04 <get_voltage+0x29c>)
 8001964:	edc3 7a03 	vstr	s15, [r3, #12]
 8001968:	e028      	b.n	80019bc <get_voltage+0x254>
		}else
		{
			cell_voltages[3] = (0.95*cell_voltages[3] + (0.05*HAL_ADC_GetValue(&hadc1)));
 800196a:	4b26      	ldr	r3, [pc, #152]	@ (8001a04 <get_voltage+0x29c>)
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fe9c 	bl	80006ac <__aeabi_f2d>
 8001974:	a31e      	add	r3, pc, #120	@ (adr r3, 80019f0 <get_voltage+0x288>)
 8001976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197a:	f7fe fc09 	bl	8000190 <__aeabi_dmul>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4614      	mov	r4, r2
 8001984:	461d      	mov	r5, r3
 8001986:	481e      	ldr	r0, [pc, #120]	@ (8001a00 <get_voltage+0x298>)
 8001988:	f001 fc70 	bl	800326c <HAL_ADC_GetValue>
 800198c:	4603      	mov	r3, r0
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fe6a 	bl	8000668 <__aeabi_ui2d>
 8001994:	a318      	add	r3, pc, #96	@ (adr r3, 80019f8 <get_voltage+0x290>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	f7fe fbf9 	bl	8000190 <__aeabi_dmul>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4620      	mov	r0, r4
 80019a4:	4629      	mov	r1, r5
 80019a6:	f7fe fd23 	bl	80003f0 <__adddf3>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4610      	mov	r0, r2
 80019b0:	4619      	mov	r1, r3
 80019b2:	f7fe fed3 	bl	800075c <__aeabi_d2f>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4a12      	ldr	r2, [pc, #72]	@ (8001a04 <get_voltage+0x29c>)
 80019ba:	60d3      	str	r3, [r2, #12]
		}
	HAL_ADC_Stop(&hadc1);
 80019bc:	4810      	ldr	r0, [pc, #64]	@ (8001a00 <get_voltage+0x298>)
 80019be:	f001 fb95 	bl	80030ec <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 80019c2:	480f      	ldr	r0, [pc, #60]	@ (8001a00 <get_voltage+0x298>)
 80019c4:	f001 fb3e 	bl	8003044 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 80019c8:	2164      	movs	r1, #100	@ 0x64
 80019ca:	480d      	ldr	r0, [pc, #52]	@ (8001a00 <get_voltage+0x298>)
 80019cc:	f001 fbc1 	bl	8003152 <HAL_ADC_PollForConversion>
	if(startup){
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d018      	beq.n	8001a08 <get_voltage+0x2a0>
		cell_voltages[4] = HAL_ADC_GetValue(&hadc1);
 80019d6:	480a      	ldr	r0, [pc, #40]	@ (8001a00 <get_voltage+0x298>)
 80019d8:	f001 fc48 	bl	800326c <HAL_ADC_GetValue>
 80019dc:	ee07 0a90 	vmov	s15, r0
 80019e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019e4:	4b07      	ldr	r3, [pc, #28]	@ (8001a04 <get_voltage+0x29c>)
 80019e6:	edc3 7a04 	vstr	s15, [r3, #16]
 80019ea:	e036      	b.n	8001a5a <get_voltage+0x2f2>
 80019ec:	f3af 8000 	nop.w
 80019f0:	66666666 	.word	0x66666666
 80019f4:	3fee6666 	.word	0x3fee6666
 80019f8:	9999999a 	.word	0x9999999a
 80019fc:	3fa99999 	.word	0x3fa99999
 8001a00:	200001e0 	.word	0x200001e0
 8001a04:	20000360 	.word	0x20000360
		}else
		{
			cell_voltages[4] = (0.95*cell_voltages[4] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001a08:	4b5d      	ldr	r3, [pc, #372]	@ (8001b80 <get_voltage+0x418>)
 8001a0a:	691b      	ldr	r3, [r3, #16]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7fe fe4d 	bl	80006ac <__aeabi_f2d>
 8001a12:	a357      	add	r3, pc, #348	@ (adr r3, 8001b70 <get_voltage+0x408>)
 8001a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a18:	f7fe fbba 	bl	8000190 <__aeabi_dmul>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	460b      	mov	r3, r1
 8001a20:	4614      	mov	r4, r2
 8001a22:	461d      	mov	r5, r3
 8001a24:	4857      	ldr	r0, [pc, #348]	@ (8001b84 <get_voltage+0x41c>)
 8001a26:	f001 fc21 	bl	800326c <HAL_ADC_GetValue>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fe1b 	bl	8000668 <__aeabi_ui2d>
 8001a32:	a351      	add	r3, pc, #324	@ (adr r3, 8001b78 <get_voltage+0x410>)
 8001a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a38:	f7fe fbaa 	bl	8000190 <__aeabi_dmul>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	4620      	mov	r0, r4
 8001a42:	4629      	mov	r1, r5
 8001a44:	f7fe fcd4 	bl	80003f0 <__adddf3>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f7fe fe84 	bl	800075c <__aeabi_d2f>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4a4a      	ldr	r2, [pc, #296]	@ (8001b80 <get_voltage+0x418>)
 8001a58:	6113      	str	r3, [r2, #16]
		}
	HAL_ADC_Stop(&hadc1);
 8001a5a:	484a      	ldr	r0, [pc, #296]	@ (8001b84 <get_voltage+0x41c>)
 8001a5c:	f001 fb46 	bl	80030ec <HAL_ADC_Stop>

	HAL_ADC_Start(&hadc1);
 8001a60:	4848      	ldr	r0, [pc, #288]	@ (8001b84 <get_voltage+0x41c>)
 8001a62:	f001 faef 	bl	8003044 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8001a66:	2164      	movs	r1, #100	@ 0x64
 8001a68:	4846      	ldr	r0, [pc, #280]	@ (8001b84 <get_voltage+0x41c>)
 8001a6a:	f001 fb72 	bl	8003152 <HAL_ADC_PollForConversion>
	if(startup){
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d00a      	beq.n	8001a8a <get_voltage+0x322>
		cell_voltages[5] = HAL_ADC_GetValue(&hadc1);
 8001a74:	4843      	ldr	r0, [pc, #268]	@ (8001b84 <get_voltage+0x41c>)
 8001a76:	f001 fbf9 	bl	800326c <HAL_ADC_GetValue>
 8001a7a:	ee07 0a90 	vmov	s15, r0
 8001a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a82:	4b3f      	ldr	r3, [pc, #252]	@ (8001b80 <get_voltage+0x418>)
 8001a84:	edc3 7a05 	vstr	s15, [r3, #20]
 8001a88:	e028      	b.n	8001adc <get_voltage+0x374>
		}else
		{
			cell_voltages[5] = (0.95*cell_voltages[5] + (0.05*HAL_ADC_GetValue(&hadc1)));
 8001a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b80 <get_voltage+0x418>)
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fe0c 	bl	80006ac <__aeabi_f2d>
 8001a94:	a336      	add	r3, pc, #216	@ (adr r3, 8001b70 <get_voltage+0x408>)
 8001a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9a:	f7fe fb79 	bl	8000190 <__aeabi_dmul>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	4614      	mov	r4, r2
 8001aa4:	461d      	mov	r5, r3
 8001aa6:	4837      	ldr	r0, [pc, #220]	@ (8001b84 <get_voltage+0x41c>)
 8001aa8:	f001 fbe0 	bl	800326c <HAL_ADC_GetValue>
 8001aac:	4603      	mov	r3, r0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fdda 	bl	8000668 <__aeabi_ui2d>
 8001ab4:	a330      	add	r3, pc, #192	@ (adr r3, 8001b78 <get_voltage+0x410>)
 8001ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aba:	f7fe fb69 	bl	8000190 <__aeabi_dmul>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4620      	mov	r0, r4
 8001ac4:	4629      	mov	r1, r5
 8001ac6:	f7fe fc93 	bl	80003f0 <__adddf3>
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f7fe fe43 	bl	800075c <__aeabi_d2f>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	4a29      	ldr	r2, [pc, #164]	@ (8001b80 <get_voltage+0x418>)
 8001ada:	6153      	str	r3, [r2, #20]
		}
	HAL_ADC_Stop(&hadc1);
 8001adc:	4829      	ldr	r0, [pc, #164]	@ (8001b84 <get_voltage+0x41c>)
 8001ade:	f001 fb05 	bl	80030ec <HAL_ADC_Stop>


	for (int i = 0; i <= 5; i++) {
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	e01b      	b.n	8001b20 <get_voltage+0x3b8>
		cell_mv[i] = (cell_voltages[i] / 4095) * 2 * 2500;
 8001ae8:	4a25      	ldr	r2, [pc, #148]	@ (8001b80 <get_voltage+0x418>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	ed93 7a00 	vldr	s14, [r3]
 8001af4:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8001b88 <get_voltage+0x420>
 8001af8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001afc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b00:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001b8c <get_voltage+0x424>
 8001b04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b0c:	ee17 3a90 	vmov	r3, s15
 8001b10:	b299      	uxth	r1, r3
 8001b12:	4a1f      	ldr	r2, [pc, #124]	@ (8001b90 <get_voltage+0x428>)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i <= 5; i++) {
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2b05      	cmp	r3, #5
 8001b24:	dde0      	ble.n	8001ae8 <get_voltage+0x380>
	}

	present_net_mv = cell_mv[0] + cell_mv[1] + cell_mv[2] + cell_mv[3] + cell_mv[4] + cell_mv[5];
 8001b26:	4b1a      	ldr	r3, [pc, #104]	@ (8001b90 <get_voltage+0x428>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	4b18      	ldr	r3, [pc, #96]	@ (8001b90 <get_voltage+0x428>)
 8001b2e:	885b      	ldrh	r3, [r3, #2]
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	4413      	add	r3, r2
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <get_voltage+0x428>)
 8001b38:	889b      	ldrh	r3, [r3, #4]
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	4413      	add	r3, r2
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <get_voltage+0x428>)
 8001b42:	88db      	ldrh	r3, [r3, #6]
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	4413      	add	r3, r2
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	4b11      	ldr	r3, [pc, #68]	@ (8001b90 <get_voltage+0x428>)
 8001b4c:	891b      	ldrh	r3, [r3, #8]
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	4413      	add	r3, r2
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	4b0e      	ldr	r3, [pc, #56]	@ (8001b90 <get_voltage+0x428>)
 8001b56:	895b      	ldrh	r3, [r3, #10]
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	4413      	add	r3, r2
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <get_voltage+0x42c>)
 8001b60:	801a      	strh	r2, [r3, #0]

}
 8001b62:	bf00      	nop
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bdb0      	pop	{r4, r5, r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	f3af 8000 	nop.w
 8001b70:	66666666 	.word	0x66666666
 8001b74:	3fee6666 	.word	0x3fee6666
 8001b78:	9999999a 	.word	0x9999999a
 8001b7c:	3fa99999 	.word	0x3fa99999
 8001b80:	20000360 	.word	0x20000360
 8001b84:	200001e0 	.word	0x200001e0
 8001b88:	457ff000 	.word	0x457ff000
 8001b8c:	451c4000 	.word	0x451c4000
 8001b90:	2000034c 	.word	0x2000034c
 8001b94:	2000037a 	.word	0x2000037a

08001b98 <display>:


void display(void) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0


		if (present_net_mv > cell_nominal_mv*6 && present_net_mv < cell_charged_mv*6) {
 8001b9c:	4b51      	ldr	r3, [pc, #324]	@ (8001ce4 <display+0x14c>)
 8001b9e:	881b      	ldrh	r3, [r3, #0]
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4b50      	ldr	r3, [pc, #320]	@ (8001ce8 <display+0x150>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	461a      	mov	r2, r3
 8001bac:	4613      	mov	r3, r2
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	4413      	add	r3, r2
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	4299      	cmp	r1, r3
 8001bb6:	dd1d      	ble.n	8001bf4 <display+0x5c>
 8001bb8:	4b4a      	ldr	r3, [pc, #296]	@ (8001ce4 <display+0x14c>)
 8001bba:	881b      	ldrh	r3, [r3, #0]
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8001cec <display+0x154>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4613      	mov	r3, r2
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	4413      	add	r3, r2
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	4299      	cmp	r1, r3
 8001bd2:	da0f      	bge.n	8001bf4 <display+0x5c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	2120      	movs	r1, #32
 8001bd8:	4845      	ldr	r0, [pc, #276]	@ (8001cf0 <display+0x158>)
 8001bda:	f002 fe8d 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001bde:	2201      	movs	r2, #1
 8001be0:	2110      	movs	r1, #16
 8001be2:	4843      	ldr	r0, [pc, #268]	@ (8001cf0 <display+0x158>)
 8001be4:	f002 fe88 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2108      	movs	r1, #8
 8001bec:	4840      	ldr	r0, [pc, #256]	@ (8001cf0 <display+0x158>)
 8001bee:	f002 fe83 	bl	80048f8 <HAL_GPIO_WritePin>
 8001bf2:	e075      	b.n	8001ce0 <display+0x148>

		} else if (present_net_mv < cell_nominal_mv*6
 8001bf4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce4 <display+0x14c>)
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4b3a      	ldr	r3, [pc, #232]	@ (8001ce8 <display+0x150>)
 8001bfe:	881b      	ldrh	r3, [r3, #0]
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	461a      	mov	r2, r3
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4299      	cmp	r1, r3
 8001c0e:	da1d      	bge.n	8001c4c <display+0xb4>
				&& present_net_mv > cell_discharged_mv*6) {
 8001c10:	4b34      	ldr	r3, [pc, #208]	@ (8001ce4 <display+0x14c>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	4619      	mov	r1, r3
 8001c18:	4b36      	ldr	r3, [pc, #216]	@ (8001cf4 <display+0x15c>)
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4613      	mov	r3, r2
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	4413      	add	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4299      	cmp	r1, r3
 8001c2a:	dd0f      	ble.n	8001c4c <display+0xb4>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	2120      	movs	r1, #32
 8001c30:	482f      	ldr	r0, [pc, #188]	@ (8001cf0 <display+0x158>)
 8001c32:	f002 fe61 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2110      	movs	r1, #16
 8001c3a:	482d      	ldr	r0, [pc, #180]	@ (8001cf0 <display+0x158>)
 8001c3c:	f002 fe5c 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001c40:	2201      	movs	r2, #1
 8001c42:	2108      	movs	r1, #8
 8001c44:	482a      	ldr	r0, [pc, #168]	@ (8001cf0 <display+0x158>)
 8001c46:	f002 fe57 	bl	80048f8 <HAL_GPIO_WritePin>
 8001c4a:	e049      	b.n	8001ce0 <display+0x148>
		} else if (present_net_mv < cell_discharged_mv*6) {
 8001c4c:	4b25      	ldr	r3, [pc, #148]	@ (8001ce4 <display+0x14c>)
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	4619      	mov	r1, r3
 8001c54:	4b27      	ldr	r3, [pc, #156]	@ (8001cf4 <display+0x15c>)
 8001c56:	881b      	ldrh	r3, [r3, #0]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	4299      	cmp	r1, r3
 8001c66:	da0f      	bge.n	8001c88 <display+0xf0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2120      	movs	r1, #32
 8001c6c:	4820      	ldr	r0, [pc, #128]	@ (8001cf0 <display+0x158>)
 8001c6e:	f002 fe43 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2110      	movs	r1, #16
 8001c76:	481e      	ldr	r0, [pc, #120]	@ (8001cf0 <display+0x158>)
 8001c78:	f002 fe3e 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	2108      	movs	r1, #8
 8001c80:	481b      	ldr	r0, [pc, #108]	@ (8001cf0 <display+0x158>)
 8001c82:	f002 fe39 	bl	80048f8 <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
		}
	}
 8001c86:	e02b      	b.n	8001ce0 <display+0x148>
		} else if (present_net_mv == cell_charged_mv*6 || present_net_mv > cell_charged_mv*6 - 120)
 8001c88:	4b16      	ldr	r3, [pc, #88]	@ (8001ce4 <display+0x14c>)
 8001c8a:	881b      	ldrh	r3, [r3, #0]
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <display+0x154>)
 8001c92:	881b      	ldrh	r3, [r3, #0]
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	461a      	mov	r2, r3
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	4299      	cmp	r1, r3
 8001ca2:	d00d      	beq.n	8001cc0 <display+0x128>
 8001ca4:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <display+0x154>)
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	461a      	mov	r2, r3
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	3b77      	subs	r3, #119	@ 0x77
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	@ (8001ce4 <display+0x14c>)
 8001cb8:	8812      	ldrh	r2, [r2, #0]
 8001cba:	b292      	uxth	r2, r2
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	dc0f      	bgt.n	8001ce0 <display+0x148>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2120      	movs	r1, #32
 8001cc4:	480a      	ldr	r0, [pc, #40]	@ (8001cf0 <display+0x158>)
 8001cc6:	f002 fe17 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001cca:	2201      	movs	r2, #1
 8001ccc:	2110      	movs	r1, #16
 8001cce:	4808      	ldr	r0, [pc, #32]	@ (8001cf0 <display+0x158>)
 8001cd0:	f002 fe12 	bl	80048f8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2108      	movs	r1, #8
 8001cd8:	4805      	ldr	r0, [pc, #20]	@ (8001cf0 <display+0x158>)
 8001cda:	f002 fe0d 	bl	80048f8 <HAL_GPIO_WritePin>
	}
 8001cde:	e7ff      	b.n	8001ce0 <display+0x148>
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	2000037a 	.word	0x2000037a
 8001ce8:	20000358 	.word	0x20000358
 8001cec:	2000035a 	.word	0x2000035a
 8001cf0:	48000400 	.word	0x48000400
 8001cf4:	2000035c 	.word	0x2000035c

08001cf8 <stop_display>:

void stop_display(void) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2120      	movs	r1, #32
 8001d00:	4807      	ldr	r0, [pc, #28]	@ (8001d20 <stop_display+0x28>)
 8001d02:	f002 fdf9 	bl	80048f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001d06:	2200      	movs	r2, #0
 8001d08:	2110      	movs	r1, #16
 8001d0a:	4805      	ldr	r0, [pc, #20]	@ (8001d20 <stop_display+0x28>)
 8001d0c:	f002 fdf4 	bl	80048f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2108      	movs	r1, #8
 8001d14:	4802      	ldr	r0, [pc, #8]	@ (8001d20 <stop_display+0x28>)
 8001d16:	f002 fdef 	bl	80048f8 <HAL_GPIO_WritePin>
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	48000400 	.word	0x48000400

08001d24 <update_state>:

uint8_t update_state(void) {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	last_net_mv = read_from_flash(last_voltages_base_addr);
 8001d28:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <update_state+0x6c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fce9 	bl	8001704 <read_from_flash>
 8001d32:	4603      	mov	r3, r0
 8001d34:	461a      	mov	r2, r3
 8001d36:	4b17      	ldr	r3, [pc, #92]	@ (8001d94 <update_state+0x70>)
 8001d38:	801a      	strh	r2, [r3, #0]
	get_voltage();
 8001d3a:	f7ff fd15 	bl	8001768 <get_voltage>
	if (present_net_mv > last_net_mv + 10) { //charging
 8001d3e:	4b16      	ldr	r3, [pc, #88]	@ (8001d98 <update_state+0x74>)
 8001d40:	881b      	ldrh	r3, [r3, #0]
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b13      	ldr	r3, [pc, #76]	@ (8001d94 <update_state+0x70>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	330a      	adds	r3, #10
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	dd06      	ble.n	8001d60 <update_state+0x3c>
		charge_state = 1;
 8001d52:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <update_state+0x78>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	701a      	strb	r2, [r3, #0]
		return charge_state;
 8001d58:	4b10      	ldr	r3, [pc, #64]	@ (8001d9c <update_state+0x78>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	e015      	b.n	8001d8c <update_state+0x68>
	} else if (present_net_mv + 10 < last_net_mv) { //discharging
 8001d60:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <update_state+0x74>)
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	330a      	adds	r3, #10
 8001d68:	4a0a      	ldr	r2, [pc, #40]	@ (8001d94 <update_state+0x70>)
 8001d6a:	8812      	ldrh	r2, [r2, #0]
 8001d6c:	b292      	uxth	r2, r2
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	da06      	bge.n	8001d80 <update_state+0x5c>
		charge_state = 2;
 8001d72:	4b0a      	ldr	r3, [pc, #40]	@ (8001d9c <update_state+0x78>)
 8001d74:	2202      	movs	r2, #2
 8001d76:	701a      	strb	r2, [r3, #0]
		return charge_state;
 8001d78:	4b08      	ldr	r3, [pc, #32]	@ (8001d9c <update_state+0x78>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	e005      	b.n	8001d8c <update_state+0x68>
	} else { //Idle
		charge_state = 0;
 8001d80:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <update_state+0x78>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	701a      	strb	r2, [r3, #0]
		return charge_state;
 8001d86:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <update_state+0x78>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	b2db      	uxtb	r3, r3
	}
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000008 	.word	0x20000008
 8001d94:	2000037c 	.word	0x2000037c
 8001d98:	2000037a 	.word	0x2000037a
 8001d9c:	20000378 	.word	0x20000378

08001da0 <prepare_data>:

void prepare_data() {
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
    uint16_t value = 0;
 8001da6:	2300      	movs	r3, #0
 8001da8:	80fb      	strh	r3, [r7, #6]
    switch (current_command) {
 8001daa:	4b55      	ldr	r3, [pc, #340]	@ (8001f00 <prepare_data+0x160>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	3b09      	subs	r3, #9
 8001db0:	2b36      	cmp	r3, #54	@ 0x36
 8001db2:	f200 8095 	bhi.w	8001ee0 <prepare_data+0x140>
 8001db6:	a201      	add	r2, pc, #4	@ (adr r2, 8001dbc <prepare_data+0x1c>)
 8001db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dbc:	08001e99 	.word	0x08001e99
 8001dc0:	08001ee1 	.word	0x08001ee1
 8001dc4:	08001ee1 	.word	0x08001ee1
 8001dc8:	08001ee1 	.word	0x08001ee1
 8001dcc:	08001ee1 	.word	0x08001ee1
 8001dd0:	08001ee1 	.word	0x08001ee1
 8001dd4:	08001ee1 	.word	0x08001ee1
 8001dd8:	08001ea9 	.word	0x08001ea9
 8001ddc:	08001ee1 	.word	0x08001ee1
 8001de0:	08001ee1 	.word	0x08001ee1
 8001de4:	08001ee1 	.word	0x08001ee1
 8001de8:	08001ee1 	.word	0x08001ee1
 8001dec:	08001ee1 	.word	0x08001ee1
 8001df0:	08001ee1 	.word	0x08001ee1
 8001df4:	08001ee1 	.word	0x08001ee1
 8001df8:	08001ee1 	.word	0x08001ee1
 8001dfc:	08001ee1 	.word	0x08001ee1
 8001e00:	08001ee1 	.word	0x08001ee1
 8001e04:	08001ee1 	.word	0x08001ee1
 8001e08:	08001ea1 	.word	0x08001ea1
 8001e0c:	08001ee1 	.word	0x08001ee1
 8001e10:	08001ee1 	.word	0x08001ee1
 8001e14:	08001ee1 	.word	0x08001ee1
 8001e18:	08001ee1 	.word	0x08001ee1
 8001e1c:	08001ee1 	.word	0x08001ee1
 8001e20:	08001ee1 	.word	0x08001ee1
 8001e24:	08001ee1 	.word	0x08001ee1
 8001e28:	08001ee1 	.word	0x08001ee1
 8001e2c:	08001ee1 	.word	0x08001ee1
 8001e30:	08001ee1 	.word	0x08001ee1
 8001e34:	08001ee1 	.word	0x08001ee1
 8001e38:	08001ee1 	.word	0x08001ee1
 8001e3c:	08001ee1 	.word	0x08001ee1
 8001e40:	08001ee1 	.word	0x08001ee1
 8001e44:	08001ee1 	.word	0x08001ee1
 8001e48:	08001ee1 	.word	0x08001ee1
 8001e4c:	08001ee1 	.word	0x08001ee1
 8001e50:	08001ee1 	.word	0x08001ee1
 8001e54:	08001ee1 	.word	0x08001ee1
 8001e58:	08001ee1 	.word	0x08001ee1
 8001e5c:	08001ee1 	.word	0x08001ee1
 8001e60:	08001ee1 	.word	0x08001ee1
 8001e64:	08001ee1 	.word	0x08001ee1
 8001e68:	08001ee1 	.word	0x08001ee1
 8001e6c:	08001ee1 	.word	0x08001ee1
 8001e70:	08001ee1 	.word	0x08001ee1
 8001e74:	08001ee1 	.word	0x08001ee1
 8001e78:	08001ee1 	.word	0x08001ee1
 8001e7c:	08001ee1 	.word	0x08001ee1
 8001e80:	08001ed9 	.word	0x08001ed9
 8001e84:	08001ed1 	.word	0x08001ed1
 8001e88:	08001ec9 	.word	0x08001ec9
 8001e8c:	08001ec1 	.word	0x08001ec1
 8001e90:	08001eb9 	.word	0x08001eb9
 8001e94:	08001eb1 	.word	0x08001eb1
    		case 0x09:  // Total Voltage (sum of cells)
              value = present_net_mv;
 8001e98:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <prepare_data+0x164>)
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	80fb      	strh	r3, [r7, #6]
              break;
 8001e9e:	e01f      	b.n	8001ee0 <prepare_data+0x140>
            case 0x1C:
              value = uid_word0;
 8001ea0:	4b19      	ldr	r3, [pc, #100]	@ (8001f08 <prepare_data+0x168>)
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	80fb      	strh	r3, [r7, #6]
              break;
 8001ea6:	e01b      	b.n	8001ee0 <prepare_data+0x140>
            case 0x10:
            	value = capacity;
 8001ea8:	4b18      	ldr	r3, [pc, #96]	@ (8001f0c <prepare_data+0x16c>)
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	80fb      	strh	r3, [r7, #6]
              break;
 8001eae:	e017      	b.n	8001ee0 <prepare_data+0x140>
        case 0x3F: value = cell_mv[0]; break;  // Cell 1
 8001eb0:	4b17      	ldr	r3, [pc, #92]	@ (8001f10 <prepare_data+0x170>)
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	80fb      	strh	r3, [r7, #6]
 8001eb6:	e013      	b.n	8001ee0 <prepare_data+0x140>
        case 0x3E: value = cell_mv[1]; break;  // Cell 2
 8001eb8:	4b15      	ldr	r3, [pc, #84]	@ (8001f10 <prepare_data+0x170>)
 8001eba:	885b      	ldrh	r3, [r3, #2]
 8001ebc:	80fb      	strh	r3, [r7, #6]
 8001ebe:	e00f      	b.n	8001ee0 <prepare_data+0x140>
        case 0x3D: value = cell_mv[2]; break;  // Cell 3
 8001ec0:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <prepare_data+0x170>)
 8001ec2:	889b      	ldrh	r3, [r3, #4]
 8001ec4:	80fb      	strh	r3, [r7, #6]
 8001ec6:	e00b      	b.n	8001ee0 <prepare_data+0x140>
        case 0x3C: value = cell_mv[3]; break;  // Cell 4
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <prepare_data+0x170>)
 8001eca:	88db      	ldrh	r3, [r3, #6]
 8001ecc:	80fb      	strh	r3, [r7, #6]
 8001ece:	e007      	b.n	8001ee0 <prepare_data+0x140>
        case 0x3B: value = cell_mv[4]; break;  // Cell 5
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f10 <prepare_data+0x170>)
 8001ed2:	891b      	ldrh	r3, [r3, #8]
 8001ed4:	80fb      	strh	r3, [r7, #6]
 8001ed6:	e003      	b.n	8001ee0 <prepare_data+0x140>
        case 0x3A: value = cell_mv[5]; break;  // Cell 6
 8001ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <prepare_data+0x170>)
 8001eda:	895b      	ldrh	r3, [r3, #10]
 8001edc:	80fb      	strh	r3, [r7, #6]
 8001ede:	bf00      	nop

    }
    tx_buffer[0] = value & 0xFF;  // Low byte
 8001ee0:	88fb      	ldrh	r3, [r7, #6]
 8001ee2:	b2da      	uxtb	r2, r3
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <prepare_data+0x174>)
 8001ee6:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = (value >> 8) & 0xFF;  // High byte
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	0a1b      	lsrs	r3, r3, #8
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	4b08      	ldr	r3, [pc, #32]	@ (8001f14 <prepare_data+0x174>)
 8001ef2:	705a      	strb	r2, [r3, #1]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	2000039a 	.word	0x2000039a
 8001f04:	2000037a 	.word	0x2000037a
 8001f08:	2000039c 	.word	0x2000039c
 8001f0c:	2000037e 	.word	0x2000037e
 8001f10:	2000034c 	.word	0x2000034c
 8001f14:	20000398 	.word	0x20000398

08001f18 <HAL_I2C_AddrCallback>:


void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	70fb      	strb	r3, [r7, #3]
 8001f24:	4613      	mov	r3, r2
 8001f26:	803b      	strh	r3, [r7, #0]
    //UNUSED(AddrMatchCode);

    if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8001f28:	78fb      	ldrb	r3, [r7, #3]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10a      	bne.n	8001f44 <HAL_I2C_AddrCallback+0x2c>
        HAL_I2C_Slave_Sequential_Receive_IT(hi2c, &rx_byte, 1, I2C_FIRST_FRAME);
 8001f2e:	2300      	movs	r3, #0
 8001f30:	2201      	movs	r2, #1
 8001f32:	490b      	ldr	r1, [pc, #44]	@ (8001f60 <HAL_I2C_AddrCallback+0x48>)
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f002 fe9b 	bl	8004c70 <HAL_I2C_Slave_Seq_Receive_IT>
        current_command = rx_byte;
 8001f3a:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <HAL_I2C_AddrCallback+0x48>)
 8001f3c:	781a      	ldrb	r2, [r3, #0]
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <HAL_I2C_AddrCallback+0x4c>)
 8001f40:	701a      	strb	r2, [r3, #0]
    } else {
        prepare_data();
        HAL_I2C_Slave_Sequential_Transmit_IT(hi2c, tx_buffer, 2, I2C_FIRST_AND_LAST_FRAME);
    }
}
 8001f42:	e008      	b.n	8001f56 <HAL_I2C_AddrCallback+0x3e>
        prepare_data();
 8001f44:	f7ff ff2c 	bl	8001da0 <prepare_data>
        HAL_I2C_Slave_Sequential_Transmit_IT(hi2c, tx_buffer, 2, I2C_FIRST_AND_LAST_FRAME);
 8001f48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f4c:	2202      	movs	r2, #2
 8001f4e:	4906      	ldr	r1, [pc, #24]	@ (8001f68 <HAL_I2C_AddrCallback+0x50>)
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f002 fddb 	bl	8004b0c <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000394 	.word	0x20000394
 8001f64:	2000039a 	.word	0x2000039a
 8001f68:	20000398 	.word	0x20000398

08001f6c <HAL_I2C_SlaveRxCpltCallback>:

// I2C Slave Receive Complete
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
    current_command = rx_byte;
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <HAL_I2C_SlaveRxCpltCallback+0x24>)
 8001f76:	781a      	ldrb	r2, [r3, #0]
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <HAL_I2C_SlaveRxCpltCallback+0x28>)
 8001f7a:	701a      	strb	r2, [r3, #0]
    count = 0;
 8001f7c:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_I2C_SlaveRxCpltCallback+0x2c>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
    HAL_I2C_EnableListen_IT(hi2c);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f002 ff26 	bl	8004dd4 <HAL_I2C_EnableListen_IT>
}
 8001f88:	bf00      	nop
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000394 	.word	0x20000394
 8001f94:	2000039a 	.word	0x2000039a
 8001f98:	20000344 	.word	0x20000344

08001f9c <HAL_I2C_SlaveTxCpltCallback>:

// I2C Slave Transmit Complete
void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
    HAL_I2C_EnableListen_IT(hi2c);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f002 ff15 	bl	8004dd4 <HAL_I2C_EnableListen_IT>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_I2C_ErrorCallback>:

// I2C Error Callback
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
    HAL_I2C_EnableListen_IT(hi2c);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f002 ff0a 	bl	8004dd4 <HAL_I2C_EnableListen_IT>
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(hi2c);
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f002 feff 	bl	8004dd4 <HAL_I2C_EnableListen_IT>
}
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
	...

08001fe0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ff0:	d123      	bne.n	800203a <HAL_TIM_PeriodElapsedCallback+0x5a>

		if (connection_status == 1) {
 8001ff2:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d10a      	bne.n	8002012 <HAL_TIM_PeriodElapsedCallback+0x32>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002002:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002006:	f002 fc77 	bl	80048f8 <HAL_GPIO_WritePin>
			count = 0;
 800200a:	4b0f      	ldr	r3, [pc, #60]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	e00a      	b.n	8002028 <HAL_TIM_PeriodElapsedCallback+0x48>
		} else {
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8002012:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002016:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800201a:	f002 fc85 	bl	8004928 <HAL_GPIO_TogglePin>
			count++;
 800201e:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	3301      	adds	r3, #1
 8002024:	4a08      	ldr	r2, [pc, #32]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002026:	6013      	str	r3, [r2, #0]
		}
		if (count >= 10) {
 8002028:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b09      	cmp	r3, #9
 800202e:	d904      	bls.n	800203a <HAL_TIM_PeriodElapsedCallback+0x5a>
			stop_display();
 8002030:	f7ff fe62 	bl	8001cf8 <stop_display>
			sleep_flag = 1;
 8002034:	4b05      	ldr	r3, [pc, #20]	@ (800204c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002036:	2201      	movs	r2, #1
 8002038:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	200004c0 	.word	0x200004c0
 8002048:	20000344 	.word	0x20000344
 800204c:	20000348 	.word	0x20000348

08002050 <Flash_WriteString>:


void Flash_WriteString(uint32_t address, const char* str) {
 8002050:	b5b0      	push	{r4, r5, r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
    uint64_t data;
    uint32_t i;

    if (strlen(str) > MAX_STRING_LEN) return;
 800205a:	6838      	ldr	r0, [r7, #0]
 800205c:	f7fe f890 	bl	8000180 <strlen>
 8002060:	4603      	mov	r3, r0
 8002062:	2b20      	cmp	r3, #32
 8002064:	d84d      	bhi.n	8002102 <Flash_WriteString+0xb2>

    /* Erase flash page */
    FLASH_EraseInitTypeDef eraseInit = {FLASH_TYPEERASE_PAGES, (address - FLASH_BASE) / 0x1000, 1};
 8002066:	2302      	movs	r3, #2
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8002070:	0b1b      	lsrs	r3, r3, #12
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	2301      	movs	r3, #1
 8002076:	617b      	str	r3, [r7, #20]
    uint32_t pageError;
    HAL_FLASH_Unlock();
 8002078:	f002 f93a 	bl	80042f0 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&eraseInit, &pageError);
 800207c:	f107 0208 	add.w	r2, r7, #8
 8002080:	f107 030c 	add.w	r3, r7, #12
 8002084:	4611      	mov	r1, r2
 8002086:	4618      	mov	r0, r3
 8002088:	f002 fa02 	bl	8004490 <HAL_FLASHEx_Erase>

    /* Write string */
    for (i = 0; i < strlen(str) + 1; i += 8) {
 800208c:	2300      	movs	r3, #0
 800208e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002090:	e02c      	b.n	80020ec <Flash_WriteString+0x9c>
        memset(&data, 0xFF, sizeof(data));
 8002092:	f04f 32ff 	mov.w	r2, #4294967295
 8002096:	f04f 33ff 	mov.w	r3, #4294967295
 800209a:	e9c7 2306 	strd	r2, r3, [r7, #24]
        memcpy(&data, &str[i], (i + 8 <= strlen(str) + 1) ? 8 : strlen(str) + 1 - i);
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a2:	18d5      	adds	r5, r2, r3
 80020a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a6:	f103 0408 	add.w	r4, r3, #8
 80020aa:	6838      	ldr	r0, [r7, #0]
 80020ac:	f7fe f868 	bl	8000180 <strlen>
 80020b0:	4603      	mov	r3, r0
 80020b2:	3301      	adds	r3, #1
 80020b4:	429c      	cmp	r4, r3
 80020b6:	d907      	bls.n	80020c8 <Flash_WriteString+0x78>
 80020b8:	6838      	ldr	r0, [r7, #0]
 80020ba:	f7fe f861 	bl	8000180 <strlen>
 80020be:	4602      	mov	r2, r0
 80020c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	3301      	adds	r3, #1
 80020c6:	e000      	b.n	80020ca <Flash_WriteString+0x7a>
 80020c8:	2308      	movs	r3, #8
 80020ca:	f107 0018 	add.w	r0, r7, #24
 80020ce:	461a      	mov	r2, r3
 80020d0:	4629      	mov	r1, r5
 80020d2:	f00b f881 	bl	800d1d8 <memcpy>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address + i, data);
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	18d1      	adds	r1, r2, r3
 80020dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020e0:	2001      	movs	r0, #1
 80020e2:	f002 f8c1 	bl	8004268 <HAL_FLASH_Program>
    for (i = 0; i < strlen(str) + 1; i += 8) {
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	3308      	adds	r3, #8
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ec:	6838      	ldr	r0, [r7, #0]
 80020ee:	f7fe f847 	bl	8000180 <strlen>
 80020f2:	4603      	mov	r3, r0
 80020f4:	3301      	adds	r3, #1
 80020f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d3ca      	bcc.n	8002092 <Flash_WriteString+0x42>
    }
    HAL_FLASH_Lock();
 80020fc:	f002 f91a 	bl	8004334 <HAL_FLASH_Lock>
 8002100:	e000      	b.n	8002104 <Flash_WriteString+0xb4>
    if (strlen(str) > MAX_STRING_LEN) return;
 8002102:	bf00      	nop
}
 8002104:	3728      	adds	r7, #40	@ 0x28
 8002106:	46bd      	mov	sp, r7
 8002108:	bdb0      	pop	{r4, r5, r7, pc}

0800210a <Flash_ReadString>:

/* Read string from flash at specified address */
void Flash_ReadString(uint32_t address, char* buffer) {
 800210a:	b480      	push	{r7}
 800210c:	b085      	sub	sp, #20
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
 8002112:	6039      	str	r1, [r7, #0]
    uint32_t i;
    for (i = 0; i < MAX_STRING_LEN - 1; i++) {
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	e012      	b.n	8002140 <Flash_ReadString+0x36>
        buffer[i] = *(volatile uint8_t*)(address + i);
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	4413      	add	r3, r2
 8002120:	4619      	mov	r1, r3
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4413      	add	r3, r2
 8002128:	780a      	ldrb	r2, [r1, #0]
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	701a      	strb	r2, [r3, #0]
        if (buffer[i] == '\0') break;
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4413      	add	r3, r2
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d006      	beq.n	8002148 <Flash_ReadString+0x3e>
    for (i = 0; i < MAX_STRING_LEN - 1; i++) {
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	3301      	adds	r3, #1
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2b1e      	cmp	r3, #30
 8002144:	d9e9      	bls.n	800211a <Flash_ReadString+0x10>
 8002146:	e000      	b.n	800214a <Flash_ReadString+0x40>
        if (buffer[i] == '\0') break;
 8002148:	bf00      	nop
    }
    buffer[i] = '\0';
 800214a:	683a      	ldr	r2, [r7, #0]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	4413      	add	r3, r2
 8002150:	2200      	movs	r2, #0
 8002152:	701a      	strb	r2, [r3, #0]
}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_6) {
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	2b40      	cmp	r3, #64	@ 0x40
 800216e:	d105      	bne.n	800217c <HAL_GPIO_EXTI_Callback+0x1c>
		HAL_ResumeTick();       // Resume SysTick interrupt
 8002170:	f000 fbea 	bl	8002948 <HAL_ResumeTick>
		SystemClock_Config();
 8002174:	f7fe ff60 	bl	8001038 <SystemClock_Config>
		Software_Reset();
 8002178:	f7ff faea 	bl	8001750 <Software_Reset>
	}
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <RTC_Wakeup_After>:




void RTC_Wakeup_After(uint32_t min)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b096      	sub	sp, #88	@ 0x58
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
    RTC_AlarmTypeDef sAlarm = {0};
 800218c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002190:	2228      	movs	r2, #40	@ 0x28
 8002192:	2100      	movs	r1, #0
 8002194:	4618      	mov	r0, r3
 8002196:	f00a fff2 	bl	800d17e <memset>
    RTC_TimeTypeDef sTime = {0};
 800219a:	f107 0310 	add.w	r3, r7, #16
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	609a      	str	r2, [r3, #8]
 80021a6:	60da      	str	r2, [r3, #12]
 80021a8:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]

    // Get current time and date
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80021ae:	f107 0310 	add.w	r3, r7, #16
 80021b2:	2200      	movs	r2, #0
 80021b4:	4619      	mov	r1, r3
 80021b6:	482f      	ldr	r0, [pc, #188]	@ (8002274 <RTC_Wakeup_After+0xf0>)
 80021b8:	f006 f95d 	bl	8008476 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80021bc:	f107 030c 	add.w	r3, r7, #12
 80021c0:	2200      	movs	r2, #0
 80021c2:	4619      	mov	r1, r3
 80021c4:	482b      	ldr	r0, [pc, #172]	@ (8002274 <RTC_Wakeup_After+0xf0>)
 80021c6:	f006 fa3d 	bl	8008644 <HAL_RTC_GetDate>

    // Calculate new seconds and minutes with overflow handling
    uint32_t total_seconds = sTime.Seconds;
 80021ca:	7cbb      	ldrb	r3, [r7, #18]
 80021cc:	657b      	str	r3, [r7, #84]	@ 0x54
    sAlarm.AlarmTime.Seconds = total_seconds % 60;
 80021ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80021d0:	4b29      	ldr	r3, [pc, #164]	@ (8002278 <RTC_Wakeup_After+0xf4>)
 80021d2:	fba3 2301 	umull	r2, r3, r3, r1
 80021d6:	095a      	lsrs	r2, r3, #5
 80021d8:	4613      	mov	r3, r2
 80021da:	011b      	lsls	r3, r3, #4
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	1aca      	subs	r2, r1, r3
 80021e2:	b2d3      	uxtb	r3, r2
 80021e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint32_t total_minutes = sTime.Minutes + min;
 80021e8:	7c7b      	ldrb	r3, [r7, #17]
 80021ea:	461a      	mov	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4413      	add	r3, r2
 80021f0:	653b      	str	r3, [r7, #80]	@ 0x50
    sAlarm.AlarmTime.Minutes = total_minutes % 60;
 80021f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80021f4:	4b20      	ldr	r3, [pc, #128]	@ (8002278 <RTC_Wakeup_After+0xf4>)
 80021f6:	fba3 2301 	umull	r2, r3, r3, r1
 80021fa:	095a      	lsrs	r2, r3, #5
 80021fc:	4613      	mov	r3, r2
 80021fe:	011b      	lsls	r3, r3, #4
 8002200:	1a9b      	subs	r3, r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	1aca      	subs	r2, r1, r3
 8002206:	b2d3      	uxtb	r3, r2
 8002208:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint32_t total_hours = sTime.Hours + (total_minutes / 60);
 800220c:	7c3b      	ldrb	r3, [r7, #16]
 800220e:	4619      	mov	r1, r3
 8002210:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002212:	4a19      	ldr	r2, [pc, #100]	@ (8002278 <RTC_Wakeup_After+0xf4>)
 8002214:	fba2 2303 	umull	r2, r3, r2, r3
 8002218:	095b      	lsrs	r3, r3, #5
 800221a:	440b      	add	r3, r1
 800221c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sAlarm.AlarmTime.Hours = total_hours % 24;
 800221e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002220:	4b16      	ldr	r3, [pc, #88]	@ (800227c <RTC_Wakeup_After+0xf8>)
 8002222:	fba3 2301 	umull	r2, r3, r3, r1
 8002226:	091a      	lsrs	r2, r3, #4
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	1aca      	subs	r2, r1, r3
 8002232:	b2d3      	uxtb	r3, r2
 8002234:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8002238:	2300      	movs	r3, #0
 800223a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800223e:	2300      	movs	r3, #0
 8002240:	633b      	str	r3, [r7, #48]	@ 0x30
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	637b      	str	r3, [r7, #52]	@ 0x34
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8002246:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800224a:	63bb      	str	r3, [r7, #56]	@ 0x38
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800224c:	2300      	movs	r3, #0
 800224e:	643b      	str	r3, [r7, #64]	@ 0x40
    sAlarm.AlarmDateWeekDay = sDate.Date;
 8002250:	7bbb      	ldrb	r3, [r7, #14]
 8002252:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    sAlarm.Alarm = RTC_ALARM_A;
 8002256:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800225a:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Set the alarm with interrupt
    HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
 800225c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002260:	2200      	movs	r2, #0
 8002262:	4619      	mov	r1, r3
 8002264:	4803      	ldr	r0, [pc, #12]	@ (8002274 <RTC_Wakeup_After+0xf0>)
 8002266:	f006 fa3d 	bl	80086e4 <HAL_RTC_SetAlarm_IT>

    // Enter Stop Mode and wait for wakeup
}
 800226a:	bf00      	nop
 800226c:	3758      	adds	r7, #88	@ 0x58
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200002d4 	.word	0x200002d4
 8002278:	88888889 	.word	0x88888889
 800227c:	aaaaaaab 	.word	0xaaaaaaab

08002280 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
   Software_Reset();// Wakeup event handler
 8002288:	f7ff fa62 	bl	8001750 <Software_Reset>
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002298:	b672      	cpsid	i
}
 800229a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <Error_Handler+0x8>

080022a0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80022a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <LL_RCC_DisableRTC>:
  * @brief  Disable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_DisableRTC(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80022c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80022d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80022da:	bf00      	nop
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <LL_AHB2_GRP1_EnableClock>:
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80022ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80022f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80022fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002300:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4013      	ands	r3, r2
 8002306:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002308:	68fb      	ldr	r3, [r7, #12]
}
 800230a:	bf00      	nop
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800231e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002322:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002324:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4313      	orrs	r3, r2
 800232c:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800232e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002332:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4013      	ands	r3, r2
 8002338:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800233a:	68fb      	ldr	r3, [r7, #12]
}
 800233c:	bf00      	nop
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002354:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002356:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4313      	orrs	r3, r2
 800235e:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002360:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002364:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4013      	ands	r3, r2
 800236a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800236c:	68fb      	ldr	r3, [r7, #12]
}
 800236e:	bf00      	nop
 8002370:	3714      	adds	r7, #20
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <LL_APB1_GRP1_DisableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002382:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002386:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	43db      	mvns	r3, r3
 800238c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002390:	4013      	ands	r3, r2
 8002392:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80023a4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80023a8:	f7ff ffb5 	bl	8002316 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80023ac:	2200      	movs	r2, #0
 80023ae:	2100      	movs	r1, #0
 80023b0:	202e      	movs	r0, #46	@ 0x2e
 80023b2:	f001 fe8e 	bl	80040d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80023b6:	202e      	movs	r0, #46	@ 0x2e
 80023b8:	f001 fea5 	bl	8004106 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023bc:	bf00      	nop
 80023be:	bd80      	pop	{r7, pc}

080023c0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b09c      	sub	sp, #112	@ 0x70
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	2250      	movs	r2, #80	@ 0x50
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f00a fecc 	bl	800d17e <memset>
  if(hadc->Instance==ADC1)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a1c      	ldr	r2, [pc, #112]	@ (800245c <HAL_ADC_MspInit+0x9c>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d131      	bne.n	8002454 <HAL_ADC_MspInit+0x94>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80023f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023f4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 80023f6:	2306      	movs	r3, #6
 80023f8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80023fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023fe:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8002400:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002404:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002406:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800240a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 800240c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002410:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002412:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002416:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002418:	f107 030c 	add.w	r3, r7, #12
 800241c:	4618      	mov	r0, r3
 800241e:	f005 fc10 	bl	8007c42 <HAL_RCCEx_PeriphCLKConfig>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8002428:	f7ff ff34 	bl	8002294 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800242c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002430:	f7ff ff58 	bl	80022e4 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002434:	2001      	movs	r0, #1
 8002436:	f7ff ff55 	bl	80022e4 <LL_AHB2_GRP1_EnableClock>
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800243a:	237e      	movs	r3, #126	@ 0x7e
 800243c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                          |GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800243e:	2303      	movs	r3, #3
 8002440:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800244a:	4619      	mov	r1, r3
 800244c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002450:	f002 f8e2 	bl	8004618 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002454:	bf00      	nop
 8002456:	3770      	adds	r7, #112	@ 0x70
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	50040000 	.word	0x50040000

08002460 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b09c      	sub	sp, #112	@ 0x70
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002478:	f107 030c 	add.w	r3, r7, #12
 800247c:	2250      	movs	r2, #80	@ 0x50
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f00a fe7c 	bl	800d17e <memset>
  if(hi2c->Instance==I2C1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a1f      	ldr	r2, [pc, #124]	@ (8002508 <HAL_I2C_MspInit+0xa8>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d136      	bne.n	80024fe <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002490:	2304      	movs	r3, #4
 8002492:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002494:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002498:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800249a:	f107 030c 	add.w	r3, r7, #12
 800249e:	4618      	mov	r0, r3
 80024a0:	f005 fbcf 	bl	8007c42 <HAL_RCCEx_PeriphCLKConfig>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80024aa:	f7ff fef3 	bl	8002294 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ae:	2002      	movs	r0, #2
 80024b0:	f7ff ff18 	bl	80022e4 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024ba:	2312      	movs	r3, #18
 80024bc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c2:	2300      	movs	r3, #0
 80024c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024c6:	2304      	movs	r3, #4
 80024c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ca:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80024ce:	4619      	mov	r1, r3
 80024d0:	480e      	ldr	r0, [pc, #56]	@ (800250c <HAL_I2C_MspInit+0xac>)
 80024d2:	f002 f8a1 	bl	8004618 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024d6:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80024da:	f7ff ff35 	bl	8002348 <LL_APB1_GRP1_EnableClock>
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2100      	movs	r1, #0
 80024e2:	201e      	movs	r0, #30
 80024e4:	f001 fdf5 	bl	80040d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80024e8:	201e      	movs	r0, #30
 80024ea:	f001 fe0c 	bl	8004106 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80024ee:	2200      	movs	r2, #0
 80024f0:	2100      	movs	r1, #0
 80024f2:	201f      	movs	r0, #31
 80024f4:	f001 fded 	bl	80040d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80024f8:	201f      	movs	r0, #31
 80024fa:	f001 fe04 	bl	8004106 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80024fe:	bf00      	nop
 8002500:	3770      	adds	r7, #112	@ 0x70
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40005400 	.word	0x40005400
 800250c:	48000400 	.word	0x48000400

08002510 <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a0d      	ldr	r2, [pc, #52]	@ (8002554 <HAL_IPCC_MspInit+0x44>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d113      	bne.n	800254a <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002522:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002526:	f7ff fef6 	bl	8002316 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 800252a:	2200      	movs	r2, #0
 800252c:	2100      	movs	r1, #0
 800252e:	202c      	movs	r0, #44	@ 0x2c
 8002530:	f001 fdcf 	bl	80040d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002534:	202c      	movs	r0, #44	@ 0x2c
 8002536:	f001 fde6 	bl	8004106 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 800253a:	2200      	movs	r2, #0
 800253c:	2100      	movs	r1, #0
 800253e:	202d      	movs	r0, #45	@ 0x2d
 8002540:	f001 fdc7 	bl	80040d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002544:	202d      	movs	r0, #45	@ 0x2d
 8002546:	f001 fdde 	bl	8004106 <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 800254a:	bf00      	nop
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	58000c00 	.word	0x58000c00

08002558 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b096      	sub	sp, #88	@ 0x58
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002560:	f107 0308 	add.w	r3, r7, #8
 8002564:	2250      	movs	r2, #80	@ 0x50
 8002566:	2100      	movs	r1, #0
 8002568:	4618      	mov	r0, r3
 800256a:	f00a fe08 	bl	800d17e <memset>
  if(hrtc->Instance==RTC)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a13      	ldr	r2, [pc, #76]	@ (80025c0 <HAL_RTC_MspInit+0x68>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d11f      	bne.n	80025b8 <HAL_RTC_MspInit+0x60>

    /* USER CODE END RTC_MspInit 0 */

  /** Enable access to the backup domain
  */
    HAL_PWR_EnableBkUpAccess();
 8002578:	f004 f836 	bl	80065e8 <HAL_PWR_EnableBkUpAccess>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800257c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002580:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002582:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002586:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002588:	f107 0308 	add.w	r3, r7, #8
 800258c:	4618      	mov	r0, r3
 800258e:	f005 fb58 	bl	8007c42 <HAL_RCCEx_PeriphCLKConfig>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_RTC_MspInit+0x44>
    {
      Error_Handler();
 8002598:	f7ff fe7c 	bl	8002294 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800259c:	f7ff fe80 	bl	80022a0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80025a0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80025a4:	f7ff fed0 	bl	8002348 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80025a8:	2200      	movs	r2, #0
 80025aa:	2100      	movs	r1, #0
 80025ac:	2029      	movs	r0, #41	@ 0x29
 80025ae:	f001 fd90 	bl	80040d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80025b2:	2029      	movs	r0, #41	@ 0x29
 80025b4:	f001 fda7 	bl	8004106 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80025b8:	bf00      	nop
 80025ba:	3758      	adds	r7, #88	@ 0x58
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40002800 	.word	0x40002800

080025c4 <HAL_RTC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a07      	ldr	r2, [pc, #28]	@ (80025f0 <HAL_RTC_MspDeInit+0x2c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d108      	bne.n	80025e8 <HAL_RTC_MspDeInit+0x24>
  {
    /* USER CODE BEGIN RTC_MspDeInit 0 */

    /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 80025d6:	f7ff fe74 	bl	80022c2 <LL_RCC_DisableRTC>
    __HAL_RCC_RTCAPB_CLK_DISABLE();
 80025da:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80025de:	f7ff fecc 	bl	800237a <LL_APB1_GRP1_DisableClock>

    /* RTC interrupt DeInit */
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80025e2:	2029      	movs	r0, #41	@ 0x29
 80025e4:	f001 fd9d 	bl	8004122 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN RTC_MspDeInit 1 */

    /* USER CODE END RTC_MspDeInit 1 */
  }

}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40002800 	.word	0x40002800

080025f4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002604:	d10a      	bne.n	800261c <HAL_TIM_Base_MspInit+0x28>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002606:	2001      	movs	r0, #1
 8002608:	f7ff fe9e 	bl	8002348 <LL_APB1_GRP1_EnableClock>
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800260c:	2200      	movs	r2, #0
 800260e:	2100      	movs	r1, #0
 8002610:	201c      	movs	r0, #28
 8002612:	f001 fd5e 	bl	80040d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002616:	201c      	movs	r0, #28
 8002618:	f001 fd75 	bl	8004106 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800261c:	bf00      	nop
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002628:	bf00      	nop
 800262a:	e7fd      	b.n	8002628 <NMI_Handler+0x4>

0800262c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002630:	bf00      	nop
 8002632:	e7fd      	b.n	8002630 <HardFault_Handler+0x4>

08002634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <MemManage_Handler+0x4>

0800263c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002640:	bf00      	nop
 8002642:	e7fd      	b.n	8002640 <BusFault_Handler+0x4>

08002644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002648:	bf00      	nop
 800264a:	e7fd      	b.n	8002648 <UsageFault_Handler+0x4>

0800264c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr

0800265a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800265a:	b480      	push	{r7}
 800265c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800267a:	f000 f929 	bl	80028d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}

08002682 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002686:	2040      	movs	r0, #64	@ 0x40
 8002688:	f002 f968 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}

08002690 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002694:	4802      	ldr	r0, [pc, #8]	@ (80026a0 <TIM2_IRQHandler+0x10>)
 8002696:	f006 fbd1 	bl	8008e3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200002f8 	.word	0x200002f8

080026a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80026a8:	4802      	ldr	r0, [pc, #8]	@ (80026b4 <I2C1_EV_IRQHandler+0x10>)
 80026aa:	f002 fbb3 	bl	8004e14 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000244 	.word	0x20000244

080026b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80026bc:	4802      	ldr	r0, [pc, #8]	@ (80026c8 <I2C1_ER_IRQHandler+0x10>)
 80026be:	f002 fbc3 	bl	8004e48 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000244 	.word	0x20000244

080026cc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC A and B alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80026d0:	4802      	ldr	r0, [pc, #8]	@ (80026dc <RTC_Alarm_IRQHandler+0x10>)
 80026d2:	f006 f957 	bl	8008984 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	200002d4 	.word	0x200002d4

080026e0 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80026e4:	f00a f882 	bl	800c7ec <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80026e8:	bf00      	nop
 80026ea:	bd80      	pop	{r7, pc}

080026ec <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80026f0:	f00a f8b2 	bl	800c858 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80026fc:	f002 f946 	bl	800498c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002700:	bf00      	nop
 8002702:	bd80      	pop	{r7, pc}

08002704 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002708:	4b24      	ldr	r3, [pc, #144]	@ (800279c <SystemInit+0x98>)
 800270a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800270e:	4a23      	ldr	r2, [pc, #140]	@ (800279c <SystemInit+0x98>)
 8002710:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002714:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800272c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8002730:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002732:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <SystemInit+0x9c>)
 800273e:	4013      	ands	r3, r2
 8002740:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002742:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002746:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800274a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800274e:	f023 0305 	bic.w	r3, r3, #5
 8002752:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002756:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800275a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800275e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002762:	f023 0301 	bic.w	r3, r3, #1
 8002766:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800276a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800276e:	4a0d      	ldr	r2, [pc, #52]	@ (80027a4 <SystemInit+0xa0>)
 8002770:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002772:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002776:	4a0b      	ldr	r2, [pc, #44]	@ (80027a4 <SystemInit+0xa0>)
 8002778:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800277a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002784:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002788:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800278a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800278e:	2200      	movs	r2, #0
 8002790:	619a      	str	r2, [r3, #24]
}
 8002792:	bf00      	nop
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr
 800279c:	e000ed00 	.word	0xe000ed00
 80027a0:	faf6fefb 	.word	0xfaf6fefb
 80027a4:	22041000 	.word	0x22041000

080027a8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80027a8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027aa:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ac:	3304      	adds	r3, #4

080027ae <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027ae:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027b0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80027b2:	d3f9      	bcc.n	80027a8 <CopyDataInit>
  bx lr
 80027b4:	4770      	bx	lr

080027b6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80027b6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80027b8:	3004      	adds	r0, #4

080027ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80027ba:	4288      	cmp	r0, r1
  bcc FillZerobss
 80027bc:	d3fb      	bcc.n	80027b6 <FillZerobss>
  bx lr
 80027be:	4770      	bx	lr

080027c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027c0:	480c      	ldr	r0, [pc, #48]	@ (80027f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80027c4:	f7ff ff9e 	bl	8002704 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80027c8:	480b      	ldr	r0, [pc, #44]	@ (80027f8 <LoopForever+0x6>)
 80027ca:	490c      	ldr	r1, [pc, #48]	@ (80027fc <LoopForever+0xa>)
 80027cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002800 <LoopForever+0xe>)
 80027ce:	2300      	movs	r3, #0
 80027d0:	f7ff ffed 	bl	80027ae <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80027d4:	480b      	ldr	r0, [pc, #44]	@ (8002804 <LoopForever+0x12>)
 80027d6:	490c      	ldr	r1, [pc, #48]	@ (8002808 <LoopForever+0x16>)
 80027d8:	4a0c      	ldr	r2, [pc, #48]	@ (800280c <LoopForever+0x1a>)
 80027da:	2300      	movs	r3, #0
 80027dc:	f7ff ffe7 	bl	80027ae <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80027e0:	480b      	ldr	r0, [pc, #44]	@ (8002810 <LoopForever+0x1e>)
 80027e2:	490c      	ldr	r1, [pc, #48]	@ (8002814 <LoopForever+0x22>)
 80027e4:	2300      	movs	r3, #0
 80027e6:	f7ff ffe8 	bl	80027ba <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80027ea:	f00a fcd1 	bl	800d190 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80027ee:	f7fe fb4f 	bl	8000e90 <main>

080027f2 <LoopForever>:

LoopForever:
  b LoopForever
 80027f2:	e7fe      	b.n	80027f2 <LoopForever>
  ldr   r0, =_estack
 80027f4:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80027f8:	20000008 	.word	0x20000008
 80027fc:	200000d8 	.word	0x200000d8
 8002800:	0800d490 	.word	0x0800d490
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002804:	200301e4 	.word	0x200301e4
 8002808:	20030a67 	.word	0x20030a67
 800280c:	0800d5a6 	.word	0x0800d5a6
  INIT_BSS _sbss, _ebss
 8002810:	20000124 	.word	0x20000124
 8002814:	20000778 	.word	0x20000778

08002818 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002818:	e7fe      	b.n	8002818 <ADC1_IRQHandler>
	...

0800281c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002826:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <HAL_Init+0x3c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a0b      	ldr	r2, [pc, #44]	@ (8002858 <HAL_Init+0x3c>)
 800282c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002830:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002832:	2003      	movs	r0, #3
 8002834:	f001 fc42 	bl	80040bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002838:	200f      	movs	r0, #15
 800283a:	f000 f80f 	bl	800285c <HAL_InitTick>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d002      	beq.n	800284a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	71fb      	strb	r3, [r7, #7]
 8002848:	e001      	b.n	800284e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800284a:	f7ff fda9 	bl	80023a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800284e:	79fb      	ldrb	r3, [r7, #7]
}
 8002850:	4618      	mov	r0, r3
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	58004000 	.word	0x58004000

0800285c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002868:	4b17      	ldr	r3, [pc, #92]	@ (80028c8 <HAL_InitTick+0x6c>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d024      	beq.n	80028ba <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002870:	f004 ff82 	bl	8007778 <HAL_RCC_GetHCLKFreq>
 8002874:	4602      	mov	r2, r0
 8002876:	4b14      	ldr	r3, [pc, #80]	@ (80028c8 <HAL_InitTick+0x6c>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	4619      	mov	r1, r3
 800287c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002880:	fbb3 f3f1 	udiv	r3, r3, r1
 8002884:	fbb2 f3f3 	udiv	r3, r2, r3
 8002888:	4618      	mov	r0, r3
 800288a:	f001 fc58 	bl	800413e <HAL_SYSTICK_Config>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10f      	bne.n	80028b4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b0f      	cmp	r3, #15
 8002898:	d809      	bhi.n	80028ae <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800289a:	2200      	movs	r2, #0
 800289c:	6879      	ldr	r1, [r7, #4]
 800289e:	f04f 30ff 	mov.w	r0, #4294967295
 80028a2:	f001 fc16 	bl	80040d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028a6:	4a09      	ldr	r2, [pc, #36]	@ (80028cc <HAL_InitTick+0x70>)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6013      	str	r3, [r2, #0]
 80028ac:	e007      	b.n	80028be <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	73fb      	strb	r3, [r7, #15]
 80028b2:	e004      	b.n	80028be <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73fb      	strb	r3, [r7, #15]
 80028b8:	e001      	b.n	80028be <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028be:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20000030 	.word	0x20000030
 80028cc:	2000002c 	.word	0x2000002c

080028d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028d4:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <HAL_IncTick+0x20>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <HAL_IncTick+0x24>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4413      	add	r3, r2
 80028e0:	4a04      	ldr	r2, [pc, #16]	@ (80028f4 <HAL_IncTick+0x24>)
 80028e2:	6013      	str	r3, [r2, #0]
}
 80028e4:	bf00      	nop
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	20000030 	.word	0x20000030
 80028f4:	200003a0 	.word	0x200003a0

080028f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  return uwTick;
 80028fc:	4b03      	ldr	r3, [pc, #12]	@ (800290c <HAL_GetTick+0x14>)
 80028fe:	681b      	ldr	r3, [r3, #0]
}
 8002900:	4618      	mov	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	200003a0 	.word	0x200003a0

08002910 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002914:	4b03      	ldr	r3, [pc, #12]	@ (8002924 <HAL_GetTickPrio+0x14>)
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	4618      	mov	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	2000002c 	.word	0x2000002c

08002928 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <HAL_SuspendTick+0x1c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a04      	ldr	r2, [pc, #16]	@ (8002944 <HAL_SuspendTick+0x1c>)
 8002932:	f023 0302 	bic.w	r3, r3, #2
 8002936:	6013      	str	r3, [r2, #0]
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	e000e010 	.word	0xe000e010

08002948 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800294c:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <HAL_ResumeTick+0x1c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a04      	ldr	r2, [pc, #16]	@ (8002964 <HAL_ResumeTick+0x1c>)
 8002952:	f043 0302 	orr.w	r3, r3, #2
 8002956:	6013      	str	r3, [r2, #0]
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	e000e010 	.word	0xe000e010

08002968 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 800296c:	4b03      	ldr	r3, [pc, #12]	@ (800297c <HAL_GetUIDw2+0x14>)
 800296e:	681b      	ldr	r3, [r3, #0]
}
 8002970:	4618      	mov	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	1fff7598 	.word	0x1fff7598

08002980 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
 80029ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	609a      	str	r2, [r3, #8]
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80029dc:	4618      	mov	r0, r3
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b087      	sub	sp, #28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
 80029f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	3360      	adds	r3, #96	@ 0x60
 80029fa:	461a      	mov	r2, r3
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	4413      	add	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	4b08      	ldr	r3, [pc, #32]	@ (8002a2c <LL_ADC_SetOffset+0x44>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	4313      	orrs	r3, r2
 8002a18:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002a20:	bf00      	nop
 8002a22:	371c      	adds	r7, #28
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	03fff000 	.word	0x03fff000

08002a30 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	3360      	adds	r3, #96	@ 0x60
 8002a3e:	461a      	mov	r2, r3
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	4413      	add	r3, r2
 8002a46:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	3360      	adds	r3, #96	@ 0x60
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	431a      	orrs	r2, r3
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a86:	bf00      	nop
 8002a88:	371c      	adds	r7, #28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002aaa:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b087      	sub	sp, #28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	3330      	adds	r3, #48	@ 0x30
 8002ac8:	461a      	mov	r2, r3
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	0a1b      	lsrs	r3, r3, #8
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	f003 030c 	and.w	r3, r3, #12
 8002ad4:	4413      	add	r3, r2
 8002ad6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f003 031f 	and.w	r3, r3, #31
 8002ae2:	211f      	movs	r1, #31
 8002ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	401a      	ands	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	0e9b      	lsrs	r3, r3, #26
 8002af0:	f003 011f 	and.w	r1, r3, #31
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f003 031f 	and.w	r3, r3, #31
 8002afa:	fa01 f303 	lsl.w	r3, r1, r3
 8002afe:	431a      	orrs	r2, r3
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002b04:	bf00      	nop
 8002b06:	371c      	adds	r7, #28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b087      	sub	sp, #28
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	3314      	adds	r3, #20
 8002b20:	461a      	mov	r2, r3
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	0e5b      	lsrs	r3, r3, #25
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	4413      	add	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	0d1b      	lsrs	r3, r3, #20
 8002b38:	f003 031f 	and.w	r3, r3, #31
 8002b3c:	2107      	movs	r1, #7
 8002b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b42:	43db      	mvns	r3, r3
 8002b44:	401a      	ands	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	0d1b      	lsrs	r3, r3, #20
 8002b4a:	f003 031f 	and.w	r3, r3, #31
 8002b4e:	6879      	ldr	r1, [r7, #4]
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	431a      	orrs	r2, r3
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002b5a:	bf00      	nop
 8002b5c:	371c      	adds	r7, #28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
	...

08002b68 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	43db      	mvns	r3, r3
 8002b82:	401a      	ands	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f003 0318 	and.w	r3, r3, #24
 8002b8a:	4908      	ldr	r1, [pc, #32]	@ (8002bac <LL_ADC_SetChannelSingleDiff+0x44>)
 8002b8c:	40d9      	lsrs	r1, r3
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	400b      	ands	r3, r1
 8002b92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b96:	431a      	orrs	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b9e:	bf00      	nop
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	0007ffff 	.word	0x0007ffff

08002bb0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002bc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6093      	str	r3, [r2, #8]
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002be4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002be8:	d101      	bne.n	8002bee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e000      	b.n	8002bf0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002c0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c38:	d101      	bne.n	8002c3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c60:	f043 0201 	orr.w	r2, r3, #1
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c88:	f043 0202 	orr.w	r2, r3, #2
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d101      	bne.n	8002cb4 <LL_ADC_IsEnabled+0x18>
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e000      	b.n	8002cb6 <LL_ADC_IsEnabled+0x1a>
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d101      	bne.n	8002cda <LL_ADC_IsDisableOngoing+0x18>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e000      	b.n	8002cdc <LL_ADC_IsDisableOngoing+0x1a>
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cf8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cfc:	f043 0204 	orr.w	r2, r3, #4
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d24:	f043 0210 	orr.w	r2, r3, #16
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d101      	bne.n	8002d50 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e000      	b.n	8002d52 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr

08002d5e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b083      	sub	sp, #12
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d6e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d72:	f043 0220 	orr.w	r2, r3, #32
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002d7a:	bf00      	nop
 8002d7c:	370c      	adds	r7, #12
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr

08002d86 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d86:	b480      	push	{r7}
 8002d88:	b083      	sub	sp, #12
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d101      	bne.n	8002d9e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e12e      	b.n	8003028 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d109      	bne.n	8002dec <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff faf1 	bl	80023c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff feef 	bl	8002bd4 <LL_ADC_IsDeepPowerDownEnabled>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d004      	beq.n	8002e06 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff fed5 	bl	8002bb0 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff ff0a 	bl	8002c24 <LL_ADC_IsInternalRegulatorEnabled>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d115      	bne.n	8002e42 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff feee 	bl	8002bfc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e20:	4b83      	ldr	r3, [pc, #524]	@ (8003030 <HAL_ADC_Init+0x284>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	099b      	lsrs	r3, r3, #6
 8002e26:	4a83      	ldr	r2, [pc, #524]	@ (8003034 <HAL_ADC_Init+0x288>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	099b      	lsrs	r3, r3, #6
 8002e2e:	3301      	adds	r3, #1
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e34:	e002      	b.n	8002e3c <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f9      	bne.n	8002e36 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff feec 	bl	8002c24 <LL_ADC_IsInternalRegulatorEnabled>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10d      	bne.n	8002e6e <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e56:	f043 0210 	orr.w	r2, r3, #16
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e62:	f043 0201 	orr.w	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff ff60 	bl	8002d38 <LL_ADC_REG_IsConversionOngoing>
 8002e78:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e7e:	f003 0310 	and.w	r3, r3, #16
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	f040 80c7 	bne.w	8003016 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f040 80c3 	bne.w	8003016 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e94:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e98:	f043 0202 	orr.w	r2, r3, #2
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff fef9 	bl	8002c9c <LL_ADC_IsEnabled>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10b      	bne.n	8002ec8 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eb0:	4861      	ldr	r0, [pc, #388]	@ (8003038 <HAL_ADC_Init+0x28c>)
 8002eb2:	f7ff fef3 	bl	8002c9c <LL_ADC_IsEnabled>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d105      	bne.n	8002ec8 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	485e      	ldr	r0, [pc, #376]	@ (800303c <HAL_ADC_Init+0x290>)
 8002ec4:	f7ff fd5c 	bl	8002980 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	7e5b      	ldrb	r3, [r3, #25]
 8002ecc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ed2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002ed8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002ede:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ee6:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002ee8:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d106      	bne.n	8002f08 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efe:	3b01      	subs	r3, #1
 8002f00:	045b      	lsls	r3, r3, #17
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d009      	beq.n	8002f24 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f14:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68da      	ldr	r2, [r3, #12]
 8002f2a:	4b45      	ldr	r3, [pc, #276]	@ (8003040 <HAL_ADC_Init+0x294>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	69b9      	ldr	r1, [r7, #24]
 8002f34:	430b      	orrs	r3, r1
 8002f36:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fefb 	bl	8002d38 <LL_ADC_REG_IsConversionOngoing>
 8002f42:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff ff1c 	bl	8002d86 <LL_ADC_INJ_IsConversionOngoing>
 8002f4e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d13d      	bne.n	8002fd2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d13a      	bne.n	8002fd2 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f60:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f68:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f78:	f023 0302 	bic.w	r3, r3, #2
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6812      	ldr	r2, [r2, #0]
 8002f80:	69b9      	ldr	r1, [r7, #24]
 8002f82:	430b      	orrs	r3, r1
 8002f84:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d118      	bne.n	8002fc2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002f9a:	f023 0304 	bic.w	r3, r3, #4
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002fa6:	4311      	orrs	r1, r2
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002fac:	4311      	orrs	r1, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 0201 	orr.w	r2, r2, #1
 8002fbe:	611a      	str	r2, [r3, #16]
 8002fc0:	e007      	b.n	8002fd2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	691a      	ldr	r2, [r3, #16]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0201 	bic.w	r2, r2, #1
 8002fd0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d10c      	bne.n	8002ff4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe0:	f023 010f 	bic.w	r1, r3, #15
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	69db      	ldr	r3, [r3, #28]
 8002fe8:	1e5a      	subs	r2, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ff2:	e007      	b.n	8003004 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 020f 	bic.w	r2, r2, #15
 8003002:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003008:	f023 0303 	bic.w	r3, r3, #3
 800300c:	f043 0201 	orr.w	r2, r3, #1
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	655a      	str	r2, [r3, #84]	@ 0x54
 8003014:	e007      	b.n	8003026 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800301a:	f043 0210 	orr.w	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003026:	7ffb      	ldrb	r3, [r7, #31]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3720      	adds	r7, #32
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	20000028 	.word	0x20000028
 8003034:	053e2d63 	.word	0x053e2d63
 8003038:	50040000 	.word	0x50040000
 800303c:	50040300 	.word	0x50040300
 8003040:	fff0c007 	.word	0xfff0c007

08003044 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff fe71 	bl	8002d38 <LL_ADC_REG_IsConversionOngoing>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d140      	bne.n	80030de <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_ADC_Start+0x26>
 8003066:	2302      	movs	r3, #2
 8003068:	e03c      	b.n	80030e4 <HAL_ADC_Start+0xa0>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 fd8a 	bl	8003b8c <ADC_Enable>
 8003078:	4603      	mov	r3, r0
 800307a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d128      	bne.n	80030d4 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003086:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800308a:	f023 0301 	bic.w	r3, r3, #1
 800308e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800309a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800309e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030a2:	d106      	bne.n	80030b2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a8:	f023 0206 	bic.w	r2, r3, #6
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80030b0:	e002      	b.n	80030b8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	221c      	movs	r2, #28
 80030be:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff fe0b 	bl	8002ce8 <LL_ADC_REG_StartConversion>
 80030d2:	e006      	b.n	80030e2 <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80030dc:	e001      	b.n	80030e2 <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030de:	2302      	movs	r3, #2
 80030e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d101      	bne.n	8003102 <HAL_ADC_Stop+0x16>
 80030fe:	2302      	movs	r3, #2
 8003100:	e023      	b.n	800314a <HAL_ADC_Stop+0x5e>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800310a:	2103      	movs	r1, #3
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f000 fc81 	bl	8003a14 <ADC_ConversionStop>
 8003112:	4603      	mov	r3, r0
 8003114:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d111      	bne.n	8003140 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 fdaf 	bl	8003c80 <ADC_Disable>
 8003122:	4603      	mov	r3, r0
 8003124:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003126:	7bfb      	ldrb	r3, [r7, #15]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d109      	bne.n	8003140 <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003130:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003134:	f023 0301 	bic.w	r3, r3, #1
 8003138:	f043 0201 	orr.w	r2, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003148:	7bfb      	ldrb	r3, [r7, #15]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b084      	sub	sp, #16
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	2b08      	cmp	r3, #8
 8003162:	d102      	bne.n	800316a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003164:	2308      	movs	r3, #8
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	e010      	b.n	800318c <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d007      	beq.n	8003188 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317c:	f043 0220 	orr.w	r2, r3, #32
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e06d      	b.n	8003264 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003188:	2304      	movs	r3, #4
 800318a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800318c:	f7ff fbb4 	bl	80028f8 <HAL_GetTick>
 8003190:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003192:	e021      	b.n	80031d8 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800319a:	d01d      	beq.n	80031d8 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800319c:	f7ff fbac 	bl	80028f8 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d302      	bcc.n	80031b2 <HAL_ADC_PollForConversion+0x60>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d112      	bne.n	80031d8 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4013      	ands	r3, r2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10b      	bne.n	80031d8 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c4:	f043 0204 	orr.w	r2, r3, #4
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e045      	b.n	8003264 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	4013      	ands	r3, r2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0d6      	beq.n	8003194 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff fc4b 	bl	8002a92 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d01c      	beq.n	800323c <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	7e5b      	ldrb	r3, [r3, #25]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d118      	bne.n	800323c <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0308 	and.w	r3, r3, #8
 8003214:	2b08      	cmp	r3, #8
 8003216:	d111      	bne.n	800323c <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003228:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d105      	bne.n	800323c <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2b08      	cmp	r3, #8
 8003240:	d104      	bne.n	800324c <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2208      	movs	r2, #8
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e00a      	b.n	8003262 <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d103      	bne.n	8003262 <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	220c      	movs	r2, #12
 8003260:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800327a:	4618      	mov	r0, r3
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
	...

08003288 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b0b6      	sub	sp, #216	@ 0xd8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_ADC_ConfigChannel+0x22>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e39f      	b.n	80039ea <HAL_ADC_ConfigChannel+0x762>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff fd3e 	bl	8002d38 <LL_ADC_REG_IsConversionOngoing>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f040 8384 	bne.w	80039cc <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	6859      	ldr	r1, [r3, #4]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	461a      	mov	r2, r3
 80032d2:	f7ff fbf1 	bl	8002ab8 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff fd2c 	bl	8002d38 <LL_ADC_REG_IsConversionOngoing>
 80032e0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7ff fd4c 	bl	8002d86 <LL_ADC_INJ_IsConversionOngoing>
 80032ee:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f040 81a6 	bne.w	8003648 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003300:	2b00      	cmp	r3, #0
 8003302:	f040 81a1 	bne.w	8003648 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6818      	ldr	r0, [r3, #0]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	6819      	ldr	r1, [r3, #0]
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	461a      	mov	r2, r3
 8003314:	f7ff fbfc 	bl	8002b10 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	695a      	ldr	r2, [r3, #20]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	08db      	lsrs	r3, r3, #3
 8003324:	f003 0303 	and.w	r3, r3, #3
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	2b04      	cmp	r3, #4
 8003338:	d00a      	beq.n	8003350 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	6919      	ldr	r1, [r3, #16]
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800334a:	f7ff fb4d 	bl	80029e8 <LL_ADC_SetOffset>
 800334e:	e17b      	b.n	8003648 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2100      	movs	r1, #0
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fb6a 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 800335c:	4603      	mov	r3, r0
 800335e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10a      	bne.n	800337c <HAL_ADC_ConfigChannel+0xf4>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2100      	movs	r1, #0
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fb5f 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 8003372:	4603      	mov	r3, r0
 8003374:	0e9b      	lsrs	r3, r3, #26
 8003376:	f003 021f 	and.w	r2, r3, #31
 800337a:	e01e      	b.n	80033ba <HAL_ADC_ConfigChannel+0x132>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff fb54 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 8003388:	4603      	mov	r3, r0
 800338a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003392:	fa93 f3a3 	rbit	r3, r3
 8003396:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 800339a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800339e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80033a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 80033aa:	2320      	movs	r3, #32
 80033ac:	e004      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 80033ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80033b2:	fab3 f383 	clz	r3, r3
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	461a      	mov	r2, r3
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d105      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x14a>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	0e9b      	lsrs	r3, r3, #26
 80033cc:	f003 031f 	and.w	r3, r3, #31
 80033d0:	e018      	b.n	8003404 <HAL_ADC_ConfigChannel+0x17c>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033de:	fa93 f3a3 	rbit	r3, r3
 80033e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80033e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80033ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 80033f6:	2320      	movs	r3, #32
 80033f8:	e004      	b.n	8003404 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 80033fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033fe:	fab3 f383 	clz	r3, r3
 8003402:	b2db      	uxtb	r3, r3
 8003404:	429a      	cmp	r2, r3
 8003406:	d106      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2200      	movs	r2, #0
 800340e:	2100      	movs	r1, #0
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fb23 	bl	8002a5c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2101      	movs	r1, #1
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff fb07 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 8003422:	4603      	mov	r3, r0
 8003424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10a      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x1ba>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2101      	movs	r1, #1
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff fafc 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 8003438:	4603      	mov	r3, r0
 800343a:	0e9b      	lsrs	r3, r3, #26
 800343c:	f003 021f 	and.w	r2, r3, #31
 8003440:	e01e      	b.n	8003480 <HAL_ADC_ConfigChannel+0x1f8>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2101      	movs	r1, #1
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff faf1 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 800344e:	4603      	mov	r3, r0
 8003450:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003458:	fa93 f3a3 	rbit	r3, r3
 800345c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003460:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003464:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003468:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8003470:	2320      	movs	r3, #32
 8003472:	e004      	b.n	800347e <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8003474:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003478:	fab3 f383 	clz	r3, r3
 800347c:	b2db      	uxtb	r3, r3
 800347e:	461a      	mov	r2, r3
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003488:	2b00      	cmp	r3, #0
 800348a:	d105      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x210>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	0e9b      	lsrs	r3, r3, #26
 8003492:	f003 031f 	and.w	r3, r3, #31
 8003496:	e018      	b.n	80034ca <HAL_ADC_ConfigChannel+0x242>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80034a4:	fa93 f3a3 	rbit	r3, r3
 80034a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80034ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80034b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 80034bc:	2320      	movs	r3, #32
 80034be:	e004      	b.n	80034ca <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 80034c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034c4:	fab3 f383 	clz	r3, r3
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d106      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2200      	movs	r2, #0
 80034d4:	2101      	movs	r1, #1
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff fac0 	bl	8002a5c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2102      	movs	r1, #2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7ff faa4 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 80034e8:	4603      	mov	r3, r0
 80034ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10a      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x280>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2102      	movs	r1, #2
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff fa99 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 80034fe:	4603      	mov	r3, r0
 8003500:	0e9b      	lsrs	r3, r3, #26
 8003502:	f003 021f 	and.w	r2, r3, #31
 8003506:	e01e      	b.n	8003546 <HAL_ADC_ConfigChannel+0x2be>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2102      	movs	r1, #2
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff fa8e 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 8003514:	4603      	mov	r3, r0
 8003516:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800351e:	fa93 f3a3 	rbit	r3, r3
 8003522:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003526:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800352a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800352e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8003536:	2320      	movs	r3, #32
 8003538:	e004      	b.n	8003544 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800353a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800353e:	fab3 f383 	clz	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	461a      	mov	r2, r3
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354e:	2b00      	cmp	r3, #0
 8003550:	d105      	bne.n	800355e <HAL_ADC_ConfigChannel+0x2d6>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	0e9b      	lsrs	r3, r3, #26
 8003558:	f003 031f 	and.w	r3, r3, #31
 800355c:	e016      	b.n	800358c <HAL_ADC_ConfigChannel+0x304>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003566:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800356a:	fa93 f3a3 	rbit	r3, r3
 800356e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003570:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003572:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003576:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800357e:	2320      	movs	r3, #32
 8003580:	e004      	b.n	800358c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8003582:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003586:	fab3 f383 	clz	r3, r3
 800358a:	b2db      	uxtb	r3, r3
 800358c:	429a      	cmp	r2, r3
 800358e:	d106      	bne.n	800359e <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2200      	movs	r2, #0
 8003596:	2102      	movs	r1, #2
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff fa5f 	bl	8002a5c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2103      	movs	r1, #3
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff fa43 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 80035aa:	4603      	mov	r3, r0
 80035ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10a      	bne.n	80035ca <HAL_ADC_ConfigChannel+0x342>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2103      	movs	r1, #3
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff fa38 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 80035c0:	4603      	mov	r3, r0
 80035c2:	0e9b      	lsrs	r3, r3, #26
 80035c4:	f003 021f 	and.w	r2, r3, #31
 80035c8:	e017      	b.n	80035fa <HAL_ADC_ConfigChannel+0x372>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2103      	movs	r1, #3
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fa2d 	bl	8002a30 <LL_ADC_GetOffsetChannel>
 80035d6:	4603      	mov	r3, r0
 80035d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035dc:	fa93 f3a3 	rbit	r3, r3
 80035e0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80035e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035e4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80035e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 80035ec:	2320      	movs	r3, #32
 80035ee:	e003      	b.n	80035f8 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 80035f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035f2:	fab3 f383 	clz	r3, r3
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	461a      	mov	r2, r3
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003602:	2b00      	cmp	r3, #0
 8003604:	d105      	bne.n	8003612 <HAL_ADC_ConfigChannel+0x38a>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	0e9b      	lsrs	r3, r3, #26
 800360c:	f003 031f 	and.w	r3, r3, #31
 8003610:	e011      	b.n	8003636 <HAL_ADC_ConfigChannel+0x3ae>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003618:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800361a:	fa93 f3a3 	rbit	r3, r3
 800361e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003620:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003622:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003624:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800362a:	2320      	movs	r3, #32
 800362c:	e003      	b.n	8003636 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800362e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003630:	fab3 f383 	clz	r3, r3
 8003634:	b2db      	uxtb	r3, r3
 8003636:	429a      	cmp	r2, r3
 8003638:	d106      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2200      	movs	r2, #0
 8003640:	2103      	movs	r1, #3
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff fa0a 	bl	8002a5c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff fb25 	bl	8002c9c <LL_ADC_IsEnabled>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	f040 81c2 	bne.w	80039de <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6818      	ldr	r0, [r3, #0]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	6819      	ldr	r1, [r3, #0]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	461a      	mov	r2, r3
 8003668:	f7ff fa7e 	bl	8002b68 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	4a8e      	ldr	r2, [pc, #568]	@ (80038ac <HAL_ADC_ConfigChannel+0x624>)
 8003672:	4293      	cmp	r3, r2
 8003674:	f040 8130 	bne.w	80038d8 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10b      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x418>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	0e9b      	lsrs	r3, r3, #26
 800368e:	3301      	adds	r3, #1
 8003690:	f003 031f 	and.w	r3, r3, #31
 8003694:	2b09      	cmp	r3, #9
 8003696:	bf94      	ite	ls
 8003698:	2301      	movls	r3, #1
 800369a:	2300      	movhi	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	e019      	b.n	80036d4 <HAL_ADC_ConfigChannel+0x44c>
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036a8:	fa93 f3a3 	rbit	r3, r3
 80036ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80036ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036b0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80036b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 80036b8:	2320      	movs	r3, #32
 80036ba:	e003      	b.n	80036c4 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 80036bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036be:	fab3 f383 	clz	r3, r3
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	3301      	adds	r3, #1
 80036c6:	f003 031f 	and.w	r3, r3, #31
 80036ca:	2b09      	cmp	r3, #9
 80036cc:	bf94      	ite	ls
 80036ce:	2301      	movls	r3, #1
 80036d0:	2300      	movhi	r3, #0
 80036d2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d079      	beq.n	80037cc <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d107      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x46c>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	0e9b      	lsrs	r3, r3, #26
 80036ea:	3301      	adds	r3, #1
 80036ec:	069b      	lsls	r3, r3, #26
 80036ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036f2:	e015      	b.n	8003720 <HAL_ADC_ConfigChannel+0x498>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036fc:	fa93 f3a3 	rbit	r3, r3
 8003700:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003704:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800370c:	2320      	movs	r3, #32
 800370e:	e003      	b.n	8003718 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003712:	fab3 f383 	clz	r3, r3
 8003716:	b2db      	uxtb	r3, r3
 8003718:	3301      	adds	r3, #1
 800371a:	069b      	lsls	r3, r3, #26
 800371c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003728:	2b00      	cmp	r3, #0
 800372a:	d109      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x4b8>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	3301      	adds	r3, #1
 8003734:	f003 031f 	and.w	r3, r3, #31
 8003738:	2101      	movs	r1, #1
 800373a:	fa01 f303 	lsl.w	r3, r1, r3
 800373e:	e017      	b.n	8003770 <HAL_ADC_ConfigChannel+0x4e8>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003746:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003748:	fa93 f3a3 	rbit	r3, r3
 800374c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800374e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003750:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8003758:	2320      	movs	r3, #32
 800375a:	e003      	b.n	8003764 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800375c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800375e:	fab3 f383 	clz	r3, r3
 8003762:	b2db      	uxtb	r3, r3
 8003764:	3301      	adds	r3, #1
 8003766:	f003 031f 	and.w	r3, r3, #31
 800376a:	2101      	movs	r1, #1
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	ea42 0103 	orr.w	r1, r2, r3
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10a      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x50e>
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	0e9b      	lsrs	r3, r3, #26
 8003786:	3301      	adds	r3, #1
 8003788:	f003 021f 	and.w	r2, r3, #31
 800378c:	4613      	mov	r3, r2
 800378e:	005b      	lsls	r3, r3, #1
 8003790:	4413      	add	r3, r2
 8003792:	051b      	lsls	r3, r3, #20
 8003794:	e018      	b.n	80037c8 <HAL_ADC_ConfigChannel+0x540>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800379e:	fa93 f3a3 	rbit	r3, r3
 80037a2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80037a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80037a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80037ae:	2320      	movs	r3, #32
 80037b0:	e003      	b.n	80037ba <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80037b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037b4:	fab3 f383 	clz	r3, r3
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	3301      	adds	r3, #1
 80037bc:	f003 021f 	and.w	r2, r3, #31
 80037c0:	4613      	mov	r3, r2
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	4413      	add	r3, r2
 80037c6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037c8:	430b      	orrs	r3, r1
 80037ca:	e080      	b.n	80038ce <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d107      	bne.n	80037e8 <HAL_ADC_ConfigChannel+0x560>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	0e9b      	lsrs	r3, r3, #26
 80037de:	3301      	adds	r3, #1
 80037e0:	069b      	lsls	r3, r3, #26
 80037e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037e6:	e015      	b.n	8003814 <HAL_ADC_ConfigChannel+0x58c>
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f0:	fa93 f3a3 	rbit	r3, r3
 80037f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80037f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80037fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8003800:	2320      	movs	r3, #32
 8003802:	e003      	b.n	800380c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003806:	fab3 f383 	clz	r3, r3
 800380a:	b2db      	uxtb	r3, r3
 800380c:	3301      	adds	r3, #1
 800380e:	069b      	lsls	r3, r3, #26
 8003810:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800381c:	2b00      	cmp	r3, #0
 800381e:	d109      	bne.n	8003834 <HAL_ADC_ConfigChannel+0x5ac>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	0e9b      	lsrs	r3, r3, #26
 8003826:	3301      	adds	r3, #1
 8003828:	f003 031f 	and.w	r3, r3, #31
 800382c:	2101      	movs	r1, #1
 800382e:	fa01 f303 	lsl.w	r3, r1, r3
 8003832:	e017      	b.n	8003864 <HAL_ADC_ConfigChannel+0x5dc>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383a:	6a3b      	ldr	r3, [r7, #32]
 800383c:	fa93 f3a3 	rbit	r3, r3
 8003840:	61fb      	str	r3, [r7, #28]
  return result;
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	2b00      	cmp	r3, #0
 800384a:	d101      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800384c:	2320      	movs	r3, #32
 800384e:	e003      	b.n	8003858 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	fab3 f383 	clz	r3, r3
 8003856:	b2db      	uxtb	r3, r3
 8003858:	3301      	adds	r3, #1
 800385a:	f003 031f 	and.w	r3, r3, #31
 800385e:	2101      	movs	r1, #1
 8003860:	fa01 f303 	lsl.w	r3, r1, r3
 8003864:	ea42 0103 	orr.w	r1, r2, r3
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003870:	2b00      	cmp	r3, #0
 8003872:	d10d      	bne.n	8003890 <HAL_ADC_ConfigChannel+0x608>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	0e9b      	lsrs	r3, r3, #26
 800387a:	3301      	adds	r3, #1
 800387c:	f003 021f 	and.w	r2, r3, #31
 8003880:	4613      	mov	r3, r2
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4413      	add	r3, r2
 8003886:	3b1e      	subs	r3, #30
 8003888:	051b      	lsls	r3, r3, #20
 800388a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800388e:	e01d      	b.n	80038cc <HAL_ADC_ConfigChannel+0x644>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	fa93 f3a3 	rbit	r3, r3
 800389c:	613b      	str	r3, [r7, #16]
  return result;
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d103      	bne.n	80038b0 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 80038a8:	2320      	movs	r3, #32
 80038aa:	e005      	b.n	80038b8 <HAL_ADC_ConfigChannel+0x630>
 80038ac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	fab3 f383 	clz	r3, r3
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	3301      	adds	r3, #1
 80038ba:	f003 021f 	and.w	r2, r3, #31
 80038be:	4613      	mov	r3, r2
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	4413      	add	r3, r2
 80038c4:	3b1e      	subs	r3, #30
 80038c6:	051b      	lsls	r3, r3, #20
 80038c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038cc:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7ff f91c 	bl	8002b10 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	4b45      	ldr	r3, [pc, #276]	@ (80039f4 <HAL_ADC_ConfigChannel+0x76c>)
 80038de:	4013      	ands	r3, r2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d07c      	beq.n	80039de <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038e4:	4844      	ldr	r0, [pc, #272]	@ (80039f8 <HAL_ADC_ConfigChannel+0x770>)
 80038e6:	f7ff f871 	bl	80029cc <LL_ADC_GetCommonPathInternalCh>
 80038ea:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038ee:	4843      	ldr	r0, [pc, #268]	@ (80039fc <HAL_ADC_ConfigChannel+0x774>)
 80038f0:	f7ff f9d4 	bl	8002c9c <LL_ADC_IsEnabled>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d15e      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a40      	ldr	r2, [pc, #256]	@ (8003a00 <HAL_ADC_ConfigChannel+0x778>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d127      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x6cc>
 8003904:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003908:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d121      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a39      	ldr	r2, [pc, #228]	@ (80039fc <HAL_ADC_ConfigChannel+0x774>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d161      	bne.n	80039de <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800391a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800391e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003922:	4619      	mov	r1, r3
 8003924:	4834      	ldr	r0, [pc, #208]	@ (80039f8 <HAL_ADC_ConfigChannel+0x770>)
 8003926:	f7ff f83e 	bl	80029a6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800392a:	4b36      	ldr	r3, [pc, #216]	@ (8003a04 <HAL_ADC_ConfigChannel+0x77c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	099b      	lsrs	r3, r3, #6
 8003930:	4a35      	ldr	r2, [pc, #212]	@ (8003a08 <HAL_ADC_ConfigChannel+0x780>)
 8003932:	fba2 2303 	umull	r2, r3, r2, r3
 8003936:	099b      	lsrs	r3, r3, #6
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	4613      	mov	r3, r2
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	4413      	add	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003944:	e002      	b.n	800394c <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	3b01      	subs	r3, #1
 800394a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f9      	bne.n	8003946 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003952:	e044      	b.n	80039de <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a2c      	ldr	r2, [pc, #176]	@ (8003a0c <HAL_ADC_ConfigChannel+0x784>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d113      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x6fe>
 800395e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003962:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10d      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a23      	ldr	r2, [pc, #140]	@ (80039fc <HAL_ADC_ConfigChannel+0x774>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d134      	bne.n	80039de <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003974:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003978:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800397c:	4619      	mov	r1, r3
 800397e:	481e      	ldr	r0, [pc, #120]	@ (80039f8 <HAL_ADC_ConfigChannel+0x770>)
 8003980:	f7ff f811 	bl	80029a6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003984:	e02b      	b.n	80039de <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a21      	ldr	r2, [pc, #132]	@ (8003a10 <HAL_ADC_ConfigChannel+0x788>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d126      	bne.n	80039de <HAL_ADC_ConfigChannel+0x756>
 8003990:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003994:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d120      	bne.n	80039de <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a16      	ldr	r2, [pc, #88]	@ (80039fc <HAL_ADC_ConfigChannel+0x774>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d11b      	bne.n	80039de <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80039a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039aa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80039ae:	4619      	mov	r1, r3
 80039b0:	4811      	ldr	r0, [pc, #68]	@ (80039f8 <HAL_ADC_ConfigChannel+0x770>)
 80039b2:	f7fe fff8 	bl	80029a6 <LL_ADC_SetCommonPathInternalCh>
 80039b6:	e012      	b.n	80039de <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039bc:	f043 0220 	orr.w	r2, r3, #32
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80039ca:	e008      	b.n	80039de <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d0:	f043 0220 	orr.w	r2, r3, #32
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 80039e6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	37d8      	adds	r7, #216	@ 0xd8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	80080000 	.word	0x80080000
 80039f8:	50040300 	.word	0x50040300
 80039fc:	50040000 	.word	0x50040000
 8003a00:	c7520000 	.word	0xc7520000
 8003a04:	20000028 	.word	0x20000028
 8003a08:	053e2d63 	.word	0x053e2d63
 8003a0c:	cb840000 	.word	0xcb840000
 8003a10:	80000001 	.word	0x80000001

08003a14 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff f984 	bl	8002d38 <LL_ADC_REG_IsConversionOngoing>
 8003a30:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7ff f9a5 	bl	8002d86 <LL_ADC_INJ_IsConversionOngoing>
 8003a3c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d103      	bne.n	8003a4c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f000 8098 	beq.w	8003b7c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d02a      	beq.n	8003ab0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	7e5b      	ldrb	r3, [r3, #25]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d126      	bne.n	8003ab0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	7e1b      	ldrb	r3, [r3, #24]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d122      	bne.n	8003ab0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a6e:	e014      	b.n	8003a9a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	4a45      	ldr	r2, [pc, #276]	@ (8003b88 <ADC_ConversionStop+0x174>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d90d      	bls.n	8003a94 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7c:	f043 0210 	orr.w	r2, r3, #16
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a88:	f043 0201 	orr.w	r2, r3, #1
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e074      	b.n	8003b7e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	3301      	adds	r3, #1
 8003a98:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa4:	2b40      	cmp	r3, #64	@ 0x40
 8003aa6:	d1e3      	bne.n	8003a70 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2240      	movs	r2, #64	@ 0x40
 8003aae:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d014      	beq.n	8003ae0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff f93c 	bl	8002d38 <LL_ADC_REG_IsConversionOngoing>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00c      	beq.n	8003ae0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7ff f8f9 	bl	8002cc2 <LL_ADC_IsDisableOngoing>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d104      	bne.n	8003ae0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff f918 	bl	8002d10 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d014      	beq.n	8003b10 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff f94b 	bl	8002d86 <LL_ADC_INJ_IsConversionOngoing>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00c      	beq.n	8003b10 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff f8e1 	bl	8002cc2 <LL_ADC_IsDisableOngoing>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d104      	bne.n	8003b10 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7ff f927 	bl	8002d5e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d005      	beq.n	8003b22 <ADC_ConversionStop+0x10e>
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d105      	bne.n	8003b28 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003b1c:	230c      	movs	r3, #12
 8003b1e:	617b      	str	r3, [r7, #20]
        break;
 8003b20:	e005      	b.n	8003b2e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003b22:	2308      	movs	r3, #8
 8003b24:	617b      	str	r3, [r7, #20]
        break;
 8003b26:	e002      	b.n	8003b2e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003b28:	2304      	movs	r3, #4
 8003b2a:	617b      	str	r3, [r7, #20]
        break;
 8003b2c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003b2e:	f7fe fee3 	bl	80028f8 <HAL_GetTick>
 8003b32:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b34:	e01b      	b.n	8003b6e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003b36:	f7fe fedf 	bl	80028f8 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b05      	cmp	r3, #5
 8003b42:	d914      	bls.n	8003b6e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689a      	ldr	r2, [r3, #8]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00d      	beq.n	8003b6e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b56:	f043 0210 	orr.w	r2, r3, #16
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b62:	f043 0201 	orr.w	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e007      	b.n	8003b7e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1dc      	bne.n	8003b36 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3720      	adds	r7, #32
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	a33fffff 	.word	0xa33fffff

08003b8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff f87d 	bl	8002c9c <LL_ADC_IsEnabled>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d15e      	bne.n	8003c66 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689a      	ldr	r2, [r3, #8]
 8003bae:	4b30      	ldr	r3, [pc, #192]	@ (8003c70 <ADC_Enable+0xe4>)
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00d      	beq.n	8003bd2 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bba:	f043 0210 	orr.w	r2, r3, #16
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc6:	f043 0201 	orr.w	r2, r3, #1
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e04a      	b.n	8003c68 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff f838 	bl	8002c4c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003bdc:	4825      	ldr	r0, [pc, #148]	@ (8003c74 <ADC_Enable+0xe8>)
 8003bde:	f7fe fef5 	bl	80029cc <LL_ADC_GetCommonPathInternalCh>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00f      	beq.n	8003c0c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bec:	4b22      	ldr	r3, [pc, #136]	@ (8003c78 <ADC_Enable+0xec>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	099b      	lsrs	r3, r3, #6
 8003bf2:	4a22      	ldr	r2, [pc, #136]	@ (8003c7c <ADC_Enable+0xf0>)
 8003bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf8:	099b      	lsrs	r3, r3, #6
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003bfe:	e002      	b.n	8003c06 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1f9      	bne.n	8003c00 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003c0c:	f7fe fe74 	bl	80028f8 <HAL_GetTick>
 8003c10:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c12:	e021      	b.n	8003c58 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7ff f83f 	bl	8002c9c <LL_ADC_IsEnabled>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d104      	bne.n	8003c2e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7ff f80f 	bl	8002c4c <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c2e:	f7fe fe63 	bl	80028f8 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d90d      	bls.n	8003c58 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c40:	f043 0210 	orr.w	r2, r3, #16
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4c:	f043 0201 	orr.w	r2, r3, #1
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e007      	b.n	8003c68 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d1d6      	bne.n	8003c14 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	8000003f 	.word	0x8000003f
 8003c74:	50040300 	.word	0x50040300
 8003c78:	20000028 	.word	0x20000028
 8003c7c:	053e2d63 	.word	0x053e2d63

08003c80 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7ff f818 	bl	8002cc2 <LL_ADC_IsDisableOngoing>
 8003c92:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7fe ffff 	bl	8002c9c <LL_ADC_IsEnabled>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d047      	beq.n	8003d34 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d144      	bne.n	8003d34 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 030d 	and.w	r3, r3, #13
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d10c      	bne.n	8003cd2 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f7fe ffd9 	bl	8002c74 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cca:	f7fe fe15 	bl	80028f8 <HAL_GetTick>
 8003cce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cd0:	e029      	b.n	8003d26 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd6:	f043 0210 	orr.w	r2, r3, #16
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce2:	f043 0201 	orr.w	r2, r3, #1
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e023      	b.n	8003d36 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cee:	f7fe fe03 	bl	80028f8 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d914      	bls.n	8003d26 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00d      	beq.n	8003d26 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0e:	f043 0210 	orr.w	r2, r3, #16
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d1a:	f043 0201 	orr.w	r2, r3, #1
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e007      	b.n	8003d36 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1dc      	bne.n	8003cee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <LL_ADC_StartCalibration>:
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b083      	sub	sp, #12
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
 8003d46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003d50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	609a      	str	r2, [r3, #8]
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <LL_ADC_IsCalibrationOnGoing>:
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d84:	d101      	bne.n	8003d8a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003d86:	2301      	movs	r3, #1
 8003d88:	e000      	b.n	8003d8c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_ADCEx_Calibration_Start>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  uint32_t adc_clk_async_presc;
  __IO uint32_t delay_cpu_cycles;
#endif /* ADC_SUPPORT_2_5_MSPS */

  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003da2:	2300      	movs	r3, #0
 8003da4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_ADCEx_Calibration_Start+0x1c>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e04d      	b.n	8003e50 <HAL_ADCEx_Calibration_Start+0xb8>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff ff5f 	bl	8003c80 <ADC_Disable>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d136      	bne.n	8003e3a <HAL_ADCEx_Calibration_Start+0xa2>
#if defined(ADC_SUPPORT_2_5_MSPS)
    ADC_STATE_CLR_SET(hadc->State,
                      HAL_ADC_STATE_REG_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
#else
    ADC_STATE_CLR_SET(hadc->State,
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003dd4:	f023 0302 	bic.w	r3, r3, #2
 8003dd8:	f043 0202 	orr.w	r2, r3, #2
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	655a      	str	r2, [r3, #84]	@ 0x54
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);

#else
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	6839      	ldr	r1, [r7, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7ff ffa9 	bl	8003d3e <LL_ADC_StartCalibration>
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003dec:	e014      	b.n	8003e18 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	3301      	adds	r3, #1
 8003df2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	4a18      	ldr	r2, [pc, #96]	@ (8003e58 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d90d      	bls.n	8003e18 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e00:	f023 0312 	bic.w	r3, r3, #18
 8003e04:	f043 0210 	orr.w	r2, r3, #16
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e01b      	b.n	8003e50 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff ffa7 	bl	8003d70 <LL_ADC_IsCalibrationOnGoing>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1e2      	bne.n	8003dee <HAL_ADCEx_Calibration_Start+0x56>
    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2c:	f023 0303 	bic.w	r3, r3, #3
 8003e30:	f043 0201 	orr.w	r2, r3, #1
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	655a      	str	r2, [r3, #84]	@ 0x54
 8003e38:	e005      	b.n	8003e46 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3e:	f043 0210 	orr.w	r2, r3, #16
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	00026aaa 	.word	0x00026aaa

08003e5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f003 0307 	and.w	r3, r3, #7
 8003e6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e72:	68ba      	ldr	r2, [r7, #8]
 8003e74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e78:	4013      	ands	r3, r2
 8003e7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e8e:	4a04      	ldr	r2, [pc, #16]	@ (8003ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	60d3      	str	r3, [r2, #12]
}
 8003e94:	bf00      	nop
 8003e96:	3714      	adds	r7, #20
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	e000ed00 	.word	0xe000ed00

08003ea4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ea8:	4b04      	ldr	r3, [pc, #16]	@ (8003ebc <__NVIC_GetPriorityGrouping+0x18>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	0a1b      	lsrs	r3, r3, #8
 8003eae:	f003 0307 	and.w	r3, r3, #7
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	e000ed00 	.word	0xe000ed00

08003ec0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	db0b      	blt.n	8003eea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ed2:	79fb      	ldrb	r3, [r7, #7]
 8003ed4:	f003 021f 	and.w	r2, r3, #31
 8003ed8:	4907      	ldr	r1, [pc, #28]	@ (8003ef8 <__NVIC_EnableIRQ+0x38>)
 8003eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ede:	095b      	lsrs	r3, r3, #5
 8003ee0:	2001      	movs	r0, #1
 8003ee2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	e000e100 	.word	0xe000e100

08003efc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	4603      	mov	r3, r0
 8003f04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	db12      	blt.n	8003f34 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f0e:	79fb      	ldrb	r3, [r7, #7]
 8003f10:	f003 021f 	and.w	r2, r3, #31
 8003f14:	490a      	ldr	r1, [pc, #40]	@ (8003f40 <__NVIC_DisableIRQ+0x44>)
 8003f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1a:	095b      	lsrs	r3, r3, #5
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f22:	3320      	adds	r3, #32
 8003f24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f28:	f3bf 8f4f 	dsb	sy
}
 8003f2c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003f2e:	f3bf 8f6f 	isb	sy
}
 8003f32:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	e000e100 	.word	0xe000e100

08003f44 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	db0c      	blt.n	8003f70 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f56:	79fb      	ldrb	r3, [r7, #7]
 8003f58:	f003 021f 	and.w	r2, r3, #31
 8003f5c:	4907      	ldr	r1, [pc, #28]	@ (8003f7c <__NVIC_SetPendingIRQ+0x38>)
 8003f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f62:	095b      	lsrs	r3, r3, #5
 8003f64:	2001      	movs	r0, #1
 8003f66:	fa00 f202 	lsl.w	r2, r0, r2
 8003f6a:	3340      	adds	r3, #64	@ 0x40
 8003f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr
 8003f7c:	e000e100 	.word	0xe000e100

08003f80 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	db0c      	blt.n	8003fac <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f92:	79fb      	ldrb	r3, [r7, #7]
 8003f94:	f003 021f 	and.w	r2, r3, #31
 8003f98:	4907      	ldr	r1, [pc, #28]	@ (8003fb8 <__NVIC_ClearPendingIRQ+0x38>)
 8003f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9e:	095b      	lsrs	r3, r3, #5
 8003fa0:	2001      	movs	r0, #1
 8003fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8003fa6:	3360      	adds	r3, #96	@ 0x60
 8003fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	e000e100 	.word	0xe000e100

08003fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	6039      	str	r1, [r7, #0]
 8003fc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	db0a      	blt.n	8003fe6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	b2da      	uxtb	r2, r3
 8003fd4:	490c      	ldr	r1, [pc, #48]	@ (8004008 <__NVIC_SetPriority+0x4c>)
 8003fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fda:	0112      	lsls	r2, r2, #4
 8003fdc:	b2d2      	uxtb	r2, r2
 8003fde:	440b      	add	r3, r1
 8003fe0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fe4:	e00a      	b.n	8003ffc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	4908      	ldr	r1, [pc, #32]	@ (800400c <__NVIC_SetPriority+0x50>)
 8003fec:	79fb      	ldrb	r3, [r7, #7]
 8003fee:	f003 030f 	and.w	r3, r3, #15
 8003ff2:	3b04      	subs	r3, #4
 8003ff4:	0112      	lsls	r2, r2, #4
 8003ff6:	b2d2      	uxtb	r2, r2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	761a      	strb	r2, [r3, #24]
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	e000e100 	.word	0xe000e100
 800400c:	e000ed00 	.word	0xe000ed00

08004010 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004010:	b480      	push	{r7}
 8004012:	b089      	sub	sp, #36	@ 0x24
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 0307 	and.w	r3, r3, #7
 8004022:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	f1c3 0307 	rsb	r3, r3, #7
 800402a:	2b04      	cmp	r3, #4
 800402c:	bf28      	it	cs
 800402e:	2304      	movcs	r3, #4
 8004030:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	3304      	adds	r3, #4
 8004036:	2b06      	cmp	r3, #6
 8004038:	d902      	bls.n	8004040 <NVIC_EncodePriority+0x30>
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	3b03      	subs	r3, #3
 800403e:	e000      	b.n	8004042 <NVIC_EncodePriority+0x32>
 8004040:	2300      	movs	r3, #0
 8004042:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004044:	f04f 32ff 	mov.w	r2, #4294967295
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	43da      	mvns	r2, r3
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	401a      	ands	r2, r3
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004058:	f04f 31ff 	mov.w	r1, #4294967295
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	fa01 f303 	lsl.w	r3, r1, r3
 8004062:	43d9      	mvns	r1, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004068:	4313      	orrs	r3, r2
         );
}
 800406a:	4618      	mov	r0, r3
 800406c:	3724      	adds	r7, #36	@ 0x24
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
	...

08004078 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	3b01      	subs	r3, #1
 8004084:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004088:	d301      	bcc.n	800408e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800408a:	2301      	movs	r3, #1
 800408c:	e00f      	b.n	80040ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800408e:	4a0a      	ldr	r2, [pc, #40]	@ (80040b8 <SysTick_Config+0x40>)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	3b01      	subs	r3, #1
 8004094:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004096:	210f      	movs	r1, #15
 8004098:	f04f 30ff 	mov.w	r0, #4294967295
 800409c:	f7ff ff8e 	bl	8003fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040a0:	4b05      	ldr	r3, [pc, #20]	@ (80040b8 <SysTick_Config+0x40>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040a6:	4b04      	ldr	r3, [pc, #16]	@ (80040b8 <SysTick_Config+0x40>)
 80040a8:	2207      	movs	r2, #7
 80040aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	e000e010 	.word	0xe000e010

080040bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f7ff fec9 	bl	8003e5c <__NVIC_SetPriorityGrouping>
}
 80040ca:	bf00      	nop
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b086      	sub	sp, #24
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	4603      	mov	r3, r0
 80040da:	60b9      	str	r1, [r7, #8]
 80040dc:	607a      	str	r2, [r7, #4]
 80040de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040e0:	f7ff fee0 	bl	8003ea4 <__NVIC_GetPriorityGrouping>
 80040e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	68b9      	ldr	r1, [r7, #8]
 80040ea:	6978      	ldr	r0, [r7, #20]
 80040ec:	f7ff ff90 	bl	8004010 <NVIC_EncodePriority>
 80040f0:	4602      	mov	r2, r0
 80040f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f6:	4611      	mov	r1, r2
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff ff5f 	bl	8003fbc <__NVIC_SetPriority>
}
 80040fe:	bf00      	nop
 8004100:	3718      	adds	r7, #24
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004106:	b580      	push	{r7, lr}
 8004108:	b082      	sub	sp, #8
 800410a:	af00      	add	r7, sp, #0
 800410c:	4603      	mov	r3, r0
 800410e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004114:	4618      	mov	r0, r3
 8004116:	f7ff fed3 	bl	8003ec0 <__NVIC_EnableIRQ>
}
 800411a:	bf00      	nop
 800411c:	3708      	adds	r7, #8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b082      	sub	sp, #8
 8004126:	af00      	add	r7, sp, #0
 8004128:	4603      	mov	r3, r0
 800412a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800412c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004130:	4618      	mov	r0, r3
 8004132:	f7ff fee3 	bl	8003efc <__NVIC_DisableIRQ>
}
 8004136:	bf00      	nop
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7ff ff96 	bl	8004078 <SysTick_Config>
 800414c:	4603      	mov	r3, r0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b082      	sub	sp, #8
 800415a:	af00      	add	r7, sp, #0
 800415c:	4603      	mov	r3, r0
 800415e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8004160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff feed 	bl	8003f44 <__NVIC_SetPendingIRQ>
}
 800416a:	bf00      	nop
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b082      	sub	sp, #8
 8004176:	af00      	add	r7, sp, #0
 8004178:	4603      	mov	r3, r0
 800417a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800417c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fefd 	bl	8003f80 <__NVIC_ClearPendingIRQ>
}
 8004186:	bf00      	nop
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b084      	sub	sp, #16
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004196:	2300      	movs	r3, #0
 8004198:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d005      	beq.n	80041b2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2204      	movs	r2, #4
 80041aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
 80041b0:	e047      	b.n	8004242 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 020e 	bic.w	r2, r2, #14
 80041c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f022 0201 	bic.w	r2, r2, #1
 80041d0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e6:	f003 021c 	and.w	r2, r3, #28
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	2101      	movs	r1, #1
 80041f0:	fa01 f202 	lsl.w	r2, r1, r2
 80041f4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80041fe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004204:	2b00      	cmp	r3, #0
 8004206:	d00c      	beq.n	8004222 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004212:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004216:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004220:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	4798      	blx	r3
    }
  }
  return status;
 8004242:	7bfb      	ldrb	r3, [r7, #15]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800425a:	b2db      	uxtb	r3, r3
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004276:	4b1c      	ldr	r3, [pc, #112]	@ (80042e8 <HAL_FLASH_Program+0x80>)
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d101      	bne.n	8004282 <HAL_FLASH_Program+0x1a>
 800427e:	2302      	movs	r3, #2
 8004280:	e02d      	b.n	80042de <HAL_FLASH_Program+0x76>
 8004282:	4b19      	ldr	r3, [pc, #100]	@ (80042e8 <HAL_FLASH_Program+0x80>)
 8004284:	2201      	movs	r2, #1
 8004286:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004288:	4b17      	ldr	r3, [pc, #92]	@ (80042e8 <HAL_FLASH_Program+0x80>)
 800428a:	2200      	movs	r2, #0
 800428c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800428e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004292:	f000 f869 	bl	8004368 <FLASH_WaitForLastOperation>
 8004296:	4603      	mov	r3, r0
 8004298:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800429a:	7dfb      	ldrb	r3, [r7, #23]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d11a      	bne.n	80042d6 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d105      	bne.n	80042b2 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80042a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042aa:	68b8      	ldr	r0, [r7, #8]
 80042ac:	f000 f8ca 	bl	8004444 <FLASH_Program_DoubleWord>
 80042b0:	e004      	b.n	80042bc <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 64 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	4619      	mov	r1, r3
 80042b6:	68b8      	ldr	r0, [r7, #8]
 80042b8:	f008 ffaa 	bl	800d210 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80042bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80042c0:	f000 f852 	bl	8004368 <FLASH_WaitForLastOperation>
 80042c4:	4603      	mov	r3, r0
 80042c6:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80042c8:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <HAL_FLASH_Program+0x84>)
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	43db      	mvns	r3, r3
 80042d0:	4906      	ldr	r1, [pc, #24]	@ (80042ec <HAL_FLASH_Program+0x84>)
 80042d2:	4013      	ands	r3, r2
 80042d4:	614b      	str	r3, [r1, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80042d6:	4b04      	ldr	r3, [pc, #16]	@ (80042e8 <HAL_FLASH_Program+0x80>)
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80042dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	200003a4 	.word	0x200003a4
 80042ec:	58004000 	.word	0x58004000

080042f0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80042f6:	2300      	movs	r3, #0
 80042f8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80042fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004328 <HAL_FLASH_Unlock+0x38>)
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	da0b      	bge.n	800431a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004302:	4b09      	ldr	r3, [pc, #36]	@ (8004328 <HAL_FLASH_Unlock+0x38>)
 8004304:	4a09      	ldr	r2, [pc, #36]	@ (800432c <HAL_FLASH_Unlock+0x3c>)
 8004306:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004308:	4b07      	ldr	r3, [pc, #28]	@ (8004328 <HAL_FLASH_Unlock+0x38>)
 800430a:	4a09      	ldr	r2, [pc, #36]	@ (8004330 <HAL_FLASH_Unlock+0x40>)
 800430c:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800430e:	4b06      	ldr	r3, [pc, #24]	@ (8004328 <HAL_FLASH_Unlock+0x38>)
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	2b00      	cmp	r3, #0
 8004314:	da01      	bge.n	800431a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800431a:	79fb      	ldrb	r3, [r7, #7]
}
 800431c:	4618      	mov	r0, r3
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	58004000 	.word	0x58004000
 800432c:	45670123 	.word	0x45670123
 8004330:	cdef89ab 	.word	0xcdef89ab

08004334 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800433e:	4b09      	ldr	r3, [pc, #36]	@ (8004364 <HAL_FLASH_Lock+0x30>)
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	4a08      	ldr	r2, [pc, #32]	@ (8004364 <HAL_FLASH_Lock+0x30>)
 8004344:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004348:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 800434a:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <HAL_FLASH_Lock+0x30>)
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	2b00      	cmp	r3, #0
 8004350:	db01      	blt.n	8004356 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004356:	79fb      	ldrb	r3, [r7, #7]
}
 8004358:	4618      	mov	r0, r3
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	58004000 	.word	0x58004000

08004368 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8004370:	f7fe fac2 	bl	80028f8 <HAL_GetTick>
 8004374:	60b8      	str	r0, [r7, #8]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004376:	e009      	b.n	800438c <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004378:	f7fe fabe 	bl	80028f8 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	429a      	cmp	r2, r3
 8004386:	d801      	bhi.n	800438c <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e053      	b.n	8004434 <FLASH_WaitForLastOperation+0xcc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800438c:	4b2b      	ldr	r3, [pc, #172]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004398:	d0ee      	beq.n	8004378 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = FLASH->SR;
 800439a:	4b28      	ldr	r3, [pc, #160]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80043aa:	4b24      	ldr	r3, [pc, #144]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 80043ac:	2201      	movs	r2, #1
 80043ae:	611a      	str	r2, [r3, #16]

  /* Workaround for BZ 70309 :
     - OPTVERR is always set at power-up due to failure of engi bytes checking
     - FLASH_WaitForLastOperation() is called at the beginning of erase or program
       operations, so the bit will be clear when performing first operation */
  if ((error & FLASH_FLAG_OPTVERR) != 0U)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d007      	beq.n	80043ca <FLASH_WaitForLastOperation+0x62>
  {
    /* Clear FLASH OPTVERR bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80043ba:	4b20      	ldr	r3, [pc, #128]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 80043bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80043c0:	611a      	str	r2, [r3, #16]

    /* Clear OPTVERR bit in "error" variable to not treat it as error */
    error &= ~FLASH_FLAG_OPTVERR;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80043c8:	60fb      	str	r3, [r7, #12]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80043d0:	4013      	ands	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043da:	d307      	bcc.n	80043ec <FLASH_WaitForLastOperation+0x84>
 80043dc:	4b17      	ldr	r3, [pc, #92]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 80043de:	699a      	ldr	r2, [r3, #24]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80043e6:	4915      	ldr	r1, [pc, #84]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	618b      	str	r3, [r1, #24]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d004      	beq.n	8004400 <FLASH_WaitForLastOperation+0x98>
 80043f6:	4a11      	ldr	r2, [pc, #68]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80043fe:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00e      	beq.n	8004424 <FLASH_WaitForLastOperation+0xbc>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004406:	4a0e      	ldr	r2, [pc, #56]	@ (8004440 <FLASH_WaitForLastOperation+0xd8>)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e011      	b.n	8004434 <FLASH_WaitForLastOperation+0xcc>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004410:	f7fe fa72 	bl	80028f8 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	429a      	cmp	r2, r3
 800441e:	d801      	bhi.n	8004424 <FLASH_WaitForLastOperation+0xbc>
    {
      return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e007      	b.n	8004434 <FLASH_WaitForLastOperation+0xcc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004424:	4b05      	ldr	r3, [pc, #20]	@ (800443c <FLASH_WaitForLastOperation+0xd4>)
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800442c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004430:	d0ee      	beq.n	8004410 <FLASH_WaitForLastOperation+0xa8>
    }
  }

  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}
 800443c:	58004000 	.word	0x58004000
 8004440:	200003a4 	.word	0x200003a4

08004444 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004450:	4b0e      	ldr	r3, [pc, #56]	@ (800448c <FLASH_Program_DoubleWord+0x48>)
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	4a0d      	ldr	r2, [pc, #52]	@ (800448c <FLASH_Program_DoubleWord+0x48>)
 8004456:	f043 0301 	orr.w	r3, r3, #1
 800445a:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004462:	f3bf 8f6f 	isb	sy
}
 8004466:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004468:	e9d7 0100 	ldrd	r0, r1, [r7]
 800446c:	f04f 0200 	mov.w	r2, #0
 8004470:	f04f 0300 	mov.w	r3, #0
 8004474:	000a      	movs	r2, r1
 8004476:	2300      	movs	r3, #0
 8004478:	68f9      	ldr	r1, [r7, #12]
 800447a:	3104      	adds	r1, #4
 800447c:	4613      	mov	r3, r2
 800447e:	600b      	str	r3, [r1, #0]
}
 8004480:	bf00      	nop
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr
 800448c:	58004000 	.word	0x58004000

08004490 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800449a:	4b24      	ldr	r3, [pc, #144]	@ (800452c <HAL_FLASHEx_Erase+0x9c>)
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <HAL_FLASHEx_Erase+0x16>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e03d      	b.n	8004522 <HAL_FLASHEx_Erase+0x92>
 80044a6:	4b21      	ldr	r3, [pc, #132]	@ (800452c <HAL_FLASHEx_Erase+0x9c>)
 80044a8:	2201      	movs	r2, #1
 80044aa:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80044ac:	4b1f      	ldr	r3, [pc, #124]	@ (800452c <HAL_FLASHEx_Erase+0x9c>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80044b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80044b6:	f7ff ff57 	bl	8004368 <FLASH_WaitForLastOperation>
 80044ba:	4603      	mov	r3, r0
 80044bc:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d12a      	bne.n	800451a <HAL_FLASHEx_Erase+0x8a>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_PAGES)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d124      	bne.n	8004516 <HAL_FLASHEx_Erase+0x86>
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	f04f 32ff 	mov.w	r2, #4294967295
 80044d2:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	60bb      	str	r3, [r7, #8]
 80044da:	e012      	b.n	8004502 <HAL_FLASHEx_Erase+0x72>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80044dc:	68b8      	ldr	r0, [r7, #8]
 80044de:	f000 f827 	bl	8004530 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80044e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80044e6:	f7ff ff3f 	bl	8004368 <FLASH_WaitForLastOperation>
 80044ea:	4603      	mov	r3, r0
 80044ec:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 80044ee:	7bfb      	ldrb	r3, [r7, #15]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <HAL_FLASHEx_Erase+0x6c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	601a      	str	r2, [r3, #0]
          break;
 80044fa:	e00a      	b.n	8004512 <HAL_FLASHEx_Erase+0x82>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	3301      	adds	r3, #1
 8004500:	60bb      	str	r3, [r7, #8]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	4413      	add	r3, r2
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	429a      	cmp	r2, r3
 8004510:	d3e4      	bcc.n	80044dc <HAL_FLASHEx_Erase+0x4c>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8004512:	f000 f86f 	bl	80045f4 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004516:	f000 f825 	bl	8004564 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800451a:	4b04      	ldr	r3, [pc, #16]	@ (800452c <HAL_FLASHEx_Erase+0x9c>)
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]

  return status;
 8004520:	7bfb      	ldrb	r3, [r7, #15]
}
 8004522:	4618      	mov	r0, r3
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	200003a4 	.word	0x200003a4

08004530 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004538:	4b09      	ldr	r3, [pc, #36]	@ (8004560 <FLASH_PageErase+0x30>)
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	4313      	orrs	r3, r2
 8004546:	4a06      	ldr	r2, [pc, #24]	@ (8004560 <FLASH_PageErase+0x30>)
 8004548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800454c:	f043 0302 	orr.w	r3, r3, #2
 8004550:	6153      	str	r3, [r2, #20]
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	58004000 	.word	0x58004000

08004564 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
static void FLASH_FlushCaches(void)
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN)
 8004568:	4b21      	ldr	r3, [pc, #132]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004574:	d117      	bne.n	80045a6 <FLASH_FlushCaches+0x42>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004576:	4b1e      	ldr	r3, [pc, #120]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a1d      	ldr	r2, [pc, #116]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 800457c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004580:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004582:	4b1b      	ldr	r3, [pc, #108]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a1a      	ldr	r2, [pc, #104]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 8004588:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	4b18      	ldr	r3, [pc, #96]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a17      	ldr	r2, [pc, #92]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 8004594:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004598:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800459a:	4b15      	ldr	r3, [pc, #84]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a14      	ldr	r2, [pc, #80]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045a4:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN)
 80045a6:	4b12      	ldr	r3, [pc, #72]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b2:	d117      	bne.n	80045e4 <FLASH_FlushCaches+0x80>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80045b4:	4b0e      	ldr	r3, [pc, #56]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a0d      	ldr	r2, [pc, #52]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045be:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80045c0:	4b0b      	ldr	r3, [pc, #44]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a0a      	ldr	r2, [pc, #40]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045c6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	4b08      	ldr	r3, [pc, #32]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a07      	ldr	r2, [pc, #28]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045d6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80045d8:	4b05      	ldr	r3, [pc, #20]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a04      	ldr	r2, [pc, #16]	@ (80045f0 <FLASH_FlushCaches+0x8c>)
 80045de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045e2:	6013      	str	r3, [r2, #0]
  }
}
 80045e4:	bf00      	nop
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	58004000 	.word	0x58004000

080045f4 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80045f4:	b480      	push	{r7}
 80045f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80045f8:	4b06      	ldr	r3, [pc, #24]	@ (8004614 <FLASH_AcknowledgePageErase+0x20>)
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	4a05      	ldr	r2, [pc, #20]	@ (8004614 <FLASH_AcknowledgePageErase+0x20>)
 80045fe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004602:	f023 0302 	bic.w	r3, r3, #2
 8004606:	6153      	str	r3, [r2, #20]
}
 8004608:	bf00      	nop
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	58004000 	.word	0x58004000

08004618 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004626:	e14c      	b.n	80048c2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	2101      	movs	r1, #1
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	fa01 f303 	lsl.w	r3, r1, r3
 8004634:	4013      	ands	r3, r2
 8004636:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 813e 	beq.w	80048bc <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	2b01      	cmp	r3, #1
 800464a:	d005      	beq.n	8004658 <HAL_GPIO_Init+0x40>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d130      	bne.n	80046ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	2203      	movs	r2, #3
 8004664:	fa02 f303 	lsl.w	r3, r2, r3
 8004668:	43db      	mvns	r3, r3
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4013      	ands	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	68da      	ldr	r2, [r3, #12]
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800468e:	2201      	movs	r2, #1
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	fa02 f303 	lsl.w	r3, r2, r3
 8004696:	43db      	mvns	r3, r3
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	4013      	ands	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	091b      	lsrs	r3, r3, #4
 80046a4:	f003 0201 	and.w	r2, r3, #1
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f003 0303 	and.w	r3, r3, #3
 80046c2:	2b03      	cmp	r3, #3
 80046c4:	d017      	beq.n	80046f6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	2203      	movs	r2, #3
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	43db      	mvns	r3, r3
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4013      	ands	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d123      	bne.n	800474a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	08da      	lsrs	r2, r3, #3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	3208      	adds	r2, #8
 800470a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800470e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	220f      	movs	r2, #15
 800471a:	fa02 f303 	lsl.w	r3, r2, r3
 800471e:	43db      	mvns	r3, r3
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4013      	ands	r3, r2
 8004724:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	691a      	ldr	r2, [r3, #16]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	4313      	orrs	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	08da      	lsrs	r2, r3, #3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	3208      	adds	r2, #8
 8004744:	6939      	ldr	r1, [r7, #16]
 8004746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	2203      	movs	r2, #3
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43db      	mvns	r3, r3
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	4013      	ands	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f003 0203 	and.w	r2, r3, #3
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 8098 	beq.w	80048bc <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800478c:	4a54      	ldr	r2, [pc, #336]	@ (80048e0 <HAL_GPIO_Init+0x2c8>)
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	089b      	lsrs	r3, r3, #2
 8004792:	3302      	adds	r3, #2
 8004794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004798:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f003 0303 	and.w	r3, r3, #3
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	220f      	movs	r2, #15
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	43db      	mvns	r3, r3
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	4013      	ands	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80047b6:	d019      	beq.n	80047ec <HAL_GPIO_Init+0x1d4>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a4a      	ldr	r2, [pc, #296]	@ (80048e4 <HAL_GPIO_Init+0x2cc>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d013      	beq.n	80047e8 <HAL_GPIO_Init+0x1d0>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a49      	ldr	r2, [pc, #292]	@ (80048e8 <HAL_GPIO_Init+0x2d0>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d00d      	beq.n	80047e4 <HAL_GPIO_Init+0x1cc>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a48      	ldr	r2, [pc, #288]	@ (80048ec <HAL_GPIO_Init+0x2d4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d007      	beq.n	80047e0 <HAL_GPIO_Init+0x1c8>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a47      	ldr	r2, [pc, #284]	@ (80048f0 <HAL_GPIO_Init+0x2d8>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d101      	bne.n	80047dc <HAL_GPIO_Init+0x1c4>
 80047d8:	2304      	movs	r3, #4
 80047da:	e008      	b.n	80047ee <HAL_GPIO_Init+0x1d6>
 80047dc:	2307      	movs	r3, #7
 80047de:	e006      	b.n	80047ee <HAL_GPIO_Init+0x1d6>
 80047e0:	2303      	movs	r3, #3
 80047e2:	e004      	b.n	80047ee <HAL_GPIO_Init+0x1d6>
 80047e4:	2302      	movs	r3, #2
 80047e6:	e002      	b.n	80047ee <HAL_GPIO_Init+0x1d6>
 80047e8:	2301      	movs	r3, #1
 80047ea:	e000      	b.n	80047ee <HAL_GPIO_Init+0x1d6>
 80047ec:	2300      	movs	r3, #0
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	f002 0203 	and.w	r2, r2, #3
 80047f4:	0092      	lsls	r2, r2, #2
 80047f6:	4093      	lsls	r3, r2
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80047fe:	4938      	ldr	r1, [pc, #224]	@ (80048e0 <HAL_GPIO_Init+0x2c8>)
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	089b      	lsrs	r3, r3, #2
 8004804:	3302      	adds	r3, #2
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800480c:	4b39      	ldr	r3, [pc, #228]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	43db      	mvns	r3, r3
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	4013      	ands	r3, r2
 800481a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d003      	beq.n	8004830 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	4313      	orrs	r3, r2
 800482e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004830:	4a30      	ldr	r2, [pc, #192]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004836:	4b2f      	ldr	r3, [pc, #188]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	43db      	mvns	r3, r3
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	4013      	ands	r3, r2
 8004844:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800485a:	4a26      	ldr	r2, [pc, #152]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004860:	4b24      	ldr	r3, [pc, #144]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 8004862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	43db      	mvns	r3, r3
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4013      	ands	r3, r2
 8004870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004886:	4a1b      	ldr	r2, [pc, #108]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800488e:	4b19      	ldr	r3, [pc, #100]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 8004890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004894:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	43db      	mvns	r3, r3
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	4013      	ands	r3, r2
 800489e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048b4:	4a0f      	ldr	r2, [pc, #60]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	3301      	adds	r3, #1
 80048c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	fa22 f303 	lsr.w	r3, r2, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f47f aeab 	bne.w	8004628 <HAL_GPIO_Init+0x10>
  }
}
 80048d2:	bf00      	nop
 80048d4:	bf00      	nop
 80048d6:	371c      	adds	r7, #28
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	40010000 	.word	0x40010000
 80048e4:	48000400 	.word	0x48000400
 80048e8:	48000800 	.word	0x48000800
 80048ec:	48000c00 	.word	0x48000c00
 80048f0:	48001000 	.word	0x48001000
 80048f4:	58000800 	.word	0x58000800

080048f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	460b      	mov	r3, r1
 8004902:	807b      	strh	r3, [r7, #2]
 8004904:	4613      	mov	r3, r2
 8004906:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004908:	787b      	ldrb	r3, [r7, #1]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800490e:	887a      	ldrh	r2, [r7, #2]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004914:	e002      	b.n	800491c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004916:	887a      	ldrh	r2, [r7, #2]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800491c:	bf00      	nop
 800491e:	370c      	adds	r7, #12
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	460b      	mov	r3, r1
 8004932:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800493a:	887a      	ldrh	r2, [r7, #2]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4013      	ands	r3, r2
 8004940:	041a      	lsls	r2, r3, #16
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	43d9      	mvns	r1, r3
 8004946:	887b      	ldrh	r3, [r7, #2]
 8004948:	400b      	ands	r3, r1
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	619a      	str	r2, [r3, #24]
}
 8004950:	bf00      	nop
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	4603      	mov	r3, r0
 8004964:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004966:	4b08      	ldr	r3, [pc, #32]	@ (8004988 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004968:	68da      	ldr	r2, [r3, #12]
 800496a:	88fb      	ldrh	r3, [r7, #6]
 800496c:	4013      	ands	r3, r2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d006      	beq.n	8004980 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004972:	4a05      	ldr	r2, [pc, #20]	@ (8004988 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004974:	88fb      	ldrh	r3, [r7, #6]
 8004976:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004978:	88fb      	ldrh	r3, [r7, #6]
 800497a:	4618      	mov	r0, r3
 800497c:	f7fd fbf0 	bl	8002160 <HAL_GPIO_EXTI_Callback>
  }
}
 8004980:	bf00      	nop
 8004982:	3708      	adds	r7, #8
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	58000800 	.word	0x58000800

0800498c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8004992:	4b0a      	ldr	r3, [pc, #40]	@ (80049bc <HAL_HSEM_IRQHandler+0x30>)
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004998:	4b08      	ldr	r3, [pc, #32]	@ (80049bc <HAL_HSEM_IRQHandler+0x30>)
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	43db      	mvns	r3, r3
 80049a0:	4906      	ldr	r1, [pc, #24]	@ (80049bc <HAL_HSEM_IRQHandler+0x30>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80049a6:	4a05      	ldr	r2, [pc, #20]	@ (80049bc <HAL_HSEM_IRQHandler+0x30>)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f807 	bl	80049c0 <HAL_HSEM_FreeCallback>
}
 80049b2:	bf00      	nop
 80049b4:	3708      	adds	r7, #8
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	58001500 	.word	0x58001500

080049c0 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e08d      	b.n	8004b02 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fd fd30 	bl	8002460 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2224      	movs	r2, #36	@ 0x24
 8004a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 0201 	bic.w	r2, r2, #1
 8004a16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a24:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a34:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d107      	bne.n	8004a4e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	689a      	ldr	r2, [r3, #8]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a4a:	609a      	str	r2, [r3, #8]
 8004a4c:	e006      	b.n	8004a5c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689a      	ldr	r2, [r3, #8]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004a5a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d108      	bne.n	8004a76 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a72:	605a      	str	r2, [r3, #4]
 8004a74:	e007      	b.n	8004a86 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68da      	ldr	r2, [r3, #12]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004aa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	69d9      	ldr	r1, [r3, #28]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a1a      	ldr	r2, [r3, #32]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f042 0201 	orr.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2220      	movs	r2, #32
 8004aee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b28:	2b28      	cmp	r3, #40	@ 0x28
 8004b2a:	f040 8098 	bne.w	8004c5e <HAL_I2C_Slave_Seq_Transmit_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 8004b34:	88fb      	ldrh	r3, [r7, #6]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d105      	bne.n	8004b46 <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b40:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e08c      	b.n	8004c60 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004b46:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f001 fbd0 	bl	80062f0 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	e080      	b.n	8004c60 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b70:	d12a      	bne.n	8004bc8 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004b72:	2102      	movs	r1, #2
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f001 fbbb 	bl	80062f0 <I2C_Disable_IRQ>

#if defined(HAL_DMA_MODULE_ENABLED)
      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b88:	d11e      	bne.n	8004bc8 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b98:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d012      	beq.n	8004bc8 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba6:	4a30      	ldr	r2, [pc, #192]	@ (8004c68 <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 8004ba8:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff faed 	bl	800418e <HAL_DMA_Abort_IT>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d006      	beq.n	8004bc8 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	4798      	blx	r3
        }
      }
#endif /* HAL_DMA_MODULE_ENABLED */
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2229      	movs	r2, #41	@ 0x29
 8004bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bec:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	88fa      	ldrh	r2, [r7, #6]
 8004bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	4a17      	ldr	r2, [pc, #92]	@ (8004c6c <HAL_I2C_Slave_Seq_Transmit_IT+0x160>)
 8004c0e:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b08      	cmp	r3, #8
 8004c1c:	bf0c      	ite	eq
 8004c1e:	2301      	moveq	r3, #1
 8004c20:	2300      	movne	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	0c1b      	lsrs	r3, r3, #16
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d106      	bne.n	8004c48 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
 8004c3a:	7dfb      	ldrb	r3, [r7, #23]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2208      	movs	r2, #8
 8004c46:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8004c50:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004c54:	68f8      	ldr	r0, [r7, #12]
 8004c56:	f001 fac7 	bl	80061e8 <I2C_Enable_IRQ>

    return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	e000      	b.n	8004c60 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
  }
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3718      	adds	r7, #24
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	08006147 	.word	0x08006147
 8004c6c:	08004f6f 	.word	0x08004f6f

08004c70 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	603b      	str	r3, [r7, #0]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c8c:	2b28      	cmp	r3, #40	@ 0x28
 8004c8e:	f040 8098 	bne.w	8004dc2 <HAL_I2C_Slave_Seq_Receive_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d002      	beq.n	8004c9e <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 8004c98:	88fb      	ldrh	r3, [r7, #6]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d105      	bne.n	8004caa <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ca4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e08c      	b.n	8004dc4 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004caa:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f001 fb1e 	bl	80062f0 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d101      	bne.n	8004cc2 <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	e080      	b.n	8004dc4 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b29      	cmp	r3, #41	@ 0x29
 8004cd4:	d12a      	bne.n	8004d2c <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f001 fb09 	bl	80062f0 <I2C_Disable_IRQ>

#if defined(HAL_DMA_MODULE_ENABLED)
      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ce8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cec:	d11e      	bne.n	8004d2c <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004cfc:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d012      	beq.n	8004d2c <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0a:	4a30      	ldr	r2, [pc, #192]	@ (8004dcc <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 8004d0c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff fa3b 	bl	800418e <HAL_DMA_Abort_IT>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d006      	beq.n	8004d2c <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d28:	4610      	mov	r0, r2
 8004d2a:	4798      	blx	r3
        }
      }
#endif /* HAL_DMA_MODULE_ENABLED */
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	222a      	movs	r2, #42	@ 0x2a
 8004d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d50:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	88fa      	ldrh	r2, [r7, #6]
 8004d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	683a      	ldr	r2, [r7, #0]
 8004d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	4a17      	ldr	r2, [pc, #92]	@ (8004dd0 <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 8004d72:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	bf0c      	ite	eq
 8004d82:	2301      	moveq	r3, #1
 8004d84:	2300      	movne	r3, #0
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	0c1b      	lsrs	r3, r3, #16
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d106      	bne.n	8004dac <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2208      	movs	r2, #8
 8004daa:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8004db4:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f001 fa15 	bl	80061e8 <I2C_Enable_IRQ>

    return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	e000      	b.n	8004dc4 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
  }
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	08006147 	.word	0x08006147
 8004dd0:	08004f6f 	.word	0x08004f6f

08004dd4 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b20      	cmp	r3, #32
 8004de6:	d10d      	bne.n	8004e04 <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2228      	movs	r2, #40	@ 0x28
 8004dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a07      	ldr	r2, [pc, #28]	@ (8004e10 <HAL_I2C_EnableListen_IT+0x3c>)
 8004df4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004df6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f001 f9f4 	bl	80061e8 <I2C_Enable_IRQ>

    return HAL_OK;
 8004e00:	2300      	movs	r3, #0
 8004e02:	e000      	b.n	8004e06 <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 8004e04:	2302      	movs	r3, #2
  }
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3708      	adds	r7, #8
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	08004f6f 	.word	0x08004f6f

08004e14 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	68f9      	ldr	r1, [r7, #12]
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	4798      	blx	r3
  }
}
 8004e40:	bf00      	nop
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	0a1b      	lsrs	r3, r3, #8
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d010      	beq.n	8004e8e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	09db      	lsrs	r3, r3, #7
 8004e70:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7c:	f043 0201 	orr.w	r2, r3, #1
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e8c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	0a9b      	lsrs	r3, r3, #10
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d010      	beq.n	8004ebc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	09db      	lsrs	r3, r3, #7
 8004e9e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00a      	beq.n	8004ebc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eaa:	f043 0208 	orr.w	r2, r3, #8
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004eba:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	0a5b      	lsrs	r3, r3, #9
 8004ec0:	f003 0301 	and.w	r3, r3, #1
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d010      	beq.n	8004eea <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	09db      	lsrs	r3, r3, #7
 8004ecc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed8:	f043 0202 	orr.w	r2, r3, #2
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ee8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f003 030b 	and.w	r3, r3, #11
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8004efa:	68f9      	ldr	r1, [r7, #12]
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 ffe7 	bl	8005ed0 <I2C_ITError>
  }
}
 8004f02:	bf00      	nop
 8004f04:	3718      	adds	r7, #24
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004f3a:	bf00      	nop
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004f4e:	bf00      	nop
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004f62:	bf00      	nop
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr

08004f6e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b086      	sub	sp, #24
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d101      	bne.n	8004f92 <I2C_Slave_ISR_IT+0x24>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	e0ed      	b.n	800516e <I2C_Slave_ISR_IT+0x200>
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	095b      	lsrs	r3, r3, #5
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	095b      	lsrs	r3, r3, #5
 8004faa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d004      	beq.n	8004fbc <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004fb2:	6939      	ldr	r1, [r7, #16]
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 fdcb 	bl	8005b50 <I2C_ITSlaveCplt>
 8004fba:	e0d3      	b.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	091b      	lsrs	r3, r3, #4
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d04d      	beq.n	8005064 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	091b      	lsrs	r3, r3, #4
 8004fcc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d047      	beq.n	8005064 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d128      	bne.n	8005030 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b28      	cmp	r3, #40	@ 0x28
 8004fe8:	d108      	bne.n	8004ffc <I2C_Slave_ISR_IT+0x8e>
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ff0:	d104      	bne.n	8004ffc <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004ff2:	6939      	ldr	r1, [r7, #16]
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 ff15 	bl	8005e24 <I2C_ITListenCplt>
 8004ffa:	e032      	b.n	8005062 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b29      	cmp	r3, #41	@ 0x29
 8005006:	d10e      	bne.n	8005026 <I2C_Slave_ISR_IT+0xb8>
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800500e:	d00a      	beq.n	8005026 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2210      	movs	r2, #16
 8005016:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005018:	68f8      	ldr	r0, [r7, #12]
 800501a:	f001 f870 	bl	80060fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f000 fc6e 	bl	8005900 <I2C_ITSlaveSeqCplt>
 8005024:	e01d      	b.n	8005062 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2210      	movs	r2, #16
 800502c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800502e:	e096      	b.n	800515e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2210      	movs	r2, #16
 8005036:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503c:	f043 0204 	orr.w	r2, r3, #4
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d004      	beq.n	8005054 <I2C_Slave_ISR_IT+0xe6>
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005050:	f040 8085 	bne.w	800515e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005058:	4619      	mov	r1, r3
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f000 ff38 	bl	8005ed0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005060:	e07d      	b.n	800515e <I2C_Slave_ISR_IT+0x1f0>
 8005062:	e07c      	b.n	800515e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	089b      	lsrs	r3, r3, #2
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	d030      	beq.n	80050d2 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	089b      	lsrs	r3, r3, #2
 8005074:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005078:	2b00      	cmp	r3, #0
 800507a:	d02a      	beq.n	80050d2 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005080:	b29b      	uxth	r3, r3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d018      	beq.n	80050b8 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005090:	b2d2      	uxtb	r2, r2
 8005092:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005098:	1c5a      	adds	r2, r3, #1
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a2:	3b01      	subs	r3, #1
 80050a4:	b29a      	uxth	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050bc:	b29b      	uxth	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d14f      	bne.n	8005162 <I2C_Slave_ISR_IT+0x1f4>
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050c8:	d04b      	beq.n	8005162 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 fc18 	bl	8005900 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80050d0:	e047      	b.n	8005162 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	08db      	lsrs	r3, r3, #3
 80050d6:	f003 0301 	and.w	r3, r3, #1
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00a      	beq.n	80050f4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	08db      	lsrs	r3, r3, #3
 80050e2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d004      	beq.n	80050f4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80050ea:	6939      	ldr	r1, [r7, #16]
 80050ec:	68f8      	ldr	r0, [r7, #12]
 80050ee:	f000 fb46 	bl	800577e <I2C_ITAddrCplt>
 80050f2:	e037      	b.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	085b      	lsrs	r3, r3, #1
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d031      	beq.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	085b      	lsrs	r3, r3, #1
 8005104:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005108:	2b00      	cmp	r3, #0
 800510a:	d02b      	beq.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d018      	beq.n	8005148 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511a:	781a      	ldrb	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005130:	b29b      	uxth	r3, r3
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800513e:	3b01      	subs	r3, #1
 8005140:	b29a      	uxth	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005146:	e00d      	b.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800514e:	d002      	beq.n	8005156 <I2C_Slave_ISR_IT+0x1e8>
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d106      	bne.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f000 fbd2 	bl	8005900 <I2C_ITSlaveSeqCplt>
 800515c:	e002      	b.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800515e:	bf00      	nop
 8005160:	e000      	b.n	8005164 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8005162:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3718      	adds	r7, #24
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b088      	sub	sp, #32
 800517a:	af02      	add	r7, sp, #8
 800517c:	60f8      	str	r0, [r7, #12]
 800517e:	60b9      	str	r1, [r7, #8]
 8005180:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <I2C_Master_ISR_DMA+0x1a>
 800518c:	2302      	movs	r3, #2
 800518e:	e0e1      	b.n	8005354 <I2C_Master_ISR_DMA+0x1de>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	091b      	lsrs	r3, r3, #4
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d017      	beq.n	80051d4 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	091b      	lsrs	r3, r3, #4
 80051a8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d011      	beq.n	80051d4 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2210      	movs	r2, #16
 80051b6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051bc:	f043 0204 	orr.w	r2, r3, #4
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80051c4:	2120      	movs	r1, #32
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f001 f80e 	bl	80061e8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 ff96 	bl	80060fe <I2C_Flush_TXDR>
 80051d2:	e0ba      	b.n	800534a <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	09db      	lsrs	r3, r3, #7
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d072      	beq.n	80052c6 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	099b      	lsrs	r3, r3, #6
 80051e4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d06c      	beq.n	80052c6 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051fa:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005200:	b29b      	uxth	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d04e      	beq.n	80052a4 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	b29b      	uxth	r3, r3
 800520e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005212:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005218:	b29b      	uxth	r3, r3
 800521a:	2bff      	cmp	r3, #255	@ 0xff
 800521c:	d906      	bls.n	800522c <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	22ff      	movs	r2, #255	@ 0xff
 8005222:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8005224:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005228:	617b      	str	r3, [r7, #20]
 800522a:	e010      	b.n	800524e <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005230:	b29a      	uxth	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800523e:	d003      	beq.n	8005248 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	e002      	b.n	800524e <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005248:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800524c:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005252:	b2da      	uxtb	r2, r3
 8005254:	8a79      	ldrh	r1, [r7, #18]
 8005256:	2300      	movs	r3, #0
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 ff91 	bl	8006184 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	b29a      	uxth	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b22      	cmp	r3, #34	@ 0x22
 800527e:	d108      	bne.n	8005292 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800528e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005290:	e05b      	b.n	800534a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052a0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80052a2:	e052      	b.n	800534a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052b2:	d003      	beq.n	80052bc <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 fae6 	bl	8005886 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80052ba:	e046      	b.n	800534a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80052bc:	2140      	movs	r1, #64	@ 0x40
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 fe06 	bl	8005ed0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80052c4:	e041      	b.n	800534a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	099b      	lsrs	r3, r3, #6
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d029      	beq.n	8005326 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	099b      	lsrs	r3, r3, #6
 80052d6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d023      	beq.n	8005326 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d119      	bne.n	800531c <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052f6:	d027      	beq.n	8005348 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005300:	d108      	bne.n	8005314 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005310:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005312:	e019      	b.n	8005348 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 fab6 	bl	8005886 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800531a:	e015      	b.n	8005348 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800531c:	2140      	movs	r1, #64	@ 0x40
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	f000 fdd6 	bl	8005ed0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005324:	e010      	b.n	8005348 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	095b      	lsrs	r3, r3, #5
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00b      	beq.n	800534a <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	095b      	lsrs	r3, r3, #5
 8005336:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800533a:	2b00      	cmp	r3, #0
 800533c:	d005      	beq.n	800534a <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800533e:	68b9      	ldr	r1, [r7, #8]
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 fb3b 	bl	80059bc <I2C_ITMasterCplt>
 8005346:	e000      	b.n	800534a <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8005348:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3718      	adds	r7, #24
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b088      	sub	sp, #32
 8005360:	af02      	add	r7, sp, #8
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8005368:	4b92      	ldr	r3, [pc, #584]	@ (80055b4 <I2C_Mem_ISR_DMA+0x258>)
 800536a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005372:	2b01      	cmp	r3, #1
 8005374:	d101      	bne.n	800537a <I2C_Mem_ISR_DMA+0x1e>
 8005376:	2302      	movs	r3, #2
 8005378:	e118      	b.n	80055ac <I2C_Mem_ISR_DMA+0x250>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	091b      	lsrs	r3, r3, #4
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d017      	beq.n	80053be <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	091b      	lsrs	r3, r3, #4
 8005392:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005396:	2b00      	cmp	r3, #0
 8005398:	d011      	beq.n	80053be <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2210      	movs	r2, #16
 80053a0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053a6:	f043 0204 	orr.w	r2, r3, #4
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80053ae:	2120      	movs	r1, #32
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 ff19 	bl	80061e8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 fea1 	bl	80060fe <I2C_Flush_TXDR>
 80053bc:	e0f1      	b.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	085b      	lsrs	r3, r3, #1
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00f      	beq.n	80053ea <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	085b      	lsrs	r3, r3, #1
 80053ce:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d009      	beq.n	80053ea <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053de:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f04f 32ff 	mov.w	r2, #4294967295
 80053e6:	651a      	str	r2, [r3, #80]	@ 0x50
 80053e8:	e0db      	b.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	09db      	lsrs	r3, r3, #7
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d060      	beq.n	80054b8 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	099b      	lsrs	r3, r3, #6
 80053fa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d05a      	beq.n	80054b8 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005402:	2101      	movs	r1, #1
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 ff73 	bl	80062f0 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800540a:	2110      	movs	r1, #16
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 feeb 	bl	80061e8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005416:	b29b      	uxth	r3, r3
 8005418:	2b00      	cmp	r3, #0
 800541a:	d048      	beq.n	80054ae <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005420:	b29b      	uxth	r3, r3
 8005422:	2bff      	cmp	r3, #255	@ 0xff
 8005424:	d910      	bls.n	8005448 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	22ff      	movs	r2, #255	@ 0xff
 800542a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005430:	b299      	uxth	r1, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005436:	b2da      	uxtb	r2, r3
 8005438:	2300      	movs	r3, #0
 800543a:	9300      	str	r3, [sp, #0]
 800543c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 fe9f 	bl	8006184 <I2C_TransferConfig>
 8005446:	e011      	b.n	800546c <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800544c:	b29a      	uxth	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005456:	b299      	uxth	r1, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800545c:	b2da      	uxtb	r2, r3
 800545e:	2300      	movs	r3, #0
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 fe8c 	bl	8006184 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	b29a      	uxth	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b22      	cmp	r3, #34	@ 0x22
 8005488:	d108      	bne.n	800549c <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005498:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800549a:	e082      	b.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054aa:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80054ac:	e079      	b.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80054ae:	2140      	movs	r1, #64	@ 0x40
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 fd0d 	bl	8005ed0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80054b6:	e074      	b.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	099b      	lsrs	r3, r3, #6
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d05e      	beq.n	8005582 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	099b      	lsrs	r3, r3, #6
 80054c8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d058      	beq.n	8005582 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80054d0:	2101      	movs	r1, #1
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 ff0c 	bl	80062f0 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80054d8:	2110      	movs	r1, #16
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f000 fe84 	bl	80061e8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b22      	cmp	r3, #34	@ 0x22
 80054ea:	d101      	bne.n	80054f0 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 80054ec:	4b32      	ldr	r3, [pc, #200]	@ (80055b8 <I2C_Mem_ISR_DMA+0x25c>)
 80054ee:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	2bff      	cmp	r3, #255	@ 0xff
 80054f8:	d910      	bls.n	800551c <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	22ff      	movs	r2, #255	@ 0xff
 80054fe:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005504:	b299      	uxth	r1, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800550a:	b2da      	uxtb	r2, r3
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005514:	68f8      	ldr	r0, [r7, #12]
 8005516:	f000 fe35 	bl	8006184 <I2C_TransferConfig>
 800551a:	e011      	b.n	8005540 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005520:	b29a      	uxth	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800552a:	b299      	uxth	r1, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005530:	b2da      	uxtb	r2, r3
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f000 fe22 	bl	8006184 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005544:	b29a      	uxth	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	b29a      	uxth	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005558:	b2db      	uxtb	r3, r3
 800555a:	2b22      	cmp	r3, #34	@ 0x22
 800555c:	d108      	bne.n	8005570 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800556c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800556e:	e018      	b.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800557e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005580:	e00f      	b.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	095b      	lsrs	r3, r3, #5
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	2b00      	cmp	r3, #0
 800558c:	d009      	beq.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	095b      	lsrs	r3, r3, #5
 8005592:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005596:	2b00      	cmp	r3, #0
 8005598:	d003      	beq.n	80055a2 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800559a:	68b9      	ldr	r1, [r7, #8]
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 fa0d 	bl	80059bc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	80002000 	.word	0x80002000
 80055b8:	80002400 	.word	0x80002400

080055bc <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b088      	sub	sp, #32
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055cc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80055ce:	2300      	movs	r3, #0
 80055d0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <I2C_Slave_ISR_DMA+0x24>
 80055dc:	2302      	movs	r3, #2
 80055de:	e0ca      	b.n	8005776 <I2C_Slave_ISR_DMA+0x1ba>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00a      	beq.n	800560a <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	095b      	lsrs	r3, r3, #5
 80055f8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d004      	beq.n	800560a <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005600:	68b9      	ldr	r1, [r7, #8]
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 faa4 	bl	8005b50 <I2C_ITSlaveCplt>
 8005608:	e0b0      	b.n	800576c <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	091b      	lsrs	r3, r3, #4
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 809a 	beq.w	800574c <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	091b      	lsrs	r3, r3, #4
 800561c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005620:	2b00      	cmp	r3, #0
 8005622:	f000 8093 	beq.w	800574c <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	0b9b      	lsrs	r3, r3, #14
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d105      	bne.n	800563e <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	0bdb      	lsrs	r3, r3, #15
 8005636:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800563a:	2b00      	cmp	r3, #0
 800563c:	d07f      	beq.n	800573e <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00d      	beq.n	8005662 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	0bdb      	lsrs	r3, r3, #15
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 800565e:	2301      	movs	r3, #1
 8005660:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00d      	beq.n	8005686 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	0b9b      	lsrs	r3, r3, #14
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d007      	beq.n	8005686 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8005682:	2301      	movs	r3, #1
 8005684:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d128      	bne.n	80056de <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005692:	b2db      	uxtb	r3, r3
 8005694:	2b28      	cmp	r3, #40	@ 0x28
 8005696:	d108      	bne.n	80056aa <I2C_Slave_ISR_DMA+0xee>
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800569e:	d104      	bne.n	80056aa <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80056a0:	68b9      	ldr	r1, [r7, #8]
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 fbbe 	bl	8005e24 <I2C_ITListenCplt>
 80056a8:	e048      	b.n	800573c <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b29      	cmp	r3, #41	@ 0x29
 80056b4:	d10e      	bne.n	80056d4 <I2C_Slave_ISR_DMA+0x118>
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80056bc:	d00a      	beq.n	80056d4 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2210      	movs	r2, #16
 80056c4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 fd19 	bl	80060fe <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f000 f917 	bl	8005900 <I2C_ITSlaveSeqCplt>
 80056d2:	e033      	b.n	800573c <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2210      	movs	r2, #16
 80056da:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80056dc:	e034      	b.n	8005748 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2210      	movs	r2, #16
 80056e4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ea:	f043 0204 	orr.w	r2, r3, #4
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056f8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <I2C_Slave_ISR_DMA+0x14c>
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005706:	d11f      	bne.n	8005748 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005708:	7dfb      	ldrb	r3, [r7, #23]
 800570a:	2b21      	cmp	r3, #33	@ 0x21
 800570c:	d002      	beq.n	8005714 <I2C_Slave_ISR_DMA+0x158>
 800570e:	7dfb      	ldrb	r3, [r7, #23]
 8005710:	2b29      	cmp	r3, #41	@ 0x29
 8005712:	d103      	bne.n	800571c <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2221      	movs	r2, #33	@ 0x21
 8005718:	631a      	str	r2, [r3, #48]	@ 0x30
 800571a:	e008      	b.n	800572e <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800571c:	7dfb      	ldrb	r3, [r7, #23]
 800571e:	2b22      	cmp	r3, #34	@ 0x22
 8005720:	d002      	beq.n	8005728 <I2C_Slave_ISR_DMA+0x16c>
 8005722:	7dfb      	ldrb	r3, [r7, #23]
 8005724:	2b2a      	cmp	r3, #42	@ 0x2a
 8005726:	d102      	bne.n	800572e <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2222      	movs	r2, #34	@ 0x22
 800572c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005732:	4619      	mov	r1, r3
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 fbcb 	bl	8005ed0 <I2C_ITError>
      if (treatdmanack == 1U)
 800573a:	e005      	b.n	8005748 <I2C_Slave_ISR_DMA+0x18c>
 800573c:	e004      	b.n	8005748 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2210      	movs	r2, #16
 8005744:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005746:	e011      	b.n	800576c <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8005748:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800574a:	e00f      	b.n	800576c <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	08db      	lsrs	r3, r3, #3
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	d009      	beq.n	800576c <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	08db      	lsrs	r3, r3, #3
 800575c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005764:	68b9      	ldr	r1, [r7, #8]
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 f809 	bl	800577e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3720      	adds	r7, #32
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b084      	sub	sp, #16
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
 8005786:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800578e:	b2db      	uxtb	r3, r3
 8005790:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005794:	2b28      	cmp	r3, #40	@ 0x28
 8005796:	d16a      	bne.n	800586e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	0c1b      	lsrs	r3, r3, #16
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	0c1b      	lsrs	r3, r3, #16
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80057b6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	b29b      	uxth	r3, r3
 80057c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057c4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80057d2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d138      	bne.n	800584e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80057dc:	897b      	ldrh	r3, [r7, #10]
 80057de:	09db      	lsrs	r3, r3, #7
 80057e0:	b29a      	uxth	r2, r3
 80057e2:	89bb      	ldrh	r3, [r7, #12]
 80057e4:	4053      	eors	r3, r2
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	f003 0306 	and.w	r3, r3, #6
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d11c      	bne.n	800582a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80057f0:	897b      	ldrh	r3, [r7, #10]
 80057f2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005802:	2b02      	cmp	r3, #2
 8005804:	d13b      	bne.n	800587e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2208      	movs	r2, #8
 8005812:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800581c:	89ba      	ldrh	r2, [r7, #12]
 800581e:	7bfb      	ldrb	r3, [r7, #15]
 8005820:	4619      	mov	r1, r3
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7fc fb78 	bl	8001f18 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005828:	e029      	b.n	800587e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800582a:	893b      	ldrh	r3, [r7, #8]
 800582c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800582e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 fd5c 	bl	80062f0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005840:	89ba      	ldrh	r2, [r7, #12]
 8005842:	7bfb      	ldrb	r3, [r7, #15]
 8005844:	4619      	mov	r1, r3
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7fc fb66 	bl	8001f18 <HAL_I2C_AddrCallback>
}
 800584c:	e017      	b.n	800587e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800584e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 fd4c 	bl	80062f0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005860:	89ba      	ldrh	r2, [r7, #12]
 8005862:	7bfb      	ldrb	r3, [r7, #15]
 8005864:	4619      	mov	r1, r3
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7fc fb56 	bl	8001f18 <HAL_I2C_AddrCallback>
}
 800586c:	e007      	b.n	800587e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2208      	movs	r2, #8
 8005874:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800587e:	bf00      	nop
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}

08005886 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005886:	b580      	push	{r7, lr}
 8005888:	b082      	sub	sp, #8
 800588a:	af00      	add	r7, sp, #0
 800588c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b21      	cmp	r3, #33	@ 0x21
 80058a0:	d115      	bne.n	80058ce <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2211      	movs	r2, #17
 80058ae:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80058b6:	2101      	movs	r1, #1
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fd19 	bl	80062f0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7ff fb1f 	bl	8004f0a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80058cc:	e014      	b.n	80058f8 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2220      	movs	r2, #32
 80058d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2212      	movs	r2, #18
 80058da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80058e2:	2102      	movs	r1, #2
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fd03 	bl	80062f0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff fb13 	bl	8004f1e <HAL_I2C_MasterRxCpltCallback>
}
 80058f8:	bf00      	nop
 80058fa:	3708      	adds	r7, #8
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	0b9b      	lsrs	r3, r3, #14
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	d008      	beq.n	8005936 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	e00d      	b.n	8005952 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	0bdb      	lsrs	r3, r3, #15
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d007      	beq.n	8005952 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005950:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b29      	cmp	r3, #41	@ 0x29
 800595c:	d112      	bne.n	8005984 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2228      	movs	r2, #40	@ 0x28
 8005962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2221      	movs	r2, #33	@ 0x21
 800596a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800596c:	2101      	movs	r1, #1
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 fcbe 	bl	80062f0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f7fc fb0d 	bl	8001f9c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005982:	e017      	b.n	80059b4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b2a      	cmp	r3, #42	@ 0x2a
 800598e:	d111      	bne.n	80059b4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2228      	movs	r2, #40	@ 0x28
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2222      	movs	r2, #34	@ 0x22
 800599c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800599e:	2102      	movs	r1, #2
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 fca5 	bl	80062f0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7fc fadc 	bl	8001f6c <HAL_I2C_SlaveRxCpltCallback>
}
 80059b4:	bf00      	nop
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b086      	sub	sp, #24
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2220      	movs	r2, #32
 80059d0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	2b21      	cmp	r3, #33	@ 0x21
 80059dc:	d107      	bne.n	80059ee <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80059de:	2101      	movs	r1, #1
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 fc85 	bl	80062f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2211      	movs	r2, #17
 80059ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80059ec:	e00c      	b.n	8005a08 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b22      	cmp	r3, #34	@ 0x22
 80059f8:	d106      	bne.n	8005a08 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80059fa:	2102      	movs	r1, #2
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 fc77 	bl	80062f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2212      	movs	r2, #18
 8005a06:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6859      	ldr	r1, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	4b4d      	ldr	r3, [pc, #308]	@ (8005b48 <I2C_ITMasterCplt+0x18c>)
 8005a14:	400b      	ands	r3, r1
 8005a16:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a4a      	ldr	r2, [pc, #296]	@ (8005b4c <I2C_ITMasterCplt+0x190>)
 8005a22:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	091b      	lsrs	r3, r3, #4
 8005a28:	f003 0301 	and.w	r3, r3, #1
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d009      	beq.n	8005a44 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2210      	movs	r2, #16
 8005a36:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a3c:	f043 0204 	orr.w	r2, r3, #4
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b60      	cmp	r3, #96	@ 0x60
 8005a4e:	d10b      	bne.n	8005a68 <I2C_ITMasterCplt+0xac>
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	089b      	lsrs	r3, r3, #2
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d005      	beq.n	8005a68 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005a66:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 fb48 	bl	80060fe <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a72:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	2b60      	cmp	r3, #96	@ 0x60
 8005a7e:	d002      	beq.n	8005a86 <I2C_ITMasterCplt+0xca>
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d006      	beq.n	8005a94 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 fa1f 	bl	8005ed0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005a92:	e054      	b.n	8005b3e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b21      	cmp	r3, #33	@ 0x21
 8005a9e:	d124      	bne.n	8005aea <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b40      	cmp	r3, #64	@ 0x40
 8005ab8:	d10b      	bne.n	8005ad2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7ff fa31 	bl	8004f32 <HAL_I2C_MemTxCpltCallback>
}
 8005ad0:	e035      	b.n	8005b3e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f7ff fa11 	bl	8004f0a <HAL_I2C_MasterTxCpltCallback>
}
 8005ae8:	e029      	b.n	8005b3e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b22      	cmp	r3, #34	@ 0x22
 8005af4:	d123      	bne.n	8005b3e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b40      	cmp	r3, #64	@ 0x40
 8005b0e:	d10b      	bne.n	8005b28 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f7ff fa10 	bl	8004f46 <HAL_I2C_MemRxCpltCallback>
}
 8005b26:	e00a      	b.n	8005b3e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f7ff f9f0 	bl	8004f1e <HAL_I2C_MasterRxCpltCallback>
}
 8005b3e:	bf00      	nop
 8005b40:	3718      	adds	r7, #24
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	fe00e800 	.word	0xfe00e800
 8005b4c:	ffff0000 	.word	0xffff0000

08005b50 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b72:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b7c:	7afb      	ldrb	r3, [r7, #11]
 8005b7e:	2b21      	cmp	r3, #33	@ 0x21
 8005b80:	d002      	beq.n	8005b88 <I2C_ITSlaveCplt+0x38>
 8005b82:	7afb      	ldrb	r3, [r7, #11]
 8005b84:	2b29      	cmp	r3, #41	@ 0x29
 8005b86:	d108      	bne.n	8005b9a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005b88:	f248 0101 	movw	r1, #32769	@ 0x8001
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 fbaf 	bl	80062f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2221      	movs	r2, #33	@ 0x21
 8005b96:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b98:	e019      	b.n	8005bce <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005b9a:	7afb      	ldrb	r3, [r7, #11]
 8005b9c:	2b22      	cmp	r3, #34	@ 0x22
 8005b9e:	d002      	beq.n	8005ba6 <I2C_ITSlaveCplt+0x56>
 8005ba0:	7afb      	ldrb	r3, [r7, #11]
 8005ba2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ba4:	d108      	bne.n	8005bb8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005ba6:	f248 0102 	movw	r1, #32770	@ 0x8002
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fba0 	bl	80062f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2222      	movs	r2, #34	@ 0x22
 8005bb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bb6:	e00a      	b.n	8005bce <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8005bb8:	7afb      	ldrb	r3, [r7, #11]
 8005bba:	2b28      	cmp	r3, #40	@ 0x28
 8005bbc:	d107      	bne.n	8005bce <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8005bbe:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fb94 	bl	80062f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bdc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6859      	ldr	r1, [r3, #4]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	4b8c      	ldr	r3, [pc, #560]	@ (8005e1c <I2C_ITSlaveCplt+0x2cc>)
 8005bea:	400b      	ands	r3, r1
 8005bec:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fa85 	bl	80060fe <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	0b9b      	lsrs	r3, r3, #14
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d013      	beq.n	8005c28 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c0e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d020      	beq.n	8005c5a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c26:	e018      	b.n	8005c5a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	0bdb      	lsrs	r3, r3, #15
 8005c2c:	f003 0301 	and.w	r3, r3, #1
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d012      	beq.n	8005c5a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c42:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d006      	beq.n	8005c5a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	089b      	lsrs	r3, r3, #2
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d020      	beq.n	8005ca8 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	f023 0304 	bic.w	r3, r3, #4
 8005c6c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	b2d2      	uxtb	r2, r2
 8005c7a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00c      	beq.n	8005ca8 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d005      	beq.n	8005cbe <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb6:	f043 0204 	orr.w	r2, r3, #4
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	091b      	lsrs	r3, r3, #4
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d04a      	beq.n	8005d60 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	091b      	lsrs	r3, r3, #4
 8005cce:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d044      	beq.n	8005d60 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d128      	bne.n	8005d32 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b28      	cmp	r3, #40	@ 0x28
 8005cea:	d108      	bne.n	8005cfe <I2C_ITSlaveCplt+0x1ae>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cf2:	d104      	bne.n	8005cfe <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005cf4:	6979      	ldr	r1, [r7, #20]
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f894 	bl	8005e24 <I2C_ITListenCplt>
 8005cfc:	e030      	b.n	8005d60 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b29      	cmp	r3, #41	@ 0x29
 8005d08:	d10e      	bne.n	8005d28 <I2C_ITSlaveCplt+0x1d8>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005d10:	d00a      	beq.n	8005d28 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2210      	movs	r2, #16
 8005d18:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f9ef 	bl	80060fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f7ff fded 	bl	8005900 <I2C_ITSlaveSeqCplt>
 8005d26:	e01b      	b.n	8005d60 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2210      	movs	r2, #16
 8005d2e:	61da      	str	r2, [r3, #28]
 8005d30:	e016      	b.n	8005d60 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2210      	movs	r2, #16
 8005d38:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d3e:	f043 0204 	orr.w	r2, r3, #4
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d003      	beq.n	8005d54 <I2C_ITSlaveCplt+0x204>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d52:	d105      	bne.n	8005d60 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d58:	4619      	mov	r1, r3
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f8b8 	bl	8005ed0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d010      	beq.n	8005d98 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 f8a7 	bl	8005ed0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b28      	cmp	r3, #40	@ 0x28
 8005d8c:	d141      	bne.n	8005e12 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005d8e:	6979      	ldr	r1, [r7, #20]
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 f847 	bl	8005e24 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005d96:	e03c      	b.n	8005e12 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005da0:	d014      	beq.n	8005dcc <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7ff fdac 	bl	8005900 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a1d      	ldr	r2, [pc, #116]	@ (8005e20 <I2C_ITSlaveCplt+0x2d0>)
 8005dac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f7fc f8ff 	bl	8001fc8 <HAL_I2C_ListenCpltCallback>
}
 8005dca:	e022      	b.n	8005e12 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	2b22      	cmp	r3, #34	@ 0x22
 8005dd6:	d10e      	bne.n	8005df6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fc f8bc 	bl	8001f6c <HAL_I2C_SlaveRxCpltCallback>
}
 8005df4:	e00d      	b.n	8005e12 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f7fc f8c5 	bl	8001f9c <HAL_I2C_SlaveTxCpltCallback>
}
 8005e12:	bf00      	nop
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	fe00e800 	.word	0xfe00e800
 8005e20:	ffff0000 	.word	0xffff0000

08005e24 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a26      	ldr	r2, [pc, #152]	@ (8005ecc <I2C_ITListenCplt+0xa8>)
 8005e32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	089b      	lsrs	r3, r3, #2
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d022      	beq.n	8005ea2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6e:	1c5a      	adds	r2, r3, #1
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d012      	beq.n	8005ea2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e80:	3b01      	subs	r3, #1
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e9a:	f043 0204 	orr.w	r2, r3, #4
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005ea2:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 fa22 	bl	80062f0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2210      	movs	r2, #16
 8005eb2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f7fc f883 	bl	8001fc8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	ffff0000 	.word	0xffff0000

08005ed0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ee0:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a6d      	ldr	r2, [pc, #436]	@ (80060a4 <I2C_ITError+0x1d4>)
 8005eee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	431a      	orrs	r2, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
 8005f04:	2b28      	cmp	r3, #40	@ 0x28
 8005f06:	d005      	beq.n	8005f14 <I2C_ITError+0x44>
 8005f08:	7bfb      	ldrb	r3, [r7, #15]
 8005f0a:	2b29      	cmp	r3, #41	@ 0x29
 8005f0c:	d002      	beq.n	8005f14 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005f0e:	7bfb      	ldrb	r3, [r7, #15]
 8005f10:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f12:	d10b      	bne.n	8005f2c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005f14:	2103      	movs	r1, #3
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f9ea 	bl	80062f0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2228      	movs	r2, #40	@ 0x28
 8005f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a60      	ldr	r2, [pc, #384]	@ (80060a8 <I2C_ITError+0x1d8>)
 8005f28:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f2a:	e030      	b.n	8005f8e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005f2c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f000 f9dd 	bl	80062f0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f8e1 	bl	80060fe <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b60      	cmp	r3, #96	@ 0x60
 8005f46:	d01f      	beq.n	8005f88 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	f003 0320 	and.w	r3, r3, #32
 8005f5a:	2b20      	cmp	r3, #32
 8005f5c:	d114      	bne.n	8005f88 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	f003 0310 	and.w	r3, r3, #16
 8005f68:	2b10      	cmp	r3, #16
 8005f6a:	d109      	bne.n	8005f80 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2210      	movs	r2, #16
 8005f72:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f78:	f043 0204 	orr.w	r2, r3, #4
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2220      	movs	r2, #32
 8005f86:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f92:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d039      	beq.n	8006010 <I2C_ITError+0x140>
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2b11      	cmp	r3, #17
 8005fa0:	d002      	beq.n	8005fa8 <I2C_ITError+0xd8>
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	2b21      	cmp	r3, #33	@ 0x21
 8005fa6:	d133      	bne.n	8006010 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fb6:	d107      	bne.n	8005fc8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005fc6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7fe f93d 	bl	800424c <HAL_DMA_GetState>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d017      	beq.n	8006008 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fdc:	4a33      	ldr	r2, [pc, #204]	@ (80060ac <I2C_ITError+0x1dc>)
 8005fde:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7fe f8ce 	bl	800418e <HAL_DMA_Abort_IT>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d04d      	beq.n	8006094 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006002:	4610      	mov	r0, r2
 8006004:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006006:	e045      	b.n	8006094 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f851 	bl	80060b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800600e:	e041      	b.n	8006094 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006014:	2b00      	cmp	r3, #0
 8006016:	d039      	beq.n	800608c <I2C_ITError+0x1bc>
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b12      	cmp	r3, #18
 800601c:	d002      	beq.n	8006024 <I2C_ITError+0x154>
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	2b22      	cmp	r3, #34	@ 0x22
 8006022:	d133      	bne.n	800608c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800602e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006032:	d107      	bne.n	8006044 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006042:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006048:	4618      	mov	r0, r3
 800604a:	f7fe f8ff 	bl	800424c <HAL_DMA_GetState>
 800604e:	4603      	mov	r3, r0
 8006050:	2b01      	cmp	r3, #1
 8006052:	d017      	beq.n	8006084 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006058:	4a14      	ldr	r2, [pc, #80]	@ (80060ac <I2C_ITError+0x1dc>)
 800605a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006068:	4618      	mov	r0, r3
 800606a:	f7fe f890 	bl	800418e <HAL_DMA_Abort_IT>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d011      	beq.n	8006098 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800607e:	4610      	mov	r0, r2
 8006080:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006082:	e009      	b.n	8006098 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 f813 	bl	80060b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800608a:	e005      	b.n	8006098 <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f000 f80f 	bl	80060b0 <I2C_TreatErrorCallback>
  }
}
 8006092:	e002      	b.n	800609a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006094:	bf00      	nop
 8006096:	e000      	b.n	800609a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006098:	bf00      	nop
}
 800609a:	bf00      	nop
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	ffff0000 	.word	0xffff0000
 80060a8:	08004f6f 	.word	0x08004f6f
 80060ac:	08006147 	.word	0x08006147

080060b0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b60      	cmp	r3, #96	@ 0x60
 80060c2:	d10e      	bne.n	80060e2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2220      	movs	r2, #32
 80060c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7fe ff3d 	bl	8004f5a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80060e0:	e009      	b.n	80060f6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f7fb ff5e 	bl	8001fb2 <HAL_I2C_ErrorCallback>
}
 80060f6:	bf00      	nop
 80060f8:	3708      	adds	r7, #8
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80060fe:	b480      	push	{r7}
 8006100:	b083      	sub	sp, #12
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	699b      	ldr	r3, [r3, #24]
 800610c:	f003 0302 	and.w	r3, r3, #2
 8006110:	2b02      	cmp	r3, #2
 8006112:	d103      	bne.n	800611c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2200      	movs	r2, #0
 800611a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b01      	cmp	r3, #1
 8006128:	d007      	beq.n	800613a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	699a      	ldr	r2, [r3, #24]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f042 0201 	orr.w	r2, r2, #1
 8006138:	619a      	str	r2, [r3, #24]
  }
}
 800613a:	bf00      	nop
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr

08006146 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b084      	sub	sp, #16
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006152:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006158:	2b00      	cmp	r3, #0
 800615a:	d003      	beq.n	8006164 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006160:	2200      	movs	r2, #0
 8006162:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006170:	2200      	movs	r2, #0
 8006172:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006174:	68f8      	ldr	r0, [r7, #12]
 8006176:	f7ff ff9b 	bl	80060b0 <I2C_TreatErrorCallback>
}
 800617a:	bf00      	nop
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006184:	b480      	push	{r7}
 8006186:	b087      	sub	sp, #28
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	607b      	str	r3, [r7, #4]
 800618e:	460b      	mov	r3, r1
 8006190:	817b      	strh	r3, [r7, #10]
 8006192:	4613      	mov	r3, r2
 8006194:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006196:	897b      	ldrh	r3, [r7, #10]
 8006198:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800619c:	7a7b      	ldrb	r3, [r7, #9]
 800619e:	041b      	lsls	r3, r3, #16
 80061a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80061a4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061b2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	0d5b      	lsrs	r3, r3, #21
 80061be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80061c2:	4b08      	ldr	r3, [pc, #32]	@ (80061e4 <I2C_TransferConfig+0x60>)
 80061c4:	430b      	orrs	r3, r1
 80061c6:	43db      	mvns	r3, r3
 80061c8:	ea02 0103 	and.w	r1, r2, r3
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80061d6:	bf00      	nop
 80061d8:	371c      	adds	r7, #28
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	03ff63ff 	.word	0x03ff63ff

080061e8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b085      	sub	sp, #20
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	460b      	mov	r3, r1
 80061f2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80061f4:	2300      	movs	r3, #0
 80061f6:	60fb      	str	r3, [r7, #12]

#if defined(HAL_DMA_MODULE_ENABLED)
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061fc:	4a39      	ldr	r2, [pc, #228]	@ (80062e4 <I2C_Enable_IRQ+0xfc>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d032      	beq.n	8006268 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8006206:	4a38      	ldr	r2, [pc, #224]	@ (80062e8 <I2C_Enable_IRQ+0x100>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d02d      	beq.n	8006268 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8006210:	4a36      	ldr	r2, [pc, #216]	@ (80062ec <I2C_Enable_IRQ+0x104>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d028      	beq.n	8006268 <I2C_Enable_IRQ+0x80>
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006216:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800621a:	2b00      	cmp	r3, #0
 800621c:	da03      	bge.n	8006226 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8006224:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006226:	887b      	ldrh	r3, [r7, #2]
 8006228:	f003 0301 	and.w	r3, r3, #1
 800622c:	2b00      	cmp	r3, #0
 800622e:	d003      	beq.n	8006238 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8006236:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006238:	887b      	ldrh	r3, [r7, #2]
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d003      	beq.n	800624a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8006248:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800624a:	887b      	ldrh	r3, [r7, #2]
 800624c:	2b10      	cmp	r3, #16
 800624e:	d103      	bne.n	8006258 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8006256:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006258:	887b      	ldrh	r3, [r7, #2]
 800625a:	2b20      	cmp	r3, #32
 800625c:	d133      	bne.n	80062c6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f043 0320 	orr.w	r3, r3, #32
 8006264:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006266:	e02e      	b.n	80062c6 <I2C_Enable_IRQ+0xde>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006268:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800626c:	2b00      	cmp	r3, #0
 800626e:	da03      	bge.n	8006278 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8006276:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006278:	887b      	ldrh	r3, [r7, #2]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8006288:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800628a:	887b      	ldrh	r3, [r7, #2]
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	2b00      	cmp	r3, #0
 8006292:	d003      	beq.n	800629c <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800629a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800629c:	887b      	ldrh	r3, [r7, #2]
 800629e:	2b10      	cmp	r3, #16
 80062a0:	d103      	bne.n	80062aa <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80062a8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80062aa:	887b      	ldrh	r3, [r7, #2]
 80062ac:	2b20      	cmp	r3, #32
 80062ae:	d103      	bne.n	80062b8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80062b6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80062b8:	887b      	ldrh	r3, [r7, #2]
 80062ba:	2b40      	cmp	r3, #64	@ 0x40
 80062bc:	d103      	bne.n	80062c6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062c4:	60fb      	str	r3, [r7, #12]
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	6819      	ldr	r1, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	601a      	str	r2, [r3, #0]
}
 80062d6:	bf00      	nop
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	08005177 	.word	0x08005177
 80062e8:	080055bd 	.word	0x080055bd
 80062ec:	0800535d 	.word	0x0800535d

080062f0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	460b      	mov	r3, r1
 80062fa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006300:	887b      	ldrh	r3, [r7, #2]
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00f      	beq.n	800632a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8006310:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006318:	b2db      	uxtb	r3, r3
 800631a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800631e:	2b28      	cmp	r3, #40	@ 0x28
 8006320:	d003      	beq.n	800632a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8006328:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800632a:	887b      	ldrh	r3, [r7, #2]
 800632c:	f003 0302 	and.w	r3, r3, #2
 8006330:	2b00      	cmp	r3, #0
 8006332:	d00f      	beq.n	8006354 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800633a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006342:	b2db      	uxtb	r3, r3
 8006344:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006348:	2b28      	cmp	r3, #40	@ 0x28
 800634a:	d003      	beq.n	8006354 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8006352:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006354:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006358:	2b00      	cmp	r3, #0
 800635a:	da03      	bge.n	8006364 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8006362:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006364:	887b      	ldrh	r3, [r7, #2]
 8006366:	2b10      	cmp	r3, #16
 8006368:	d103      	bne.n	8006372 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8006370:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006372:	887b      	ldrh	r3, [r7, #2]
 8006374:	2b20      	cmp	r3, #32
 8006376:	d103      	bne.n	8006380 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f043 0320 	orr.w	r3, r3, #32
 800637e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006380:	887b      	ldrh	r3, [r7, #2]
 8006382:	2b40      	cmp	r3, #64	@ 0x40
 8006384:	d103      	bne.n	800638e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800638c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	6819      	ldr	r1, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	43da      	mvns	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	400a      	ands	r2, r1
 800639e:	601a      	str	r2, [r3, #0]
}
 80063a0:	bf00      	nop
 80063a2:	3714      	adds	r7, #20
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr

080063ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b20      	cmp	r3, #32
 80063c0:	d138      	bne.n	8006434 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d101      	bne.n	80063d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063cc:	2302      	movs	r3, #2
 80063ce:	e032      	b.n	8006436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2224      	movs	r2, #36	@ 0x24
 80063dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f022 0201 	bic.w	r2, r2, #1
 80063ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6819      	ldr	r1, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f042 0201 	orr.w	r2, r2, #1
 800641e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006430:	2300      	movs	r3, #0
 8006432:	e000      	b.n	8006436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006434:	2302      	movs	r3, #2
  }
}
 8006436:	4618      	mov	r0, r3
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006442:	b480      	push	{r7}
 8006444:	b085      	sub	sp, #20
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006452:	b2db      	uxtb	r3, r3
 8006454:	2b20      	cmp	r3, #32
 8006456:	d139      	bne.n	80064cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800645e:	2b01      	cmp	r3, #1
 8006460:	d101      	bne.n	8006466 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006462:	2302      	movs	r3, #2
 8006464:	e033      	b.n	80064ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2224      	movs	r2, #36	@ 0x24
 8006472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0201 	bic.w	r2, r2, #1
 8006484:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006494:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	021b      	lsls	r3, r3, #8
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	4313      	orrs	r3, r2
 800649e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f042 0201 	orr.w	r2, r2, #1
 80064b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2220      	movs	r2, #32
 80064bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80064c8:	2300      	movs	r3, #0
 80064ca:	e000      	b.n	80064ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064cc:	2302      	movs	r3, #2
  }
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3714      	adds	r7, #20
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
	...

080064dc <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80064e4:	2300      	movs	r3, #0
 80064e6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d01e      	beq.n	800652c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80064ee:	4b13      	ldr	r3, [pc, #76]	@ (800653c <HAL_IPCC_Init+0x60>)
 80064f0:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d102      	bne.n	8006504 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7fc f806 	bl	8002510 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8006504:	68b8      	ldr	r0, [r7, #8]
 8006506:	f000 f85b 	bl	80065c0 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f82c 	bl	8006574 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800652a:	e001      	b.n	8006530 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8006530:	7bfb      	ldrb	r3, [r7, #15]
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	58000c00 	.word	0x58000c00

08006540 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8006540:	b480      	push	{r7}
 8006542:	b085      	sub	sp, #20
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	4613      	mov	r3, r2
 800654c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800654e:	bf00      	nop
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr

0800655a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800655a:	b480      	push	{r7}
 800655c:	b085      	sub	sp, #20
 800655e:	af00      	add	r7, sp, #0
 8006560:	60f8      	str	r0, [r7, #12]
 8006562:	60b9      	str	r1, [r7, #8]
 8006564:	4613      	mov	r3, r2
 8006566:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8006568:	bf00      	nop
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]
 8006580:	e00f      	b.n	80065a2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4413      	add	r3, r2
 800658a:	4a0b      	ldr	r2, [pc, #44]	@ (80065b8 <IPCC_SetDefaultCallbacks+0x44>)
 800658c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	3306      	adds	r3, #6
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4413      	add	r3, r2
 8006598:	4a08      	ldr	r2, [pc, #32]	@ (80065bc <IPCC_SetDefaultCallbacks+0x48>)
 800659a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	3301      	adds	r3, #1
 80065a0:	60fb      	str	r3, [r7, #12]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2b05      	cmp	r3, #5
 80065a6:	d9ec      	bls.n	8006582 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80065a8:	bf00      	nop
 80065aa:	bf00      	nop
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	08006541 	.word	0x08006541
 80065bc:	0800655b 	.word	0x0800655b

080065c0 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80065d4:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	223f      	movs	r2, #63	@ 0x3f
 80065da:	609a      	str	r2, [r3, #8]
}
 80065dc:	bf00      	nop
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80065e8:	b480      	push	{r7}
 80065ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065ec:	4b05      	ldr	r3, [pc, #20]	@ (8006604 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a04      	ldr	r2, [pc, #16]	@ (8006604 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80065f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065f6:	6013      	str	r3, [r2, #0]
}
 80065f8:	bf00      	nop
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	58000400 	.word	0x58000400

08006608 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800660c:	4b04      	ldr	r3, [pc, #16]	@ (8006620 <HAL_PWREx_GetVoltageRange+0x18>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8006614:	4618      	mov	r0, r3
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	58000400 	.word	0x58000400

08006624 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	4603      	mov	r3, r0
 800662c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 800662e:	4b11      	ldr	r3, [pc, #68]	@ (8006674 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f023 0307 	bic.w	r3, r3, #7
 8006636:	4a0f      	ldr	r2, [pc, #60]	@ (8006674 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006638:	f043 0302 	orr.w	r3, r3, #2
 800663c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800663e:	4b0e      	ldr	r3, [pc, #56]	@ (8006678 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	4a0d      	ldr	r2, [pc, #52]	@ (8006678 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006644:	f043 0304 	orr.w	r3, r3, #4
 8006648:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d101      	bne.n	8006654 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006650:	bf30      	wfi
 8006652:	e002      	b.n	800665a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006654:	bf40      	sev
    __WFE();
 8006656:	bf20      	wfe
    __WFE();
 8006658:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800665a:	4b07      	ldr	r3, [pc, #28]	@ (8006678 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	4a06      	ldr	r2, [pc, #24]	@ (8006678 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006660:	f023 0304 	bic.w	r3, r3, #4
 8006664:	6113      	str	r3, [r2, #16]
}
 8006666:	bf00      	nop
 8006668:	370c      	adds	r7, #12
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	58000400 	.word	0x58000400
 8006678:	e000ed00 	.word	0xe000ed00

0800667c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8006680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800668a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800668e:	d101      	bne.n	8006694 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8006690:	2301      	movs	r3, #1
 8006692:	e000      	b.n	8006696 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <LL_RCC_HSE_Enable>:
{
 80066a0:	b480      	push	{r7}
 80066a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80066a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b2:	6013      	str	r3, [r2, #0]
}
 80066b4:	bf00      	nop
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr

080066be <LL_RCC_HSE_Disable>:
{
 80066be:	b480      	push	{r7}
 80066c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80066c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066d0:	6013      	str	r3, [r2, #0]
}
 80066d2:	bf00      	nop
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <LL_RCC_HSE_IsReady>:
{
 80066dc:	b480      	push	{r7}
 80066de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80066e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066ee:	d101      	bne.n	80066f4 <LL_RCC_HSE_IsReady+0x18>
 80066f0:	2301      	movs	r3, #1
 80066f2:	e000      	b.n	80066f6 <LL_RCC_HSE_IsReady+0x1a>
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <LL_RCC_HSI_Enable>:
{
 8006700:	b480      	push	{r7}
 8006702:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006704:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800670e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006712:	6013      	str	r3, [r2, #0]
}
 8006714:	bf00      	nop
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr

0800671e <LL_RCC_HSI_Disable>:
{
 800671e:	b480      	push	{r7}
 8006720:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800672c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006730:	6013      	str	r3, [r2, #0]
}
 8006732:	bf00      	nop
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <LL_RCC_HSI_IsReady>:
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006740:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800674a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800674e:	d101      	bne.n	8006754 <LL_RCC_HSI_IsReady+0x18>
 8006750:	2301      	movs	r3, #1
 8006752:	e000      	b.n	8006756 <LL_RCC_HSI_IsReady+0x1a>
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <LL_RCC_HSI_SetCalibTrimming>:
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	061b      	lsls	r3, r3, #24
 8006776:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800677a:	4313      	orrs	r3, r2
 800677c:	604b      	str	r3, [r1, #4]
}
 800677e:	bf00      	nop
 8006780:	370c      	adds	r7, #12
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr

0800678a <LL_RCC_HSI48_Enable>:
{
 800678a:	b480      	push	{r7}
 800678c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800678e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006796:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800679a:	f043 0301 	orr.w	r3, r3, #1
 800679e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80067a2:	bf00      	nop
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <LL_RCC_HSI48_Disable>:
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80067b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067bc:	f023 0301 	bic.w	r3, r3, #1
 80067c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80067c4:	bf00      	nop
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <LL_RCC_HSI48_IsReady>:
{
 80067ce:	b480      	push	{r7}
 80067d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80067d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067da:	f003 0302 	and.w	r3, r3, #2
 80067de:	2b02      	cmp	r3, #2
 80067e0:	d101      	bne.n	80067e6 <LL_RCC_HSI48_IsReady+0x18>
 80067e2:	2301      	movs	r3, #1
 80067e4:	e000      	b.n	80067e8 <LL_RCC_HSI48_IsReady+0x1a>
 80067e6:	2300      	movs	r3, #0
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr

080067f2 <LL_RCC_LSE_Enable>:
{
 80067f2:	b480      	push	{r7}
 80067f4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80067f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006802:	f043 0301 	orr.w	r3, r3, #1
 8006806:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800680a:	bf00      	nop
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <LL_RCC_LSE_Disable>:
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006818:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800681c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006820:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006824:	f023 0301 	bic.w	r3, r3, #1
 8006828:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800682c:	bf00      	nop
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <LL_RCC_LSE_EnableBypass>:
{
 8006836:	b480      	push	{r7}
 8006838:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800683a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800683e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006842:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006846:	f043 0304 	orr.w	r3, r3, #4
 800684a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800684e:	bf00      	nop
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <LL_RCC_LSE_DisableBypass>:
{
 8006858:	b480      	push	{r7}
 800685a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800685c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006864:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006868:	f023 0304 	bic.w	r3, r3, #4
 800686c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006870:	bf00      	nop
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <LL_RCC_LSE_IsReady>:
{
 800687a:	b480      	push	{r7}
 800687c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800687e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006886:	f003 0302 	and.w	r3, r3, #2
 800688a:	2b02      	cmp	r3, #2
 800688c:	d101      	bne.n	8006892 <LL_RCC_LSE_IsReady+0x18>
 800688e:	2301      	movs	r3, #1
 8006890:	e000      	b.n	8006894 <LL_RCC_LSE_IsReady+0x1a>
 8006892:	2300      	movs	r3, #0
}
 8006894:	4618      	mov	r0, r3
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <LL_RCC_LSI1_Enable>:
{
 800689e:	b480      	push	{r7}
 80068a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80068a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068ae:	f043 0301 	orr.w	r3, r3, #1
 80068b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80068b6:	bf00      	nop
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <LL_RCC_LSI1_Disable>:
{
 80068c0:	b480      	push	{r7}
 80068c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80068c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068d0:	f023 0301 	bic.w	r3, r3, #1
 80068d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80068d8:	bf00      	nop
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <LL_RCC_LSI1_IsReady>:
{
 80068e2:	b480      	push	{r7}
 80068e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80068e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d101      	bne.n	80068fa <LL_RCC_LSI1_IsReady+0x18>
 80068f6:	2301      	movs	r3, #1
 80068f8:	e000      	b.n	80068fc <LL_RCC_LSI1_IsReady+0x1a>
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <LL_RCC_LSI2_Enable>:
{
 8006906:	b480      	push	{r7}
 8006908:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800690a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800690e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006912:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006916:	f043 0304 	orr.w	r3, r3, #4
 800691a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800691e:	bf00      	nop
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr

08006928 <LL_RCC_LSI2_Disable>:
{
 8006928:	b480      	push	{r7}
 800692a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800692c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006930:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006934:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006938:	f023 0304 	bic.w	r3, r3, #4
 800693c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006940:	bf00      	nop
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <LL_RCC_LSI2_IsReady>:
{
 800694a:	b480      	push	{r7}
 800694c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800694e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006956:	f003 0308 	and.w	r3, r3, #8
 800695a:	2b08      	cmp	r3, #8
 800695c:	d101      	bne.n	8006962 <LL_RCC_LSI2_IsReady+0x18>
 800695e:	2301      	movs	r3, #1
 8006960:	e000      	b.n	8006964 <LL_RCC_LSI2_IsReady+0x1a>
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <LL_RCC_LSI2_SetTrimming>:
{
 800696e:	b480      	push	{r7}
 8006970:	b083      	sub	sp, #12
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8006976:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800697a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800697e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	021b      	lsls	r3, r3, #8
 8006986:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800698a:	4313      	orrs	r3, r2
 800698c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8006990:	bf00      	nop
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <LL_RCC_MSI_Enable>:
{
 800699c:	b480      	push	{r7}
 800699e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80069a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069aa:	f043 0301 	orr.w	r3, r3, #1
 80069ae:	6013      	str	r3, [r2, #0]
}
 80069b0:	bf00      	nop
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr

080069ba <LL_RCC_MSI_Disable>:
{
 80069ba:	b480      	push	{r7}
 80069bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80069be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069c8:	f023 0301 	bic.w	r3, r3, #1
 80069cc:	6013      	str	r3, [r2, #0]
}
 80069ce:	bf00      	nop
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <LL_RCC_MSI_IsReady>:
{
 80069d8:	b480      	push	{r7}
 80069da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80069dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	d101      	bne.n	80069ee <LL_RCC_MSI_IsReady+0x16>
 80069ea:	2301      	movs	r3, #1
 80069ec:	e000      	b.n	80069f0 <LL_RCC_MSI_IsReady+0x18>
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr

080069fa <LL_RCC_MSI_SetRange>:
{
 80069fa:	b480      	push	{r7}
 80069fc:	b083      	sub	sp, #12
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8006a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	600b      	str	r3, [r1, #0]
}
 8006a16:	bf00      	nop
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <LL_RCC_MSI_GetRange>:
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8006a28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a32:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2bb0      	cmp	r3, #176	@ 0xb0
 8006a38:	d901      	bls.n	8006a3e <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8006a3a:	23b0      	movs	r3, #176	@ 0xb0
 8006a3c:	607b      	str	r3, [r7, #4]
  return msiRange;
 8006a3e:	687b      	ldr	r3, [r7, #4]
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <LL_RCC_MSI_SetCalibTrimming>:
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006a54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	021b      	lsls	r3, r3, #8
 8006a62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a66:	4313      	orrs	r3, r2
 8006a68:	604b      	str	r3, [r1, #4]
}
 8006a6a:	bf00      	nop
 8006a6c:	370c      	adds	r7, #12
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr

08006a76 <LL_RCC_SetSysClkSource>:
{
 8006a76:	b480      	push	{r7}
 8006a78:	b083      	sub	sp, #12
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006a7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f023 0203 	bic.w	r2, r3, #3
 8006a88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	608b      	str	r3, [r1, #8]
}
 8006a92:	bf00      	nop
 8006a94:	370c      	adds	r7, #12
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <LL_RCC_GetSysClkSource>:
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006aa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f003 030c 	and.w	r3, r3, #12
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <LL_RCC_SetAHBPrescaler>:
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b083      	sub	sp, #12
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006abe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ac8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	608b      	str	r3, [r1, #8]
}
 8006ad2:	bf00      	nop
 8006ad4:	370c      	adds	r7, #12
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr

08006ade <LL_C2_RCC_SetAHBPrescaler>:
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b083      	sub	sp, #12
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006aea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006aee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006af2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <LL_RCC_SetAHB4Prescaler>:
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b083      	sub	sp, #12
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8006b12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b16:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006b1a:	f023 020f 	bic.w	r2, r3, #15
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	091b      	lsrs	r3, r3, #4
 8006b22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b26:	4313      	orrs	r3, r2
 8006b28:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <LL_RCC_SetAPB1Prescaler>:
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006b40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	608b      	str	r3, [r1, #8]
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <LL_RCC_SetAPB2Prescaler>:
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006b68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006b72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	608b      	str	r3, [r1, #8]
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <LL_RCC_GetAHBPrescaler>:
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <LL_RCC_GetAHB4Prescaler>:
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006ba4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ba8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006bac:	011b      	lsls	r3, r3, #4
 8006bae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006bc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006bce:	6013      	str	r3, [r2, #0]
}
 8006bd0:	bf00      	nop
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr

08006bda <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8006bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006be8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bec:	6013      	str	r3, [r2, #0]
}
 8006bee:	bf00      	nop
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006bfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c0a:	d101      	bne.n	8006c10 <LL_RCC_PLL_IsReady+0x18>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e000      	b.n	8006c12 <LL_RCC_PLL_IsReady+0x1a>
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006c20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	0a1b      	lsrs	r3, r3, #8
 8006c28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr

08006c36 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8006c36:	b480      	push	{r7}
 8006c38:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006c3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006c52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr

08006c66 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006c66:	b480      	push	{r7}
 8006c68:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006c6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f003 0303 	and.w	r3, r3, #3
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8006c7e:	b480      	push	{r7}
 8006c80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006c82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c90:	d101      	bne.n	8006c96 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006c92:	2301      	movs	r3, #1
 8006c94:	e000      	b.n	8006c98 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006ca6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006caa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cb6:	d101      	bne.n	8006cbc <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e000      	b.n	8006cbe <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006ccc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cd0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006cd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cdc:	d101      	bne.n	8006ce2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e000      	b.n	8006ce4 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr

08006cee <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006cee:	b480      	push	{r7}
 8006cf0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d00:	d101      	bne.n	8006d06 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006d02:	2301      	movs	r3, #1
 8006d04:	e000      	b.n	8006d08 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006d12:	b480      	push	{r7}
 8006d14:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006d16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d24:	d101      	bne.n	8006d2a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e000      	b.n	8006d2c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
	...

08006d38 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d38:	b590      	push	{r4, r7, lr}
 8006d3a:	b08d      	sub	sp, #52	@ 0x34
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d101      	bne.n	8006d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e363      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f003 0320 	and.w	r3, r3, #32
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 808d 	beq.w	8006e72 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d58:	f7ff fea1 	bl	8006a9e <LL_RCC_GetSysClkSource>
 8006d5c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d5e:	f7ff ff82 	bl	8006c66 <LL_RCC_PLL_GetMainSource>
 8006d62:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d005      	beq.n	8006d76 <HAL_RCC_OscConfig+0x3e>
 8006d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d6c:	2b0c      	cmp	r3, #12
 8006d6e:	d147      	bne.n	8006e00 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d144      	bne.n	8006e00 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	69db      	ldr	r3, [r3, #28]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e347      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8006d86:	f7ff fe4c 	bl	8006a22 <LL_RCC_MSI_GetRange>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	429c      	cmp	r4, r3
 8006d8e:	d914      	bls.n	8006dba <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d94:	4618      	mov	r0, r3
 8006d96:	f000 fd03 	bl	80077a0 <RCC_SetFlashLatencyFromMSIRange>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d001      	beq.n	8006da4 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e336      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	4618      	mov	r0, r3
 8006daa:	f7ff fe26 	bl	80069fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a1b      	ldr	r3, [r3, #32]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7ff fe4a 	bl	8006a4c <LL_RCC_MSI_SetCalibTrimming>
 8006db8:	e013      	b.n	8006de2 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7ff fe1b 	bl	80069fa <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7ff fe3f 	bl	8006a4c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 fce4 	bl	80077a0 <RCC_SetFlashLatencyFromMSIRange>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d001      	beq.n	8006de2 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e317      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006de2:	f000 fcc9 	bl	8007778 <HAL_RCC_GetHCLKFreq>
 8006de6:	4603      	mov	r3, r0
 8006de8:	4aa4      	ldr	r2, [pc, #656]	@ (800707c <HAL_RCC_OscConfig+0x344>)
 8006dea:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006dec:	4ba4      	ldr	r3, [pc, #656]	@ (8007080 <HAL_RCC_OscConfig+0x348>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7fb fd33 	bl	800285c <HAL_InitTick>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d039      	beq.n	8006e70 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e308      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	69db      	ldr	r3, [r3, #28]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d01e      	beq.n	8006e46 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006e08:	f7ff fdc8 	bl	800699c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006e0c:	f7fb fd74 	bl	80028f8 <HAL_GetTick>
 8006e10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006e14:	f7fb fd70 	bl	80028f8 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e2f5      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006e26:	f7ff fdd7 	bl	80069d8 <LL_RCC_MSI_IsReady>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d0f1      	beq.n	8006e14 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7ff fde0 	bl	80069fa <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f7ff fe04 	bl	8006a4c <LL_RCC_MSI_SetCalibTrimming>
 8006e44:	e015      	b.n	8006e72 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006e46:	f7ff fdb8 	bl	80069ba <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006e4a:	f7fb fd55 	bl	80028f8 <HAL_GetTick>
 8006e4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006e50:	e008      	b.n	8006e64 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006e52:	f7fb fd51 	bl	80028f8 <HAL_GetTick>
 8006e56:	4602      	mov	r2, r0
 8006e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5a:	1ad3      	subs	r3, r2, r3
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d901      	bls.n	8006e64 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e2d6      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006e64:	f7ff fdb8 	bl	80069d8 <LL_RCC_MSI_IsReady>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1f1      	bne.n	8006e52 <HAL_RCC_OscConfig+0x11a>
 8006e6e:	e000      	b.n	8006e72 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006e70:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d047      	beq.n	8006f0e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e7e:	f7ff fe0e 	bl	8006a9e <LL_RCC_GetSysClkSource>
 8006e82:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006e84:	f7ff feef 	bl	8006c66 <LL_RCC_PLL_GetMainSource>
 8006e88:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	2b08      	cmp	r3, #8
 8006e8e:	d005      	beq.n	8006e9c <HAL_RCC_OscConfig+0x164>
 8006e90:	6a3b      	ldr	r3, [r7, #32]
 8006e92:	2b0c      	cmp	r3, #12
 8006e94:	d108      	bne.n	8006ea8 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	2b03      	cmp	r3, #3
 8006e9a:	d105      	bne.n	8006ea8 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d134      	bne.n	8006f0e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e2b4      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eb0:	d102      	bne.n	8006eb8 <HAL_RCC_OscConfig+0x180>
 8006eb2:	f7ff fbf5 	bl	80066a0 <LL_RCC_HSE_Enable>
 8006eb6:	e001      	b.n	8006ebc <HAL_RCC_OscConfig+0x184>
 8006eb8:	f7ff fc01 	bl	80066be <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d012      	beq.n	8006eea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ec4:	f7fb fd18 	bl	80028f8 <HAL_GetTick>
 8006ec8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006eca:	e008      	b.n	8006ede <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ecc:	f7fb fd14 	bl	80028f8 <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b64      	cmp	r3, #100	@ 0x64
 8006ed8:	d901      	bls.n	8006ede <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e299      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006ede:	f7ff fbfd 	bl	80066dc <LL_RCC_HSE_IsReady>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d0f1      	beq.n	8006ecc <HAL_RCC_OscConfig+0x194>
 8006ee8:	e011      	b.n	8006f0e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eea:	f7fb fd05 	bl	80028f8 <HAL_GetTick>
 8006eee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006ef0:	e008      	b.n	8006f04 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ef2:	f7fb fd01 	bl	80028f8 <HAL_GetTick>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	2b64      	cmp	r3, #100	@ 0x64
 8006efe:	d901      	bls.n	8006f04 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e286      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006f04:	f7ff fbea 	bl	80066dc <LL_RCC_HSE_IsReady>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1f1      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f003 0302 	and.w	r3, r3, #2
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d04c      	beq.n	8006fb4 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f1a:	f7ff fdc0 	bl	8006a9e <LL_RCC_GetSysClkSource>
 8006f1e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f20:	f7ff fea1 	bl	8006c66 <LL_RCC_PLL_GetMainSource>
 8006f24:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	d005      	beq.n	8006f38 <HAL_RCC_OscConfig+0x200>
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	2b0c      	cmp	r3, #12
 8006f30:	d10e      	bne.n	8006f50 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d10b      	bne.n	8006f50 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d101      	bne.n	8006f44 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e266      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f7ff fc09 	bl	8006760 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006f4e:	e031      	b.n	8006fb4 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d019      	beq.n	8006f8c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f58:	f7ff fbd2 	bl	8006700 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f5c:	f7fb fccc 	bl	80028f8 <HAL_GetTick>
 8006f60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006f62:	e008      	b.n	8006f76 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f64:	f7fb fcc8 	bl	80028f8 <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d901      	bls.n	8006f76 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e24d      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006f76:	f7ff fbe1 	bl	800673c <LL_RCC_HSI_IsReady>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d0f1      	beq.n	8006f64 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7ff fbeb 	bl	8006760 <LL_RCC_HSI_SetCalibTrimming>
 8006f8a:	e013      	b.n	8006fb4 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f8c:	f7ff fbc7 	bl	800671e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f90:	f7fb fcb2 	bl	80028f8 <HAL_GetTick>
 8006f94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006f96:	e008      	b.n	8006faa <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f98:	f7fb fcae 	bl	80028f8 <HAL_GetTick>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	2b02      	cmp	r3, #2
 8006fa4:	d901      	bls.n	8006faa <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e233      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006faa:	f7ff fbc7 	bl	800673c <LL_RCC_HSI_IsReady>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d1f1      	bne.n	8006f98 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0308 	and.w	r3, r3, #8
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d106      	bne.n	8006fce <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 80a3 	beq.w	8007114 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d076      	beq.n	80070c4 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0310 	and.w	r3, r3, #16
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d046      	beq.n	8007070 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8006fe2:	f7ff fc7e 	bl	80068e2 <LL_RCC_LSI1_IsReady>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d113      	bne.n	8007014 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8006fec:	f7ff fc57 	bl	800689e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006ff0:	f7fb fc82 	bl	80028f8 <HAL_GetTick>
 8006ff4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8006ff6:	e008      	b.n	800700a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006ff8:	f7fb fc7e 	bl	80028f8 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	2b02      	cmp	r3, #2
 8007004:	d901      	bls.n	800700a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e203      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800700a:	f7ff fc6a 	bl	80068e2 <LL_RCC_LSI1_IsReady>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0f1      	beq.n	8006ff8 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8007014:	f7ff fc77 	bl	8006906 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007018:	f7fb fc6e 	bl	80028f8 <HAL_GetTick>
 800701c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8007020:	f7fb fc6a 	bl	80028f8 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b03      	cmp	r3, #3
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e1ef      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8007032:	f7ff fc8a 	bl	800694a <LL_RCC_LSI2_IsReady>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d0f1      	beq.n	8007020 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	4618      	mov	r0, r3
 8007042:	f7ff fc94 	bl	800696e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8007046:	f7ff fc3b 	bl	80068c0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800704a:	f7fb fc55 	bl	80028f8 <HAL_GetTick>
 800704e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8007050:	e008      	b.n	8007064 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007052:	f7fb fc51 	bl	80028f8 <HAL_GetTick>
 8007056:	4602      	mov	r2, r0
 8007058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705a:	1ad3      	subs	r3, r2, r3
 800705c:	2b02      	cmp	r3, #2
 800705e:	d901      	bls.n	8007064 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e1d6      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8007064:	f7ff fc3d 	bl	80068e2 <LL_RCC_LSI1_IsReady>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1f1      	bne.n	8007052 <HAL_RCC_OscConfig+0x31a>
 800706e:	e051      	b.n	8007114 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8007070:	f7ff fc15 	bl	800689e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007074:	f7fb fc40 	bl	80028f8 <HAL_GetTick>
 8007078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800707a:	e00c      	b.n	8007096 <HAL_RCC_OscConfig+0x35e>
 800707c:	20000028 	.word	0x20000028
 8007080:	2000002c 	.word	0x2000002c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007084:	f7fb fc38 	bl	80028f8 <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	2b02      	cmp	r3, #2
 8007090:	d901      	bls.n	8007096 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8007092:	2303      	movs	r3, #3
 8007094:	e1bd      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8007096:	f7ff fc24 	bl	80068e2 <LL_RCC_LSI1_IsReady>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0f1      	beq.n	8007084 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80070a0:	f7ff fc42 	bl	8006928 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80070a4:	e008      	b.n	80070b8 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80070a6:	f7fb fc27 	bl	80028f8 <HAL_GetTick>
 80070aa:	4602      	mov	r2, r0
 80070ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	2b03      	cmp	r3, #3
 80070b2:	d901      	bls.n	80070b8 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	e1ac      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80070b8:	f7ff fc47 	bl	800694a <LL_RCC_LSI2_IsReady>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d1f1      	bne.n	80070a6 <HAL_RCC_OscConfig+0x36e>
 80070c2:	e027      	b.n	8007114 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80070c4:	f7ff fc30 	bl	8006928 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070c8:	f7fb fc16 	bl	80028f8 <HAL_GetTick>
 80070cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80070ce:	e008      	b.n	80070e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80070d0:	f7fb fc12 	bl	80028f8 <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b03      	cmp	r3, #3
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e197      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80070e2:	f7ff fc32 	bl	800694a <LL_RCC_LSI2_IsReady>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1f1      	bne.n	80070d0 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80070ec:	f7ff fbe8 	bl	80068c0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070f0:	f7fb fc02 	bl	80028f8 <HAL_GetTick>
 80070f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80070f6:	e008      	b.n	800710a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80070f8:	f7fb fbfe 	bl	80028f8 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b02      	cmp	r3, #2
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e183      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800710a:	f7ff fbea 	bl	80068e2 <LL_RCC_LSI1_IsReady>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1f1      	bne.n	80070f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d05b      	beq.n	80071d8 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007120:	4ba7      	ldr	r3, [pc, #668]	@ (80073c0 <HAL_RCC_OscConfig+0x688>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007128:	2b00      	cmp	r3, #0
 800712a:	d114      	bne.n	8007156 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800712c:	f7ff fa5c 	bl	80065e8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007130:	f7fb fbe2 	bl	80028f8 <HAL_GetTick>
 8007134:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007136:	e008      	b.n	800714a <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007138:	f7fb fbde 	bl	80028f8 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	2b02      	cmp	r3, #2
 8007144:	d901      	bls.n	800714a <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e163      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800714a:	4b9d      	ldr	r3, [pc, #628]	@ (80073c0 <HAL_RCC_OscConfig+0x688>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007152:	2b00      	cmp	r3, #0
 8007154:	d0f0      	beq.n	8007138 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d102      	bne.n	8007164 <HAL_RCC_OscConfig+0x42c>
 800715e:	f7ff fb48 	bl	80067f2 <LL_RCC_LSE_Enable>
 8007162:	e00c      	b.n	800717e <HAL_RCC_OscConfig+0x446>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	2b05      	cmp	r3, #5
 800716a:	d104      	bne.n	8007176 <HAL_RCC_OscConfig+0x43e>
 800716c:	f7ff fb63 	bl	8006836 <LL_RCC_LSE_EnableBypass>
 8007170:	f7ff fb3f 	bl	80067f2 <LL_RCC_LSE_Enable>
 8007174:	e003      	b.n	800717e <HAL_RCC_OscConfig+0x446>
 8007176:	f7ff fb4d 	bl	8006814 <LL_RCC_LSE_Disable>
 800717a:	f7ff fb6d 	bl	8006858 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d014      	beq.n	80071b0 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007186:	f7fb fbb7 	bl	80028f8 <HAL_GetTick>
 800718a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800718c:	e00a      	b.n	80071a4 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800718e:	f7fb fbb3 	bl	80028f8 <HAL_GetTick>
 8007192:	4602      	mov	r2, r0
 8007194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800719c:	4293      	cmp	r3, r2
 800719e:	d901      	bls.n	80071a4 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e136      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80071a4:	f7ff fb69 	bl	800687a <LL_RCC_LSE_IsReady>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0ef      	beq.n	800718e <HAL_RCC_OscConfig+0x456>
 80071ae:	e013      	b.n	80071d8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071b0:	f7fb fba2 	bl	80028f8 <HAL_GetTick>
 80071b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80071b6:	e00a      	b.n	80071ce <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071b8:	f7fb fb9e 	bl	80028f8 <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d901      	bls.n	80071ce <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e121      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80071ce:	f7ff fb54 	bl	800687a <LL_RCC_LSE_IsReady>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1ef      	bne.n	80071b8 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d02c      	beq.n	800723e <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d014      	beq.n	8007216 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80071ec:	f7ff facd 	bl	800678a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071f0:	f7fb fb82 	bl	80028f8 <HAL_GetTick>
 80071f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80071f6:	e008      	b.n	800720a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071f8:	f7fb fb7e 	bl	80028f8 <HAL_GetTick>
 80071fc:	4602      	mov	r2, r0
 80071fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	2b02      	cmp	r3, #2
 8007204:	d901      	bls.n	800720a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8007206:	2303      	movs	r3, #3
 8007208:	e103      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800720a:	f7ff fae0 	bl	80067ce <LL_RCC_HSI48_IsReady>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d0f1      	beq.n	80071f8 <HAL_RCC_OscConfig+0x4c0>
 8007214:	e013      	b.n	800723e <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007216:	f7ff fac9 	bl	80067ac <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800721a:	f7fb fb6d 	bl	80028f8 <HAL_GetTick>
 800721e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8007220:	e008      	b.n	8007234 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007222:	f7fb fb69 	bl	80028f8 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	2b02      	cmp	r3, #2
 800722e:	d901      	bls.n	8007234 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e0ee      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8007234:	f7ff facb 	bl	80067ce <LL_RCC_HSI48_IsReady>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1f1      	bne.n	8007222 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 80e4 	beq.w	8007410 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007248:	f7ff fc29 	bl	8006a9e <LL_RCC_GetSysClkSource>
 800724c:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800724e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	2b02      	cmp	r3, #2
 800725c:	f040 80b4 	bne.w	80073c8 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f003 0203 	and.w	r2, r3, #3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800726a:	429a      	cmp	r2, r3
 800726c:	d123      	bne.n	80072b6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007278:	429a      	cmp	r2, r3
 800727a:	d11c      	bne.n	80072b6 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	0a1b      	lsrs	r3, r3, #8
 8007280:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007288:	429a      	cmp	r2, r3
 800728a:	d114      	bne.n	80072b6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007296:	429a      	cmp	r2, r3
 8007298:	d10d      	bne.n	80072b6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d106      	bne.n	80072b6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d05d      	beq.n	8007372 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	2b0c      	cmp	r3, #12
 80072ba:	d058      	beq.n	800736e <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80072bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d001      	beq.n	80072ce <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e0a1      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80072ce:	f7ff fc84 	bl	8006bda <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80072d2:	f7fb fb11 	bl	80028f8 <HAL_GetTick>
 80072d6:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072d8:	e008      	b.n	80072ec <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072da:	f7fb fb0d 	bl	80028f8 <HAL_GetTick>
 80072de:	4602      	mov	r2, r0
 80072e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e2:	1ad3      	subs	r3, r2, r3
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d901      	bls.n	80072ec <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80072e8:	2303      	movs	r3, #3
 80072ea:	e092      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d1ef      	bne.n	80072da <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072fe:	68da      	ldr	r2, [r3, #12]
 8007300:	4b30      	ldr	r3, [pc, #192]	@ (80073c4 <HAL_RCC_OscConfig+0x68c>)
 8007302:	4013      	ands	r3, r2
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800730c:	4311      	orrs	r1, r2
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007312:	0212      	lsls	r2, r2, #8
 8007314:	4311      	orrs	r1, r2
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800731a:	4311      	orrs	r1, r2
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007320:	4311      	orrs	r1, r2
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007326:	430a      	orrs	r2, r1
 8007328:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800732c:	4313      	orrs	r3, r2
 800732e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007330:	f7ff fc44 	bl	8006bbc <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007334:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800733e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007342:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007344:	f7fb fad8 	bl	80028f8 <HAL_GetTick>
 8007348:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800734c:	f7fb fad4 	bl	80028f8 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e059      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800735e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d0ef      	beq.n	800734c <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800736c:	e050      	b.n	8007410 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e04f      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007372:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d147      	bne.n	8007410 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007380:	f7ff fc1c 	bl	8006bbc <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007384:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800738e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007392:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007394:	f7fb fab0 	bl	80028f8 <HAL_GetTick>
 8007398:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800739a:	e008      	b.n	80073ae <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800739c:	f7fb faac 	bl	80028f8 <HAL_GetTick>
 80073a0:	4602      	mov	r2, r0
 80073a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d901      	bls.n	80073ae <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e031      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d0ef      	beq.n	800739c <HAL_RCC_OscConfig+0x664>
 80073bc:	e028      	b.n	8007410 <HAL_RCC_OscConfig+0x6d8>
 80073be:	bf00      	nop
 80073c0:	58000400 	.word	0x58000400
 80073c4:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	2b0c      	cmp	r3, #12
 80073cc:	d01e      	beq.n	800740c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073ce:	f7ff fc04 	bl	8006bda <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d2:	f7fb fa91 	bl	80028f8 <HAL_GetTick>
 80073d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073d8:	e008      	b.n	80073ec <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073da:	f7fb fa8d 	bl	80028f8 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e2:	1ad3      	subs	r3, r2, r3
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d901      	bls.n	80073ec <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80073e8:	2303      	movs	r3, #3
 80073ea:	e012      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d1ef      	bne.n	80073da <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80073fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80073fe:	68da      	ldr	r2, [r3, #12]
 8007400:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007404:	4b05      	ldr	r3, [pc, #20]	@ (800741c <HAL_RCC_OscConfig+0x6e4>)
 8007406:	4013      	ands	r3, r2
 8007408:	60cb      	str	r3, [r1, #12]
 800740a:	e001      	b.n	8007410 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3734      	adds	r7, #52	@ 0x34
 8007416:	46bd      	mov	sp, r7
 8007418:	bd90      	pop	{r4, r7, pc}
 800741a:	bf00      	nop
 800741c:	eefefffc 	.word	0xeefefffc

08007420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d101      	bne.n	8007434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e12d      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007434:	4b98      	ldr	r3, [pc, #608]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0307 	and.w	r3, r3, #7
 800743c:	683a      	ldr	r2, [r7, #0]
 800743e:	429a      	cmp	r2, r3
 8007440:	d91b      	bls.n	800747a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007442:	4b95      	ldr	r3, [pc, #596]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f023 0207 	bic.w	r2, r3, #7
 800744a:	4993      	ldr	r1, [pc, #588]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	4313      	orrs	r3, r2
 8007450:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007452:	f7fb fa51 	bl	80028f8 <HAL_GetTick>
 8007456:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007458:	e008      	b.n	800746c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800745a:	f7fb fa4d 	bl	80028f8 <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	2b02      	cmp	r3, #2
 8007466:	d901      	bls.n	800746c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e111      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800746c:	4b8a      	ldr	r3, [pc, #552]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0307 	and.w	r3, r3, #7
 8007474:	683a      	ldr	r2, [r7, #0]
 8007476:	429a      	cmp	r2, r3
 8007478:	d1ef      	bne.n	800745a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 0302 	and.w	r3, r3, #2
 8007482:	2b00      	cmp	r3, #0
 8007484:	d016      	beq.n	80074b4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	4618      	mov	r0, r3
 800748c:	f7ff fb13 	bl	8006ab6 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007490:	f7fb fa32 	bl	80028f8 <HAL_GetTick>
 8007494:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8007496:	e008      	b.n	80074aa <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007498:	f7fb fa2e 	bl	80028f8 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d901      	bls.n	80074aa <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e0f2      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80074aa:	f7ff fbe8 	bl	8006c7e <LL_RCC_IsActiveFlag_HPRE>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d0f1      	beq.n	8007498 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 0320 	and.w	r3, r3, #32
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d016      	beq.n	80074ee <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	695b      	ldr	r3, [r3, #20]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7ff fb0a 	bl	8006ade <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80074ca:	f7fb fa15 	bl	80028f8 <HAL_GetTick>
 80074ce:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80074d0:	e008      	b.n	80074e4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80074d2:	f7fb fa11 	bl	80028f8 <HAL_GetTick>
 80074d6:	4602      	mov	r2, r0
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	2b02      	cmp	r3, #2
 80074de:	d901      	bls.n	80074e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e0d5      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80074e4:	f7ff fbdd 	bl	8006ca2 <LL_RCC_IsActiveFlag_C2HPRE>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d0f1      	beq.n	80074d2 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d016      	beq.n	8007528 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	4618      	mov	r0, r3
 8007500:	f7ff fb03 	bl	8006b0a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007504:	f7fb f9f8 	bl	80028f8 <HAL_GetTick>
 8007508:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800750a:	e008      	b.n	800751e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800750c:	f7fb f9f4 	bl	80028f8 <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	2b02      	cmp	r3, #2
 8007518:	d901      	bls.n	800751e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e0b8      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800751e:	f7ff fbd3 	bl	8006cc8 <LL_RCC_IsActiveFlag_SHDHPRE>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	d0f1      	beq.n	800750c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 0304 	and.w	r3, r3, #4
 8007530:	2b00      	cmp	r3, #0
 8007532:	d016      	beq.n	8007562 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	4618      	mov	r0, r3
 800753a:	f7ff fafd 	bl	8006b38 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800753e:	f7fb f9db 	bl	80028f8 <HAL_GetTick>
 8007542:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007544:	e008      	b.n	8007558 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007546:	f7fb f9d7 	bl	80028f8 <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	2b02      	cmp	r3, #2
 8007552:	d901      	bls.n	8007558 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8007554:	2303      	movs	r3, #3
 8007556:	e09b      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007558:	f7ff fbc9 	bl	8006cee <LL_RCC_IsActiveFlag_PPRE1>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d0f1      	beq.n	8007546 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0308 	and.w	r3, r3, #8
 800756a:	2b00      	cmp	r3, #0
 800756c:	d017      	beq.n	800759e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	00db      	lsls	r3, r3, #3
 8007574:	4618      	mov	r0, r3
 8007576:	f7ff faf3 	bl	8006b60 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800757a:	f7fb f9bd 	bl	80028f8 <HAL_GetTick>
 800757e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007580:	e008      	b.n	8007594 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007582:	f7fb f9b9 	bl	80028f8 <HAL_GetTick>
 8007586:	4602      	mov	r2, r0
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	2b02      	cmp	r3, #2
 800758e:	d901      	bls.n	8007594 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8007590:	2303      	movs	r3, #3
 8007592:	e07d      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007594:	f7ff fbbd 	bl	8006d12 <LL_RCC_IsActiveFlag_PPRE2>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d0f1      	beq.n	8007582 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 0301 	and.w	r3, r3, #1
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d043      	beq.n	8007632 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d106      	bne.n	80075c0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80075b2:	f7ff f893 	bl	80066dc <LL_RCC_HSE_IsReady>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d11e      	bne.n	80075fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e067      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	2b03      	cmp	r3, #3
 80075c6:	d106      	bne.n	80075d6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80075c8:	f7ff fb16 	bl	8006bf8 <LL_RCC_PLL_IsReady>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d113      	bne.n	80075fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e05c      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d106      	bne.n	80075ec <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80075de:	f7ff f9fb 	bl	80069d8 <LL_RCC_MSI_IsReady>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d108      	bne.n	80075fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e051      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80075ec:	f7ff f8a6 	bl	800673c <LL_RCC_HSI_IsReady>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d101      	bne.n	80075fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e04a      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	4618      	mov	r0, r3
 8007600:	f7ff fa39 	bl	8006a76 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007604:	f7fb f978 	bl	80028f8 <HAL_GetTick>
 8007608:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800760a:	e00a      	b.n	8007622 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800760c:	f7fb f974 	bl	80028f8 <HAL_GetTick>
 8007610:	4602      	mov	r2, r0
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800761a:	4293      	cmp	r3, r2
 800761c:	d901      	bls.n	8007622 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e036      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007622:	f7ff fa3c 	bl	8006a9e <LL_RCC_GetSysClkSource>
 8007626:	4602      	mov	r2, r0
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	429a      	cmp	r2, r3
 8007630:	d1ec      	bne.n	800760c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007632:	4b19      	ldr	r3, [pc, #100]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 0307 	and.w	r3, r3, #7
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	429a      	cmp	r2, r3
 800763e:	d21b      	bcs.n	8007678 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007640:	4b15      	ldr	r3, [pc, #84]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f023 0207 	bic.w	r2, r3, #7
 8007648:	4913      	ldr	r1, [pc, #76]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	4313      	orrs	r3, r2
 800764e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007650:	f7fb f952 	bl	80028f8 <HAL_GetTick>
 8007654:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007656:	e008      	b.n	800766a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007658:	f7fb f94e 	bl	80028f8 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	2b02      	cmp	r3, #2
 8007664:	d901      	bls.n	800766a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	e012      	b.n	8007690 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800766a:	4b0b      	ldr	r3, [pc, #44]	@ (8007698 <HAL_RCC_ClockConfig+0x278>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0307 	and.w	r3, r3, #7
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	429a      	cmp	r2, r3
 8007676:	d1ef      	bne.n	8007658 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007678:	f000 f87e 	bl	8007778 <HAL_RCC_GetHCLKFreq>
 800767c:	4603      	mov	r3, r0
 800767e:	4a07      	ldr	r2, [pc, #28]	@ (800769c <HAL_RCC_ClockConfig+0x27c>)
 8007680:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8007682:	f7fb f945 	bl	8002910 <HAL_GetTickPrio>
 8007686:	4603      	mov	r3, r0
 8007688:	4618      	mov	r0, r3
 800768a:	f7fb f8e7 	bl	800285c <HAL_InitTick>
 800768e:	4603      	mov	r3, r0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	58004000 	.word	0x58004000
 800769c:	20000028 	.word	0x20000028

080076a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076a0:	b590      	push	{r4, r7, lr}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80076a6:	f7ff f9fa 	bl	8006a9e <LL_RCC_GetSysClkSource>
 80076aa:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10a      	bne.n	80076c8 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80076b2:	f7ff f9b6 	bl	8006a22 <LL_RCC_MSI_GetRange>
 80076b6:	4603      	mov	r3, r0
 80076b8:	091b      	lsrs	r3, r3, #4
 80076ba:	f003 030f 	and.w	r3, r3, #15
 80076be:	4a2b      	ldr	r2, [pc, #172]	@ (800776c <HAL_RCC_GetSysClockFreq+0xcc>)
 80076c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076c4:	60fb      	str	r3, [r7, #12]
 80076c6:	e04b      	b.n	8007760 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b04      	cmp	r3, #4
 80076cc:	d102      	bne.n	80076d4 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80076ce:	4b28      	ldr	r3, [pc, #160]	@ (8007770 <HAL_RCC_GetSysClockFreq+0xd0>)
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	e045      	b.n	8007760 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2b08      	cmp	r3, #8
 80076d8:	d10a      	bne.n	80076f0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80076da:	f7fe ffcf 	bl	800667c <LL_RCC_HSE_IsEnabledDiv2>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d102      	bne.n	80076ea <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80076e4:	4b22      	ldr	r3, [pc, #136]	@ (8007770 <HAL_RCC_GetSysClockFreq+0xd0>)
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	e03a      	b.n	8007760 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80076ea:	4b22      	ldr	r3, [pc, #136]	@ (8007774 <HAL_RCC_GetSysClockFreq+0xd4>)
 80076ec:	60fb      	str	r3, [r7, #12]
 80076ee:	e037      	b.n	8007760 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80076f0:	f7ff fab9 	bl	8006c66 <LL_RCC_PLL_GetMainSource>
 80076f4:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d003      	beq.n	8007704 <HAL_RCC_GetSysClockFreq+0x64>
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	2b03      	cmp	r3, #3
 8007700:	d003      	beq.n	800770a <HAL_RCC_GetSysClockFreq+0x6a>
 8007702:	e00d      	b.n	8007720 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007704:	4b1a      	ldr	r3, [pc, #104]	@ (8007770 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007706:	60bb      	str	r3, [r7, #8]
        break;
 8007708:	e015      	b.n	8007736 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800770a:	f7fe ffb7 	bl	800667c <LL_RCC_HSE_IsEnabledDiv2>
 800770e:	4603      	mov	r3, r0
 8007710:	2b01      	cmp	r3, #1
 8007712:	d102      	bne.n	800771a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8007714:	4b16      	ldr	r3, [pc, #88]	@ (8007770 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007716:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8007718:	e00d      	b.n	8007736 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800771a:	4b16      	ldr	r3, [pc, #88]	@ (8007774 <HAL_RCC_GetSysClockFreq+0xd4>)
 800771c:	60bb      	str	r3, [r7, #8]
        break;
 800771e:	e00a      	b.n	8007736 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007720:	f7ff f97f 	bl	8006a22 <LL_RCC_MSI_GetRange>
 8007724:	4603      	mov	r3, r0
 8007726:	091b      	lsrs	r3, r3, #4
 8007728:	f003 030f 	and.w	r3, r3, #15
 800772c:	4a0f      	ldr	r2, [pc, #60]	@ (800776c <HAL_RCC_GetSysClockFreq+0xcc>)
 800772e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007732:	60bb      	str	r3, [r7, #8]
        break;
 8007734:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8007736:	f7ff fa71 	bl	8006c1c <LL_RCC_PLL_GetN>
 800773a:	4602      	mov	r2, r0
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	fb03 f402 	mul.w	r4, r3, r2
 8007742:	f7ff fa84 	bl	8006c4e <LL_RCC_PLL_GetDivider>
 8007746:	4603      	mov	r3, r0
 8007748:	091b      	lsrs	r3, r3, #4
 800774a:	3301      	adds	r3, #1
 800774c:	fbb4 f4f3 	udiv	r4, r4, r3
 8007750:	f7ff fa71 	bl	8006c36 <LL_RCC_PLL_GetR>
 8007754:	4603      	mov	r3, r0
 8007756:	0f5b      	lsrs	r3, r3, #29
 8007758:	3301      	adds	r3, #1
 800775a:	fbb4 f3f3 	udiv	r3, r4, r3
 800775e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8007760:	68fb      	ldr	r3, [r7, #12]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3714      	adds	r7, #20
 8007766:	46bd      	mov	sp, r7
 8007768:	bd90      	pop	{r4, r7, pc}
 800776a:	bf00      	nop
 800776c:	0800d418 	.word	0x0800d418
 8007770:	00f42400 	.word	0x00f42400
 8007774:	01e84800 	.word	0x01e84800

08007778 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007778:	b598      	push	{r3, r4, r7, lr}
 800777a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800777c:	f7ff ff90 	bl	80076a0 <HAL_RCC_GetSysClockFreq>
 8007780:	4604      	mov	r4, r0
 8007782:	f7ff fa01 	bl	8006b88 <LL_RCC_GetAHBPrescaler>
 8007786:	4603      	mov	r3, r0
 8007788:	091b      	lsrs	r3, r3, #4
 800778a:	f003 030f 	and.w	r3, r3, #15
 800778e:	4a03      	ldr	r2, [pc, #12]	@ (800779c <HAL_RCC_GetHCLKFreq+0x24>)
 8007790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007794:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8007798:	4618      	mov	r0, r3
 800779a:	bd98      	pop	{r3, r4, r7, pc}
 800779c:	0800d3d8 	.word	0x0800d3d8

080077a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80077a0:	b590      	push	{r4, r7, lr}
 80077a2:	b085      	sub	sp, #20
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2bb0      	cmp	r3, #176	@ 0xb0
 80077ac:	d903      	bls.n	80077b6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80077ae:	4b15      	ldr	r3, [pc, #84]	@ (8007804 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80077b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b2:	60fb      	str	r3, [r7, #12]
 80077b4:	e007      	b.n	80077c6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	091b      	lsrs	r3, r3, #4
 80077ba:	f003 030f 	and.w	r3, r3, #15
 80077be:	4a11      	ldr	r2, [pc, #68]	@ (8007804 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80077c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077c4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80077c6:	f7ff f9eb 	bl	8006ba0 <LL_RCC_GetAHB4Prescaler>
 80077ca:	4603      	mov	r3, r0
 80077cc:	091b      	lsrs	r3, r3, #4
 80077ce:	f003 030f 	and.w	r3, r3, #15
 80077d2:	4a0d      	ldr	r2, [pc, #52]	@ (8007808 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80077d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	fbb2 f3f3 	udiv	r3, r2, r3
 80077de:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	4a0a      	ldr	r2, [pc, #40]	@ (800780c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80077e4:	fba2 2303 	umull	r2, r3, r2, r3
 80077e8:	0c9c      	lsrs	r4, r3, #18
 80077ea:	f7fe ff0d 	bl	8006608 <HAL_PWREx_GetVoltageRange>
 80077ee:	4603      	mov	r3, r0
 80077f0:	4619      	mov	r1, r3
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 f80c 	bl	8007810 <RCC_SetFlashLatency>
 80077f8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3714      	adds	r7, #20
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd90      	pop	{r4, r7, pc}
 8007802:	bf00      	nop
 8007804:	0800d418 	.word	0x0800d418
 8007808:	0800d3d8 	.word	0x0800d3d8
 800780c:	431bde83 	.word	0x431bde83

08007810 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8007810:	b590      	push	{r4, r7, lr}
 8007812:	b093      	sub	sp, #76	@ 0x4c
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800781a:	4b37      	ldr	r3, [pc, #220]	@ (80078f8 <RCC_SetFlashLatency+0xe8>)
 800781c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8007820:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007822:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8007826:	4a35      	ldr	r2, [pc, #212]	@ (80078fc <RCC_SetFlashLatency+0xec>)
 8007828:	f107 031c 	add.w	r3, r7, #28
 800782c:	ca07      	ldmia	r2, {r0, r1, r2}
 800782e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8007832:	4b33      	ldr	r3, [pc, #204]	@ (8007900 <RCC_SetFlashLatency+0xf0>)
 8007834:	f107 040c 	add.w	r4, r7, #12
 8007838:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800783a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800783e:	2300      	movs	r3, #0
 8007840:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007848:	d11a      	bne.n	8007880 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800784a:	2300      	movs	r3, #0
 800784c:	643b      	str	r3, [r7, #64]	@ 0x40
 800784e:	e013      	b.n	8007878 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8007850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	3348      	adds	r3, #72	@ 0x48
 8007856:	443b      	add	r3, r7
 8007858:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	429a      	cmp	r2, r3
 8007860:	d807      	bhi.n	8007872 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007864:	009b      	lsls	r3, r3, #2
 8007866:	3348      	adds	r3, #72	@ 0x48
 8007868:	443b      	add	r3, r7
 800786a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800786e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8007870:	e020      	b.n	80078b4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007874:	3301      	adds	r3, #1
 8007876:	643b      	str	r3, [r7, #64]	@ 0x40
 8007878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800787a:	2b03      	cmp	r3, #3
 800787c:	d9e8      	bls.n	8007850 <RCC_SetFlashLatency+0x40>
 800787e:	e019      	b.n	80078b4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007880:	2300      	movs	r3, #0
 8007882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007884:	e013      	b.n	80078ae <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8007886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	3348      	adds	r3, #72	@ 0x48
 800788c:	443b      	add	r3, r7
 800788e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	429a      	cmp	r2, r3
 8007896:	d807      	bhi.n	80078a8 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	3348      	adds	r3, #72	@ 0x48
 800789e:	443b      	add	r3, r7
 80078a0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80078a4:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80078a6:	e005      	b.n	80078b4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80078a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078aa:	3301      	adds	r3, #1
 80078ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d9e8      	bls.n	8007886 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80078b4:	4b13      	ldr	r3, [pc, #76]	@ (8007904 <RCC_SetFlashLatency+0xf4>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f023 0207 	bic.w	r2, r3, #7
 80078bc:	4911      	ldr	r1, [pc, #68]	@ (8007904 <RCC_SetFlashLatency+0xf4>)
 80078be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078c0:	4313      	orrs	r3, r2
 80078c2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80078c4:	f7fb f818 	bl	80028f8 <HAL_GetTick>
 80078c8:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80078ca:	e008      	b.n	80078de <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80078cc:	f7fb f814 	bl	80028f8 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d901      	bls.n	80078de <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e007      	b.n	80078ee <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80078de:	4b09      	ldr	r3, [pc, #36]	@ (8007904 <RCC_SetFlashLatency+0xf4>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 0307 	and.w	r3, r3, #7
 80078e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d1ef      	bne.n	80078cc <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	374c      	adds	r7, #76	@ 0x4c
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd90      	pop	{r4, r7, pc}
 80078f6:	bf00      	nop
 80078f8:	0800d234 	.word	0x0800d234
 80078fc:	0800d244 	.word	0x0800d244
 8007900:	0800d250 	.word	0x0800d250
 8007904:	58004000 	.word	0x58004000

08007908 <LL_RCC_LSE_IsEnabled>:
{
 8007908:	b480      	push	{r7}
 800790a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800790c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007914:	f003 0301 	and.w	r3, r3, #1
 8007918:	2b01      	cmp	r3, #1
 800791a:	d101      	bne.n	8007920 <LL_RCC_LSE_IsEnabled+0x18>
 800791c:	2301      	movs	r3, #1
 800791e:	e000      	b.n	8007922 <LL_RCC_LSE_IsEnabled+0x1a>
 8007920:	2300      	movs	r3, #0
}
 8007922:	4618      	mov	r0, r3
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <LL_RCC_LSE_IsReady>:
{
 800792c:	b480      	push	{r7}
 800792e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007938:	f003 0302 	and.w	r3, r3, #2
 800793c:	2b02      	cmp	r3, #2
 800793e:	d101      	bne.n	8007944 <LL_RCC_LSE_IsReady+0x18>
 8007940:	2301      	movs	r3, #1
 8007942:	e000      	b.n	8007946 <LL_RCC_LSE_IsReady+0x1a>
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <LL_RCC_SetRFWKPClockSource>:
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8007958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800795c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007960:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007964:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4313      	orrs	r3, r2
 800796c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <LL_RCC_SetSMPSClockSource>:
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8007984:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800798a:	f023 0203 	bic.w	r2, r3, #3
 800798e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4313      	orrs	r3, r2
 8007996:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8007998:	bf00      	nop
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <LL_RCC_SetSMPSPrescaler>:
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80079ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80079b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4313      	orrs	r3, r2
 80079be:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80079c0:	bf00      	nop
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <LL_RCC_SetUSARTClockSource>:
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80079d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079dc:	f023 0203 	bic.w	r2, r3, #3
 80079e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <LL_RCC_SetLPUARTClockSource>:
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8007a00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a08:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007a0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007a18:	bf00      	nop
 8007a1a:	370c      	adds	r7, #12
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <LL_RCC_SetI2CClockSource>:
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007a2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a30:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	091b      	lsrs	r3, r3, #4
 8007a38:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007a3c:	43db      	mvns	r3, r3
 8007a3e:	401a      	ands	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	011b      	lsls	r3, r3, #4
 8007a44:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8007a48:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007a52:	bf00      	nop
 8007a54:	370c      	adds	r7, #12
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr

08007a5e <LL_RCC_SetLPTIMClockSource>:
{
 8007a5e:	b480      	push	{r7}
 8007a60:	b083      	sub	sp, #12
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8007a66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	0c1b      	lsrs	r3, r3, #16
 8007a72:	041b      	lsls	r3, r3, #16
 8007a74:	43db      	mvns	r3, r3
 8007a76:	401a      	ands	r2, r3
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	041b      	lsls	r3, r3, #16
 8007a7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007a80:	4313      	orrs	r3, r2
 8007a82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007a86:	bf00      	nop
 8007a88:	370c      	adds	r7, #12
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr

08007a92 <LL_RCC_SetSAIClockSource>:
{
 8007a92:	b480      	push	{r7}
 8007a94:	b083      	sub	sp, #12
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8007a9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aa2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007aa6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007ab2:	bf00      	nop
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <LL_RCC_SetRNGClockSource>:
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b083      	sub	sp, #12
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8007ac6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ace:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007ad2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007ade:	bf00      	nop
 8007ae0:	370c      	adds	r7, #12
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <LL_RCC_SetCLK48ClockSource>:
{
 8007aea:	b480      	push	{r7}
 8007aec:	b083      	sub	sp, #12
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8007af2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007afa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007afe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007b0a:	bf00      	nop
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr

08007b16 <LL_RCC_SetUSBClockSource>:
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b082      	sub	sp, #8
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f7ff ffe3 	bl	8007aea <LL_RCC_SetCLK48ClockSource>
}
 8007b24:	bf00      	nop
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <LL_RCC_SetADCClockSource>:
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007b34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b3c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007b40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007b4c:	bf00      	nop
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <LL_RCC_SetRTCClockSource>:
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007b78:	bf00      	nop
 8007b7a:	370c      	adds	r7, #12
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <LL_RCC_GetRTCClockSource>:
{
 8007b84:	b480      	push	{r7}
 8007b86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8007b88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr

08007b9e <LL_RCC_ForceBackupDomainReset>:
{
 8007b9e:	b480      	push	{r7}
 8007ba0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007baa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007bb6:	bf00      	nop
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <LL_RCC_ReleaseBackupDomainReset>:
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007bd8:	bf00      	nop
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr

08007be2 <LL_RCC_PLLSAI1_Enable>:
{
 8007be2:	b480      	push	{r7}
 8007be4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007be6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bf0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007bf4:	6013      	str	r3, [r2, #0]
}
 8007bf6:	bf00      	nop
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <LL_RCC_PLLSAI1_Disable>:
{
 8007c00:	b480      	push	{r7}
 8007c02:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007c04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007c0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007c12:	6013      	str	r3, [r2, #0]
}
 8007c14:	bf00      	nop
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr

08007c1e <LL_RCC_PLLSAI1_IsReady>:
{
 8007c1e:	b480      	push	{r7}
 8007c20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007c22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c30:	d101      	bne.n	8007c36 <LL_RCC_PLLSAI1_IsReady+0x18>
 8007c32:	2301      	movs	r3, #1
 8007c34:	e000      	b.n	8007c38 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr

08007c42 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b088      	sub	sp, #32
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007c4e:	2300      	movs	r3, #0
 8007c50:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d034      	beq.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c62:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007c66:	d021      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8007c68:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007c6c:	d81b      	bhi.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007c6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c72:	d01d      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007c74:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c78:	d815      	bhi.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00b      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8007c7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c82:	d110      	bne.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8007c84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007c8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c92:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8007c94:	e00d      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	3304      	adds	r3, #4
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f000 f947 	bl	8007f2e <RCCEx_PLLSAI1_ConfigNP>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007ca4:	e005      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	77fb      	strb	r3, [r7, #31]
        break;
 8007caa:	e002      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007cac:	bf00      	nop
 8007cae:	e000      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007cb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cb2:	7ffb      	ldrb	r3, [r7, #31]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d105      	bne.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff fee8 	bl	8007a92 <LL_RCC_SetSAIClockSource>
 8007cc2:	e001      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cc4:	7ffb      	ldrb	r3, [r7, #31]
 8007cc6:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d046      	beq.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007cd4:	f7ff ff56 	bl	8007b84 <LL_RCC_GetRTCClockSource>
 8007cd8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cde:	69ba      	ldr	r2, [r7, #24]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d03c      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007ce4:	f7fe fc80 	bl	80065e8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d105      	bne.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f7ff ff30 	bl	8007b58 <LL_RCC_SetRTCClockSource>
 8007cf8:	e02e      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007cfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d02:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007d04:	f7ff ff4b 	bl	8007b9e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007d08:	f7ff ff5a 	bl	8007bc0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d16:	4313      	orrs	r3, r2
 8007d18:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007d1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007d24:	f7ff fdf0 	bl	8007908 <LL_RCC_LSE_IsEnabled>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d114      	bne.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007d2e:	f7fa fde3 	bl	80028f8 <HAL_GetTick>
 8007d32:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8007d34:	e00b      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d36:	f7fa fddf 	bl	80028f8 <HAL_GetTick>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	1ad3      	subs	r3, r2, r3
 8007d40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d902      	bls.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	77fb      	strb	r3, [r7, #31]
              break;
 8007d4c:	e004      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8007d4e:	f7ff fded 	bl	800792c <LL_RCC_LSE_IsReady>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d1ee      	bne.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8007d58:	7ffb      	ldrb	r3, [r7, #31]
 8007d5a:	77bb      	strb	r3, [r7, #30]
 8007d5c:	e001      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d5e:	7ffb      	ldrb	r3, [r7, #31]
 8007d60:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d004      	beq.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	699b      	ldr	r3, [r3, #24]
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7ff fe2a 	bl	80079cc <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 0302 	and.w	r3, r3, #2
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d004      	beq.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7ff fe35 	bl	80079f8 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 0310 	and.w	r3, r3, #16
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d004      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f7ff fe5d 	bl	8007a5e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f003 0320 	and.w	r3, r3, #32
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d004      	beq.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db4:	4618      	mov	r0, r3
 8007db6:	f7ff fe52 	bl	8007a5e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f003 0304 	and.w	r3, r3, #4
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d004      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6a1b      	ldr	r3, [r3, #32]
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7ff fe2a 	bl	8007a24 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 0308 	and.w	r3, r3, #8
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d004      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7ff fe1f 	bl	8007a24 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d022      	beq.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7ff fe8d 	bl	8007b16 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e04:	d107      	bne.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007e06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e0a:	68db      	ldr	r3, [r3, #12]
 8007e0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e14:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007e1e:	d10b      	bne.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	3304      	adds	r3, #4
 8007e24:	4618      	mov	r0, r3
 8007e26:	f000 f8dd 	bl	8007fe4 <RCCEx_PLLSAI1_ConfigNQ>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007e2e:	7ffb      	ldrb	r3, [r7, #31]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d001      	beq.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8007e34:	7ffb      	ldrb	r3, [r7, #31]
 8007e36:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d02b      	beq.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e4c:	d008      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e56:	d003      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d105      	bne.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7ff fe2a 	bl	8007abe <LL_RCC_SetRNGClockSource>
 8007e6a:	e00a      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e74:	60fb      	str	r3, [r7, #12]
 8007e76:	2000      	movs	r0, #0
 8007e78:	f7ff fe21 	bl	8007abe <LL_RCC_SetRNGClockSource>
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f7ff fe34 	bl	8007aea <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e86:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007e8a:	d107      	bne.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e9a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d022      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eac:	4618      	mov	r0, r3
 8007eae:	f7ff fe3d 	bl	8007b2c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007eba:	d107      	bne.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007ebc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007ec6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007eca:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ed4:	d10b      	bne.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	3304      	adds	r3, #4
 8007eda:	4618      	mov	r0, r3
 8007edc:	f000 f8dd 	bl	800809a <RCCEx_PLLSAI1_ConfigNR>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007ee4:	7ffb      	ldrb	r3, [r7, #31]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d001      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8007eea:	7ffb      	ldrb	r3, [r7, #31]
 8007eec:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d004      	beq.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007efe:	4618      	mov	r0, r3
 8007f00:	f7ff fd26 	bl	8007950 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d009      	beq.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f14:	4618      	mov	r0, r3
 8007f16:	f7ff fd45 	bl	80079a4 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7ff fd2c 	bl	800797c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007f24:	7fbb      	ldrb	r3, [r7, #30]
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3720      	adds	r7, #32
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007f2e:	b580      	push	{r7, lr}
 8007f30:	b084      	sub	sp, #16
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f36:	2300      	movs	r3, #0
 8007f38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007f3a:	f7ff fe61 	bl	8007c00 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007f3e:	f7fa fcdb 	bl	80028f8 <HAL_GetTick>
 8007f42:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007f44:	e009      	b.n	8007f5a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007f46:	f7fa fcd7 	bl	80028f8 <HAL_GetTick>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	1ad3      	subs	r3, r2, r3
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d902      	bls.n	8007f5a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8007f54:	2303      	movs	r3, #3
 8007f56:	73fb      	strb	r3, [r7, #15]
      break;
 8007f58:	e004      	b.n	8007f64 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007f5a:	f7ff fe60 	bl	8007c1e <LL_RCC_PLLSAI1_IsReady>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d1f0      	bne.n	8007f46 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8007f64:	7bfb      	ldrb	r3, [r7, #15]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d137      	bne.n	8007fda <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007f6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f6e:	691b      	ldr	r3, [r3, #16]
 8007f70:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	021b      	lsls	r3, r3, #8
 8007f7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8007f82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007f94:	4313      	orrs	r3, r2
 8007f96:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007f98:	f7ff fe23 	bl	8007be2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f9c:	f7fa fcac 	bl	80028f8 <HAL_GetTick>
 8007fa0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007fa2:	e009      	b.n	8007fb8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007fa4:	f7fa fca8 	bl	80028f8 <HAL_GetTick>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	2b02      	cmp	r3, #2
 8007fb0:	d902      	bls.n	8007fb8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8007fb2:	2303      	movs	r3, #3
 8007fb4:	73fb      	strb	r3, [r7, #15]
        break;
 8007fb6:	e004      	b.n	8007fc2 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007fb8:	f7ff fe31 	bl	8007c1e <LL_RCC_PLLSAI1_IsReady>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d1f0      	bne.n	8007fa4 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8007fc2:	7bfb      	ldrb	r3, [r7, #15]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d108      	bne.n	8007fda <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007fc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007fcc:	691a      	ldr	r2, [r3, #16]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3710      	adds	r7, #16
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007fec:	2300      	movs	r3, #0
 8007fee:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007ff0:	f7ff fe06 	bl	8007c00 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007ff4:	f7fa fc80 	bl	80028f8 <HAL_GetTick>
 8007ff8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007ffa:	e009      	b.n	8008010 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007ffc:	f7fa fc7c 	bl	80028f8 <HAL_GetTick>
 8008000:	4602      	mov	r2, r0
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	1ad3      	subs	r3, r2, r3
 8008006:	2b02      	cmp	r3, #2
 8008008:	d902      	bls.n	8008010 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800800a:	2303      	movs	r3, #3
 800800c:	73fb      	strb	r3, [r7, #15]
      break;
 800800e:	e004      	b.n	800801a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008010:	f7ff fe05 	bl	8007c1e <LL_RCC_PLLSAI1_IsReady>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d1f0      	bne.n	8007ffc <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800801a:	7bfb      	ldrb	r3, [r7, #15]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d137      	bne.n	8008090 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8008020:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	021b      	lsls	r3, r3, #8
 8008030:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008034:	4313      	orrs	r3, r2
 8008036:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8008038:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800803c:	691b      	ldr	r3, [r3, #16]
 800803e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800804a:	4313      	orrs	r3, r2
 800804c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800804e:	f7ff fdc8 	bl	8007be2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008052:	f7fa fc51 	bl	80028f8 <HAL_GetTick>
 8008056:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008058:	e009      	b.n	800806e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800805a:	f7fa fc4d 	bl	80028f8 <HAL_GetTick>
 800805e:	4602      	mov	r2, r0
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	1ad3      	subs	r3, r2, r3
 8008064:	2b02      	cmp	r3, #2
 8008066:	d902      	bls.n	800806e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	73fb      	strb	r3, [r7, #15]
        break;
 800806c:	e004      	b.n	8008078 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800806e:	f7ff fdd6 	bl	8007c1e <LL_RCC_PLLSAI1_IsReady>
 8008072:	4603      	mov	r3, r0
 8008074:	2b01      	cmp	r3, #1
 8008076:	d1f0      	bne.n	800805a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8008078:	7bfb      	ldrb	r3, [r7, #15]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d108      	bne.n	8008090 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800807e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008082:	691a      	ldr	r2, [r3, #16]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800808c:	4313      	orrs	r3, r2
 800808e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8008090:	7bfb      	ldrb	r3, [r7, #15]
}
 8008092:	4618      	mov	r0, r3
 8008094:	3710      	adds	r7, #16
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b084      	sub	sp, #16
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080a2:	2300      	movs	r3, #0
 80080a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80080a6:	f7ff fdab 	bl	8007c00 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80080aa:	f7fa fc25 	bl	80028f8 <HAL_GetTick>
 80080ae:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80080b0:	e009      	b.n	80080c6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80080b2:	f7fa fc21 	bl	80028f8 <HAL_GetTick>
 80080b6:	4602      	mov	r2, r0
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	1ad3      	subs	r3, r2, r3
 80080bc:	2b02      	cmp	r3, #2
 80080be:	d902      	bls.n	80080c6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80080c0:	2303      	movs	r3, #3
 80080c2:	73fb      	strb	r3, [r7, #15]
      break;
 80080c4:	e004      	b.n	80080d0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80080c6:	f7ff fdaa 	bl	8007c1e <LL_RCC_PLLSAI1_IsReady>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1f0      	bne.n	80080b2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80080d0:	7bfb      	ldrb	r3, [r7, #15]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d137      	bne.n	8008146 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80080d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	021b      	lsls	r3, r3, #8
 80080e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80080ea:	4313      	orrs	r3, r2
 80080ec:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80080ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008100:	4313      	orrs	r3, r2
 8008102:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8008104:	f7ff fd6d 	bl	8007be2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008108:	f7fa fbf6 	bl	80028f8 <HAL_GetTick>
 800810c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800810e:	e009      	b.n	8008124 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008110:	f7fa fbf2 	bl	80028f8 <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	2b02      	cmp	r3, #2
 800811c:	d902      	bls.n	8008124 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	73fb      	strb	r3, [r7, #15]
        break;
 8008122:	e004      	b.n	800812e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008124:	f7ff fd7b 	bl	8007c1e <LL_RCC_PLLSAI1_IsReady>
 8008128:	4603      	mov	r3, r0
 800812a:	2b01      	cmp	r3, #1
 800812c:	d1f0      	bne.n	8008110 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800812e:	7bfb      	ldrb	r3, [r7, #15]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d108      	bne.n	8008146 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8008134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008138:	691a      	ldr	r2, [r3, #16]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008142:	4313      	orrs	r3, r2
 8008144:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8008146:	7bfb      	ldrb	r3, [r7, #15]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3710      	adds	r7, #16
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e07a      	b.n	8008258 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	d106      	bne.n	800817c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7fa f9ee 	bl	8002558 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	f003 0310 	and.w	r3, r3, #16
 800818e:	2b10      	cmp	r3, #16
 8008190:	d058      	beq.n	8008244 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	22ca      	movs	r2, #202	@ 0xca
 8008198:	625a      	str	r2, [r3, #36]	@ 0x24
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2253      	movs	r2, #83	@ 0x53
 80081a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fc5a 	bl	8008a5c <RTC_EnterInitMode>
 80081a8:	4603      	mov	r3, r0
 80081aa:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80081ac:	7bfb      	ldrb	r3, [r7, #15]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d12c      	bne.n	800820c <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6812      	ldr	r2, [r2, #0]
 80081bc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80081c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081c4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	6899      	ldr	r1, [r3, #8]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	691b      	ldr	r3, [r3, #16]
 80081d4:	431a      	orrs	r2, r3
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	699b      	ldr	r3, [r3, #24]
 80081da:	431a      	orrs	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	430a      	orrs	r2, r1
 80081e2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	687a      	ldr	r2, [r7, #4]
 80081ea:	68d2      	ldr	r2, [r2, #12]
 80081ec:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6919      	ldr	r1, [r3, #16]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	041a      	lsls	r2, r3, #16
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	430a      	orrs	r2, r1
 8008200:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fc62 	bl	8008acc <RTC_ExitInitMode>
 8008208:	4603      	mov	r3, r0
 800820a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800820c:	7bfb      	ldrb	r3, [r7, #15]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d113      	bne.n	800823a <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f022 0203 	bic.w	r2, r2, #3
 8008220:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	69da      	ldr	r2, [r3, #28]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	695b      	ldr	r3, [r3, #20]
 8008230:	431a      	orrs	r2, r3
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	430a      	orrs	r2, r1
 8008238:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	22ff      	movs	r2, #255	@ 0xff
 8008240:	625a      	str	r2, [r3, #36]	@ 0x24
 8008242:	e001      	b.n	8008248 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008244:	2300      	movs	r3, #0
 8008246:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008248:	7bfb      	ldrb	r3, [r7, #15]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d103      	bne.n	8008256 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2201      	movs	r2, #1
 8008252:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8008256:	7bfb      	ldrb	r3, [r7, #15]
}
 8008258:	4618      	mov	r0, r3
 800825a:	3710      	adds	r7, #16
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <HAL_RTC_DeInit>:
  *                the configuration information for RTC.
  * @note   This function does not reset the RTC Backup Data registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2202      	movs	r2, #2
 800826c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	22ca      	movs	r2, #202	@ 0xca
 8008276:	625a      	str	r2, [r3, #36]	@ 0x24
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2253      	movs	r2, #83	@ 0x53
 800827e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 fbeb 	bl	8008a5c <RTC_EnterInitMode>
 8008286:	4603      	mov	r3, r0
 8008288:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800828a:	7bfb      	ldrb	r3, [r7, #15]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d132      	bne.n	80082f6 <HAL_RTC_DeInit+0x96>
  {
    /* Reset RTC registers */
    hrtc->Instance->TR = 0x00000000U;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2200      	movs	r2, #0
 8008296:	601a      	str	r2, [r3, #0]
    hrtc->Instance->DR = (RTC_DR_WDU_0 | RTC_DR_MU_0 | RTC_DR_DU_0);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f242 1201 	movw	r2, #8449	@ 0x2101
 80082a0:	605a      	str	r2, [r3, #4]
    hrtc->Instance->CR = 0x00000000U;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2200      	movs	r2, #0
 80082a8:	609a      	str	r2, [r3, #8]
    hrtc->Instance->WUTR = RTC_WUTR_WUT;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80082b2:	615a      	str	r2, [r3, #20]
    hrtc->Instance->PRER = (uint32_t)(RTC_PRER_PREDIV_A | 0x000000FFU);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a1e      	ldr	r2, [pc, #120]	@ (8008334 <HAL_RTC_DeInit+0xd4>)
 80082ba:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ALRMAR   = 0x00000000U;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2200      	movs	r2, #0
 80082c2:	61da      	str	r2, [r3, #28]
    hrtc->Instance->ALRMBR   = 0x00000000U;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2200      	movs	r2, #0
 80082ca:	621a      	str	r2, [r3, #32]
    hrtc->Instance->CALR     = 0x00000000U;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2200      	movs	r2, #0
 80082d2:	63da      	str	r2, [r3, #60]	@ 0x3c
    hrtc->Instance->SHIFTR   = 0x00000000U;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2200      	movs	r2, #0
 80082da:	62da      	str	r2, [r3, #44]	@ 0x2c
    hrtc->Instance->ALRMASSR = 0x00000000U;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2200      	movs	r2, #0
 80082e2:	645a      	str	r2, [r3, #68]	@ 0x44
    hrtc->Instance->ALRMBSSR = 0x00000000U;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2200      	movs	r2, #0
 80082ea:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 fbed 	bl	8008acc <RTC_ExitInitMode>
 80082f2:	4603      	mov	r3, r0
 80082f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	22ff      	movs	r2, #255	@ 0xff
 80082fc:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80082fe:	7bfb      	ldrb	r3, [r7, #15]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d10e      	bne.n	8008322 <HAL_RTC_DeInit+0xc2>
  {
    /* Reset Tamper and alternate functions configuration register */
    hrtc->Instance->TAMPCR = 0x00000000U;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2200      	movs	r2, #0
 800830a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Reset Option register */
    hrtc->Instance->OR = 0x00000000U;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2200      	movs	r2, #0
 8008312:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* DeInit the low level hardware: CLOCK, NVIC.*/
    hrtc->MspDeInitCallback(hrtc);
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
    /* De-Initialize RTC MSP */
    HAL_RTC_MspDeInit(hrtc);
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f7fa f955 	bl	80025c4 <HAL_RTC_MspDeInit>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    hrtc->State = HAL_RTC_STATE_RESET;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Release Lock */
  __HAL_UNLOCK(hrtc);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800832a:	7bfb      	ldrb	r3, [r7, #15]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}
 8008334:	007f00ff 	.word	0x007f00ff

08008338 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008338:	b590      	push	{r4, r7, lr}
 800833a:	b087      	sub	sp, #28
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008344:	2300      	movs	r3, #0
 8008346:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800834e:	2b01      	cmp	r3, #1
 8008350:	d101      	bne.n	8008356 <HAL_RTC_SetTime+0x1e>
 8008352:	2302      	movs	r3, #2
 8008354:	e08b      	b.n	800846e <HAL_RTC_SetTime+0x136>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2202      	movs	r2, #2
 8008362:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d126      	bne.n	80083ba <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008376:	2b00      	cmp	r3, #0
 8008378:	d102      	bne.n	8008380 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	2200      	movs	r2, #0
 800837e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	4618      	mov	r0, r3
 8008386:	f000 fbc7 	bl	8008b18 <RTC_ByteToBcd2>
 800838a:	4603      	mov	r3, r0
 800838c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	785b      	ldrb	r3, [r3, #1]
 8008392:	4618      	mov	r0, r3
 8008394:	f000 fbc0 	bl	8008b18 <RTC_ByteToBcd2>
 8008398:	4603      	mov	r3, r0
 800839a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800839c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	789b      	ldrb	r3, [r3, #2]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f000 fbb8 	bl	8008b18 <RTC_ByteToBcd2>
 80083a8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80083aa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	78db      	ldrb	r3, [r3, #3]
 80083b2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80083b4:	4313      	orrs	r3, r2
 80083b6:	617b      	str	r3, [r7, #20]
 80083b8:	e018      	b.n	80083ec <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d102      	bne.n	80083ce <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2200      	movs	r2, #0
 80083cc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	785b      	ldrb	r3, [r3, #1]
 80083d8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80083da:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80083dc:	68ba      	ldr	r2, [r7, #8]
 80083de:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80083e0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	78db      	ldrb	r3, [r3, #3]
 80083e6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80083e8:	4313      	orrs	r3, r2
 80083ea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	22ca      	movs	r2, #202	@ 0xca
 80083f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2253      	movs	r2, #83	@ 0x53
 80083fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f000 fb2d 	bl	8008a5c <RTC_EnterInitMode>
 8008402:	4603      	mov	r3, r0
 8008404:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008406:	7cfb      	ldrb	r3, [r7, #19]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d120      	bne.n	800844e <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008416:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800841a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	689a      	ldr	r2, [r3, #8]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800842a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6899      	ldr	r1, [r3, #8]
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	68da      	ldr	r2, [r3, #12]
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	691b      	ldr	r3, [r3, #16]
 800843a:	431a      	orrs	r2, r3
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	430a      	orrs	r2, r1
 8008442:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008444:	68f8      	ldr	r0, [r7, #12]
 8008446:	f000 fb41 	bl	8008acc <RTC_ExitInitMode>
 800844a:	4603      	mov	r3, r0
 800844c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800844e:	7cfb      	ldrb	r3, [r7, #19]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d103      	bne.n	800845c <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	22ff      	movs	r2, #255	@ 0xff
 8008462:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2200      	movs	r2, #0
 8008468:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800846c:	7cfb      	ldrb	r3, [r7, #19]
}
 800846e:	4618      	mov	r0, r3
 8008470:	371c      	adds	r7, #28
 8008472:	46bd      	mov	sp, r7
 8008474:	bd90      	pop	{r4, r7, pc}

08008476 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b086      	sub	sp, #24
 800847a:	af00      	add	r7, sp, #0
 800847c:	60f8      	str	r0, [r7, #12]
 800847e:	60b9      	str	r1, [r7, #8]
 8008480:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008482:	2300      	movs	r3, #0
 8008484:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80084a8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80084ac:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	0c1b      	lsrs	r3, r3, #16
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80084b8:	b2da      	uxtb	r2, r3
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	0a1b      	lsrs	r3, r3, #8
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084c8:	b2da      	uxtb	r2, r3
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084d6:	b2da      	uxtb	r2, r3
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	0d9b      	lsrs	r3, r3, #22
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	b2da      	uxtb	r2, r3
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d11a      	bne.n	8008528 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	4618      	mov	r0, r3
 80084f8:	f000 fb2c 	bl	8008b54 <RTC_Bcd2ToByte>
 80084fc:	4603      	mov	r3, r0
 80084fe:	461a      	mov	r2, r3
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	785b      	ldrb	r3, [r3, #1]
 8008508:	4618      	mov	r0, r3
 800850a:	f000 fb23 	bl	8008b54 <RTC_Bcd2ToByte>
 800850e:	4603      	mov	r3, r0
 8008510:	461a      	mov	r2, r3
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	789b      	ldrb	r3, [r3, #2]
 800851a:	4618      	mov	r0, r3
 800851c:	f000 fb1a 	bl	8008b54 <RTC_Bcd2ToByte>
 8008520:	4603      	mov	r3, r0
 8008522:	461a      	mov	r2, r3
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	3718      	adds	r7, #24
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008532:	b590      	push	{r4, r7, lr}
 8008534:	b087      	sub	sp, #28
 8008536:	af00      	add	r7, sp, #0
 8008538:	60f8      	str	r0, [r7, #12]
 800853a:	60b9      	str	r1, [r7, #8]
 800853c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800853e:	2300      	movs	r3, #0
 8008540:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008548:	2b01      	cmp	r3, #1
 800854a:	d101      	bne.n	8008550 <HAL_RTC_SetDate+0x1e>
 800854c:	2302      	movs	r3, #2
 800854e:	e075      	b.n	800863c <HAL_RTC_SetDate+0x10a>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2202      	movs	r2, #2
 800855c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d10e      	bne.n	8008584 <HAL_RTC_SetDate+0x52>
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	785b      	ldrb	r3, [r3, #1]
 800856a:	f003 0310 	and.w	r3, r3, #16
 800856e:	2b00      	cmp	r3, #0
 8008570:	d008      	beq.n	8008584 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	785b      	ldrb	r3, [r3, #1]
 8008576:	f023 0310 	bic.w	r3, r3, #16
 800857a:	b2db      	uxtb	r3, r3
 800857c:	330a      	adds	r3, #10
 800857e:	b2da      	uxtb	r2, r3
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d11c      	bne.n	80085c4 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	78db      	ldrb	r3, [r3, #3]
 800858e:	4618      	mov	r0, r3
 8008590:	f000 fac2 	bl	8008b18 <RTC_ByteToBcd2>
 8008594:	4603      	mov	r3, r0
 8008596:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	785b      	ldrb	r3, [r3, #1]
 800859c:	4618      	mov	r0, r3
 800859e:	f000 fabb 	bl	8008b18 <RTC_ByteToBcd2>
 80085a2:	4603      	mov	r3, r0
 80085a4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80085a6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	789b      	ldrb	r3, [r3, #2]
 80085ac:	4618      	mov	r0, r3
 80085ae:	f000 fab3 	bl	8008b18 <RTC_ByteToBcd2>
 80085b2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80085b4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80085be:	4313      	orrs	r3, r2
 80085c0:	617b      	str	r3, [r7, #20]
 80085c2:	e00e      	b.n	80085e2 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	78db      	ldrb	r3, [r3, #3]
 80085c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	785b      	ldrb	r3, [r3, #1]
 80085ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80085d0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80085d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80085de:	4313      	orrs	r3, r2
 80085e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	22ca      	movs	r2, #202	@ 0xca
 80085e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	2253      	movs	r2, #83	@ 0x53
 80085f0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80085f2:	68f8      	ldr	r0, [r7, #12]
 80085f4:	f000 fa32 	bl	8008a5c <RTC_EnterInitMode>
 80085f8:	4603      	mov	r3, r0
 80085fa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80085fc:	7cfb      	ldrb	r3, [r7, #19]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d10c      	bne.n	800861c <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800860c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008610:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f000 fa5a 	bl	8008acc <RTC_ExitInitMode>
 8008618:	4603      	mov	r3, r0
 800861a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800861c:	7cfb      	ldrb	r3, [r7, #19]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d103      	bne.n	800862a <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	22ff      	movs	r2, #255	@ 0xff
 8008630:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800863a:	7cfb      	ldrb	r3, [r7, #19]
}
 800863c:	4618      	mov	r0, r3
 800863e:	371c      	adds	r7, #28
 8008640:	46bd      	mov	sp, r7
 8008642:	bd90      	pop	{r4, r7, pc}

08008644 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b086      	sub	sp, #24
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008650:	2300      	movs	r3, #0
 8008652:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800865e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008662:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	0c1b      	lsrs	r3, r3, #16
 8008668:	b2da      	uxtb	r2, r3
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	0a1b      	lsrs	r3, r3, #8
 8008672:	b2db      	uxtb	r3, r3
 8008674:	f003 031f 	and.w	r3, r3, #31
 8008678:	b2da      	uxtb	r2, r3
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	b2db      	uxtb	r3, r3
 8008682:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008686:	b2da      	uxtb	r2, r3
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	0b5b      	lsrs	r3, r3, #13
 8008690:	b2db      	uxtb	r3, r3
 8008692:	f003 0307 	and.w	r3, r3, #7
 8008696:	b2da      	uxtb	r2, r3
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d11a      	bne.n	80086d8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	78db      	ldrb	r3, [r3, #3]
 80086a6:	4618      	mov	r0, r3
 80086a8:	f000 fa54 	bl	8008b54 <RTC_Bcd2ToByte>
 80086ac:	4603      	mov	r3, r0
 80086ae:	461a      	mov	r2, r3
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	785b      	ldrb	r3, [r3, #1]
 80086b8:	4618      	mov	r0, r3
 80086ba:	f000 fa4b 	bl	8008b54 <RTC_Bcd2ToByte>
 80086be:	4603      	mov	r3, r0
 80086c0:	461a      	mov	r2, r3
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	789b      	ldrb	r3, [r3, #2]
 80086ca:	4618      	mov	r0, r3
 80086cc:	f000 fa42 	bl	8008b54 <RTC_Bcd2ToByte>
 80086d0:	4603      	mov	r3, r0
 80086d2:	461a      	mov	r2, r3
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3718      	adds	r7, #24
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
	...

080086e4 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80086e4:	b590      	push	{r4, r7, lr}
 80086e6:	b089      	sub	sp, #36	@ 0x24
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80086f0:	4ba1      	ldr	r3, [pc, #644]	@ (8008978 <HAL_RTC_SetAlarm_IT+0x294>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4aa1      	ldr	r2, [pc, #644]	@ (800897c <HAL_RTC_SetAlarm_IT+0x298>)
 80086f6:	fba2 2303 	umull	r2, r3, r2, r3
 80086fa:	0adb      	lsrs	r3, r3, #11
 80086fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008700:	fb02 f303 	mul.w	r3, r2, r3
 8008704:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8008706:	2300      	movs	r3, #0
 8008708:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d101      	bne.n	800871c <HAL_RTC_SetAlarm_IT+0x38>
 8008718:	2302      	movs	r3, #2
 800871a:	e128      	b.n	800896e <HAL_RTC_SetAlarm_IT+0x28a>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 2020 	strb.w	r2, [r3, #32]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2202      	movs	r2, #2
 8008728:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d137      	bne.n	80087a2 <HAL_RTC_SetAlarm_IT+0xbe>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800873c:	2b00      	cmp	r3, #0
 800873e:	d102      	bne.n	8008746 <HAL_RTC_SetAlarm_IT+0x62>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	2200      	movs	r2, #0
 8008744:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	4618      	mov	r0, r3
 800874c:	f000 f9e4 	bl	8008b18 <RTC_ByteToBcd2>
 8008750:	4603      	mov	r3, r0
 8008752:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	785b      	ldrb	r3, [r3, #1]
 8008758:	4618      	mov	r0, r3
 800875a:	f000 f9dd 	bl	8008b18 <RTC_ByteToBcd2>
 800875e:	4603      	mov	r3, r0
 8008760:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008762:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	789b      	ldrb	r3, [r3, #2]
 8008768:	4618      	mov	r0, r3
 800876a:	f000 f9d5 	bl	8008b18 <RTC_ByteToBcd2>
 800876e:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008770:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	78db      	ldrb	r3, [r3, #3]
 8008778:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800877a:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008784:	4618      	mov	r0, r3
 8008786:	f000 f9c7 	bl	8008b18 <RTC_ByteToBcd2>
 800878a:	4603      	mov	r3, r0
 800878c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800878e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008796:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800879c:	4313      	orrs	r3, r2
 800879e:	61fb      	str	r3, [r7, #28]
 80087a0:	e023      	b.n	80087ea <HAL_RTC_SetAlarm_IT+0x106>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d102      	bne.n	80087b6 <HAL_RTC_SetAlarm_IT+0xd2>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	2200      	movs	r2, #0
 80087b4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	785b      	ldrb	r3, [r3, #1]
 80087c0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80087c2:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80087c4:	68ba      	ldr	r2, [r7, #8]
 80087c6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80087c8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	78db      	ldrb	r3, [r3, #3]
 80087ce:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80087d0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087d8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80087da:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80087e0:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80087e6:	4313      	orrs	r3, r2
 80087e8:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80087f2:	4313      	orrs	r3, r2
 80087f4:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	22ca      	movs	r2, #202	@ 0xca
 80087fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2253      	movs	r2, #83	@ 0x53
 8008804:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800880a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800880e:	d144      	bne.n	800889a <HAL_RTC_SetAlarm_IT+0x1b6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	689a      	ldr	r2, [r3, #8]
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800881e:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68db      	ldr	r3, [r3, #12]
 8008826:	b2da      	uxtb	r2, r3
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008830:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	3b01      	subs	r3, #1
 8008836:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d10d      	bne.n	800885a <HAL_RTC_SetAlarm_IT+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	22ff      	movs	r2, #255	@ 0xff
 8008844:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	2203      	movs	r2, #3
 800884a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2200      	movs	r2, #0
 8008852:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e089      	b.n	800896e <HAL_RTC_SetAlarm_IT+0x28a>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68db      	ldr	r3, [r3, #12]
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	2b00      	cmp	r3, #0
 8008866:	d0e4      	beq.n	8008832 <HAL_RTC_SetAlarm_IT+0x14e>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	69fa      	ldr	r2, [r7, #28]
 800886e:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	69ba      	ldr	r2, [r7, #24]
 8008876:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	689a      	ldr	r2, [r3, #8]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008886:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689a      	ldr	r2, [r3, #8]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008896:	609a      	str	r2, [r3, #8]
 8008898:	e04e      	b.n	8008938 <HAL_RTC_SetAlarm_IT+0x254>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	689a      	ldr	r2, [r3, #8]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80088a8:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	b2da      	uxtb	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80088ba:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80088bc:	4b2e      	ldr	r3, [pc, #184]	@ (8008978 <HAL_RTC_SetAlarm_IT+0x294>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a2e      	ldr	r2, [pc, #184]	@ (800897c <HAL_RTC_SetAlarm_IT+0x298>)
 80088c2:	fba2 2303 	umull	r2, r3, r2, r3
 80088c6:	0adb      	lsrs	r3, r3, #11
 80088c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80088cc:	fb02 f303 	mul.w	r3, r2, r3
 80088d0:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	3b01      	subs	r3, #1
 80088d6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d10d      	bne.n	80088fa <HAL_RTC_SetAlarm_IT+0x216>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	22ff      	movs	r2, #255	@ 0xff
 80088e4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2203      	movs	r2, #3
 80088ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e039      	b.n	800896e <HAL_RTC_SetAlarm_IT+0x28a>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	f003 0302 	and.w	r3, r3, #2
 8008904:	2b00      	cmp	r3, #0
 8008906:	d0e4      	beq.n	80088d2 <HAL_RTC_SetAlarm_IT+0x1ee>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	69fa      	ldr	r2, [r7, #28]
 800890e:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	69ba      	ldr	r2, [r7, #24]
 8008916:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	689a      	ldr	r2, [r3, #8]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008926:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	689a      	ldr	r2, [r3, #8]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008936:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8008938:	4b11      	ldr	r3, [pc, #68]	@ (8008980 <HAL_RTC_SetAlarm_IT+0x29c>)
 800893a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800893e:	4a10      	ldr	r2, [pc, #64]	@ (8008980 <HAL_RTC_SetAlarm_IT+0x29c>)
 8008940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008944:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8008948:	4b0d      	ldr	r3, [pc, #52]	@ (8008980 <HAL_RTC_SetAlarm_IT+0x29c>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a0c      	ldr	r2, [pc, #48]	@ (8008980 <HAL_RTC_SetAlarm_IT+0x29c>)
 800894e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008952:	6013      	str	r3, [r2, #0]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	22ff      	movs	r2, #255	@ 0xff
 800895a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3724      	adds	r7, #36	@ 0x24
 8008972:	46bd      	mov	sp, r7
 8008974:	bd90      	pop	{r4, r7, pc}
 8008976:	bf00      	nop
 8008978:	20000028 	.word	0x20000028
 800897c:	10624dd3 	.word	0x10624dd3
 8008980:	58000800 	.word	0x58000800

08008984 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800898c:	4b1f      	ldr	r3, [pc, #124]	@ (8008a0c <HAL_RTC_AlarmIRQHandler+0x88>)
 800898e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008992:	60da      	str	r2, [r3, #12]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d012      	beq.n	80089c8 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00b      	beq.n	80089c8 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	b2da      	uxtb	r2, r3
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80089c0:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f7f9 fc5c 	bl	8002280 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d012      	beq.n	80089fc <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00b      	beq.n	80089fc <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	b2da      	uxtb	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80089f4:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f000 f970 	bl	8008cdc <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8008a04:	bf00      	nop
 8008a06:	3708      	adds	r7, #8
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}
 8008a0c:	58000800 	.word	0x58000800

08008a10 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a0d      	ldr	r2, [pc, #52]	@ (8008a58 <HAL_RTC_WaitForSynchro+0x48>)
 8008a22:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008a24:	f7f9 ff68 	bl	80028f8 <HAL_GetTick>
 8008a28:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008a2a:	e009      	b.n	8008a40 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008a2c:	f7f9 ff64 	bl	80028f8 <HAL_GetTick>
 8008a30:	4602      	mov	r2, r0
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	1ad3      	subs	r3, r2, r3
 8008a36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a3a:	d901      	bls.n	8008a40 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	e007      	b.n	8008a50 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	f003 0320 	and.w	r3, r3, #32
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d0ee      	beq.n	8008a2c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3710      	adds	r7, #16
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	0001ff5f 	.word	0x0001ff5f

08008a5c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008a64:	2300      	movs	r3, #0
 8008a66:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68db      	ldr	r3, [r3, #12]
 8008a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d123      	bne.n	8008ac2 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68da      	ldr	r2, [r3, #12]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008a88:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008a8a:	f7f9 ff35 	bl	80028f8 <HAL_GetTick>
 8008a8e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008a90:	e00d      	b.n	8008aae <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008a92:	f7f9 ff31 	bl	80028f8 <HAL_GetTick>
 8008a96:	4602      	mov	r2, r0
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	1ad3      	subs	r3, r2, r3
 8008a9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008aa0:	d905      	bls.n	8008aae <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2204      	movs	r2, #4
 8008aa6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8008aaa:	2301      	movs	r3, #1
 8008aac:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d102      	bne.n	8008ac2 <RTC_EnterInitMode+0x66>
 8008abc:	7bfb      	ldrb	r3, [r7, #15]
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d1e7      	bne.n	8008a92 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3710      	adds	r7, #16
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	68da      	ldr	r2, [r3, #12]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ae6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f003 0320 	and.w	r3, r3, #32
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d10b      	bne.n	8008b0e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f7ff ff8a 	bl	8008a10 <HAL_RTC_WaitForSynchro>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d005      	beq.n	8008b0e <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2204      	movs	r2, #4
 8008b06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3710      	adds	r7, #16
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}

08008b18 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	4603      	mov	r3, r0
 8008b20:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008b22:	2300      	movs	r3, #0
 8008b24:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008b26:	e005      	b.n	8008b34 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	3b0a      	subs	r3, #10
 8008b32:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008b34:	79fb      	ldrb	r3, [r7, #7]
 8008b36:	2b09      	cmp	r3, #9
 8008b38:	d8f6      	bhi.n	8008b28 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	011b      	lsls	r3, r3, #4
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	79fb      	ldrb	r3, [r7, #7]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	b2db      	uxtb	r3, r3
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3714      	adds	r7, #20
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8008b62:	79fb      	ldrb	r3, [r7, #7]
 8008b64:	091b      	lsrs	r3, r3, #4
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	461a      	mov	r2, r3
 8008b6a:	4613      	mov	r3, r2
 8008b6c:	009b      	lsls	r3, r3, #2
 8008b6e:	4413      	add	r3, r2
 8008b70:	005b      	lsls	r3, r3, #1
 8008b72:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	b2da      	uxtb	r2, r3
 8008b78:	79fb      	ldrb	r3, [r7, #7]
 8008b7a:	f003 030f 	and.w	r3, r3, #15
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	4413      	add	r3, r2
 8008b82:	b2db      	uxtb	r3, r3
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3714      	adds	r7, #20
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d101      	bne.n	8008bae <HAL_RTCEx_SetWakeUpTimer+0x1e>
 8008baa:	2302      	movs	r3, #2
 8008bac:	e092      	b.n	8008cd4 <HAL_RTCEx_SetWakeUpTimer+0x144>
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2202      	movs	r2, #2
 8008bba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	22ca      	movs	r2, #202	@ 0xca
 8008bc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	2253      	movs	r2, #83	@ 0x53
 8008bcc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d020      	beq.n	8008c1e <HAL_RTCEx_SetWakeUpTimer+0x8e>
  {
    tickstart = HAL_GetTick();
 8008bdc:	f7f9 fe8c 	bl	80028f8 <HAL_GetTick>
 8008be0:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8008be2:	e015      	b.n	8008c10 <HAL_RTCEx_SetWakeUpTimer+0x80>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008be4:	f7f9 fe88 	bl	80028f8 <HAL_GetTick>
 8008be8:	4602      	mov	r2, r0
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	1ad3      	subs	r3, r2, r3
 8008bee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008bf2:	d90d      	bls.n	8008c10 <HAL_RTCEx_SetWakeUpTimer+0x80>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	22ff      	movs	r2, #255	@ 0xff
 8008bfa:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2203      	movs	r2, #3
 8008c00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008c0c:	2303      	movs	r3, #3
 8008c0e:	e061      	b.n	8008cd4 <HAL_RTCEx_SetWakeUpTimer+0x144>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	f003 0304 	and.w	r3, r3, #4
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1e2      	bne.n	8008be4 <HAL_RTCEx_SetWakeUpTimer+0x54>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	689a      	ldr	r2, [r3, #8]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c2c:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	b2da      	uxtb	r2, r3
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8008c3e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008c40:	f7f9 fe5a 	bl	80028f8 <HAL_GetTick>
 8008c44:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8008c46:	e015      	b.n	8008c74 <HAL_RTCEx_SetWakeUpTimer+0xe4>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c48:	f7f9 fe56 	bl	80028f8 <HAL_GetTick>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	1ad3      	subs	r3, r2, r3
 8008c52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c56:	d90d      	bls.n	8008c74 <HAL_RTCEx_SetWakeUpTimer+0xe4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	22ff      	movs	r2, #255	@ 0xff
 8008c5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2203      	movs	r2, #3
 8008c64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e02f      	b.n	8008cd4 <HAL_RTCEx_SetWakeUpTimer+0x144>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	f003 0304 	and.w	r3, r3, #4
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0e2      	beq.n	8008c48 <HAL_RTCEx_SetWakeUpTimer+0xb8>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689a      	ldr	r2, [r3, #8]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f022 0207 	bic.w	r2, r2, #7
 8008c90:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	6899      	ldr	r1, [r3, #8]
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	430a      	orrs	r2, r1
 8008ca0:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68ba      	ldr	r2, [r7, #8]
 8008ca8:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	689a      	ldr	r2, [r3, #8]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008cb8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	22ff      	movs	r2, #255	@ 0xff
 8008cc0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3718      	adds	r7, #24
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b082      	sub	sp, #8
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d101      	bne.n	8008d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e049      	b.n	8008d96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d106      	bne.n	8008d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f7f9 fc6c 	bl	80025f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2202      	movs	r2, #2
 8008d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681a      	ldr	r2, [r3, #0]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	3304      	adds	r3, #4
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	4610      	mov	r0, r2
 8008d30:	f000 fa7c 	bl	800922c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2201      	movs	r2, #1
 8008d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2201      	movs	r2, #1
 8008d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2201      	movs	r2, #1
 8008d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2201      	movs	r2, #1
 8008d88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d94:	2300      	movs	r3, #0
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3708      	adds	r7, #8
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
	...

08008da0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b085      	sub	sp, #20
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d001      	beq.n	8008db8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008db4:	2301      	movs	r3, #1
 8008db6:	e036      	b.n	8008e26 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2202      	movs	r2, #2
 8008dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	68da      	ldr	r2, [r3, #12]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f042 0201 	orr.w	r2, r2, #1
 8008dce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a17      	ldr	r2, [pc, #92]	@ (8008e34 <HAL_TIM_Base_Start_IT+0x94>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d004      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x44>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008de2:	d115      	bne.n	8008e10 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	689a      	ldr	r2, [r3, #8]
 8008dea:	4b13      	ldr	r3, [pc, #76]	@ (8008e38 <HAL_TIM_Base_Start_IT+0x98>)
 8008dec:	4013      	ands	r3, r2
 8008dee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2b06      	cmp	r3, #6
 8008df4:	d015      	beq.n	8008e22 <HAL_TIM_Base_Start_IT+0x82>
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dfc:	d011      	beq.n	8008e22 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f042 0201 	orr.w	r2, r2, #1
 8008e0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e0e:	e008      	b.n	8008e22 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	681a      	ldr	r2, [r3, #0]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f042 0201 	orr.w	r2, r2, #1
 8008e1e:	601a      	str	r2, [r3, #0]
 8008e20:	e000      	b.n	8008e24 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e22:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008e24:	2300      	movs	r3, #0
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	40012c00 	.word	0x40012c00
 8008e38:	00010007 	.word	0x00010007

08008e3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	f003 0302 	and.w	r3, r3, #2
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d020      	beq.n	8008ea0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f003 0302 	and.w	r3, r3, #2
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d01b      	beq.n	8008ea0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f06f 0202 	mvn.w	r2, #2
 8008e70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2201      	movs	r2, #1
 8008e76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	f003 0303 	and.w	r3, r3, #3
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d003      	beq.n	8008e8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f9b2 	bl	80091f0 <HAL_TIM_IC_CaptureCallback>
 8008e8c:	e005      	b.n	8008e9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 f9a4 	bl	80091dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 f9b5 	bl	8009204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f003 0304 	and.w	r3, r3, #4
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d020      	beq.n	8008eec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f003 0304 	and.w	r3, r3, #4
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d01b      	beq.n	8008eec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f06f 0204 	mvn.w	r2, #4
 8008ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2202      	movs	r2, #2
 8008ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	699b      	ldr	r3, [r3, #24]
 8008eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d003      	beq.n	8008eda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 f98c 	bl	80091f0 <HAL_TIM_IC_CaptureCallback>
 8008ed8:	e005      	b.n	8008ee6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 f97e 	bl	80091dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 f98f 	bl	8009204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	f003 0308 	and.w	r3, r3, #8
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d020      	beq.n	8008f38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f003 0308 	and.w	r3, r3, #8
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d01b      	beq.n	8008f38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f06f 0208 	mvn.w	r2, #8
 8008f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2204      	movs	r2, #4
 8008f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	69db      	ldr	r3, [r3, #28]
 8008f16:	f003 0303 	and.w	r3, r3, #3
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d003      	beq.n	8008f26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 f966 	bl	80091f0 <HAL_TIM_IC_CaptureCallback>
 8008f24:	e005      	b.n	8008f32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f958 	bl	80091dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 f969 	bl	8009204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	f003 0310 	and.w	r3, r3, #16
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d020      	beq.n	8008f84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f003 0310 	and.w	r3, r3, #16
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d01b      	beq.n	8008f84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f06f 0210 	mvn.w	r2, #16
 8008f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2208      	movs	r2, #8
 8008f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f940 	bl	80091f0 <HAL_TIM_IC_CaptureCallback>
 8008f70:	e005      	b.n	8008f7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f932 	bl	80091dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 f943 	bl	8009204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	f003 0301 	and.w	r3, r3, #1
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00c      	beq.n	8008fa8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f003 0301 	and.w	r3, r3, #1
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d007      	beq.n	8008fa8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f06f 0201 	mvn.w	r2, #1
 8008fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f7f9 f81c 	bl	8001fe0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d104      	bne.n	8008fbc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d00c      	beq.n	8008fd6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d007      	beq.n	8008fd6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 fa9b 	bl	800950c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00c      	beq.n	8008ffa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d007      	beq.n	8008ffa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 fa93 	bl	8009520 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009000:	2b00      	cmp	r3, #0
 8009002:	d00c      	beq.n	800901e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800900a:	2b00      	cmp	r3, #0
 800900c:	d007      	beq.n	800901e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f8fd 	bl	8009218 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	f003 0320 	and.w	r3, r3, #32
 8009024:	2b00      	cmp	r3, #0
 8009026:	d00c      	beq.n	8009042 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f003 0320 	and.w	r3, r3, #32
 800902e:	2b00      	cmp	r3, #0
 8009030:	d007      	beq.n	8009042 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f06f 0220 	mvn.w	r2, #32
 800903a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 fa5b 	bl	80094f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009042:	bf00      	nop
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b084      	sub	sp, #16
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
 8009052:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009054:	2300      	movs	r3, #0
 8009056:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800905e:	2b01      	cmp	r3, #1
 8009060:	d101      	bne.n	8009066 <HAL_TIM_ConfigClockSource+0x1c>
 8009062:	2302      	movs	r3, #2
 8009064:	e0b6      	b.n	80091d4 <HAL_TIM_ConfigClockSource+0x18a>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2201      	movs	r2, #1
 800906a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2202      	movs	r2, #2
 8009072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8009084:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009088:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009090:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090a2:	d03e      	beq.n	8009122 <HAL_TIM_ConfigClockSource+0xd8>
 80090a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090a8:	f200 8087 	bhi.w	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090b0:	f000 8086 	beq.w	80091c0 <HAL_TIM_ConfigClockSource+0x176>
 80090b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090b8:	d87f      	bhi.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090ba:	2b70      	cmp	r3, #112	@ 0x70
 80090bc:	d01a      	beq.n	80090f4 <HAL_TIM_ConfigClockSource+0xaa>
 80090be:	2b70      	cmp	r3, #112	@ 0x70
 80090c0:	d87b      	bhi.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090c2:	2b60      	cmp	r3, #96	@ 0x60
 80090c4:	d050      	beq.n	8009168 <HAL_TIM_ConfigClockSource+0x11e>
 80090c6:	2b60      	cmp	r3, #96	@ 0x60
 80090c8:	d877      	bhi.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090ca:	2b50      	cmp	r3, #80	@ 0x50
 80090cc:	d03c      	beq.n	8009148 <HAL_TIM_ConfigClockSource+0xfe>
 80090ce:	2b50      	cmp	r3, #80	@ 0x50
 80090d0:	d873      	bhi.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090d2:	2b40      	cmp	r3, #64	@ 0x40
 80090d4:	d058      	beq.n	8009188 <HAL_TIM_ConfigClockSource+0x13e>
 80090d6:	2b40      	cmp	r3, #64	@ 0x40
 80090d8:	d86f      	bhi.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090da:	2b30      	cmp	r3, #48	@ 0x30
 80090dc:	d064      	beq.n	80091a8 <HAL_TIM_ConfigClockSource+0x15e>
 80090de:	2b30      	cmp	r3, #48	@ 0x30
 80090e0:	d86b      	bhi.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090e2:	2b20      	cmp	r3, #32
 80090e4:	d060      	beq.n	80091a8 <HAL_TIM_ConfigClockSource+0x15e>
 80090e6:	2b20      	cmp	r3, #32
 80090e8:	d867      	bhi.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d05c      	beq.n	80091a8 <HAL_TIM_ConfigClockSource+0x15e>
 80090ee:	2b10      	cmp	r3, #16
 80090f0:	d05a      	beq.n	80091a8 <HAL_TIM_ConfigClockSource+0x15e>
 80090f2:	e062      	b.n	80091ba <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009104:	f000 f978 	bl	80093f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009116:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	68ba      	ldr	r2, [r7, #8]
 800911e:	609a      	str	r2, [r3, #8]
      break;
 8009120:	e04f      	b.n	80091c2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009132:	f000 f961 	bl	80093f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	689a      	ldr	r2, [r3, #8]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009144:	609a      	str	r2, [r3, #8]
      break;
 8009146:	e03c      	b.n	80091c2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009154:	461a      	mov	r2, r3
 8009156:	f000 f8d3 	bl	8009300 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2150      	movs	r1, #80	@ 0x50
 8009160:	4618      	mov	r0, r3
 8009162:	f000 f92c 	bl	80093be <TIM_ITRx_SetConfig>
      break;
 8009166:	e02c      	b.n	80091c2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009174:	461a      	mov	r2, r3
 8009176:	f000 f8f2 	bl	800935e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2160      	movs	r1, #96	@ 0x60
 8009180:	4618      	mov	r0, r3
 8009182:	f000 f91c 	bl	80093be <TIM_ITRx_SetConfig>
      break;
 8009186:	e01c      	b.n	80091c2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009194:	461a      	mov	r2, r3
 8009196:	f000 f8b3 	bl	8009300 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	2140      	movs	r1, #64	@ 0x40
 80091a0:	4618      	mov	r0, r3
 80091a2:	f000 f90c 	bl	80093be <TIM_ITRx_SetConfig>
      break;
 80091a6:	e00c      	b.n	80091c2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4619      	mov	r1, r3
 80091b2:	4610      	mov	r0, r2
 80091b4:	f000 f903 	bl	80093be <TIM_ITRx_SetConfig>
      break;
 80091b8:	e003      	b.n	80091c2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	73fb      	strb	r3, [r7, #15]
      break;
 80091be:	e000      	b.n	80091c2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80091c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2201      	movs	r2, #1
 80091c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3710      	adds	r7, #16
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}

080091dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80091e4:	bf00      	nop
 80091e6:	370c      	adds	r7, #12
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b083      	sub	sp, #12
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80091f8:	bf00      	nop
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800920c:	bf00      	nop
 800920e:	370c      	adds	r7, #12
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009218:	b480      	push	{r7}
 800921a:	b083      	sub	sp, #12
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009220:	bf00      	nop
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800922c:	b480      	push	{r7}
 800922e:	b085      	sub	sp, #20
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a2d      	ldr	r2, [pc, #180]	@ (80092f4 <TIM_Base_SetConfig+0xc8>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d003      	beq.n	800924c <TIM_Base_SetConfig+0x20>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800924a:	d108      	bne.n	800925e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009252:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	4313      	orrs	r3, r2
 800925c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	4a24      	ldr	r2, [pc, #144]	@ (80092f4 <TIM_Base_SetConfig+0xc8>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d00b      	beq.n	800927e <TIM_Base_SetConfig+0x52>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800926c:	d007      	beq.n	800927e <TIM_Base_SetConfig+0x52>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	4a21      	ldr	r2, [pc, #132]	@ (80092f8 <TIM_Base_SetConfig+0xcc>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d003      	beq.n	800927e <TIM_Base_SetConfig+0x52>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	4a20      	ldr	r2, [pc, #128]	@ (80092fc <TIM_Base_SetConfig+0xd0>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d108      	bne.n	8009290 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009284:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	68db      	ldr	r3, [r3, #12]
 800928a:	68fa      	ldr	r2, [r7, #12]
 800928c:	4313      	orrs	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	695b      	ldr	r3, [r3, #20]
 800929a:	4313      	orrs	r3, r2
 800929c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	689a      	ldr	r2, [r3, #8]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	4a10      	ldr	r2, [pc, #64]	@ (80092f4 <TIM_Base_SetConfig+0xc8>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d007      	beq.n	80092c6 <TIM_Base_SetConfig+0x9a>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4a0f      	ldr	r2, [pc, #60]	@ (80092f8 <TIM_Base_SetConfig+0xcc>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d003      	beq.n	80092c6 <TIM_Base_SetConfig+0x9a>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	4a0e      	ldr	r2, [pc, #56]	@ (80092fc <TIM_Base_SetConfig+0xd0>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d103      	bne.n	80092ce <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	691a      	ldr	r2, [r3, #16]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f043 0204 	orr.w	r2, r3, #4
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	68fa      	ldr	r2, [r7, #12]
 80092e4:	601a      	str	r2, [r3, #0]
}
 80092e6:	bf00      	nop
 80092e8:	3714      	adds	r7, #20
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	40012c00 	.word	0x40012c00
 80092f8:	40014400 	.word	0x40014400
 80092fc:	40014800 	.word	0x40014800

08009300 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009300:	b480      	push	{r7}
 8009302:	b087      	sub	sp, #28
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	6a1b      	ldr	r3, [r3, #32]
 8009310:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	6a1b      	ldr	r3, [r3, #32]
 8009316:	f023 0201 	bic.w	r2, r3, #1
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	699b      	ldr	r3, [r3, #24]
 8009322:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800932a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	011b      	lsls	r3, r3, #4
 8009330:	693a      	ldr	r2, [r7, #16]
 8009332:	4313      	orrs	r3, r2
 8009334:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	f023 030a 	bic.w	r3, r3, #10
 800933c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	4313      	orrs	r3, r2
 8009344:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	693a      	ldr	r2, [r7, #16]
 800934a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	697a      	ldr	r2, [r7, #20]
 8009350:	621a      	str	r2, [r3, #32]
}
 8009352:	bf00      	nop
 8009354:	371c      	adds	r7, #28
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr

0800935e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800935e:	b480      	push	{r7}
 8009360:	b087      	sub	sp, #28
 8009362:	af00      	add	r7, sp, #0
 8009364:	60f8      	str	r0, [r7, #12]
 8009366:	60b9      	str	r1, [r7, #8]
 8009368:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6a1b      	ldr	r3, [r3, #32]
 800936e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6a1b      	ldr	r3, [r3, #32]
 8009374:	f023 0210 	bic.w	r2, r3, #16
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	699b      	ldr	r3, [r3, #24]
 8009380:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009388:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	031b      	lsls	r3, r3, #12
 800938e:	693a      	ldr	r2, [r7, #16]
 8009390:	4313      	orrs	r3, r2
 8009392:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800939a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	011b      	lsls	r3, r3, #4
 80093a0:	697a      	ldr	r2, [r7, #20]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	693a      	ldr	r2, [r7, #16]
 80093aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	697a      	ldr	r2, [r7, #20]
 80093b0:	621a      	str	r2, [r3, #32]
}
 80093b2:	bf00      	nop
 80093b4:	371c      	adds	r7, #28
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr

080093be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80093be:	b480      	push	{r7}
 80093c0:	b085      	sub	sp, #20
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
 80093c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80093d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80093da:	683a      	ldr	r2, [r7, #0]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	4313      	orrs	r3, r2
 80093e0:	f043 0307 	orr.w	r3, r3, #7
 80093e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	68fa      	ldr	r2, [r7, #12]
 80093ea:	609a      	str	r2, [r3, #8]
}
 80093ec:	bf00      	nop
 80093ee:	3714      	adds	r7, #20
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b087      	sub	sp, #28
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	607a      	str	r2, [r7, #4]
 8009404:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009412:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	021a      	lsls	r2, r3, #8
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	431a      	orrs	r2, r3
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	4313      	orrs	r3, r2
 8009420:	697a      	ldr	r2, [r7, #20]
 8009422:	4313      	orrs	r3, r2
 8009424:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	697a      	ldr	r2, [r7, #20]
 800942a:	609a      	str	r2, [r3, #8]
}
 800942c:	bf00      	nop
 800942e:	371c      	adds	r7, #28
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009448:	2b01      	cmp	r3, #1
 800944a:	d101      	bne.n	8009450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800944c:	2302      	movs	r3, #2
 800944e:	e04a      	b.n	80094e6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2202      	movs	r2, #2
 800945c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4a1f      	ldr	r2, [pc, #124]	@ (80094f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8009476:	4293      	cmp	r3, r2
 8009478:	d108      	bne.n	800948c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009480:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	685b      	ldr	r3, [r3, #4]
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	4313      	orrs	r3, r2
 800948a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009492:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	4313      	orrs	r3, r2
 800949c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a12      	ldr	r2, [pc, #72]	@ (80094f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d004      	beq.n	80094ba <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094b8:	d10c      	bne.n	80094d4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	68ba      	ldr	r2, [r7, #8]
 80094c8:	4313      	orrs	r3, r2
 80094ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	68ba      	ldr	r2, [r7, #8]
 80094d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3714      	adds	r7, #20
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr
 80094f2:	bf00      	nop
 80094f4:	40012c00 	.word	0x40012c00

080094f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b083      	sub	sp, #12
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009500:	bf00      	nop
 8009502:	370c      	adds	r7, #12
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009514:	bf00      	nop
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr

08009520 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009528:	bf00      	nop
 800952a:	370c      	adds	r7, #12
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr

08009534 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b088      	sub	sp, #32
 8009538:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800953a:	2300      	movs	r3, #0
 800953c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800953e:	f107 0308 	add.w	r3, r7, #8
 8009542:	2218      	movs	r2, #24
 8009544:	2100      	movs	r1, #0
 8009546:	4618      	mov	r0, r3
 8009548:	f001 f92d 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800954c:	233f      	movs	r3, #63	@ 0x3f
 800954e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8009550:	2381      	movs	r3, #129	@ 0x81
 8009552:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009554:	1dfb      	adds	r3, r7, #7
 8009556:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009558:	2301      	movs	r3, #1
 800955a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800955c:	f107 0308 	add.w	r3, r7, #8
 8009560:	2100      	movs	r1, #0
 8009562:	4618      	mov	r0, r3
 8009564:	f001 fba8 	bl	800acb8 <hci_send_req>
 8009568:	4603      	mov	r3, r0
 800956a:	2b00      	cmp	r3, #0
 800956c:	da01      	bge.n	8009572 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800956e:	23ff      	movs	r3, #255	@ 0xff
 8009570:	e000      	b.n	8009574 <aci_gap_set_non_discoverable+0x40>
  return status;
 8009572:	79fb      	ldrb	r3, [r7, #7]
}
 8009574:	4618      	mov	r0, r3
 8009576:	3720      	adds	r7, #32
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800957c:	b5b0      	push	{r4, r5, r7, lr}
 800957e:	b0ce      	sub	sp, #312	@ 0x138
 8009580:	af00      	add	r7, sp, #0
 8009582:	4605      	mov	r5, r0
 8009584:	460c      	mov	r4, r1
 8009586:	4610      	mov	r0, r2
 8009588:	4619      	mov	r1, r3
 800958a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800958e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009592:	462a      	mov	r2, r5
 8009594:	701a      	strb	r2, [r3, #0]
 8009596:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800959a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800959e:	4622      	mov	r2, r4
 80095a0:	801a      	strh	r2, [r3, #0]
 80095a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80095a6:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 80095aa:	4602      	mov	r2, r0
 80095ac:	801a      	strh	r2, [r3, #0]
 80095ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80095b2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80095b6:	460a      	mov	r2, r1
 80095b8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 80095ba:	f107 0310 	add.w	r3, r7, #16
 80095be:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80095c2:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80095c6:	3308      	adds	r3, #8
 80095c8:	f107 0210 	add.w	r2, r7, #16
 80095cc:	4413      	add	r3, r2
 80095ce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80095d2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80095d6:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80095da:	4413      	add	r3, r2
 80095dc:	3309      	adds	r3, #9
 80095de:	f107 0210 	add.w	r2, r7, #16
 80095e2:	4413      	add	r3, r2
 80095e4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80095e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80095ec:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80095f0:	2200      	movs	r2, #0
 80095f2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80095f4:	2300      	movs	r3, #0
 80095f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 80095fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80095fe:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009602:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8009606:	7812      	ldrb	r2, [r2, #0]
 8009608:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800960a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800960e:	3301      	adds	r3, #1
 8009610:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8009614:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009618:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800961c:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8009620:	8812      	ldrh	r2, [r2, #0]
 8009622:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8009626:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800962a:	3302      	adds	r3, #2
 800962c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8009630:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009634:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009638:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800963c:	8812      	ldrh	r2, [r2, #0]
 800963e:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8009642:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009646:	3302      	adds	r3, #2
 8009648:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800964c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009650:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009654:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009658:	7812      	ldrb	r2, [r2, #0]
 800965a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800965c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009660:	3301      	adds	r3, #1
 8009662:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8009666:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800966a:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800966e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8009670:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009674:	3301      	adds	r3, #1
 8009676:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800967a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800967e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8009682:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8009684:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009688:	3301      	adds	r3, #1
 800968a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800968e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009692:	3308      	adds	r3, #8
 8009694:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8009698:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800969c:	4618      	mov	r0, r3
 800969e:	f001 f872 	bl	800a786 <Osal_MemCpy>
    index_input += Local_Name_Length;
 80096a2:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80096a6:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80096aa:	4413      	add	r3, r2
 80096ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 80096b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80096b4:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80096b8:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80096ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80096be:	3301      	adds	r3, #1
 80096c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 80096c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80096c8:	3301      	adds	r3, #1
 80096ca:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80096ce:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 80096d2:	4618      	mov	r0, r3
 80096d4:	f001 f857 	bl	800a786 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80096d8:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80096dc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80096e0:	4413      	add	r3, r2
 80096e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 80096e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80096ea:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80096ee:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80096f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80096f4:	3302      	adds	r3, #2
 80096f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 80096fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80096fe:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8009702:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8009704:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009708:	3302      	adds	r3, #2
 800970a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800970e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009712:	2218      	movs	r2, #24
 8009714:	2100      	movs	r1, #0
 8009716:	4618      	mov	r0, r3
 8009718:	f001 f845 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800971c:	233f      	movs	r3, #63	@ 0x3f
 800971e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8009722:	2383      	movs	r3, #131	@ 0x83
 8009724:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009728:	f107 0310 	add.w	r3, r7, #16
 800972c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009730:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009734:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009738:	f107 030f 	add.w	r3, r7, #15
 800973c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009740:	2301      	movs	r3, #1
 8009742:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009746:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800974a:	2100      	movs	r1, #0
 800974c:	4618      	mov	r0, r3
 800974e:	f001 fab3 	bl	800acb8 <hci_send_req>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	da01      	bge.n	800975c <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8009758:	23ff      	movs	r3, #255	@ 0xff
 800975a:	e004      	b.n	8009766 <aci_gap_set_discoverable+0x1ea>
  return status;
 800975c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009760:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009764:	781b      	ldrb	r3, [r3, #0]
}
 8009766:	4618      	mov	r0, r3
 8009768:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800976c:	46bd      	mov	sp, r7
 800976e:	bdb0      	pop	{r4, r5, r7, pc}

08009770 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b0cc      	sub	sp, #304	@ 0x130
 8009774:	af00      	add	r7, sp, #0
 8009776:	4602      	mov	r2, r0
 8009778:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800977c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009780:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8009782:	f107 0310 	add.w	r3, r7, #16
 8009786:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800978a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800978e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009792:	2200      	movs	r2, #0
 8009794:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009796:	2300      	movs	r3, #0
 8009798:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800979c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80097a0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80097a4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80097a8:	7812      	ldrb	r2, [r2, #0]
 80097aa:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80097ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097b0:	3301      	adds	r3, #1
 80097b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80097b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80097ba:	2218      	movs	r2, #24
 80097bc:	2100      	movs	r1, #0
 80097be:	4618      	mov	r0, r3
 80097c0:	f000 fff1 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 80097c4:	233f      	movs	r3, #63	@ 0x3f
 80097c6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 80097ca:	2385      	movs	r3, #133	@ 0x85
 80097cc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80097d0:	f107 0310 	add.w	r3, r7, #16
 80097d4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80097d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097dc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80097e0:	f107 030f 	add.w	r3, r7, #15
 80097e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80097e8:	2301      	movs	r3, #1
 80097ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80097ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80097f2:	2100      	movs	r1, #0
 80097f4:	4618      	mov	r0, r3
 80097f6:	f001 fa5f 	bl	800acb8 <hci_send_req>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	da01      	bge.n	8009804 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8009800:	23ff      	movs	r3, #255	@ 0xff
 8009802:	e004      	b.n	800980e <aci_gap_set_io_capability+0x9e>
  return status;
 8009804:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009808:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800980c:	781b      	ldrb	r3, [r3, #0]
}
 800980e:	4618      	mov	r0, r3
 8009810:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8009818:	b5b0      	push	{r4, r5, r7, lr}
 800981a:	b0cc      	sub	sp, #304	@ 0x130
 800981c:	af00      	add	r7, sp, #0
 800981e:	4605      	mov	r5, r0
 8009820:	460c      	mov	r4, r1
 8009822:	4610      	mov	r0, r2
 8009824:	4619      	mov	r1, r3
 8009826:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800982a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800982e:	462a      	mov	r2, r5
 8009830:	701a      	strb	r2, [r3, #0]
 8009832:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009836:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800983a:	4622      	mov	r2, r4
 800983c:	701a      	strb	r2, [r3, #0]
 800983e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009842:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009846:	4602      	mov	r2, r0
 8009848:	701a      	strb	r2, [r3, #0]
 800984a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800984e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009852:	460a      	mov	r2, r1
 8009854:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8009856:	f107 0310 	add.w	r3, r7, #16
 800985a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800985e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009862:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009866:	2200      	movs	r2, #0
 8009868:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800986a:	2300      	movs	r3, #0
 800986c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8009870:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009874:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009878:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800987c:	7812      	ldrb	r2, [r2, #0]
 800987e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009880:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009884:	3301      	adds	r3, #1
 8009886:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800988a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800988e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009892:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009896:	7812      	ldrb	r2, [r2, #0]
 8009898:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800989a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800989e:	3301      	adds	r3, #1
 80098a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 80098a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098a8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80098ac:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80098b0:	7812      	ldrb	r2, [r2, #0]
 80098b2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80098b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098b8:	3301      	adds	r3, #1
 80098ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 80098be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098c2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80098c6:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80098ca:	7812      	ldrb	r2, [r2, #0]
 80098cc:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 80098ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098d2:	3301      	adds	r3, #1
 80098d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 80098d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098dc:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 80098e0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80098e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098e6:	3301      	adds	r3, #1
 80098e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 80098ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80098f0:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 80098f4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80098f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098fa:	3301      	adds	r3, #1
 80098fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8009900:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009904:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8009908:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800990a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800990e:	3301      	adds	r3, #1
 8009910:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8009914:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009918:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800991c:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8009920:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009924:	3304      	adds	r3, #4
 8009926:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800992a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800992e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8009932:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8009934:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009938:	3301      	adds	r3, #1
 800993a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800993e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009942:	2218      	movs	r2, #24
 8009944:	2100      	movs	r1, #0
 8009946:	4618      	mov	r0, r3
 8009948:	f000 ff2d 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800994c:	233f      	movs	r3, #63	@ 0x3f
 800994e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 8009952:	2386      	movs	r3, #134	@ 0x86
 8009954:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009958:	f107 0310 	add.w	r3, r7, #16
 800995c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009960:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009964:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009968:	f107 030f 	add.w	r3, r7, #15
 800996c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009970:	2301      	movs	r3, #1
 8009972:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009976:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800997a:	2100      	movs	r1, #0
 800997c:	4618      	mov	r0, r3
 800997e:	f001 f99b 	bl	800acb8 <hci_send_req>
 8009982:	4603      	mov	r3, r0
 8009984:	2b00      	cmp	r3, #0
 8009986:	da01      	bge.n	800998c <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8009988:	23ff      	movs	r3, #255	@ 0xff
 800998a:	e004      	b.n	8009996 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800998c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009990:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009994:	781b      	ldrb	r3, [r3, #0]
}
 8009996:	4618      	mov	r0, r3
 8009998:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800999c:	46bd      	mov	sp, r7
 800999e:	bdb0      	pop	{r4, r5, r7, pc}

080099a0 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b0cc      	sub	sp, #304	@ 0x130
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	4602      	mov	r2, r0
 80099a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099ac:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80099b0:	6019      	str	r1, [r3, #0]
 80099b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099b6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80099ba:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 80099bc:	f107 0310 	add.w	r3, r7, #16
 80099c0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80099c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099c8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80099cc:	2200      	movs	r2, #0
 80099ce:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80099d0:	2300      	movs	r3, #0
 80099d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80099d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80099da:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80099de:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80099e2:	8812      	ldrh	r2, [r2, #0]
 80099e4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80099e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099ea:	3302      	adds	r3, #2
 80099ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 80099f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80099f4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80099f8:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80099fc:	6812      	ldr	r2, [r2, #0]
 80099fe:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8009a02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a06:	3304      	adds	r3, #4
 8009a08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009a0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009a10:	2218      	movs	r2, #24
 8009a12:	2100      	movs	r1, #0
 8009a14:	4618      	mov	r0, r3
 8009a16:	f000 fec6 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009a1a:	233f      	movs	r3, #63	@ 0x3f
 8009a1c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8009a20:	2388      	movs	r3, #136	@ 0x88
 8009a22:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009a26:	f107 0310 	add.w	r3, r7, #16
 8009a2a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009a2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a32:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009a36:	f107 030f 	add.w	r3, r7, #15
 8009a3a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009a3e:	2301      	movs	r3, #1
 8009a40:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009a44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009a48:	2100      	movs	r1, #0
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f001 f934 	bl	800acb8 <hci_send_req>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	da01      	bge.n	8009a5a <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8009a56:	23ff      	movs	r3, #255	@ 0xff
 8009a58:	e004      	b.n	8009a64 <aci_gap_pass_key_resp+0xc4>
  return status;
 8009a5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a5e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009a62:	781b      	ldrb	r3, [r3, #0]
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}

08009a6e <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8009a6e:	b590      	push	{r4, r7, lr}
 8009a70:	b0cd      	sub	sp, #308	@ 0x134
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	4604      	mov	r4, r0
 8009a76:	4608      	mov	r0, r1
 8009a78:	4611      	mov	r1, r2
 8009a7a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a7e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8009a82:	6013      	str	r3, [r2, #0]
 8009a84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a88:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009a8c:	4622      	mov	r2, r4
 8009a8e:	701a      	strb	r2, [r3, #0]
 8009a90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a94:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009a98:	4602      	mov	r2, r0
 8009a9a:	701a      	strb	r2, [r3, #0]
 8009a9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009aa0:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009aa4:	460a      	mov	r2, r1
 8009aa6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8009aa8:	f107 0310 	add.w	r3, r7, #16
 8009aac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009ab0:	f107 0308 	add.w	r3, r7, #8
 8009ab4:	2207      	movs	r2, #7
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f000 fe74 	bl	800a7a6 <Osal_MemSet>
  int index_input = 0;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8009ac4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ac8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009acc:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009ad0:	7812      	ldrb	r2, [r2, #0]
 8009ad2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009ad4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ad8:	3301      	adds	r3, #1
 8009ada:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8009ade:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009ae2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009ae6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009aea:	7812      	ldrb	r2, [r2, #0]
 8009aec:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009aee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009af2:	3301      	adds	r3, #1
 8009af4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8009af8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009afc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009b00:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009b04:	7812      	ldrb	r2, [r2, #0]
 8009b06:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009b08:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b16:	2218      	movs	r2, #24
 8009b18:	2100      	movs	r1, #0
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f000 fe43 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009b20:	233f      	movs	r3, #63	@ 0x3f
 8009b22:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8009b26:	238a      	movs	r3, #138	@ 0x8a
 8009b28:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009b2c:	f107 0310 	add.w	r3, r7, #16
 8009b30:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009b34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b38:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009b3c:	f107 0308 	add.w	r3, r7, #8
 8009b40:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009b44:	2307      	movs	r3, #7
 8009b46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b4e:	2100      	movs	r1, #0
 8009b50:	4618      	mov	r0, r3
 8009b52:	f001 f8b1 	bl	800acb8 <hci_send_req>
 8009b56:	4603      	mov	r3, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	da01      	bge.n	8009b60 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8009b5c:	23ff      	movs	r3, #255	@ 0xff
 8009b5e:	e02e      	b.n	8009bbe <aci_gap_init+0x150>
  if ( resp.Status )
 8009b60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b64:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d005      	beq.n	8009b7a <aci_gap_init+0x10c>
    return resp.Status;
 8009b6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b72:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009b76:	781b      	ldrb	r3, [r3, #0]
 8009b78:	e021      	b.n	8009bbe <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8009b7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b7e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009b82:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009b86:	b29a      	uxth	r2, r3
 8009b88:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b8c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8009b94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b98:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009b9c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8009ba0:	b29a      	uxth	r2, r3
 8009ba2:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8009ba6:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8009ba8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bac:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009bb0:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8009bb4:	b29a      	uxth	r2, r3
 8009bb6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009bba:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd90      	pop	{r4, r7, pc}

08009bc8 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b0cc      	sub	sp, #304	@ 0x130
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	4602      	mov	r2, r0
 8009bd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bd4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009bd8:	6019      	str	r1, [r3, #0]
 8009bda:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bde:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009be2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8009be4:	f107 0310 	add.w	r3, r7, #16
 8009be8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009bec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bf0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8009bfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c02:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c06:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009c0a:	7812      	ldrb	r2, [r2, #0]
 8009c0c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009c0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c12:	3301      	adds	r3, #1
 8009c14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8009c18:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c1c:	1c58      	adds	r0, r3, #1
 8009c1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c22:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009c26:	781a      	ldrb	r2, [r3, #0]
 8009c28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c2c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009c30:	6819      	ldr	r1, [r3, #0]
 8009c32:	f000 fda8 	bl	800a786 <Osal_MemCpy>
  index_input += AdvDataLen;
 8009c36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c3a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009c44:	4413      	add	r3, r2
 8009c46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009c4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c4e:	2218      	movs	r2, #24
 8009c50:	2100      	movs	r1, #0
 8009c52:	4618      	mov	r0, r3
 8009c54:	f000 fda7 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009c58:	233f      	movs	r3, #63	@ 0x3f
 8009c5a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8009c5e:	238e      	movs	r3, #142	@ 0x8e
 8009c60:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009c64:	f107 0310 	add.w	r3, r7, #16
 8009c68:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009c6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009c74:	f107 030f 	add.w	r3, r7, #15
 8009c78:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009c82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c86:	2100      	movs	r1, #0
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f001 f815 	bl	800acb8 <hci_send_req>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	da01      	bge.n	8009c98 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8009c94:	23ff      	movs	r3, #255	@ 0xff
 8009c96:	e004      	b.n	8009ca2 <aci_gap_update_adv_data+0xda>
  return status;
 8009c98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c9c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009ca0:	781b      	ldrb	r3, [r3, #0]
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b088      	sub	sp, #32
 8009cb0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009cb6:	f107 0308 	add.w	r3, r7, #8
 8009cba:	2218      	movs	r2, #24
 8009cbc:	2100      	movs	r1, #0
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f000 fd71 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009cc4:	233f      	movs	r3, #63	@ 0x3f
 8009cc6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8009cc8:	2392      	movs	r3, #146	@ 0x92
 8009cca:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009ccc:	1dfb      	adds	r3, r7, #7
 8009cce:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009cd4:	f107 0308 	add.w	r3, r7, #8
 8009cd8:	2100      	movs	r1, #0
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f000 ffec 	bl	800acb8 <hci_send_req>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	da01      	bge.n	8009cea <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009ce6:	23ff      	movs	r3, #255	@ 0xff
 8009ce8:	e000      	b.n	8009cec <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8009cea:	79fb      	ldrb	r3, [r7, #7]
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3720      	adds	r7, #32
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b0cc      	sub	sp, #304	@ 0x130
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d00:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009d04:	801a      	strh	r2, [r3, #0]
 8009d06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d0a:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009d0e:	460a      	mov	r2, r1
 8009d10:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8009d12:	f107 0310 	add.w	r3, r7, #16
 8009d16:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009d1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009d1e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009d22:	2200      	movs	r2, #0
 8009d24:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009d26:	2300      	movs	r3, #0
 8009d28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009d2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009d30:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009d34:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009d38:	8812      	ldrh	r2, [r2, #0]
 8009d3a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009d3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009d40:	3302      	adds	r3, #2
 8009d42:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8009d46:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009d4a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009d4e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009d52:	7812      	ldrb	r2, [r2, #0]
 8009d54:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009d56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009d60:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009d64:	2218      	movs	r2, #24
 8009d66:	2100      	movs	r1, #0
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f000 fd1c 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009d6e:	233f      	movs	r3, #63	@ 0x3f
 8009d70:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8009d74:	23a5      	movs	r3, #165	@ 0xa5
 8009d76:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009d7a:	f107 0310 	add.w	r3, r7, #16
 8009d7e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009d82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009d86:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009d8a:	f107 030f 	add.w	r3, r7, #15
 8009d8e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009d92:	2301      	movs	r3, #1
 8009d94:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009d98:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009d9c:	2100      	movs	r1, #0
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f000 ff8a 	bl	800acb8 <hci_send_req>
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	da01      	bge.n	8009dae <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8009daa:	23ff      	movs	r3, #255	@ 0xff
 8009dac:	e004      	b.n	8009db8 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8009dae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009db2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009db6:	781b      	ldrb	r3, [r3, #0]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8009dc2:	b580      	push	{r7, lr}
 8009dc4:	b088      	sub	sp, #32
 8009dc6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009dcc:	f107 0308 	add.w	r3, r7, #8
 8009dd0:	2218      	movs	r2, #24
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 fce6 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009dda:	233f      	movs	r3, #63	@ 0x3f
 8009ddc:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8009dde:	f240 1301 	movw	r3, #257	@ 0x101
 8009de2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009de4:	1dfb      	adds	r3, r7, #7
 8009de6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009de8:	2301      	movs	r3, #1
 8009dea:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009dec:	f107 0308 	add.w	r3, r7, #8
 8009df0:	2100      	movs	r1, #0
 8009df2:	4618      	mov	r0, r3
 8009df4:	f000 ff60 	bl	800acb8 <hci_send_req>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	da01      	bge.n	8009e02 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8009dfe:	23ff      	movs	r3, #255	@ 0xff
 8009e00:	e000      	b.n	8009e04 <aci_gatt_init+0x42>
  return status;
 8009e02:	79fb      	ldrb	r3, [r7, #7]
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3720      	adds	r7, #32
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8009e0c:	b590      	push	{r4, r7, lr}
 8009e0e:	b0cf      	sub	sp, #316	@ 0x13c
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	4604      	mov	r4, r0
 8009e14:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8009e18:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8009e1c:	6001      	str	r1, [r0, #0]
 8009e1e:	4610      	mov	r0, r2
 8009e20:	4619      	mov	r1, r3
 8009e22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e26:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009e2a:	4622      	mov	r2, r4
 8009e2c:	701a      	strb	r2, [r3, #0]
 8009e2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e32:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009e36:	4602      	mov	r2, r0
 8009e38:	701a      	strb	r2, [r3, #0]
 8009e3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e3e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009e42:	460a      	mov	r2, r1
 8009e44:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8009e46:	f107 0310 	add.w	r3, r7, #16
 8009e4a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8009e4e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e52:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d00a      	beq.n	8009e72 <aci_gatt_add_service+0x66>
 8009e5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e60:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	d101      	bne.n	8009e6e <aci_gatt_add_service+0x62>
 8009e6a:	2311      	movs	r3, #17
 8009e6c:	e002      	b.n	8009e74 <aci_gatt_add_service+0x68>
 8009e6e:	2301      	movs	r3, #1
 8009e70:	e000      	b.n	8009e74 <aci_gatt_add_service+0x68>
 8009e72:	2303      	movs	r3, #3
 8009e74:	f107 0210 	add.w	r2, r7, #16
 8009e78:	4413      	add	r3, r2
 8009e7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009e7e:	f107 030c 	add.w	r3, r7, #12
 8009e82:	2203      	movs	r2, #3
 8009e84:	2100      	movs	r1, #0
 8009e86:	4618      	mov	r0, r3
 8009e88:	f000 fc8d 	bl	800a7a6 <Osal_MemSet>
  int index_input = 0;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8009e92:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009e96:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009e9a:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8009e9e:	7812      	ldrb	r2, [r2, #0]
 8009ea0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009ea2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8009eac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009eb0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d002      	beq.n	8009ec0 <aci_gatt_add_service+0xb4>
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d004      	beq.n	8009ec8 <aci_gatt_add_service+0xbc>
 8009ebe:	e007      	b.n	8009ed0 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8009ec0:	2302      	movs	r3, #2
 8009ec2:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009ec6:	e005      	b.n	8009ed4 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8009ec8:	2310      	movs	r3, #16
 8009eca:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009ece:	e001      	b.n	8009ed4 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8009ed0:	2397      	movs	r3, #151	@ 0x97
 8009ed2:	e06c      	b.n	8009fae <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8009ed4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009ed8:	1c58      	adds	r0, r3, #1
 8009eda:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8009ede:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009ee2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8009ee6:	6819      	ldr	r1, [r3, #0]
 8009ee8:	f000 fc4d 	bl	800a786 <Osal_MemCpy>
    index_input += size;
 8009eec:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8009ef0:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009ef4:	4413      	add	r3, r2
 8009ef6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8009efa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009efe:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009f02:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009f06:	7812      	ldrb	r2, [r2, #0]
 8009f08:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8009f0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f0e:	3301      	adds	r3, #1
 8009f10:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8009f14:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009f18:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009f1c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009f20:	7812      	ldrb	r2, [r2, #0]
 8009f22:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8009f24:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f28:	3301      	adds	r3, #1
 8009f2a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009f2e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009f32:	2218      	movs	r2, #24
 8009f34:	2100      	movs	r1, #0
 8009f36:	4618      	mov	r0, r3
 8009f38:	f000 fc35 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009f3c:	233f      	movs	r3, #63	@ 0x3f
 8009f3e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8009f42:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8009f46:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009f4a:	f107 0310 	add.w	r3, r7, #16
 8009f4e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009f52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009f56:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009f5a:	f107 030c 	add.w	r3, r7, #12
 8009f5e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009f62:	2303      	movs	r3, #3
 8009f64:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009f68:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009f6c:	2100      	movs	r1, #0
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f000 fea2 	bl	800acb8 <hci_send_req>
 8009f74:	4603      	mov	r3, r0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	da01      	bge.n	8009f7e <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8009f7a:	23ff      	movs	r3, #255	@ 0xff
 8009f7c:	e017      	b.n	8009fae <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8009f7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009f86:	781b      	ldrb	r3, [r3, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d005      	beq.n	8009f98 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8009f8c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f90:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009f94:	781b      	ldrb	r3, [r3, #0]
 8009f96:	e00a      	b.n	8009fae <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8009f98:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009f9c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009fa0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009fa4:	b29a      	uxth	r2, r3
 8009fa6:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8009faa:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd90      	pop	{r4, r7, pc}

08009fb8 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8009fb8:	b590      	push	{r4, r7, lr}
 8009fba:	b0d1      	sub	sp, #324	@ 0x144
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	4608      	mov	r0, r1
 8009fc2:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8009fc6:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8009fca:	600a      	str	r2, [r1, #0]
 8009fcc:	4619      	mov	r1, r3
 8009fce:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009fd2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009fd6:	4622      	mov	r2, r4
 8009fd8:	801a      	strh	r2, [r3, #0]
 8009fda:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009fde:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	701a      	strb	r2, [r3, #0]
 8009fe6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009fea:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8009fee:	460a      	mov	r2, r1
 8009ff0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8009ff2:	f107 0318 	add.w	r3, r7, #24
 8009ff6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8009ffa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009ffe:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	2b01      	cmp	r3, #1
 800a006:	d00a      	beq.n	800a01e <aci_gatt_add_char+0x66>
 800a008:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a00c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	2b02      	cmp	r3, #2
 800a014:	d101      	bne.n	800a01a <aci_gatt_add_char+0x62>
 800a016:	2313      	movs	r3, #19
 800a018:	e002      	b.n	800a020 <aci_gatt_add_char+0x68>
 800a01a:	2303      	movs	r3, #3
 800a01c:	e000      	b.n	800a020 <aci_gatt_add_char+0x68>
 800a01e:	2305      	movs	r3, #5
 800a020:	f107 0218 	add.w	r2, r7, #24
 800a024:	4413      	add	r3, r2
 800a026:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a02a:	f107 0314 	add.w	r3, r7, #20
 800a02e:	2203      	movs	r2, #3
 800a030:	2100      	movs	r1, #0
 800a032:	4618      	mov	r0, r3
 800a034:	f000 fbb7 	bl	800a7a6 <Osal_MemSet>
  int index_input = 0;
 800a038:	2300      	movs	r3, #0
 800a03a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800a03e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800a042:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800a046:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800a04a:	8812      	ldrh	r2, [r2, #0]
 800a04c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a04e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a052:	3302      	adds	r3, #2
 800a054:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800a058:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800a05c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800a060:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800a064:	7812      	ldrb	r2, [r2, #0]
 800a066:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a068:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a06c:	3301      	adds	r3, #1
 800a06e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800a072:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a076:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d002      	beq.n	800a086 <aci_gatt_add_char+0xce>
 800a080:	2b02      	cmp	r3, #2
 800a082:	d004      	beq.n	800a08e <aci_gatt_add_char+0xd6>
 800a084:	e007      	b.n	800a096 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800a086:	2302      	movs	r3, #2
 800a088:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800a08c:	e005      	b.n	800a09a <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800a08e:	2310      	movs	r3, #16
 800a090:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800a094:	e001      	b.n	800a09a <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800a096:	2397      	movs	r3, #151	@ 0x97
 800a098:	e091      	b.n	800a1be <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800a09a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800a09e:	1cd8      	adds	r0, r3, #3
 800a0a0:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800a0a4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a0a8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800a0ac:	6819      	ldr	r1, [r3, #0]
 800a0ae:	f000 fb6a 	bl	800a786 <Osal_MemCpy>
    index_input += size;
 800a0b2:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800a0b6:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a0ba:	4413      	add	r3, r2
 800a0bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800a0c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0c4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800a0c8:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800a0cc:	8812      	ldrh	r2, [r2, #0]
 800a0ce:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800a0d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0d4:	3302      	adds	r3, #2
 800a0d6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800a0da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0de:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800a0e2:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800a0e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800a0ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a0f2:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800a0f6:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800a0f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a0fc:	3301      	adds	r3, #1
 800a0fe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800a102:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a106:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800a10a:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800a10c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a110:	3301      	adds	r3, #1
 800a112:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800a116:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a11a:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800a11e:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800a120:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a124:	3301      	adds	r3, #1
 800a126:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800a12a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a12e:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800a132:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800a134:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a138:	3301      	adds	r3, #1
 800a13a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a13e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a142:	2218      	movs	r2, #24
 800a144:	2100      	movs	r1, #0
 800a146:	4618      	mov	r0, r3
 800a148:	f000 fb2d 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a14c:	233f      	movs	r3, #63	@ 0x3f
 800a14e:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800a152:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800a156:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800a15a:	f107 0318 	add.w	r3, r7, #24
 800a15e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800a162:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a166:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800a16a:	f107 0314 	add.w	r3, r7, #20
 800a16e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800a172:	2303      	movs	r3, #3
 800a174:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a178:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a17c:	2100      	movs	r1, #0
 800a17e:	4618      	mov	r0, r3
 800a180:	f000 fd9a 	bl	800acb8 <hci_send_req>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	da01      	bge.n	800a18e <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800a18a:	23ff      	movs	r3, #255	@ 0xff
 800a18c:	e017      	b.n	800a1be <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800a18e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a192:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d005      	beq.n	800a1a8 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800a19c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a1a0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a1a4:	781b      	ldrb	r3, [r3, #0]
 800a1a6:	e00a      	b.n	800a1be <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800a1a8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a1ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a1b0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a1b4:	b29a      	uxth	r2, r3
 800a1b6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800a1ba:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a1bc:	2300      	movs	r3, #0
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd90      	pop	{r4, r7, pc}

0800a1c8 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800a1c8:	b5b0      	push	{r4, r5, r7, lr}
 800a1ca:	b0cc      	sub	sp, #304	@ 0x130
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	4605      	mov	r5, r0
 800a1d0:	460c      	mov	r4, r1
 800a1d2:	4610      	mov	r0, r2
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1da:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a1de:	462a      	mov	r2, r5
 800a1e0:	801a      	strh	r2, [r3, #0]
 800a1e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a1ea:	4622      	mov	r2, r4
 800a1ec:	801a      	strh	r2, [r3, #0]
 800a1ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1f2:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	701a      	strb	r2, [r3, #0]
 800a1fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1fe:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a202:	460a      	mov	r2, r1
 800a204:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800a206:	f107 0310 	add.w	r3, r7, #16
 800a20a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a20e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a212:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a216:	2200      	movs	r2, #0
 800a218:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a21a:	2300      	movs	r3, #0
 800a21c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800a220:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a224:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a228:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a22c:	8812      	ldrh	r2, [r2, #0]
 800a22e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a230:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a234:	3302      	adds	r3, #2
 800a236:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800a23a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a23e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a242:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a246:	8812      	ldrh	r2, [r2, #0]
 800a248:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800a24a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a24e:	3302      	adds	r3, #2
 800a250:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800a254:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a258:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a25c:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800a260:	7812      	ldrb	r2, [r2, #0]
 800a262:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800a264:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a268:	3301      	adds	r3, #1
 800a26a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800a26e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a272:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a276:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800a27a:	7812      	ldrb	r2, [r2, #0]
 800a27c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800a27e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a282:	3301      	adds	r3, #1
 800a284:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800a288:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a28c:	1d98      	adds	r0, r3, #6
 800a28e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a292:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a296:	781b      	ldrb	r3, [r3, #0]
 800a298:	461a      	mov	r2, r3
 800a29a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800a29e:	f000 fa72 	bl	800a786 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800a2a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2a6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a2b0:	4413      	add	r3, r2
 800a2b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a2b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a2ba:	2218      	movs	r2, #24
 800a2bc:	2100      	movs	r1, #0
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f000 fa71 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a2c4:	233f      	movs	r3, #63	@ 0x3f
 800a2c6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800a2ca:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800a2ce:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a2d2:	f107 0310 	add.w	r3, r7, #16
 800a2d6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a2da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a2de:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a2e2:	f107 030f 	add.w	r3, r7, #15
 800a2e6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a2f0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a2f4:	2100      	movs	r1, #0
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f000 fcde 	bl	800acb8 <hci_send_req>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	da01      	bge.n	800a306 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800a302:	23ff      	movs	r3, #255	@ 0xff
 800a304:	e004      	b.n	800a310 <aci_gatt_update_char_value+0x148>
  return status;
 800a306:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a30a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a30e:	781b      	ldrb	r3, [r3, #0]
}
 800a310:	4618      	mov	r0, r3
 800a312:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a316:	46bd      	mov	sp, r7
 800a318:	bdb0      	pop	{r4, r5, r7, pc}

0800a31a <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800a31a:	b580      	push	{r7, lr}
 800a31c:	b0cc      	sub	sp, #304	@ 0x130
 800a31e:	af00      	add	r7, sp, #0
 800a320:	4602      	mov	r2, r0
 800a322:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a326:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a32a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800a32c:	f107 0310 	add.w	r3, r7, #16
 800a330:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a334:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a338:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a33c:	2200      	movs	r2, #0
 800a33e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a340:	2300      	movs	r3, #0
 800a342:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a346:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a34a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a34e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a352:	8812      	ldrh	r2, [r2, #0]
 800a354:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a356:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a35a:	3302      	adds	r3, #2
 800a35c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a360:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a364:	2218      	movs	r2, #24
 800a366:	2100      	movs	r1, #0
 800a368:	4618      	mov	r0, r3
 800a36a:	f000 fa1c 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a36e:	233f      	movs	r3, #63	@ 0x3f
 800a370:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800a374:	f240 1325 	movw	r3, #293	@ 0x125
 800a378:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a37c:	f107 0310 	add.w	r3, r7, #16
 800a380:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a384:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a388:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a38c:	f107 030f 	add.w	r3, r7, #15
 800a390:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a394:	2301      	movs	r3, #1
 800a396:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a39a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a39e:	2100      	movs	r1, #0
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f000 fc89 	bl	800acb8 <hci_send_req>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	da01      	bge.n	800a3b0 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800a3ac:	23ff      	movs	r3, #255	@ 0xff
 800a3ae:	e004      	b.n	800a3ba <aci_gatt_confirm_indication+0xa0>
  return status;
 800a3b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3b4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a3b8:	781b      	ldrb	r3, [r3, #0]
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}

0800a3c4 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b0cc      	sub	sp, #304	@ 0x130
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3ce:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a3d2:	601a      	str	r2, [r3, #0]
 800a3d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3d8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a3dc:	4602      	mov	r2, r0
 800a3de:	701a      	strb	r2, [r3, #0]
 800a3e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3e4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a3e8:	460a      	mov	r2, r1
 800a3ea:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800a3ec:	f107 0310 	add.w	r3, r7, #16
 800a3f0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a3f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3f8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a400:	2300      	movs	r3, #0
 800a402:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800a406:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a40a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a40e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a412:	7812      	ldrb	r2, [r2, #0]
 800a414:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a416:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a41a:	3301      	adds	r3, #1
 800a41c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800a420:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a424:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a428:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a42c:	7812      	ldrb	r2, [r2, #0]
 800a42e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a430:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a434:	3301      	adds	r3, #1
 800a436:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800a43a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a43e:	1c98      	adds	r0, r3, #2
 800a440:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a444:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a448:	781a      	ldrb	r2, [r3, #0]
 800a44a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a44e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a452:	6819      	ldr	r1, [r3, #0]
 800a454:	f000 f997 	bl	800a786 <Osal_MemCpy>
  index_input += Length;
 800a458:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a45c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a466:	4413      	add	r3, r2
 800a468:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a46c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a470:	2218      	movs	r2, #24
 800a472:	2100      	movs	r1, #0
 800a474:	4618      	mov	r0, r3
 800a476:	f000 f996 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a47a:	233f      	movs	r3, #63	@ 0x3f
 800a47c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800a480:	230c      	movs	r3, #12
 800a482:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a486:	f107 0310 	add.w	r3, r7, #16
 800a48a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a48e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a492:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a496:	f107 030f 	add.w	r3, r7, #15
 800a49a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a4a4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f000 fc04 	bl	800acb8 <hci_send_req>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	da01      	bge.n	800a4ba <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800a4b6:	23ff      	movs	r3, #255	@ 0xff
 800a4b8:	e004      	b.n	800a4c4 <aci_hal_write_config_data+0x100>
  return status;
 800a4ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4be:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a4c2:	781b      	ldrb	r3, [r3, #0]
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b0cc      	sub	sp, #304	@ 0x130
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	4602      	mov	r2, r0
 800a4d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4da:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a4de:	701a      	strb	r2, [r3, #0]
 800a4e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4e4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a4e8:	460a      	mov	r2, r1
 800a4ea:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800a4ec:	f107 0310 	add.w	r3, r7, #16
 800a4f0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a4f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4f8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a500:	2300      	movs	r3, #0
 800a502:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800a506:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a50a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a50e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a512:	7812      	ldrb	r2, [r2, #0]
 800a514:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a516:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a51a:	3301      	adds	r3, #1
 800a51c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800a520:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a524:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a528:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a52c:	7812      	ldrb	r2, [r2, #0]
 800a52e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a530:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a534:	3301      	adds	r3, #1
 800a536:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a53a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a53e:	2218      	movs	r2, #24
 800a540:	2100      	movs	r1, #0
 800a542:	4618      	mov	r0, r3
 800a544:	f000 f92f 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a548:	233f      	movs	r3, #63	@ 0x3f
 800a54a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800a54e:	230f      	movs	r3, #15
 800a550:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a554:	f107 0310 	add.w	r3, r7, #16
 800a558:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a55c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a560:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a564:	f107 030f 	add.w	r3, r7, #15
 800a568:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a56c:	2301      	movs	r3, #1
 800a56e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a572:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a576:	2100      	movs	r1, #0
 800a578:	4618      	mov	r0, r3
 800a57a:	f000 fb9d 	bl	800acb8 <hci_send_req>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	da01      	bge.n	800a588 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800a584:	23ff      	movs	r3, #255	@ 0xff
 800a586:	e004      	b.n	800a592 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800a588:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a58c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a590:	781b      	ldrb	r3, [r3, #0]
}
 800a592:	4618      	mov	r0, r3
 800a594:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b0cc      	sub	sp, #304	@ 0x130
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a5a8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a5ac:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800a5ae:	f107 0310 	add.w	r3, r7, #16
 800a5b2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a5b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a5ba:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a5be:	2200      	movs	r2, #0
 800a5c0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800a5c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a5cc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a5d0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a5d4:	8812      	ldrh	r2, [r2, #0]
 800a5d6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a5d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a5dc:	3302      	adds	r3, #2
 800a5de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a5e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a5e6:	2218      	movs	r2, #24
 800a5e8:	2100      	movs	r1, #0
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f000 f8db 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x3f;
 800a5f0:	233f      	movs	r3, #63	@ 0x3f
 800a5f2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800a5f6:	2318      	movs	r3, #24
 800a5f8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a5fc:	f107 0310 	add.w	r3, r7, #16
 800a600:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a604:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a608:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a60c:	f107 030f 	add.w	r3, r7, #15
 800a610:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a614:	2301      	movs	r3, #1
 800a616:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a61a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a61e:	2100      	movs	r1, #0
 800a620:	4618      	mov	r0, r3
 800a622:	f000 fb49 	bl	800acb8 <hci_send_req>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	da01      	bge.n	800a630 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800a62c:	23ff      	movs	r3, #255	@ 0xff
 800a62e:	e004      	b.n	800a63a <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800a630:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a634:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a638:	781b      	ldrb	r3, [r3, #0]
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}

0800a644 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b088      	sub	sp, #32
 800a648:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a64a:	2300      	movs	r3, #0
 800a64c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a64e:	f107 0308 	add.w	r3, r7, #8
 800a652:	2218      	movs	r2, #24
 800a654:	2100      	movs	r1, #0
 800a656:	4618      	mov	r0, r3
 800a658:	f000 f8a5 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x03;
 800a65c:	2303      	movs	r3, #3
 800a65e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800a660:	2303      	movs	r3, #3
 800a662:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a664:	1dfb      	adds	r3, r7, #7
 800a666:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a668:	2301      	movs	r3, #1
 800a66a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a66c:	f107 0308 	add.w	r3, r7, #8
 800a670:	2100      	movs	r1, #0
 800a672:	4618      	mov	r0, r3
 800a674:	f000 fb20 	bl	800acb8 <hci_send_req>
 800a678:	4603      	mov	r3, r0
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	da01      	bge.n	800a682 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a67e:	23ff      	movs	r3, #255	@ 0xff
 800a680:	e000      	b.n	800a684 <hci_reset+0x40>
  return status;
 800a682:	79fb      	ldrb	r3, [r7, #7]
}
 800a684:	4618      	mov	r0, r3
 800a686:	3720      	adds	r7, #32
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800a68c:	b590      	push	{r4, r7, lr}
 800a68e:	b0cd      	sub	sp, #308	@ 0x134
 800a690:	af00      	add	r7, sp, #0
 800a692:	4604      	mov	r4, r0
 800a694:	4608      	mov	r0, r1
 800a696:	4611      	mov	r1, r2
 800a698:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a69c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a6a0:	4622      	mov	r2, r4
 800a6a2:	701a      	strb	r2, [r3, #0]
 800a6a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6a8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	701a      	strb	r2, [r3, #0]
 800a6b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6b4:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a6b8:	460a      	mov	r2, r1
 800a6ba:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800a6bc:	f107 0310 	add.w	r3, r7, #16
 800a6c0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a6c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6c8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800a6d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a6da:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a6de:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a6e2:	7812      	ldrb	r2, [r2, #0]
 800a6e4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a6e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800a6f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a6f4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a6f8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a6fc:	7812      	ldrb	r2, [r2, #0]
 800a6fe:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a700:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a704:	3301      	adds	r3, #1
 800a706:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800a70a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a70e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a712:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a716:	7812      	ldrb	r2, [r2, #0]
 800a718:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a71a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a71e:	3301      	adds	r3, #1
 800a720:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a724:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a728:	2218      	movs	r2, #24
 800a72a:	2100      	movs	r1, #0
 800a72c:	4618      	mov	r0, r3
 800a72e:	f000 f83a 	bl	800a7a6 <Osal_MemSet>
  rq.ogf = 0x08;
 800a732:	2308      	movs	r3, #8
 800a734:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800a738:	2331      	movs	r3, #49	@ 0x31
 800a73a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a73e:	f107 0310 	add.w	r3, r7, #16
 800a742:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a746:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a74a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a74e:	f107 030f 	add.w	r3, r7, #15
 800a752:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a756:	2301      	movs	r3, #1
 800a758:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a75c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a760:	2100      	movs	r1, #0
 800a762:	4618      	mov	r0, r3
 800a764:	f000 faa8 	bl	800acb8 <hci_send_req>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	da01      	bge.n	800a772 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800a76e:	23ff      	movs	r3, #255	@ 0xff
 800a770:	e004      	b.n	800a77c <hci_le_set_default_phy+0xf0>
  return status;
 800a772:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a776:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a77a:	781b      	ldrb	r3, [r3, #0]
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800a782:	46bd      	mov	sp, r7
 800a784:	bd90      	pop	{r4, r7, pc}

0800a786 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b084      	sub	sp, #16
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	60f8      	str	r0, [r7, #12]
 800a78e:	60b9      	str	r1, [r7, #8]
 800a790:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	68b9      	ldr	r1, [r7, #8]
 800a796:	68f8      	ldr	r0, [r7, #12]
 800a798:	f002 fd1e 	bl	800d1d8 <memcpy>
 800a79c:	4603      	mov	r3, r0
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3710      	adds	r7, #16
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}

0800a7a6 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800a7a6:	b580      	push	{r7, lr}
 800a7a8:	b084      	sub	sp, #16
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	60f8      	str	r0, [r7, #12]
 800a7ae:	60b9      	str	r1, [r7, #8]
 800a7b0:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800a7b2:	687a      	ldr	r2, [r7, #4]
 800a7b4:	68b9      	ldr	r1, [r7, #8]
 800a7b6:	68f8      	ldr	r0, [r7, #12]
 800a7b8:	f002 fce1 	bl	800d17e <memset>
 800a7bc:	4603      	mov	r3, r0
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3710      	adds	r7, #16
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}

0800a7c6 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	af00      	add	r7, sp, #0
  return;
 800a7ca:	bf00      	nop
}
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	af00      	add	r7, sp, #0
  return;
 800a7d8:	bf00      	nop
}
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr

0800a7e2 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800a7e2:	b480      	push	{r7}
 800a7e4:	af00      	add	r7, sp, #0
  return;
 800a7e6:	bf00      	nop
}
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	af00      	add	r7, sp, #0
  return;
 800a7f4:	bf00      	nop
}
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr

0800a7fe <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800a7fe:	b480      	push	{r7}
 800a800:	af00      	add	r7, sp, #0
  return;
 800a802:	bf00      	nop
}
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800a80c:	b480      	push	{r7}
 800a80e:	af00      	add	r7, sp, #0
  return;
 800a810:	bf00      	nop
}
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr

0800a81a <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800a81a:	b480      	push	{r7}
 800a81c:	af00      	add	r7, sp, #0
  return;
 800a81e:	bf00      	nop
}
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr

0800a828 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800a828:	b480      	push	{r7}
 800a82a:	af00      	add	r7, sp, #0
  return;
 800a82c:	bf00      	nop
}
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800a836:	b480      	push	{r7}
 800a838:	af00      	add	r7, sp, #0
  return;
 800a83a:	bf00      	nop
}
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800a844:	b480      	push	{r7}
 800a846:	af00      	add	r7, sp, #0
  return;
 800a848:	bf00      	nop
}
 800a84a:	46bd      	mov	sp, r7
 800a84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a850:	4770      	bx	lr

0800a852 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800a852:	b480      	push	{r7}
 800a854:	af00      	add	r7, sp, #0
  return;
 800a856:	bf00      	nop
}
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800a860:	b480      	push	{r7}
 800a862:	af00      	add	r7, sp, #0
  return;
 800a864:	bf00      	nop
}
 800a866:	46bd      	mov	sp, r7
 800a868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86c:	4770      	bx	lr

0800a86e <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 800a86e:	b480      	push	{r7}
 800a870:	af00      	add	r7, sp, #0
  return;
 800a872:	bf00      	nop
}
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 800a87c:	b480      	push	{r7}
 800a87e:	af00      	add	r7, sp, #0
  return;
 800a880:	bf00      	nop
}
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr

0800a88a <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800a88a:	b480      	push	{r7}
 800a88c:	af00      	add	r7, sp, #0
  return;
 800a88e:	bf00      	nop
}
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr

0800a898 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800a898:	b480      	push	{r7}
 800a89a:	af00      	add	r7, sp, #0
  return;
 800a89c:	bf00      	nop
}
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr

0800a8a6 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800a8a6:	b480      	push	{r7}
 800a8a8:	af00      	add	r7, sp, #0
  return;
 800a8aa:	bf00      	nop
}
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800a8b8:	4b04      	ldr	r3, [pc, #16]	@ (800a8cc <SVCCTL_Init+0x18>)
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800a8be:	4b04      	ldr	r3, [pc, #16]	@ (800a8d0 <SVCCTL_Init+0x1c>)
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800a8c4:	f000 f806 	bl	800a8d4 <SVCCTL_SvcInit>

  return;
 800a8c8:	bf00      	nop
}
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	200000d8 	.word	0x200000d8
 800a8d0:	200000f8 	.word	0x200000f8

0800a8d4 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	af00      	add	r7, sp, #0
  BAS_Init();
 800a8d8:	f7ff ff75 	bl	800a7c6 <BAS_Init>

  BLS_Init();
 800a8dc:	f7ff ff7a 	bl	800a7d4 <BLS_Init>

  CRS_STM_Init();
 800a8e0:	f7ff ff7f 	bl	800a7e2 <CRS_STM_Init>

  DIS_Init();
 800a8e4:	f7ff ff84 	bl	800a7f0 <DIS_Init>

  EDS_STM_Init();
 800a8e8:	f7ff ff89 	bl	800a7fe <EDS_STM_Init>

  HIDS_Init();
 800a8ec:	f7ff ff8e 	bl	800a80c <HIDS_Init>

  HRS_Init();
 800a8f0:	f7ff ff93 	bl	800a81a <HRS_Init>

  HTS_Init();
 800a8f4:	f7ff ff98 	bl	800a828 <HTS_Init>

  IAS_Init();
 800a8f8:	f7ff ff9d 	bl	800a836 <IAS_Init>

  LLS_Init();
 800a8fc:	f7ff ffa2 	bl	800a844 <LLS_Init>

  TPS_Init();
 800a900:	f7ff ffa7 	bl	800a852 <TPS_Init>

  MOTENV_STM_Init();
 800a904:	f7ff ffac 	bl	800a860 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800a908:	f7ff ffb1 	bl	800a86e <P2PS_STM_Init>

  ZDD_STM_Init();
 800a90c:	f7ff ffb6 	bl	800a87c <ZDD_STM_Init>

  OTAS_STM_Init();
 800a910:	f7ff ffbb 	bl	800a88a <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800a914:	f7ff ffc7 	bl	800a8a6 <BVOPUS_STM_Init>

  MESH_Init();
 800a918:	f7ff ffbe 	bl	800a898 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800a91c:	f001 fd72 	bl	800c404 <SVCCTL_InitCustomSvc>
  
  return;
 800a920:	bf00      	nop
}
 800a922:	bd80      	pop	{r7, pc}

0800a924 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800a924:	b480      	push	{r7}
 800a926:	b083      	sub	sp, #12
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800a92c:	4b09      	ldr	r3, [pc, #36]	@ (800a954 <SVCCTL_RegisterSvcHandler+0x30>)
 800a92e:	7f1b      	ldrb	r3, [r3, #28]
 800a930:	4619      	mov	r1, r3
 800a932:	4a08      	ldr	r2, [pc, #32]	@ (800a954 <SVCCTL_RegisterSvcHandler+0x30>)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800a93a:	4b06      	ldr	r3, [pc, #24]	@ (800a954 <SVCCTL_RegisterSvcHandler+0x30>)
 800a93c:	7f1b      	ldrb	r3, [r3, #28]
 800a93e:	3301      	adds	r3, #1
 800a940:	b2da      	uxtb	r2, r3
 800a942:	4b04      	ldr	r3, [pc, #16]	@ (800a954 <SVCCTL_RegisterSvcHandler+0x30>)
 800a944:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800a946:	bf00      	nop
}
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr
 800a952:	bf00      	nop
 800a954:	200000d8 	.word	0x200000d8

0800a958 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b086      	sub	sp, #24
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	3301      	adds	r3, #1
 800a964:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800a966:	2300      	movs	r3, #0
 800a968:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	2bff      	cmp	r3, #255	@ 0xff
 800a970:	d125      	bne.n	800a9be <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800a972:	693b      	ldr	r3, [r7, #16]
 800a974:	3302      	adds	r3, #2
 800a976:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	881b      	ldrh	r3, [r3, #0]
 800a97c:	b29b      	uxth	r3, r3
 800a97e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a982:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a986:	d118      	bne.n	800a9ba <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800a988:	2300      	movs	r3, #0
 800a98a:	757b      	strb	r3, [r7, #21]
 800a98c:	e00d      	b.n	800a9aa <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800a98e:	7d7b      	ldrb	r3, [r7, #21]
 800a990:	4a1a      	ldr	r2, [pc, #104]	@ (800a9fc <SVCCTL_UserEvtRx+0xa4>)
 800a992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	4798      	blx	r3
 800a99a:	4603      	mov	r3, r0
 800a99c:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800a99e:	7dfb      	ldrb	r3, [r7, #23]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d108      	bne.n	800a9b6 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800a9a4:	7d7b      	ldrb	r3, [r7, #21]
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	757b      	strb	r3, [r7, #21]
 800a9aa:	4b14      	ldr	r3, [pc, #80]	@ (800a9fc <SVCCTL_UserEvtRx+0xa4>)
 800a9ac:	7f1b      	ldrb	r3, [r3, #28]
 800a9ae:	7d7a      	ldrb	r2, [r7, #21]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d3ec      	bcc.n	800a98e <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800a9b4:	e002      	b.n	800a9bc <SVCCTL_UserEvtRx+0x64>
              break;
 800a9b6:	bf00      	nop
          break;
 800a9b8:	e000      	b.n	800a9bc <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800a9ba:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800a9bc:	e000      	b.n	800a9c0 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800a9be:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800a9c0:	7dfb      	ldrb	r3, [r7, #23]
 800a9c2:	2b02      	cmp	r3, #2
 800a9c4:	d00f      	beq.n	800a9e6 <SVCCTL_UserEvtRx+0x8e>
 800a9c6:	2b02      	cmp	r3, #2
 800a9c8:	dc10      	bgt.n	800a9ec <SVCCTL_UserEvtRx+0x94>
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d002      	beq.n	800a9d4 <SVCCTL_UserEvtRx+0x7c>
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d006      	beq.n	800a9e0 <SVCCTL_UserEvtRx+0x88>
 800a9d2:	e00b      	b.n	800a9ec <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 ff9f 	bl	800b918 <SVCCTL_App_Notification>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	75bb      	strb	r3, [r7, #22]
      break;
 800a9de:	e008      	b.n	800a9f2 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	75bb      	strb	r3, [r7, #22]
      break;
 800a9e4:	e005      	b.n	800a9f2 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	75bb      	strb	r3, [r7, #22]
      break;
 800a9ea:	e002      	b.n	800a9f2 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	75bb      	strb	r3, [r7, #22]
      break;
 800a9f0:	bf00      	nop
  }

  return (return_status);
 800a9f2:	7dbb      	ldrb	r3, [r7, #22]
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3718      	adds	r7, #24
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}
 800a9fc:	200000d8 	.word	0x200000d8

0800aa00 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b088      	sub	sp, #32
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800aa08:	f107 030c 	add.w	r3, r7, #12
 800aa0c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	212f      	movs	r1, #47	@ 0x2f
 800aa18:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800aa1c:	f000 fae8 	bl	800aff0 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	330b      	adds	r3, #11
 800aa24:	78db      	ldrb	r3, [r3, #3]
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3720      	adds	r7, #32
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b088      	sub	sp, #32
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800aa36:	f107 030c 	add.w	r3, r7, #12
 800aa3a:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	210f      	movs	r1, #15
 800aa46:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800aa4a:	f000 fad1 	bl	800aff0 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	330b      	adds	r3, #11
 800aa52:	78db      	ldrb	r3, [r3, #3]
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3720      	adds	r7, #32
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b088      	sub	sp, #32
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800aa64:	f107 030c 	add.w	r3, r7, #12
 800aa68:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800aa6a:	69fb      	ldr	r3, [r7, #28]
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	2110      	movs	r1, #16
 800aa70:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800aa74:	f000 fabc 	bl	800aff0 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800aa78:	69fb      	ldr	r3, [r7, #28]
 800aa7a:	330b      	adds	r3, #11
 800aa7c:	78db      	ldrb	r3, [r3, #3]
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	3720      	adds	r7, #32
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}
	...

0800aa88 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b08b      	sub	sp, #44	@ 0x2c
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800aa90:	2300      	movs	r3, #0
 800aa92:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800aa94:	2300      	movs	r3, #0
 800aa96:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800aaac:	2300      	movs	r3, #0
 800aaae:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800aab0:	4b4a      	ldr	r3, [pc, #296]	@ (800abdc <SHCI_GetWirelessFwInfo+0x154>)
 800aab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aab4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800aab8:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	009b      	lsls	r3, r3, #2
 800aabe:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800aac2:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a44      	ldr	r2, [pc, #272]	@ (800abe0 <SHCI_GetWirelessFwInfo+0x158>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d10f      	bne.n	800aaf4 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	695b      	ldr	r3, [r3, #20]
 800aad8:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	699b      	ldr	r3, [r3, #24]
 800aade:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	69db      	ldr	r3, [r3, #28]
 800aae4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	68db      	ldr	r3, [r3, #12]
 800aaea:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	617b      	str	r3, [r7, #20]
 800aaf2:	e01a      	b.n	800ab2a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800aaf4:	693b      	ldr	r3, [r7, #16]
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800aafc:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800ab00:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	691b      	ldr	r3, [r3, #16]
 800ab08:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	695b      	ldr	r3, [r3, #20]
 800ab10:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2c:	0e1b      	lsrs	r3, r3, #24
 800ab2e:	b2da      	uxtb	r2, r3
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ab34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab36:	0c1b      	lsrs	r3, r3, #16
 800ab38:	b2da      	uxtb	r2, r3
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ab3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab40:	0a1b      	lsrs	r3, r3, #8
 800ab42:	b2da      	uxtb	r2, r3
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800ab48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab4a:	091b      	lsrs	r3, r3, #4
 800ab4c:	b2db      	uxtb	r3, r3
 800ab4e:	f003 030f 	and.w	r3, r3, #15
 800ab52:	b2da      	uxtb	r2, r3
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800ab58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	f003 030f 	and.w	r3, r3, #15
 800ab60:	b2da      	uxtb	r2, r3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ab66:	6a3b      	ldr	r3, [r7, #32]
 800ab68:	0e1b      	lsrs	r3, r3, #24
 800ab6a:	b2da      	uxtb	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800ab70:	6a3b      	ldr	r3, [r7, #32]
 800ab72:	0c1b      	lsrs	r3, r3, #16
 800ab74:	b2da      	uxtb	r2, r3
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800ab7a:	6a3b      	ldr	r3, [r7, #32]
 800ab7c:	0a1b      	lsrs	r3, r3, #8
 800ab7e:	b2da      	uxtb	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800ab84:	6a3b      	ldr	r3, [r7, #32]
 800ab86:	b2da      	uxtb	r2, r3
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800ab8c:	69fb      	ldr	r3, [r7, #28]
 800ab8e:	b2da      	uxtb	r2, r3
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ab94:	69bb      	ldr	r3, [r7, #24]
 800ab96:	0e1b      	lsrs	r3, r3, #24
 800ab98:	b2da      	uxtb	r2, r3
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	0c1b      	lsrs	r3, r3, #16
 800aba2:	b2da      	uxtb	r2, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800aba8:	69bb      	ldr	r3, [r7, #24]
 800abaa:	0a1b      	lsrs	r3, r3, #8
 800abac:	b2da      	uxtb	r2, r3
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	0e1b      	lsrs	r3, r3, #24
 800abb6:	b2da      	uxtb	r2, r3
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	0c1b      	lsrs	r3, r3, #16
 800abc0:	b2da      	uxtb	r2, r3
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	b2da      	uxtb	r2, r3
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	372c      	adds	r7, #44	@ 0x2c
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	58004000 	.word	0x58004000
 800abe0:	a94656b9 	.word	0xa94656b9

0800abe4 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b082      	sub	sp, #8
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	4a08      	ldr	r2, [pc, #32]	@ (800ac14 <hci_init+0x30>)
 800abf4:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800abf6:	4a08      	ldr	r2, [pc, #32]	@ (800ac18 <hci_init+0x34>)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800abfc:	4806      	ldr	r0, [pc, #24]	@ (800ac18 <hci_init+0x34>)
 800abfe:	f000 f979 	bl	800aef4 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	4618      	mov	r0, r3
 800ac08:	f000 f8da 	bl	800adc0 <TlInit>

  return;
 800ac0c:	bf00      	nop
}
 800ac0e:	3708      	adds	r7, #8
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	200003e4 	.word	0x200003e4
 800ac18:	200003bc 	.word	0x200003bc

0800ac1c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800ac22:	4822      	ldr	r0, [pc, #136]	@ (800acac <hci_user_evt_proc+0x90>)
 800ac24:	f000 fd3e 	bl	800b6a4 <LST_is_empty>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d12b      	bne.n	800ac86 <hci_user_evt_proc+0x6a>
 800ac2e:	4b20      	ldr	r3, [pc, #128]	@ (800acb0 <hci_user_evt_proc+0x94>)
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d027      	beq.n	800ac86 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800ac36:	f107 030c 	add.w	r3, r7, #12
 800ac3a:	4619      	mov	r1, r3
 800ac3c:	481b      	ldr	r0, [pc, #108]	@ (800acac <hci_user_evt_proc+0x90>)
 800ac3e:	f000 fdc0 	bl	800b7c2 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800ac42:	4b1c      	ldr	r3, [pc, #112]	@ (800acb4 <hci_user_evt_proc+0x98>)
 800ac44:	69db      	ldr	r3, [r3, #28]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d00c      	beq.n	800ac64 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800ac52:	4b18      	ldr	r3, [pc, #96]	@ (800acb4 <hci_user_evt_proc+0x98>)
 800ac54:	69db      	ldr	r3, [r3, #28]
 800ac56:	1d3a      	adds	r2, r7, #4
 800ac58:	4610      	mov	r0, r2
 800ac5a:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800ac5c:	793a      	ldrb	r2, [r7, #4]
 800ac5e:	4b14      	ldr	r3, [pc, #80]	@ (800acb0 <hci_user_evt_proc+0x94>)
 800ac60:	701a      	strb	r2, [r3, #0]
 800ac62:	e002      	b.n	800ac6a <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800ac64:	4b12      	ldr	r3, [pc, #72]	@ (800acb0 <hci_user_evt_proc+0x94>)
 800ac66:	2201      	movs	r2, #1
 800ac68:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800ac6a:	4b11      	ldr	r3, [pc, #68]	@ (800acb0 <hci_user_evt_proc+0x94>)
 800ac6c:	781b      	ldrb	r3, [r3, #0]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d004      	beq.n	800ac7c <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	4618      	mov	r0, r3
 800ac76:	f000 fc11 	bl	800b49c <TL_MM_EvtDone>
 800ac7a:	e004      	b.n	800ac86 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	4619      	mov	r1, r3
 800ac80:	480a      	ldr	r0, [pc, #40]	@ (800acac <hci_user_evt_proc+0x90>)
 800ac82:	f000 fd31 	bl	800b6e8 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800ac86:	4809      	ldr	r0, [pc, #36]	@ (800acac <hci_user_evt_proc+0x90>)
 800ac88:	f000 fd0c 	bl	800b6a4 <LST_is_empty>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d107      	bne.n	800aca2 <hci_user_evt_proc+0x86>
 800ac92:	4b07      	ldr	r3, [pc, #28]	@ (800acb0 <hci_user_evt_proc+0x94>)
 800ac94:	781b      	ldrb	r3, [r3, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d003      	beq.n	800aca2 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800ac9a:	4804      	ldr	r0, [pc, #16]	@ (800acac <hci_user_evt_proc+0x90>)
 800ac9c:	f001 f884 	bl	800bda8 <hci_notify_asynch_evt>
  }


  return;
 800aca0:	bf00      	nop
 800aca2:	bf00      	nop
}
 800aca4:	3710      	adds	r7, #16
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	20000100 	.word	0x20000100
 800acb0:	2000010c 	.word	0x2000010c
 800acb4:	200003bc 	.word	0x200003bc

0800acb8 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b088      	sub	sp, #32
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	460b      	mov	r3, r1
 800acc2:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800acc4:	2000      	movs	r0, #0
 800acc6:	f000 f8d1 	bl	800ae6c <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800acca:	2300      	movs	r3, #0
 800accc:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	885b      	ldrh	r3, [r3, #2]
 800acd2:	b21b      	sxth	r3, r3
 800acd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800acd8:	b21a      	sxth	r2, r3
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b21b      	sxth	r3, r3
 800ace0:	029b      	lsls	r3, r3, #10
 800ace2:	b21b      	sxth	r3, r3
 800ace4:	4313      	orrs	r3, r2
 800ace6:	b21b      	sxth	r3, r3
 800ace8:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800acea:	4b33      	ldr	r3, [pc, #204]	@ (800adb8 <hci_send_req+0x100>)
 800acec:	2201      	movs	r2, #1
 800acee:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	68db      	ldr	r3, [r3, #12]
 800acf4:	b2d9      	uxtb	r1, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	689a      	ldr	r2, [r3, #8]
 800acfa:	8bbb      	ldrh	r3, [r7, #28]
 800acfc:	4618      	mov	r0, r3
 800acfe:	f000 f88f 	bl	800ae20 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800ad02:	e04e      	b.n	800ada2 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800ad04:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800ad08:	f001 f865 	bl	800bdd6 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800ad0c:	e043      	b.n	800ad96 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800ad0e:	f107 030c 	add.w	r3, r7, #12
 800ad12:	4619      	mov	r1, r3
 800ad14:	4829      	ldr	r0, [pc, #164]	@ (800adbc <hci_send_req+0x104>)
 800ad16:	f000 fd54 	bl	800b7c2 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	7a5b      	ldrb	r3, [r3, #9]
 800ad1e:	2b0f      	cmp	r3, #15
 800ad20:	d114      	bne.n	800ad4c <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	330b      	adds	r3, #11
 800ad26:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	885b      	ldrh	r3, [r3, #2]
 800ad2c:	b29b      	uxth	r3, r3
 800ad2e:	8bba      	ldrh	r2, [r7, #28]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d104      	bne.n	800ad3e <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	691b      	ldr	r3, [r3, #16]
 800ad38:	693a      	ldr	r2, [r7, #16]
 800ad3a:	7812      	ldrb	r2, [r2, #0]
 800ad3c:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	785b      	ldrb	r3, [r3, #1]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d027      	beq.n	800ad96 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800ad46:	2301      	movs	r3, #1
 800ad48:	77fb      	strb	r3, [r7, #31]
 800ad4a:	e024      	b.n	800ad96 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	330b      	adds	r3, #11
 800ad50:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800ad52:	69bb      	ldr	r3, [r7, #24]
 800ad54:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ad58:	b29b      	uxth	r3, r3
 800ad5a:	8bba      	ldrh	r2, [r7, #28]
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d114      	bne.n	800ad8a <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	7a9b      	ldrb	r3, [r3, #10]
 800ad64:	3b03      	subs	r3, #3
 800ad66:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	695a      	ldr	r2, [r3, #20]
 800ad6c:	7dfb      	ldrb	r3, [r7, #23]
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	bfa8      	it	ge
 800ad72:	461a      	movge	r2, r3
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6918      	ldr	r0, [r3, #16]
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	1cd9      	adds	r1, r3, #3
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	695b      	ldr	r3, [r3, #20]
 800ad84:	461a      	mov	r2, r3
 800ad86:	f002 fa27 	bl	800d1d8 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800ad8a:	69bb      	ldr	r3, [r7, #24]
 800ad8c:	781b      	ldrb	r3, [r3, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d001      	beq.n	800ad96 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800ad92:	2301      	movs	r3, #1
 800ad94:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800ad96:	4809      	ldr	r0, [pc, #36]	@ (800adbc <hci_send_req+0x104>)
 800ad98:	f000 fc84 	bl	800b6a4 <LST_is_empty>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d0b5      	beq.n	800ad0e <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800ada2:	7ffb      	ldrb	r3, [r7, #31]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d0ad      	beq.n	800ad04 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800ada8:	2001      	movs	r0, #1
 800adaa:	f000 f85f 	bl	800ae6c <NotifyCmdStatus>

  return 0;
 800adae:	2300      	movs	r3, #0
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3720      	adds	r7, #32
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}
 800adb8:	200003e8 	.word	0x200003e8
 800adbc:	200003dc 	.word	0x200003dc

0800adc0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b086      	sub	sp, #24
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800adc8:	480f      	ldr	r0, [pc, #60]	@ (800ae08 <TlInit+0x48>)
 800adca:	f000 fc5b 	bl	800b684 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800adce:	4a0f      	ldr	r2, [pc, #60]	@ (800ae0c <TlInit+0x4c>)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800add4:	480e      	ldr	r0, [pc, #56]	@ (800ae10 <TlInit+0x50>)
 800add6:	f000 fc55 	bl	800b684 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800adda:	4b0e      	ldr	r3, [pc, #56]	@ (800ae14 <TlInit+0x54>)
 800addc:	2201      	movs	r2, #1
 800adde:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800ade0:	4b0d      	ldr	r3, [pc, #52]	@ (800ae18 <TlInit+0x58>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d00a      	beq.n	800adfe <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800adec:	4b0b      	ldr	r3, [pc, #44]	@ (800ae1c <TlInit+0x5c>)
 800adee:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800adf0:	4b09      	ldr	r3, [pc, #36]	@ (800ae18 <TlInit+0x58>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f107 0208 	add.w	r2, r7, #8
 800adf8:	4610      	mov	r0, r2
 800adfa:	4798      	blx	r3
  }

  return;
 800adfc:	bf00      	nop
 800adfe:	bf00      	nop
}
 800ae00:	3718      	adds	r7, #24
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	200003dc 	.word	0x200003dc
 800ae0c:	20000108 	.word	0x20000108
 800ae10:	20000100 	.word	0x20000100
 800ae14:	2000010c 	.word	0x2000010c
 800ae18:	200003bc 	.word	0x200003bc
 800ae1c:	0800aead 	.word	0x0800aead

0800ae20 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b082      	sub	sp, #8
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	4603      	mov	r3, r0
 800ae28:	603a      	str	r2, [r7, #0]
 800ae2a:	80fb      	strh	r3, [r7, #6]
 800ae2c:	460b      	mov	r3, r1
 800ae2e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800ae30:	4b0c      	ldr	r3, [pc, #48]	@ (800ae64 <SendCmd+0x44>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	88fa      	ldrh	r2, [r7, #6]
 800ae36:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800ae3a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae64 <SendCmd+0x44>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	797a      	ldrb	r2, [r7, #5]
 800ae40:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800ae42:	4b08      	ldr	r3, [pc, #32]	@ (800ae64 <SendCmd+0x44>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	330c      	adds	r3, #12
 800ae48:	797a      	ldrb	r2, [r7, #5]
 800ae4a:	6839      	ldr	r1, [r7, #0]
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f002 f9c3 	bl	800d1d8 <memcpy>

  hciContext.io.Send(0,0);
 800ae52:	4b05      	ldr	r3, [pc, #20]	@ (800ae68 <SendCmd+0x48>)
 800ae54:	691b      	ldr	r3, [r3, #16]
 800ae56:	2100      	movs	r1, #0
 800ae58:	2000      	movs	r0, #0
 800ae5a:	4798      	blx	r3

  return;
 800ae5c:	bf00      	nop
}
 800ae5e:	3708      	adds	r7, #8
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}
 800ae64:	20000108 	.word	0x20000108
 800ae68:	200003bc 	.word	0x200003bc

0800ae6c <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b082      	sub	sp, #8
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	4603      	mov	r3, r0
 800ae74:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800ae76:	79fb      	ldrb	r3, [r7, #7]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d108      	bne.n	800ae8e <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800ae7c:	4b0a      	ldr	r3, [pc, #40]	@ (800aea8 <NotifyCmdStatus+0x3c>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d00d      	beq.n	800aea0 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800ae84:	4b08      	ldr	r3, [pc, #32]	@ (800aea8 <NotifyCmdStatus+0x3c>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2000      	movs	r0, #0
 800ae8a:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800ae8c:	e008      	b.n	800aea0 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800ae8e:	4b06      	ldr	r3, [pc, #24]	@ (800aea8 <NotifyCmdStatus+0x3c>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d004      	beq.n	800aea0 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800ae96:	4b04      	ldr	r3, [pc, #16]	@ (800aea8 <NotifyCmdStatus+0x3c>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	2001      	movs	r0, #1
 800ae9c:	4798      	blx	r3
  return;
 800ae9e:	bf00      	nop
 800aea0:	bf00      	nop
}
 800aea2:	3708      	adds	r7, #8
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}
 800aea8:	200003e4 	.word	0x200003e4

0800aeac <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b082      	sub	sp, #8
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	7a5b      	ldrb	r3, [r3, #9]
 800aeb8:	2b0f      	cmp	r3, #15
 800aeba:	d003      	beq.n	800aec4 <TlEvtReceived+0x18>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	7a5b      	ldrb	r3, [r3, #9]
 800aec0:	2b0e      	cmp	r3, #14
 800aec2:	d107      	bne.n	800aed4 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800aec4:	6879      	ldr	r1, [r7, #4]
 800aec6:	4809      	ldr	r0, [pc, #36]	@ (800aeec <TlEvtReceived+0x40>)
 800aec8:	f000 fc34 	bl	800b734 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800aecc:	2000      	movs	r0, #0
 800aece:	f000 ff77 	bl	800bdc0 <hci_cmd_resp_release>
 800aed2:	e006      	b.n	800aee2 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800aed4:	6879      	ldr	r1, [r7, #4]
 800aed6:	4806      	ldr	r0, [pc, #24]	@ (800aef0 <TlEvtReceived+0x44>)
 800aed8:	f000 fc2c 	bl	800b734 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800aedc:	4804      	ldr	r0, [pc, #16]	@ (800aef0 <TlEvtReceived+0x44>)
 800aede:	f000 ff63 	bl	800bda8 <hci_notify_asynch_evt>
  }

  return;
 800aee2:	bf00      	nop
}
 800aee4:	3708      	adds	r7, #8
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}
 800aeea:	bf00      	nop
 800aeec:	200003dc 	.word	0x200003dc
 800aef0:	20000100 	.word	0x20000100

0800aef4 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b083      	sub	sp, #12
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	4a05      	ldr	r2, [pc, #20]	@ (800af14 <hci_register_io_bus+0x20>)
 800af00:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	4a04      	ldr	r2, [pc, #16]	@ (800af18 <hci_register_io_bus+0x24>)
 800af06:	611a      	str	r2, [r3, #16]

  return;
 800af08:	bf00      	nop
}
 800af0a:	370c      	adds	r7, #12
 800af0c:	46bd      	mov	sp, r7
 800af0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af12:	4770      	bx	lr
 800af14:	0800b20d 	.word	0x0800b20d
 800af18:	0800b275 	.word	0x0800b275

0800af1c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	4a08      	ldr	r2, [pc, #32]	@ (800af4c <shci_init+0x30>)
 800af2c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800af2e:	4a08      	ldr	r2, [pc, #32]	@ (800af50 <shci_init+0x34>)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800af34:	4806      	ldr	r0, [pc, #24]	@ (800af50 <shci_init+0x34>)
 800af36:	f000 f915 	bl	800b164 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4618      	mov	r0, r3
 800af40:	f000 f898 	bl	800b074 <TlInit>

  return;
 800af44:	bf00      	nop
}
 800af46:	3708      	adds	r7, #8
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}
 800af4c:	2000040c 	.word	0x2000040c
 800af50:	200003ec 	.word	0x200003ec

0800af54 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b084      	sub	sp, #16
 800af58:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800af5a:	4822      	ldr	r0, [pc, #136]	@ (800afe4 <shci_user_evt_proc+0x90>)
 800af5c:	f000 fba2 	bl	800b6a4 <LST_is_empty>
 800af60:	4603      	mov	r3, r0
 800af62:	2b00      	cmp	r3, #0
 800af64:	d12b      	bne.n	800afbe <shci_user_evt_proc+0x6a>
 800af66:	4b20      	ldr	r3, [pc, #128]	@ (800afe8 <shci_user_evt_proc+0x94>)
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d027      	beq.n	800afbe <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800af6e:	f107 030c 	add.w	r3, r7, #12
 800af72:	4619      	mov	r1, r3
 800af74:	481b      	ldr	r0, [pc, #108]	@ (800afe4 <shci_user_evt_proc+0x90>)
 800af76:	f000 fc24 	bl	800b7c2 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800af7a:	4b1c      	ldr	r3, [pc, #112]	@ (800afec <shci_user_evt_proc+0x98>)
 800af7c:	69db      	ldr	r3, [r3, #28]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d00c      	beq.n	800af9c <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800af86:	2301      	movs	r3, #1
 800af88:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800af8a:	4b18      	ldr	r3, [pc, #96]	@ (800afec <shci_user_evt_proc+0x98>)
 800af8c:	69db      	ldr	r3, [r3, #28]
 800af8e:	1d3a      	adds	r2, r7, #4
 800af90:	4610      	mov	r0, r2
 800af92:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800af94:	793a      	ldrb	r2, [r7, #4]
 800af96:	4b14      	ldr	r3, [pc, #80]	@ (800afe8 <shci_user_evt_proc+0x94>)
 800af98:	701a      	strb	r2, [r3, #0]
 800af9a:	e002      	b.n	800afa2 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800af9c:	4b12      	ldr	r3, [pc, #72]	@ (800afe8 <shci_user_evt_proc+0x94>)
 800af9e:	2201      	movs	r2, #1
 800afa0:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800afa2:	4b11      	ldr	r3, [pc, #68]	@ (800afe8 <shci_user_evt_proc+0x94>)
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d004      	beq.n	800afb4 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	4618      	mov	r0, r3
 800afae:	f000 fa75 	bl	800b49c <TL_MM_EvtDone>
 800afb2:	e004      	b.n	800afbe <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	4619      	mov	r1, r3
 800afb8:	480a      	ldr	r0, [pc, #40]	@ (800afe4 <shci_user_evt_proc+0x90>)
 800afba:	f000 fb95 	bl	800b6e8 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800afbe:	4809      	ldr	r0, [pc, #36]	@ (800afe4 <shci_user_evt_proc+0x90>)
 800afc0:	f000 fb70 	bl	800b6a4 <LST_is_empty>
 800afc4:	4603      	mov	r3, r0
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d107      	bne.n	800afda <shci_user_evt_proc+0x86>
 800afca:	4b07      	ldr	r3, [pc, #28]	@ (800afe8 <shci_user_evt_proc+0x94>)
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d003      	beq.n	800afda <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800afd2:	4804      	ldr	r0, [pc, #16]	@ (800afe4 <shci_user_evt_proc+0x90>)
 800afd4:	f7f5 fe20 	bl	8000c18 <shci_notify_asynch_evt>
  }


  return;
 800afd8:	bf00      	nop
 800afda:	bf00      	nop
}
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	20000110 	.word	0x20000110
 800afe8:	20000120 	.word	0x20000120
 800afec:	200003ec 	.word	0x200003ec

0800aff0 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	60ba      	str	r2, [r7, #8]
 800aff8:	607b      	str	r3, [r7, #4]
 800affa:	4603      	mov	r3, r0
 800affc:	81fb      	strh	r3, [r7, #14]
 800affe:	460b      	mov	r3, r1
 800b000:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800b002:	2000      	movs	r0, #0
 800b004:	f000 f868 	bl	800b0d8 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800b008:	4b17      	ldr	r3, [pc, #92]	@ (800b068 <shci_send+0x78>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	89fa      	ldrh	r2, [r7, #14]
 800b00e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800b012:	4b15      	ldr	r3, [pc, #84]	@ (800b068 <shci_send+0x78>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	7b7a      	ldrb	r2, [r7, #13]
 800b018:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800b01a:	4b13      	ldr	r3, [pc, #76]	@ (800b068 <shci_send+0x78>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	330c      	adds	r3, #12
 800b020:	7b7a      	ldrb	r2, [r7, #13]
 800b022:	68b9      	ldr	r1, [r7, #8]
 800b024:	4618      	mov	r0, r3
 800b026:	f002 f8d7 	bl	800d1d8 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800b02a:	4b10      	ldr	r3, [pc, #64]	@ (800b06c <shci_send+0x7c>)
 800b02c:	2201      	movs	r2, #1
 800b02e:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800b030:	4b0f      	ldr	r3, [pc, #60]	@ (800b070 <shci_send+0x80>)
 800b032:	691b      	ldr	r3, [r3, #16]
 800b034:	2100      	movs	r1, #0
 800b036:	2000      	movs	r0, #0
 800b038:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800b03a:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800b03e:	f7f5 fe02 	bl	8000c46 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f103 0008 	add.w	r0, r3, #8
 800b048:	4b07      	ldr	r3, [pc, #28]	@ (800b068 <shci_send+0x78>)
 800b04a:	6819      	ldr	r1, [r3, #0]
 800b04c:	4b06      	ldr	r3, [pc, #24]	@ (800b068 <shci_send+0x78>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	789b      	ldrb	r3, [r3, #2]
 800b052:	3303      	adds	r3, #3
 800b054:	461a      	mov	r2, r3
 800b056:	f002 f8bf 	bl	800d1d8 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b05a:	2001      	movs	r0, #1
 800b05c:	f000 f83c 	bl	800b0d8 <Cmd_SetStatus>

  return;
 800b060:	bf00      	nop
}
 800b062:	3710      	adds	r7, #16
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	2000011c 	.word	0x2000011c
 800b06c:	20000410 	.word	0x20000410
 800b070:	200003ec 	.word	0x200003ec

0800b074 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b086      	sub	sp, #24
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800b07c:	4a10      	ldr	r2, [pc, #64]	@ (800b0c0 <TlInit+0x4c>)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800b082:	4810      	ldr	r0, [pc, #64]	@ (800b0c4 <TlInit+0x50>)
 800b084:	f000 fafe 	bl	800b684 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b088:	2001      	movs	r0, #1
 800b08a:	f000 f825 	bl	800b0d8 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b08e:	4b0e      	ldr	r3, [pc, #56]	@ (800b0c8 <TlInit+0x54>)
 800b090:	2201      	movs	r2, #1
 800b092:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800b094:	4b0d      	ldr	r3, [pc, #52]	@ (800b0cc <TlInit+0x58>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d00c      	beq.n	800b0b6 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800b0a0:	4b0b      	ldr	r3, [pc, #44]	@ (800b0d0 <TlInit+0x5c>)
 800b0a2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800b0a4:	4b0b      	ldr	r3, [pc, #44]	@ (800b0d4 <TlInit+0x60>)
 800b0a6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800b0a8:	4b08      	ldr	r3, [pc, #32]	@ (800b0cc <TlInit+0x58>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f107 020c 	add.w	r2, r7, #12
 800b0b0:	4610      	mov	r0, r2
 800b0b2:	4798      	blx	r3
  }

  return;
 800b0b4:	bf00      	nop
 800b0b6:	bf00      	nop
}
 800b0b8:	3718      	adds	r7, #24
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	2000011c 	.word	0x2000011c
 800b0c4:	20000110 	.word	0x20000110
 800b0c8:	20000120 	.word	0x20000120
 800b0cc:	200003ec 	.word	0x200003ec
 800b0d0:	0800b129 	.word	0x0800b129
 800b0d4:	0800b141 	.word	0x0800b141

0800b0d8 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b082      	sub	sp, #8
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	4603      	mov	r3, r0
 800b0e0:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800b0e2:	79fb      	ldrb	r3, [r7, #7]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d10b      	bne.n	800b100 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800b0e8:	4b0d      	ldr	r3, [pc, #52]	@ (800b120 <Cmd_SetStatus+0x48>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d003      	beq.n	800b0f8 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800b0f0:	4b0b      	ldr	r3, [pc, #44]	@ (800b120 <Cmd_SetStatus+0x48>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800b0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b124 <Cmd_SetStatus+0x4c>)
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800b0fe:	e00b      	b.n	800b118 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800b100:	4b08      	ldr	r3, [pc, #32]	@ (800b124 <Cmd_SetStatus+0x4c>)
 800b102:	2201      	movs	r2, #1
 800b104:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800b106:	4b06      	ldr	r3, [pc, #24]	@ (800b120 <Cmd_SetStatus+0x48>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d004      	beq.n	800b118 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800b10e:	4b04      	ldr	r3, [pc, #16]	@ (800b120 <Cmd_SetStatus+0x48>)
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	2001      	movs	r0, #1
 800b114:	4798      	blx	r3
  return;
 800b116:	bf00      	nop
 800b118:	bf00      	nop
}
 800b11a:	3708      	adds	r7, #8
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	2000040c 	.word	0x2000040c
 800b124:	20000118 	.word	0x20000118

0800b128 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800b130:	2000      	movs	r0, #0
 800b132:	f7f5 fd7d 	bl	8000c30 <shci_cmd_resp_release>

  return;
 800b136:	bf00      	nop
}
 800b138:	3708      	adds	r7, #8
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
	...

0800b140 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b082      	sub	sp, #8
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800b148:	6879      	ldr	r1, [r7, #4]
 800b14a:	4805      	ldr	r0, [pc, #20]	@ (800b160 <TlUserEvtReceived+0x20>)
 800b14c:	f000 faf2 	bl	800b734 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b150:	4803      	ldr	r0, [pc, #12]	@ (800b160 <TlUserEvtReceived+0x20>)
 800b152:	f7f5 fd61 	bl	8000c18 <shci_notify_asynch_evt>

  return;
 800b156:	bf00      	nop
}
 800b158:	3708      	adds	r7, #8
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	20000110 	.word	0x20000110

0800b164 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800b164:	b480      	push	{r7}
 800b166:	b083      	sub	sp, #12
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	4a05      	ldr	r2, [pc, #20]	@ (800b184 <shci_register_io_bus+0x20>)
 800b170:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	4a04      	ldr	r2, [pc, #16]	@ (800b188 <shci_register_io_bus+0x24>)
 800b176:	611a      	str	r2, [r3, #16]

  return;
 800b178:	bf00      	nop
}
 800b17a:	370c      	adds	r7, #12
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr
 800b184:	0800b329 	.word	0x0800b329
 800b188:	0800b37d 	.word	0x0800b37d

0800b18c <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800b190:	f001 fb98 	bl	800c8c4 <HW_IPCC_Enable>

  return;
 800b194:	bf00      	nop
}
 800b196:	bd80      	pop	{r7, pc}

0800b198 <TL_Init>:


void TL_Init( void )
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800b19c:	4b10      	ldr	r3, [pc, #64]	@ (800b1e0 <TL_Init+0x48>)
 800b19e:	4a11      	ldr	r2, [pc, #68]	@ (800b1e4 <TL_Init+0x4c>)
 800b1a0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800b1a2:	4b0f      	ldr	r3, [pc, #60]	@ (800b1e0 <TL_Init+0x48>)
 800b1a4:	4a10      	ldr	r2, [pc, #64]	@ (800b1e8 <TL_Init+0x50>)
 800b1a6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800b1a8:	4b0d      	ldr	r3, [pc, #52]	@ (800b1e0 <TL_Init+0x48>)
 800b1aa:	4a10      	ldr	r2, [pc, #64]	@ (800b1ec <TL_Init+0x54>)
 800b1ac:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800b1ae:	4b0c      	ldr	r3, [pc, #48]	@ (800b1e0 <TL_Init+0x48>)
 800b1b0:	4a0f      	ldr	r2, [pc, #60]	@ (800b1f0 <TL_Init+0x58>)
 800b1b2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800b1b4:	4b0a      	ldr	r3, [pc, #40]	@ (800b1e0 <TL_Init+0x48>)
 800b1b6:	4a0f      	ldr	r2, [pc, #60]	@ (800b1f4 <TL_Init+0x5c>)
 800b1b8:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800b1ba:	4b09      	ldr	r3, [pc, #36]	@ (800b1e0 <TL_Init+0x48>)
 800b1bc:	4a0e      	ldr	r2, [pc, #56]	@ (800b1f8 <TL_Init+0x60>)
 800b1be:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800b1c0:	4b07      	ldr	r3, [pc, #28]	@ (800b1e0 <TL_Init+0x48>)
 800b1c2:	4a0e      	ldr	r2, [pc, #56]	@ (800b1fc <TL_Init+0x64>)
 800b1c4:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800b1c6:	4b06      	ldr	r3, [pc, #24]	@ (800b1e0 <TL_Init+0x48>)
 800b1c8:	4a0d      	ldr	r2, [pc, #52]	@ (800b200 <TL_Init+0x68>)
 800b1ca:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800b1cc:	4b04      	ldr	r3, [pc, #16]	@ (800b1e0 <TL_Init+0x48>)
 800b1ce:	4a0d      	ldr	r2, [pc, #52]	@ (800b204 <TL_Init+0x6c>)
 800b1d0:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800b1d2:	4b03      	ldr	r3, [pc, #12]	@ (800b1e0 <TL_Init+0x48>)
 800b1d4:	4a0c      	ldr	r2, [pc, #48]	@ (800b208 <TL_Init+0x70>)
 800b1d6:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800b1d8:	f001 fb88 	bl	800c8ec <HW_IPCC_Init>

  return;
 800b1dc:	bf00      	nop
}
 800b1de:	bd80      	pop	{r7, pc}
 800b1e0:	20030000 	.word	0x20030000
 800b1e4:	20030028 	.word	0x20030028
 800b1e8:	20030048 	.word	0x20030048
 800b1ec:	20030058 	.word	0x20030058
 800b1f0:	20030068 	.word	0x20030068
 800b1f4:	20030070 	.word	0x20030070
 800b1f8:	20030078 	.word	0x20030078
 800b1fc:	20030080 	.word	0x20030080
 800b200:	2003009c 	.word	0x2003009c
 800b204:	200300a0 	.word	0x200300a0
 800b208:	200300ac 	.word	0x200300ac

0800b20c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800b218:	4811      	ldr	r0, [pc, #68]	@ (800b260 <TL_BLE_Init+0x54>)
 800b21a:	f000 fa33 	bl	800b684 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800b21e:	4b11      	ldr	r3, [pc, #68]	@ (800b264 <TL_BLE_Init+0x58>)
 800b220:	685b      	ldr	r3, [r3, #4]
 800b222:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	689a      	ldr	r2, [r3, #8]
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	68da      	ldr	r2, [r3, #12]
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	4a0c      	ldr	r2, [pc, #48]	@ (800b268 <TL_BLE_Init+0x5c>)
 800b238:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	4a08      	ldr	r2, [pc, #32]	@ (800b260 <TL_BLE_Init+0x54>)
 800b23e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800b240:	f001 fb6a 	bl	800c918 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	4a08      	ldr	r2, [pc, #32]	@ (800b26c <TL_BLE_Init+0x60>)
 800b24a:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	685b      	ldr	r3, [r3, #4]
 800b250:	4a07      	ldr	r2, [pc, #28]	@ (800b270 <TL_BLE_Init+0x64>)
 800b252:	6013      	str	r3, [r2, #0]

  return 0;
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	3710      	adds	r7, #16
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	bf00      	nop
 800b260:	200300c8 	.word	0x200300c8
 800b264:	20030000 	.word	0x20030000
 800b268:	20030a58 	.word	0x20030a58
 800b26c:	2000041c 	.word	0x2000041c
 800b270:	20000420 	.word	0x20000420

0800b274 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	460b      	mov	r3, r1
 800b27e:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800b280:	4b09      	ldr	r3, [pc, #36]	@ (800b2a8 <TL_BLE_SendCmd+0x34>)
 800b282:	685b      	ldr	r3, [r3, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2201      	movs	r2, #1
 800b288:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800b28a:	4b07      	ldr	r3, [pc, #28]	@ (800b2a8 <TL_BLE_SendCmd+0x34>)
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4619      	mov	r1, r3
 800b292:	2001      	movs	r0, #1
 800b294:	f000 f970 	bl	800b578 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800b298:	f001 fb58 	bl	800c94c <HW_IPCC_BLE_SendCmd>

  return 0;
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3708      	adds	r7, #8
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
 800b2a6:	bf00      	nop
 800b2a8:	20030000 	.word	0x20030000

0800b2ac <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800b2b2:	e01c      	b.n	800b2ee <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800b2b4:	1d3b      	adds	r3, r7, #4
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	4812      	ldr	r0, [pc, #72]	@ (800b304 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b2ba:	f000 fa82 	bl	800b7c2 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	7a5b      	ldrb	r3, [r3, #9]
 800b2c2:	2b0f      	cmp	r3, #15
 800b2c4:	d003      	beq.n	800b2ce <HW_IPCC_BLE_RxEvtNot+0x22>
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	7a5b      	ldrb	r3, [r3, #9]
 800b2ca:	2b0e      	cmp	r3, #14
 800b2cc:	d105      	bne.n	800b2da <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	2002      	movs	r0, #2
 800b2d4:	f000 f950 	bl	800b578 <OutputDbgTrace>
 800b2d8:	e004      	b.n	800b2e4 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	2005      	movs	r0, #5
 800b2e0:	f000 f94a 	bl	800b578 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800b2e4:	4b08      	ldr	r3, [pc, #32]	@ (800b308 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	687a      	ldr	r2, [r7, #4]
 800b2ea:	4610      	mov	r0, r2
 800b2ec:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800b2ee:	4805      	ldr	r0, [pc, #20]	@ (800b304 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b2f0:	f000 f9d8 	bl	800b6a4 <LST_is_empty>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d0dc      	beq.n	800b2b4 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800b2fa:	bf00      	nop
}
 800b2fc:	3708      	adds	r7, #8
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	200300c8 	.word	0x200300c8
 800b308:	2000041c 	.word	0x2000041c

0800b30c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800b310:	2100      	movs	r1, #0
 800b312:	2004      	movs	r0, #4
 800b314:	f000 f930 	bl	800b578 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800b318:	4b02      	ldr	r3, [pc, #8]	@ (800b324 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	4798      	blx	r3
       
  return;
 800b31e:	bf00      	nop
}
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	20000420 	.word	0x20000420

0800b328 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800b334:	480d      	ldr	r0, [pc, #52]	@ (800b36c <TL_SYS_Init+0x44>)
 800b336:	f000 f9a5 	bl	800b684 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800b33a:	4b0d      	ldr	r3, [pc, #52]	@ (800b370 <TL_SYS_Init+0x48>)
 800b33c:	68db      	ldr	r3, [r3, #12]
 800b33e:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	689a      	ldr	r2, [r3, #8]
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	4a08      	ldr	r2, [pc, #32]	@ (800b36c <TL_SYS_Init+0x44>)
 800b34c:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800b34e:	f001 fb2f 	bl	800c9b0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4a07      	ldr	r2, [pc, #28]	@ (800b374 <TL_SYS_Init+0x4c>)
 800b358:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	4a06      	ldr	r2, [pc, #24]	@ (800b378 <TL_SYS_Init+0x50>)
 800b360:	6013      	str	r3, [r2, #0]

  return 0;
 800b362:	2300      	movs	r3, #0
}
 800b364:	4618      	mov	r0, r3
 800b366:	3710      	adds	r7, #16
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}
 800b36c:	200300d0 	.word	0x200300d0
 800b370:	20030000 	.word	0x20030000
 800b374:	20000424 	.word	0x20000424
 800b378:	20000428 	.word	0x20000428

0800b37c <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b082      	sub	sp, #8
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
 800b384:	460b      	mov	r3, r1
 800b386:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800b388:	4b09      	ldr	r3, [pc, #36]	@ (800b3b0 <TL_SYS_SendCmd+0x34>)
 800b38a:	68db      	ldr	r3, [r3, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	2210      	movs	r2, #16
 800b390:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800b392:	4b07      	ldr	r3, [pc, #28]	@ (800b3b0 <TL_SYS_SendCmd+0x34>)
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	4619      	mov	r1, r3
 800b39a:	2006      	movs	r0, #6
 800b39c:	f000 f8ec 	bl	800b578 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800b3a0:	f001 fb20 	bl	800c9e4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800b3a4:	2300      	movs	r3, #0
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3708      	adds	r7, #8
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	20030000 	.word	0x20030000

0800b3b4 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b3b8:	4b07      	ldr	r3, [pc, #28]	@ (800b3d8 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b3ba:	68db      	ldr	r3, [r3, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	4619      	mov	r1, r3
 800b3c0:	2007      	movs	r0, #7
 800b3c2:	f000 f8d9 	bl	800b578 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b3c6:	4b05      	ldr	r3, [pc, #20]	@ (800b3dc <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	4a03      	ldr	r2, [pc, #12]	@ (800b3d8 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b3cc:	68d2      	ldr	r2, [r2, #12]
 800b3ce:	6812      	ldr	r2, [r2, #0]
 800b3d0:	4610      	mov	r0, r2
 800b3d2:	4798      	blx	r3

  return;
 800b3d4:	bf00      	nop
}
 800b3d6:	bd80      	pop	{r7, pc}
 800b3d8:	20030000 	.word	0x20030000
 800b3dc:	20000424 	.word	0x20000424

0800b3e0 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b082      	sub	sp, #8
 800b3e4:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b3e6:	e00e      	b.n	800b406 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800b3e8:	1d3b      	adds	r3, r7, #4
 800b3ea:	4619      	mov	r1, r3
 800b3ec:	480b      	ldr	r0, [pc, #44]	@ (800b41c <HW_IPCC_SYS_EvtNot+0x3c>)
 800b3ee:	f000 f9e8 	bl	800b7c2 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	2008      	movs	r0, #8
 800b3f8:	f000 f8be 	bl	800b578 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800b3fc:	4b08      	ldr	r3, [pc, #32]	@ (800b420 <HW_IPCC_SYS_EvtNot+0x40>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	4610      	mov	r0, r2
 800b404:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b406:	4805      	ldr	r0, [pc, #20]	@ (800b41c <HW_IPCC_SYS_EvtNot+0x3c>)
 800b408:	f000 f94c 	bl	800b6a4 <LST_is_empty>
 800b40c:	4603      	mov	r3, r0
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d0ea      	beq.n	800b3e8 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800b412:	bf00      	nop
}
 800b414:	3708      	adds	r7, #8
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	bf00      	nop
 800b41c:	200300d0 	.word	0x200300d0
 800b420:	20000428 	.word	0x20000428

0800b424 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800b42c:	4817      	ldr	r0, [pc, #92]	@ (800b48c <TL_MM_Init+0x68>)
 800b42e:	f000 f929 	bl	800b684 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800b432:	4817      	ldr	r0, [pc, #92]	@ (800b490 <TL_MM_Init+0x6c>)
 800b434:	f000 f926 	bl	800b684 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800b438:	4b16      	ldr	r3, [pc, #88]	@ (800b494 <TL_MM_Init+0x70>)
 800b43a:	691b      	ldr	r3, [r3, #16]
 800b43c:	4a16      	ldr	r2, [pc, #88]	@ (800b498 <TL_MM_Init+0x74>)
 800b43e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800b440:	4b15      	ldr	r3, [pc, #84]	@ (800b498 <TL_MM_Init+0x74>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	6892      	ldr	r2, [r2, #8]
 800b448:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800b44a:	4b13      	ldr	r3, [pc, #76]	@ (800b498 <TL_MM_Init+0x74>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	687a      	ldr	r2, [r7, #4]
 800b450:	68d2      	ldr	r2, [r2, #12]
 800b452:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800b454:	4b10      	ldr	r3, [pc, #64]	@ (800b498 <TL_MM_Init+0x74>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	4a0c      	ldr	r2, [pc, #48]	@ (800b48c <TL_MM_Init+0x68>)
 800b45a:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800b45c:	4b0e      	ldr	r3, [pc, #56]	@ (800b498 <TL_MM_Init+0x74>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	6812      	ldr	r2, [r2, #0]
 800b464:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800b466:	4b0c      	ldr	r3, [pc, #48]	@ (800b498 <TL_MM_Init+0x74>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	687a      	ldr	r2, [r7, #4]
 800b46c:	6852      	ldr	r2, [r2, #4]
 800b46e:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800b470:	4b09      	ldr	r3, [pc, #36]	@ (800b498 <TL_MM_Init+0x74>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	6912      	ldr	r2, [r2, #16]
 800b478:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800b47a:	4b07      	ldr	r3, [pc, #28]	@ (800b498 <TL_MM_Init+0x74>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	6952      	ldr	r2, [r2, #20]
 800b482:	619a      	str	r2, [r3, #24]

  return;
 800b484:	bf00      	nop
}
 800b486:	3708      	adds	r7, #8
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}
 800b48c:	200300b8 	.word	0x200300b8
 800b490:	20000414 	.word	0x20000414
 800b494:	20030000 	.word	0x20030000
 800b498:	2000042c 	.word	0x2000042c

0800b49c <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b082      	sub	sp, #8
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800b4a4:	6879      	ldr	r1, [r7, #4]
 800b4a6:	4807      	ldr	r0, [pc, #28]	@ (800b4c4 <TL_MM_EvtDone+0x28>)
 800b4a8:	f000 f944 	bl	800b734 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800b4ac:	6879      	ldr	r1, [r7, #4]
 800b4ae:	2000      	movs	r0, #0
 800b4b0:	f000 f862 	bl	800b578 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800b4b4:	4804      	ldr	r0, [pc, #16]	@ (800b4c8 <TL_MM_EvtDone+0x2c>)
 800b4b6:	f001 fadb 	bl	800ca70 <HW_IPCC_MM_SendFreeBuf>

  return;
 800b4ba:	bf00      	nop
}
 800b4bc:	3708      	adds	r7, #8
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	20000414 	.word	0x20000414
 800b4c8:	0800b4cd 	.word	0x0800b4cd

0800b4cc <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b082      	sub	sp, #8
 800b4d0:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b4d2:	e00c      	b.n	800b4ee <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800b4d4:	1d3b      	adds	r3, r7, #4
 800b4d6:	4619      	mov	r1, r3
 800b4d8:	480a      	ldr	r0, [pc, #40]	@ (800b504 <SendFreeBuf+0x38>)
 800b4da:	f000 f972 	bl	800b7c2 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800b4de:	4b0a      	ldr	r3, [pc, #40]	@ (800b508 <SendFreeBuf+0x3c>)
 800b4e0:	691b      	ldr	r3, [r3, #16]
 800b4e2:	691b      	ldr	r3, [r3, #16]
 800b4e4:	687a      	ldr	r2, [r7, #4]
 800b4e6:	4611      	mov	r1, r2
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f000 f923 	bl	800b734 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b4ee:	4805      	ldr	r0, [pc, #20]	@ (800b504 <SendFreeBuf+0x38>)
 800b4f0:	f000 f8d8 	bl	800b6a4 <LST_is_empty>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d0ec      	beq.n	800b4d4 <SendFreeBuf+0x8>
  }

  return;
 800b4fa:	bf00      	nop
}
 800b4fc:	3708      	adds	r7, #8
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	20000414 	.word	0x20000414
 800b508:	20030000 	.word	0x20030000

0800b50c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800b510:	4805      	ldr	r0, [pc, #20]	@ (800b528 <TL_TRACES_Init+0x1c>)
 800b512:	f000 f8b7 	bl	800b684 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800b516:	4b05      	ldr	r3, [pc, #20]	@ (800b52c <TL_TRACES_Init+0x20>)
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	4a03      	ldr	r2, [pc, #12]	@ (800b528 <TL_TRACES_Init+0x1c>)
 800b51c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800b51e:	f001 faf9 	bl	800cb14 <HW_IPCC_TRACES_Init>

  return;
 800b522:	bf00      	nop
}
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	200300c0 	.word	0x200300c0
 800b52c:	20030000 	.word	0x20030000

0800b530 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b082      	sub	sp, #8
 800b534:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b536:	e008      	b.n	800b54a <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800b538:	1d3b      	adds	r3, r7, #4
 800b53a:	4619      	mov	r1, r3
 800b53c:	4808      	ldr	r0, [pc, #32]	@ (800b560 <HW_IPCC_TRACES_EvtNot+0x30>)
 800b53e:	f000 f940 	bl	800b7c2 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	4618      	mov	r0, r3
 800b546:	f000 f80d 	bl	800b564 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b54a:	4805      	ldr	r0, [pc, #20]	@ (800b560 <HW_IPCC_TRACES_EvtNot+0x30>)
 800b54c:	f000 f8aa 	bl	800b6a4 <LST_is_empty>
 800b550:	4603      	mov	r3, r0
 800b552:	2b00      	cmp	r3, #0
 800b554:	d0f0      	beq.n	800b538 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800b556:	bf00      	nop
}
 800b558:	3708      	adds	r7, #8
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}
 800b55e:	bf00      	nop
 800b560:	200300c0 	.word	0x200300c0

0800b564 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800b564:	b480      	push	{r7}
 800b566:	b083      	sub	sp, #12
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800b56c:	bf00      	nop
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr

0800b578 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800b578:	b480      	push	{r7}
 800b57a:	b087      	sub	sp, #28
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	4603      	mov	r3, r0
 800b580:	6039      	str	r1, [r7, #0]
 800b582:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800b584:	79fb      	ldrb	r3, [r7, #7]
 800b586:	2b08      	cmp	r3, #8
 800b588:	d84c      	bhi.n	800b624 <OutputDbgTrace+0xac>
 800b58a:	a201      	add	r2, pc, #4	@ (adr r2, 800b590 <OutputDbgTrace+0x18>)
 800b58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b590:	0800b5b5 	.word	0x0800b5b5
 800b594:	0800b5d9 	.word	0x0800b5d9
 800b598:	0800b5e5 	.word	0x0800b5e5
 800b59c:	0800b5df 	.word	0x0800b5df
 800b5a0:	0800b625 	.word	0x0800b625
 800b5a4:	0800b5f9 	.word	0x0800b5f9
 800b5a8:	0800b605 	.word	0x0800b605
 800b5ac:	0800b60b 	.word	0x0800b60b
 800b5b0:	0800b619 	.word	0x0800b619
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	7a5b      	ldrb	r3, [r3, #9]
 800b5bc:	2bff      	cmp	r3, #255	@ 0xff
 800b5be:	d005      	beq.n	800b5cc <OutputDbgTrace+0x54>
 800b5c0:	2bff      	cmp	r3, #255	@ 0xff
 800b5c2:	dc05      	bgt.n	800b5d0 <OutputDbgTrace+0x58>
 800b5c4:	2b0e      	cmp	r3, #14
 800b5c6:	d005      	beq.n	800b5d4 <OutputDbgTrace+0x5c>
 800b5c8:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800b5ca:	e001      	b.n	800b5d0 <OutputDbgTrace+0x58>
      break;
 800b5cc:	bf00      	nop
 800b5ce:	e02a      	b.n	800b626 <OutputDbgTrace+0xae>
      break;
 800b5d0:	bf00      	nop
 800b5d2:	e028      	b.n	800b626 <OutputDbgTrace+0xae>
      break;
 800b5d4:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800b5d6:	e026      	b.n	800b626 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800b5dc:	e023      	b.n	800b626 <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800b5e2:	e020      	b.n	800b626 <OutputDbgTrace+0xae>
    TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received")
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800b5e8:	697b      	ldr	r3, [r7, #20]
 800b5ea:	7a5b      	ldrb	r3, [r3, #9]
 800b5ec:	2b0e      	cmp	r3, #14
 800b5ee:	d001      	beq.n	800b5f4 <OutputDbgTrace+0x7c>
 800b5f0:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800b5f2:	e000      	b.n	800b5f6 <OutputDbgTrace+0x7e>
      break;
 800b5f4:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b5f6:	e016      	b.n	800b626 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	7a5b      	ldrb	r3, [r3, #9]
 800b600:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b602:	e010      	b.n	800b626 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800b608:	e00d      	b.n	800b626 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	785b      	ldrb	r3, [r3, #1]
 800b612:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800b614:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b616:	e006      	b.n	800b626 <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	7a5b      	ldrb	r3, [r3, #9]
 800b620:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800b622:	e000      	b.n	800b626 <OutputDbgTrace+0xae>
    
  default:
    break;
 800b624:	bf00      	nop
  }
  
  return;
 800b626:	bf00      	nop
}
 800b628:	371c      	adds	r7, #28
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop

0800b634 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800b634:	b480      	push	{r7}
 800b636:	b085      	sub	sp, #20
 800b638:	af00      	add	r7, sp, #0
 800b63a:	4603      	mov	r3, r0
 800b63c:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800b63e:	4b0f      	ldr	r3, [pc, #60]	@ (800b67c <OTP_Read+0x48>)
 800b640:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b642:	e002      	b.n	800b64a <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	3b08      	subs	r3, #8
 800b648:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	3307      	adds	r3, #7
 800b64e:	781b      	ldrb	r3, [r3, #0]
 800b650:	79fa      	ldrb	r2, [r7, #7]
 800b652:	429a      	cmp	r2, r3
 800b654:	d003      	beq.n	800b65e <OTP_Read+0x2a>
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	4a09      	ldr	r2, [pc, #36]	@ (800b680 <OTP_Read+0x4c>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d1f2      	bne.n	800b644 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	3307      	adds	r3, #7
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	79fa      	ldrb	r2, [r7, #7]
 800b666:	429a      	cmp	r2, r3
 800b668:	d001      	beq.n	800b66e <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800b66a:	2300      	movs	r3, #0
 800b66c:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800b66e:	68fb      	ldr	r3, [r7, #12]
}
 800b670:	4618      	mov	r0, r3
 800b672:	3714      	adds	r7, #20
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr
 800b67c:	1fff73f8 	.word	0x1fff73f8
 800b680:	1fff7000 	.word	0x1fff7000

0800b684 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800b684:	b480      	push	{r7}
 800b686:	b083      	sub	sp, #12
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	687a      	ldr	r2, [r7, #4]
 800b690:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	687a      	ldr	r2, [r7, #4]
 800b696:	605a      	str	r2, [r3, #4]
}
 800b698:	bf00      	nop
 800b69a:	370c      	adds	r7, #12
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr

0800b6a4 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b087      	sub	sp, #28
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6ac:	f3ef 8310 	mrs	r3, PRIMASK
 800b6b0:	60fb      	str	r3, [r7, #12]
  return(result);
 800b6b2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b6b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b6b6:	b672      	cpsid	i
}
 800b6b8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d102      	bne.n	800b6ca <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	75fb      	strb	r3, [r7, #23]
 800b6c8:	e001      	b.n	800b6ce <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	75fb      	strb	r3, [r7, #23]
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	f383 8810 	msr	PRIMASK, r3
}
 800b6d8:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800b6da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	371c      	adds	r7, #28
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b087      	sub	sp, #28
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6f2:	f3ef 8310 	mrs	r3, PRIMASK
 800b6f6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b6fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b6fc:	b672      	cpsid	i
}
 800b6fe:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681a      	ldr	r2, [r3, #0]
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	687a      	ldr	r2, [r7, #4]
 800b70c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	683a      	ldr	r2, [r7, #0]
 800b712:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	683a      	ldr	r2, [r7, #0]
 800b71a:	605a      	str	r2, [r3, #4]
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b720:	693b      	ldr	r3, [r7, #16]
 800b722:	f383 8810 	msr	PRIMASK, r3
}
 800b726:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b728:	bf00      	nop
 800b72a:	371c      	adds	r7, #28
 800b72c:	46bd      	mov	sp, r7
 800b72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b732:	4770      	bx	lr

0800b734 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800b734:	b480      	push	{r7}
 800b736:	b087      	sub	sp, #28
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b73e:	f3ef 8310 	mrs	r3, PRIMASK
 800b742:	60fb      	str	r3, [r7, #12]
  return(result);
 800b744:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b746:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b748:	b672      	cpsid	i
}
 800b74a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	687a      	ldr	r2, [r7, #4]
 800b750:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	685a      	ldr	r2, [r3, #4]
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	683a      	ldr	r2, [r7, #0]
 800b75e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	685b      	ldr	r3, [r3, #4]
 800b764:	683a      	ldr	r2, [r7, #0]
 800b766:	601a      	str	r2, [r3, #0]
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	f383 8810 	msr	PRIMASK, r3
}
 800b772:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b774:	bf00      	nop
 800b776:	371c      	adds	r7, #28
 800b778:	46bd      	mov	sp, r7
 800b77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77e:	4770      	bx	lr

0800b780 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800b780:	b480      	push	{r7}
 800b782:	b087      	sub	sp, #28
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b788:	f3ef 8310 	mrs	r3, PRIMASK
 800b78c:	60fb      	str	r3, [r7, #12]
  return(result);
 800b78e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b790:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b792:	b672      	cpsid	i
}
 800b794:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	685b      	ldr	r3, [r3, #4]
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	6812      	ldr	r2, [r2, #0]
 800b79e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	6852      	ldr	r2, [r2, #4]
 800b7a8:	605a      	str	r2, [r3, #4]
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	f383 8810 	msr	PRIMASK, r3
}
 800b7b4:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b7b6:	bf00      	nop
 800b7b8:	371c      	adds	r7, #28
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr

0800b7c2 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800b7c2:	b580      	push	{r7, lr}
 800b7c4:	b086      	sub	sp, #24
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	6078      	str	r0, [r7, #4]
 800b7ca:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b7cc:	f3ef 8310 	mrs	r3, PRIMASK
 800b7d0:	60fb      	str	r3, [r7, #12]
  return(result);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b7d4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b7d6:	b672      	cpsid	i
}
 800b7d8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681a      	ldr	r2, [r3, #0]
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f7ff ffca 	bl	800b780 <LST_remove_node>
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b7f0:	693b      	ldr	r3, [r7, #16]
 800b7f2:	f383 8810 	msr	PRIMASK, r3
}
 800b7f6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b7f8:	bf00      	nop
 800b7fa:	3718      	adds	r7, #24
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}

0800b800 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800b800:	b480      	push	{r7}
 800b802:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800b804:	4b03      	ldr	r3, [pc, #12]	@ (800b814 <LL_FLASH_GetUDN+0x14>)
 800b806:	681b      	ldr	r3, [r3, #0]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
 800b812:	bf00      	nop
 800b814:	1fff7580 	.word	0x1fff7580

0800b818 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800b818:	b480      	push	{r7}
 800b81a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800b81c:	4b03      	ldr	r3, [pc, #12]	@ (800b82c <LL_FLASH_GetDeviceID+0x14>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	b2db      	uxtb	r3, r3
}
 800b822:	4618      	mov	r0, r3
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr
 800b82c:	1fff7584 	.word	0x1fff7584

0800b830 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800b830:	b480      	push	{r7}
 800b832:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800b834:	4b03      	ldr	r3, [pc, #12]	@ (800b844 <LL_FLASH_GetSTCompanyID+0x14>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	0a1b      	lsrs	r3, r3, #8
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	46bd      	mov	sp, r7
 800b83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b842:	4770      	bx	lr
 800b844:	1fff7584 	.word	0x1fff7584

0800b848 <APP_BLE_Init>:
extern RTC_HandleTypeDef hrtc;
/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800b848:	b5b0      	push	{r4, r5, r7, lr}
 800b84a:	b090      	sub	sp, #64	@ 0x40
 800b84c:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800b84e:	2392      	movs	r3, #146	@ 0x92
 800b850:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_MY_TASK, UTIL_SEQ_RFU, myTask);
 800b854:	4a2b      	ldr	r2, [pc, #172]	@ (800b904 <APP_BLE_Init+0xbc>)
 800b856:	2100      	movs	r1, #0
 800b858:	2004      	movs	r0, #4
 800b85a:	f001 fb45 	bl	800cee8 <UTIL_SEQ_RegTask>
  UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 800b85e:	2100      	movs	r1, #0
 800b860:	2004      	movs	r0, #4
 800b862:	f001 fb63 	bl	800cf2c <UTIL_SEQ_SetTask>

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800b866:	4b28      	ldr	r3, [pc, #160]	@ (800b908 <APP_BLE_Init+0xc0>)
 800b868:	463c      	mov	r4, r7
 800b86a:	461d      	mov	r5, r3
 800b86c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b86e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b874:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b876:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b878:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b87c:	c403      	stmia	r4!, {r0, r1}
 800b87e:	8022      	strh	r2, [r4, #0]
 800b880:	3402      	adds	r4, #2
 800b882:	0c13      	lsrs	r3, r2, #16
 800b884:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800b886:	f000 f92b 	bl	800bae0 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800b88a:	2101      	movs	r1, #1
 800b88c:	2002      	movs	r0, #2
 800b88e:	f001 f979 	bl	800cb84 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800b892:	4a1e      	ldr	r2, [pc, #120]	@ (800b90c <APP_BLE_Init+0xc4>)
 800b894:	2100      	movs	r1, #0
 800b896:	2002      	movs	r0, #2
 800b898:	f001 fb26 	bl	800cee8 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800b89c:	463b      	mov	r3, r7
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f7ff f8ae 	bl	800aa00 <SHCI_C2_BLE_Init>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 800b8aa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d001      	beq.n	800b8b6 <APP_BLE_Init+0x6e>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800b8b2:	f7f6 fcef 	bl	8002294 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800b8b6:	f000 f929 	bl	800bb0c <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800b8ba:	f7fe fffb 	bl	800a8b4 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800b8be:	4b14      	ldr	r3, [pc, #80]	@ (800b910 <APP_BLE_Init+0xc8>)
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800b8c6:	4b12      	ldr	r3, [pc, #72]	@ (800b910 <APP_BLE_Init+0xc8>)
 800b8c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b8cc:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800b8ce:	4a11      	ldr	r2, [pc, #68]	@ (800b914 <APP_BLE_Init+0xcc>)
 800b8d0:	2100      	movs	r1, #0
 800b8d2:	2001      	movs	r0, #1
 800b8d4:	f001 fb08 	bl	800cee8 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800b8d8:	2006      	movs	r0, #6
 800b8da:	f7fe fe5f 	bl	800a59c <aci_hal_set_radio_activity_mask>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800b8e4:	f000 fc14 	bl	800c110 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800b8e8:	4b09      	ldr	r3, [pc, #36]	@ (800b910 <APP_BLE_Init+0xc8>)
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800b8ee:	4b08      	ldr	r3, [pc, #32]	@ (800b910 <APP_BLE_Init+0xc8>)
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800b8f4:	2001      	movs	r0, #1
 800b8f6:	f000 f9bd 	bl	800bc74 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800b8fa:	bf00      	nop
}
 800b8fc:	3740      	adds	r7, #64	@ 0x40
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bdb0      	pop	{r4, r5, r7, pc}
 800b902:	bf00      	nop
 800b904:	0800be5d 	.word	0x0800be5d
 800b908:	0800d260 	.word	0x0800d260
 800b90c:	0800ac1d 	.word	0x0800ac1d
 800b910:	20000438 	.word	0x20000438
 800b914:	0800bd75 	.word	0x0800bd75

0800b918 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b08c      	sub	sp, #48	@ 0x30
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800b920:	2392      	movs	r3, #146	@ 0x92
 800b922:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	3301      	adds	r3, #1
 800b92a:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 800b92c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b92e:	781b      	ldrb	r3, [r3, #0]
 800b930:	2bff      	cmp	r3, #255	@ 0xff
 800b932:	d062      	beq.n	800b9fa <SVCCTL_App_Notification+0xe2>
 800b934:	2bff      	cmp	r3, #255	@ 0xff
 800b936:	f300 80c3 	bgt.w	800bac0 <SVCCTL_App_Notification+0x1a8>
 800b93a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b93c:	d02e      	beq.n	800b99c <SVCCTL_App_Notification+0x84>
 800b93e:	2b3e      	cmp	r3, #62	@ 0x3e
 800b940:	f300 80be 	bgt.w	800bac0 <SVCCTL_App_Notification+0x1a8>
 800b944:	2b05      	cmp	r3, #5
 800b946:	d002      	beq.n	800b94e <SVCCTL_App_Notification+0x36>
 800b948:	2b10      	cmp	r3, #16
 800b94a:	d023      	beq.n	800b994 <SVCCTL_App_Notification+0x7c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800b94c:	e0b8      	b.n	800bac0 <SVCCTL_App_Notification+0x1a8>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800b94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b950:	3302      	adds	r3, #2
 800b952:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b95a:	b29a      	uxth	r2, r3
 800b95c:	4b5c      	ldr	r3, [pc, #368]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b95e:	8adb      	ldrh	r3, [r3, #22]
 800b960:	429a      	cmp	r2, r3
 800b962:	d106      	bne.n	800b972 <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800b964:	4b5a      	ldr	r3, [pc, #360]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b966:	2200      	movs	r2, #0
 800b968:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800b96a:	4b59      	ldr	r3, [pc, #356]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b96c:	2200      	movs	r2, #0
 800b96e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 800b972:	2001      	movs	r0, #1
 800b974:	f000 f97e 	bl	800bc74 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800b978:	4b56      	ldr	r3, [pc, #344]	@ (800bad4 <SVCCTL_App_Notification+0x1bc>)
 800b97a:	2201      	movs	r2, #1
 800b97c:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800b97e:	4b54      	ldr	r3, [pc, #336]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b980:	8ada      	ldrh	r2, [r3, #22]
 800b982:	4b54      	ldr	r3, [pc, #336]	@ (800bad4 <SVCCTL_App_Notification+0x1bc>)
 800b984:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800b986:	4853      	ldr	r0, [pc, #332]	@ (800bad4 <SVCCTL_App_Notification+0x1bc>)
 800b988:	f000 fbae 	bl	800c0e8 <Custom_APP_Notification>
      connection_status = 0;
 800b98c:	4b52      	ldr	r3, [pc, #328]	@ (800bad8 <SVCCTL_App_Notification+0x1c0>)
 800b98e:	2200      	movs	r2, #0
 800b990:	701a      	strb	r2, [r3, #0]
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800b992:	e098      	b.n	800bac6 <SVCCTL_App_Notification+0x1ae>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 800b994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b996:	3302      	adds	r3, #2
 800b998:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 800b99a:	e094      	b.n	800bac6 <SVCCTL_App_Notification+0x1ae>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800b99c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b99e:	3302      	adds	r3, #2
 800b9a0:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 800b9a2:	69bb      	ldr	r3, [r7, #24]
 800b9a4:	781b      	ldrb	r3, [r3, #0]
 800b9a6:	2b01      	cmp	r3, #1
 800b9a8:	d001      	beq.n	800b9ae <SVCCTL_App_Notification+0x96>
 800b9aa:	2b03      	cmp	r3, #3
          break;
 800b9ac:	e024      	b.n	800b9f8 <SVCCTL_App_Notification+0xe0>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800b9ae:	69bb      	ldr	r3, [r7, #24]
 800b9b0:	3301      	adds	r3, #1
 800b9b2:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800b9b4:	4b46      	ldr	r3, [pc, #280]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b9b6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b9ba:	2b04      	cmp	r3, #4
 800b9bc:	d104      	bne.n	800b9c8 <SVCCTL_App_Notification+0xb0>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800b9be:	4b44      	ldr	r3, [pc, #272]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b9c0:	2206      	movs	r2, #6
 800b9c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800b9c6:	e003      	b.n	800b9d0 <SVCCTL_App_Notification+0xb8>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800b9c8:	4b41      	ldr	r3, [pc, #260]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b9ca:	2205      	movs	r2, #5
 800b9cc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b9d6:	b29a      	uxth	r2, r3
 800b9d8:	4b3d      	ldr	r3, [pc, #244]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b9da:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800b9dc:	4b3d      	ldr	r3, [pc, #244]	@ (800bad4 <SVCCTL_App_Notification+0x1bc>)
 800b9de:	2200      	movs	r2, #0
 800b9e0:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800b9e2:	4b3b      	ldr	r3, [pc, #236]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800b9e4:	8ada      	ldrh	r2, [r3, #22]
 800b9e6:	4b3b      	ldr	r3, [pc, #236]	@ (800bad4 <SVCCTL_App_Notification+0x1bc>)
 800b9e8:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800b9ea:	483a      	ldr	r0, [pc, #232]	@ (800bad4 <SVCCTL_App_Notification+0x1bc>)
 800b9ec:	f000 fb7c 	bl	800c0e8 <Custom_APP_Notification>
          connection_status = 1;
 800b9f0:	4b39      	ldr	r3, [pc, #228]	@ (800bad8 <SVCCTL_App_Notification+0x1c0>)
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	701a      	strb	r2, [r3, #0]
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800b9f6:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800b9f8:	e065      	b.n	800bac6 <SVCCTL_App_Notification+0x1ae>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800b9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9fc:	3302      	adds	r3, #2
 800b9fe:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 800ba00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba02:	881b      	ldrh	r3, [r3, #0]
 800ba04:	b29b      	uxth	r3, r3
 800ba06:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d048      	beq.n	800baa0 <SVCCTL_App_Notification+0x188>
 800ba0e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800ba12:	4293      	cmp	r3, r2
 800ba14:	dc56      	bgt.n	800bac4 <SVCCTL_App_Notification+0x1ac>
 800ba16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ba1a:	d04b      	beq.n	800bab4 <SVCCTL_App_Notification+0x19c>
 800ba1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ba20:	dc50      	bgt.n	800bac4 <SVCCTL_App_Notification+0x1ac>
 800ba22:	f240 420a 	movw	r2, #1034	@ 0x40a
 800ba26:	4293      	cmp	r3, r2
 800ba28:	dc4c      	bgt.n	800bac4 <SVCCTL_App_Notification+0x1ac>
 800ba2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba2e:	dc04      	bgt.n	800ba3a <SVCCTL_App_Notification+0x122>
 800ba30:	2b04      	cmp	r3, #4
 800ba32:	d041      	beq.n	800bab8 <SVCCTL_App_Notification+0x1a0>
 800ba34:	2b06      	cmp	r3, #6
 800ba36:	d039      	beq.n	800baac <SVCCTL_App_Notification+0x194>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800ba38:	e044      	b.n	800bac4 <SVCCTL_App_Notification+0x1ac>
      switch (p_blecore_evt->ecode)
 800ba3a:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 800ba3e:	2b09      	cmp	r3, #9
 800ba40:	d840      	bhi.n	800bac4 <SVCCTL_App_Notification+0x1ac>
 800ba42:	a201      	add	r2, pc, #4	@ (adr r2, 800ba48 <SVCCTL_App_Notification+0x130>)
 800ba44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba48:	0800ba99 	.word	0x0800ba99
 800ba4c:	0800ba71 	.word	0x0800ba71
 800ba50:	0800bac5 	.word	0x0800bac5
 800ba54:	0800bac5 	.word	0x0800bac5
 800ba58:	0800bac5 	.word	0x0800bac5
 800ba5c:	0800bac5 	.word	0x0800bac5
 800ba60:	0800babd 	.word	0x0800babd
 800ba64:	0800bac5 	.word	0x0800bac5
 800ba68:	0800ba85 	.word	0x0800ba85
 800ba6c:	0800babd 	.word	0x0800babd
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800ba70:	4b17      	ldr	r3, [pc, #92]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800ba72:	8adb      	ldrh	r3, [r3, #22]
 800ba74:	4919      	ldr	r1, [pc, #100]	@ (800badc <SVCCTL_App_Notification+0x1c4>)
 800ba76:	4618      	mov	r0, r3
 800ba78:	f7fd ff92 	bl	80099a0 <aci_gap_pass_key_resp>
 800ba7c:	4603      	mov	r3, r0
 800ba7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 800ba82:	e01c      	b.n	800babe <SVCCTL_App_Notification+0x1a6>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800ba84:	4b12      	ldr	r3, [pc, #72]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800ba86:	8adb      	ldrh	r3, [r3, #22]
 800ba88:	2101      	movs	r1, #1
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f7fe f932 	bl	8009cf4 <aci_gap_numeric_comparison_value_confirm_yesno>
 800ba90:	4603      	mov	r3, r0
 800ba92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 800ba96:	e012      	b.n	800babe <SVCCTL_App_Notification+0x1a6>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800ba98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba9a:	3302      	adds	r3, #2
 800ba9c:	623b      	str	r3, [r7, #32]
          break;
 800ba9e:	e00e      	b.n	800babe <SVCCTL_App_Notification+0x1a6>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800baa0:	4b0b      	ldr	r3, [pc, #44]	@ (800bad0 <SVCCTL_App_Notification+0x1b8>)
 800baa2:	8adb      	ldrh	r3, [r3, #22]
 800baa4:	4618      	mov	r0, r3
 800baa6:	f7fe fc38 	bl	800a31a <aci_gatt_confirm_indication>
        break;
 800baaa:	e008      	b.n	800babe <SVCCTL_App_Notification+0x1a6>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 800baac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baae:	3302      	adds	r3, #2
 800bab0:	61fb      	str	r3, [r7, #28]
          break;
 800bab2:	e004      	b.n	800babe <SVCCTL_App_Notification+0x1a6>
          break;
 800bab4:	bf00      	nop
 800bab6:	e005      	b.n	800bac4 <SVCCTL_App_Notification+0x1ac>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800bab8:	bf00      	nop
 800baba:	e003      	b.n	800bac4 <SVCCTL_App_Notification+0x1ac>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800babc:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800babe:	e001      	b.n	800bac4 <SVCCTL_App_Notification+0x1ac>
      break;
 800bac0:	bf00      	nop
 800bac2:	e000      	b.n	800bac6 <SVCCTL_App_Notification+0x1ae>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800bac4:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800bac6:	2301      	movs	r3, #1
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3730      	adds	r7, #48	@ 0x30
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}
 800bad0:	20000438 	.word	0x20000438
 800bad4:	200004bc 	.word	0x200004bc
 800bad8:	200004c0 	.word	0x200004c0
 800badc:	0001b207 	.word	0x0001b207

0800bae0 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b082      	sub	sp, #8
 800bae4:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800bae6:	4b06      	ldr	r3, [pc, #24]	@ (800bb00 <Ble_Tl_Init+0x20>)
 800bae8:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800baea:	4b06      	ldr	r3, [pc, #24]	@ (800bb04 <Ble_Tl_Init+0x24>)
 800baec:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800baee:	463b      	mov	r3, r7
 800baf0:	4619      	mov	r1, r3
 800baf2:	4805      	ldr	r0, [pc, #20]	@ (800bb08 <Ble_Tl_Init+0x28>)
 800baf4:	f7ff f876 	bl	800abe4 <hci_init>

  return;
 800baf8:	bf00      	nop
}
 800bafa:	3708      	adds	r7, #8
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}
 800bb00:	200300d8 	.word	0x200300d8
 800bb04:	0800be25 	.word	0x0800be25
 800bb08:	0800bded 	.word	0x0800bded

0800bb0c <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800bb0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb0e:	b08d      	sub	sp, #52	@ 0x34
 800bb10:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800bb12:	2300      	movs	r3, #0
 800bb14:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bb16:	2392      	movs	r3, #146	@ 0x92
 800bb18:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800bb1a:	f7fe fd93 	bl	800a644 <hci_reset>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800bb22:	f000 f8e3 	bl	800bcec <BleGetBdAddress>
 800bb26:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 800bb28:	693a      	ldr	r2, [r7, #16]
 800bb2a:	2106      	movs	r1, #6
 800bb2c:	2000      	movs	r0, #0
 800bb2e:	f7fe fc49 	bl	800a3c4 <aci_hal_write_config_data>
 800bb32:	4603      	mov	r3, r0
 800bb34:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800bb36:	4a4a      	ldr	r2, [pc, #296]	@ (800bc60 <Ble_Hci_Gap_Gatt_Init+0x154>)
 800bb38:	2110      	movs	r1, #16
 800bb3a:	2018      	movs	r0, #24
 800bb3c:	f7fe fc42 	bl	800a3c4 <aci_hal_write_config_data>
 800bb40:	4603      	mov	r3, r0
 800bb42:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800bb44:	4a47      	ldr	r2, [pc, #284]	@ (800bc64 <Ble_Hci_Gap_Gatt_Init+0x158>)
 800bb46:	2110      	movs	r1, #16
 800bb48:	2008      	movs	r0, #8
 800bb4a:	f7fe fc3b 	bl	800a3c4 <aci_hal_write_config_data>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800bb52:	2118      	movs	r1, #24
 800bb54:	2001      	movs	r0, #1
 800bb56:	f7fe fcba 	bl	800a4ce <aci_hal_set_tx_power_level>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800bb5e:	f7fe f930 	bl	8009dc2 <aci_gatt_init>
 800bb62:	4603      	mov	r3, r0
 800bb64:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800bb66:	2300      	movs	r3, #0
 800bb68:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800bb6a:	7bfb      	ldrb	r3, [r7, #15]
 800bb6c:	f043 0301 	orr.w	r3, r3, #1
 800bb70:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800bb72:	7bfb      	ldrb	r3, [r7, #15]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d01f      	beq.n	800bbb8 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800bb78:	4b3b      	ldr	r3, [pc, #236]	@ (800bc68 <Ble_Hci_Gap_Gatt_Init+0x15c>)
 800bb7a:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800bb7c:	1dba      	adds	r2, r7, #6
 800bb7e:	7bf8      	ldrb	r0, [r7, #15]
 800bb80:	1cbb      	adds	r3, r7, #2
 800bb82:	9301      	str	r3, [sp, #4]
 800bb84:	1d3b      	adds	r3, r7, #4
 800bb86:	9300      	str	r3, [sp, #0]
 800bb88:	4613      	mov	r3, r2
 800bb8a:	2208      	movs	r2, #8
 800bb8c:	2100      	movs	r1, #0
 800bb8e:	f7fd ff6e 	bl	8009a6e <aci_gap_init>
 800bb92:	4603      	mov	r3, r0
 800bb94:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800bb96:	88fc      	ldrh	r4, [r7, #6]
 800bb98:	88bd      	ldrh	r5, [r7, #4]
 800bb9a:	68b8      	ldr	r0, [r7, #8]
 800bb9c:	f7f4 faf0 	bl	8000180 <strlen>
 800bba0:	4603      	mov	r3, r0
 800bba2:	b2da      	uxtb	r2, r3
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	4613      	mov	r3, r2
 800bbaa:	2200      	movs	r2, #0
 800bbac:	4629      	mov	r1, r5
 800bbae:	4620      	mov	r0, r4
 800bbb0:	f7fe fb0a 	bl	800a1c8 <aci_gatt_update_char_value>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800bbb8:	88f8      	ldrh	r0, [r7, #6]
 800bbba:	8879      	ldrh	r1, [r7, #2]
 800bbbc:	463b      	mov	r3, r7
 800bbbe:	9300      	str	r3, [sp, #0]
 800bbc0:	2302      	movs	r3, #2
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	f7fe fb00 	bl	800a1c8 <aci_gatt_update_char_value>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800bbcc:	2202      	movs	r2, #2
 800bbce:	2102      	movs	r1, #2
 800bbd0:	2000      	movs	r0, #0
 800bbd2:	f7fe fd5b 	bl	800a68c <hci_le_set_default_phy>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800bbda:	4b24      	ldr	r3, [pc, #144]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bbdc:	2201      	movs	r2, #1
 800bbde:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800bbe0:	4b22      	ldr	r3, [pc, #136]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bbe2:	781b      	ldrb	r3, [r3, #0]
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f7fd fdc3 	bl	8009770 <aci_gap_set_io_capability>
 800bbea:	4603      	mov	r3, r0
 800bbec:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800bbee:	4b1f      	ldr	r3, [pc, #124]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bbf0:	2201      	movs	r2, #1
 800bbf2:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800bbf4:	4b1d      	ldr	r3, [pc, #116]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bbf6:	2208      	movs	r2, #8
 800bbf8:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800bbfa:	4b1c      	ldr	r3, [pc, #112]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bbfc:	2210      	movs	r2, #16
 800bbfe:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800bc00:	4b1a      	ldr	r3, [pc, #104]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc02:	2200      	movs	r2, #0
 800bc04:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800bc06:	4b19      	ldr	r3, [pc, #100]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc08:	4a19      	ldr	r2, [pc, #100]	@ (800bc70 <Ble_Hci_Gap_Gatt_Init+0x164>)
 800bc0a:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800bc0c:	4b17      	ldr	r3, [pc, #92]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc0e:	2200      	movs	r2, #0
 800bc10:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800bc12:	4b16      	ldr	r3, [pc, #88]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc14:	789c      	ldrb	r4, [r3, #2]
 800bc16:	4b15      	ldr	r3, [pc, #84]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc18:	785d      	ldrb	r5, [r3, #1]
 800bc1a:	4b14      	ldr	r3, [pc, #80]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc1c:	791b      	ldrb	r3, [r3, #4]
 800bc1e:	4a13      	ldr	r2, [pc, #76]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc20:	7952      	ldrb	r2, [r2, #5]
 800bc22:	4912      	ldr	r1, [pc, #72]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc24:	78c9      	ldrb	r1, [r1, #3]
 800bc26:	4811      	ldr	r0, [pc, #68]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc28:	6880      	ldr	r0, [r0, #8]
 800bc2a:	2600      	movs	r6, #0
 800bc2c:	9604      	str	r6, [sp, #16]
 800bc2e:	9003      	str	r0, [sp, #12]
 800bc30:	9102      	str	r1, [sp, #8]
 800bc32:	9201      	str	r2, [sp, #4]
 800bc34:	9300      	str	r3, [sp, #0]
 800bc36:	2300      	movs	r3, #0
 800bc38:	2201      	movs	r2, #1
 800bc3a:	4629      	mov	r1, r5
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	f7fd fdeb 	bl	8009818 <aci_gap_set_authentication_requirement>
 800bc42:	4603      	mov	r3, r0
 800bc44:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800bc46:	4b09      	ldr	r3, [pc, #36]	@ (800bc6c <Ble_Hci_Gap_Gatt_Init+0x160>)
 800bc48:	789b      	ldrb	r3, [r3, #2]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d003      	beq.n	800bc56 <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 800bc4e:	f7fe f82d 	bl	8009cac <aci_gap_configure_filter_accept_list>
 800bc52:	4603      	mov	r3, r0
 800bc54:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 800bc56:	bf00      	nop
 800bc58:	371c      	adds	r7, #28
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc5e:	bf00      	nop
 800bc60:	0800d460 	.word	0x0800d460
 800bc64:	0800d470 	.word	0x0800d470
 800bc68:	0800d29c 	.word	0x0800d29c
 800bc6c:	20000438 	.word	0x20000438
 800bc70:	0001b207 	.word	0x0001b207

0800bc74 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b08c      	sub	sp, #48	@ 0x30
 800bc78:	af08      	add	r7, sp, #32
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bc7e:	2392      	movs	r3, #146	@ 0x92
 800bc80:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800bc82:	4a18      	ldr	r2, [pc, #96]	@ (800bce4 <Adv_Request+0x70>)
 800bc84:	79fb      	ldrb	r3, [r7, #7]
 800bc86:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	9306      	str	r3, [sp, #24]
 800bc8e:	2300      	movs	r3, #0
 800bc90:	9305      	str	r3, [sp, #20]
 800bc92:	2300      	movs	r3, #0
 800bc94:	9304      	str	r3, [sp, #16]
 800bc96:	2300      	movs	r3, #0
 800bc98:	9303      	str	r3, [sp, #12]
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	9302      	str	r3, [sp, #8]
 800bc9e:	2300      	movs	r3, #0
 800bca0:	9301      	str	r3, [sp, #4]
 800bca2:	2300      	movs	r3, #0
 800bca4:	9300      	str	r3, [sp, #0]
 800bca6:	2300      	movs	r3, #0
 800bca8:	22a0      	movs	r2, #160	@ 0xa0
 800bcaa:	2180      	movs	r1, #128	@ 0x80
 800bcac:	2000      	movs	r0, #0
 800bcae:	f7fd fc65 	bl	800957c <aci_gap_set_discoverable>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	73fb      	strb	r3, [r7, #15]
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
  }

/* USER CODE BEGIN Adv_Request_1*/
  uint32_t uid_word0 = HAL_GetUIDw2();
 800bcb6:	f7f6 fe57 	bl	8002968 <HAL_GetUIDw2>
 800bcba:	60b8      	str	r0, [r7, #8]
  a_AdvData[22] = uid_word0>>24;
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	0e1b      	lsrs	r3, r3, #24
 800bcc0:	b2da      	uxtb	r2, r3
 800bcc2:	4b09      	ldr	r3, [pc, #36]	@ (800bce8 <Adv_Request+0x74>)
 800bcc4:	759a      	strb	r2, [r3, #22]
  a_AdvData[23] = uid_word0>>16;
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	0c1b      	lsrs	r3, r3, #16
 800bcca:	b2da      	uxtb	r2, r3
 800bccc:	4b06      	ldr	r3, [pc, #24]	@ (800bce8 <Adv_Request+0x74>)
 800bcce:	75da      	strb	r2, [r3, #23]
/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800bcd0:	4905      	ldr	r1, [pc, #20]	@ (800bce8 <Adv_Request+0x74>)
 800bcd2:	2018      	movs	r0, #24
 800bcd4:	f7fd ff78 	bl	8009bc8 <aci_gap_update_adv_data>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800bcdc:	bf00      	nop
}
 800bcde:	3710      	adds	r7, #16
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}
 800bce4:	20000438 	.word	0x20000438
 800bce8:	20000034 	.word	0x20000034

0800bcec <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b086      	sub	sp, #24
 800bcf0:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800bcf2:	f7ff fd85 	bl	800b800 <LL_FLASH_GetUDN>
 800bcf6:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800bcf8:	693b      	ldr	r3, [r7, #16]
 800bcfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcfe:	d023      	beq.n	800bd48 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800bd00:	f7ff fd96 	bl	800b830 <LL_FLASH_GetSTCompanyID>
 800bd04:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800bd06:	f7ff fd87 	bl	800b818 <LL_FLASH_GetDeviceID>
 800bd0a:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	b2da      	uxtb	r2, r3
 800bd10:	4b16      	ldr	r3, [pc, #88]	@ (800bd6c <BleGetBdAddress+0x80>)
 800bd12:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	0a1b      	lsrs	r3, r3, #8
 800bd18:	b2da      	uxtb	r2, r3
 800bd1a:	4b14      	ldr	r3, [pc, #80]	@ (800bd6c <BleGetBdAddress+0x80>)
 800bd1c:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	b2da      	uxtb	r2, r3
 800bd22:	4b12      	ldr	r3, [pc, #72]	@ (800bd6c <BleGetBdAddress+0x80>)
 800bd24:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	b2da      	uxtb	r2, r3
 800bd2a:	4b10      	ldr	r3, [pc, #64]	@ (800bd6c <BleGetBdAddress+0x80>)
 800bd2c:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800bd2e:	68bb      	ldr	r3, [r7, #8]
 800bd30:	0a1b      	lsrs	r3, r3, #8
 800bd32:	b2da      	uxtb	r2, r3
 800bd34:	4b0d      	ldr	r3, [pc, #52]	@ (800bd6c <BleGetBdAddress+0x80>)
 800bd36:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	0c1b      	lsrs	r3, r3, #16
 800bd3c:	b2da      	uxtb	r2, r3
 800bd3e:	4b0b      	ldr	r3, [pc, #44]	@ (800bd6c <BleGetBdAddress+0x80>)
 800bd40:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800bd42:	4b0a      	ldr	r3, [pc, #40]	@ (800bd6c <BleGetBdAddress+0x80>)
 800bd44:	617b      	str	r3, [r7, #20]
 800bd46:	e00b      	b.n	800bd60 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800bd48:	2000      	movs	r0, #0
 800bd4a:	f7ff fc73 	bl	800b634 <OTP_Read>
 800bd4e:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d002      	beq.n	800bd5c <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	617b      	str	r3, [r7, #20]
 800bd5a:	e001      	b.n	800bd60 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800bd5c:	4b04      	ldr	r3, [pc, #16]	@ (800bd70 <BleGetBdAddress+0x84>)
 800bd5e:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800bd60:	697b      	ldr	r3, [r7, #20]
}
 800bd62:	4618      	mov	r0, r3
 800bd64:	3718      	adds	r7, #24
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
 800bd6a:	bf00      	nop
 800bd6c:	20000430 	.word	0x20000430
 800bd70:	0800d458 	.word	0x0800d458

0800bd74 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b082      	sub	sp, #8
 800bd78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800bd7a:	4b0a      	ldr	r3, [pc, #40]	@ (800bda4 <Adv_Cancel+0x30>)
 800bd7c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bd80:	2b05      	cmp	r3, #5
 800bd82:	d00a      	beq.n	800bd9a <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bd84:	2392      	movs	r3, #146	@ 0x92
 800bd86:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800bd88:	f7fd fbd4 	bl	8009534 <aci_gap_set_non_discoverable>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bd90:	4b04      	ldr	r3, [pc, #16]	@ (800bda4 <Adv_Cancel+0x30>)
 800bd92:	2200      	movs	r2, #0
 800bd94:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800bd98:	bf00      	nop
 800bd9a:	bf00      	nop
}
 800bd9c:	3708      	adds	r7, #8
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}
 800bda2:	bf00      	nop
 800bda4:	20000438 	.word	0x20000438

0800bda8 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b082      	sub	sp, #8
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800bdb0:	2100      	movs	r1, #0
 800bdb2:	2002      	movs	r0, #2
 800bdb4:	f001 f8ba 	bl	800cf2c <UTIL_SEQ_SetTask>

  return;
 800bdb8:	bf00      	nop
}
 800bdba:	3708      	adds	r7, #8
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}

0800bdc0 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b082      	sub	sp, #8
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800bdc8:	2001      	movs	r0, #1
 800bdca:	f001 f91b 	bl	800d004 <UTIL_SEQ_SetEvt>

  return;
 800bdce:	bf00      	nop
}
 800bdd0:	3708      	adds	r7, #8
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}

0800bdd6 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800bdd6:	b580      	push	{r7, lr}
 800bdd8:	b082      	sub	sp, #8
 800bdda:	af00      	add	r7, sp, #0
 800bddc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800bdde:	2001      	movs	r0, #1
 800bde0:	f001 f930 	bl	800d044 <UTIL_SEQ_WaitEvt>

  return;
 800bde4:	bf00      	nop
}
 800bde6:	3708      	adds	r7, #8
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}

0800bdec <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b084      	sub	sp, #16
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	685b      	ldr	r3, [r3, #4]
 800bdfc:	3308      	adds	r3, #8
 800bdfe:	4618      	mov	r0, r3
 800be00:	f7fe fdaa 	bl	800a958 <SVCCTL_UserEvtRx>
 800be04:	4603      	mov	r3, r0
 800be06:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800be08:	7afb      	ldrb	r3, [r7, #11]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d003      	beq.n	800be16 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	2201      	movs	r2, #1
 800be12:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800be14:	e003      	b.n	800be1e <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	2200      	movs	r2, #0
 800be1a:	701a      	strb	r2, [r3, #0]
  return;
 800be1c:	bf00      	nop
}
 800be1e:	3710      	adds	r7, #16
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b084      	sub	sp, #16
 800be28:	af00      	add	r7, sp, #0
 800be2a:	4603      	mov	r3, r0
 800be2c:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800be2e:	79fb      	ldrb	r3, [r7, #7]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d002      	beq.n	800be3a <BLE_StatusNot+0x16>
 800be34:	2b01      	cmp	r3, #1
 800be36:	d006      	beq.n	800be46 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800be38:	e00b      	b.n	800be52 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800be3a:	231f      	movs	r3, #31
 800be3c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800be3e:	68f8      	ldr	r0, [r7, #12]
 800be40:	f001 f8a0 	bl	800cf84 <UTIL_SEQ_PauseTask>
      break;
 800be44:	e005      	b.n	800be52 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800be46:	231f      	movs	r3, #31
 800be48:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800be4a:	68f8      	ldr	r0, [r7, #12]
 800be4c:	f001 f8ba 	bl	800cfc4 <UTIL_SEQ_ResumeTask>
      break;
 800be50:	bf00      	nop
  }

  return;
 800be52:	bf00      	nop
}
 800be54:	3710      	adds	r7, #16
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
	...

0800be5c <myTask>:
    return 0; // Success
}


void myTask(void)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b082      	sub	sp, #8
 800be60:	af00      	add	r7, sp, #0

	get_voltage();
 800be62:	f7f5 fc81 	bl	8001768 <get_voltage>
	  	  UpdateCharData[0] = cell_mv[0]>>8;
 800be66:	4b7c      	ldr	r3, [pc, #496]	@ (800c058 <myTask+0x1fc>)
 800be68:	881b      	ldrh	r3, [r3, #0]
 800be6a:	0a1b      	lsrs	r3, r3, #8
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	b2da      	uxtb	r2, r3
 800be70:	4b7a      	ldr	r3, [pc, #488]	@ (800c05c <myTask+0x200>)
 800be72:	701a      	strb	r2, [r3, #0]
		  UpdateCharData[1] = cell_mv[0];
 800be74:	4b78      	ldr	r3, [pc, #480]	@ (800c058 <myTask+0x1fc>)
 800be76:	881b      	ldrh	r3, [r3, #0]
 800be78:	b2da      	uxtb	r2, r3
 800be7a:	4b78      	ldr	r3, [pc, #480]	@ (800c05c <myTask+0x200>)
 800be7c:	705a      	strb	r2, [r3, #1]
		  UpdateCharData[2] = cell_mv[1]>>8;
 800be7e:	4b76      	ldr	r3, [pc, #472]	@ (800c058 <myTask+0x1fc>)
 800be80:	885b      	ldrh	r3, [r3, #2]
 800be82:	0a1b      	lsrs	r3, r3, #8
 800be84:	b29b      	uxth	r3, r3
 800be86:	b2da      	uxtb	r2, r3
 800be88:	4b74      	ldr	r3, [pc, #464]	@ (800c05c <myTask+0x200>)
 800be8a:	709a      	strb	r2, [r3, #2]
		  UpdateCharData[3] = cell_mv[1];
 800be8c:	4b72      	ldr	r3, [pc, #456]	@ (800c058 <myTask+0x1fc>)
 800be8e:	885b      	ldrh	r3, [r3, #2]
 800be90:	b2da      	uxtb	r2, r3
 800be92:	4b72      	ldr	r3, [pc, #456]	@ (800c05c <myTask+0x200>)
 800be94:	70da      	strb	r2, [r3, #3]
		  UpdateCharData[4] = cell_mv[2]>>8;
 800be96:	4b70      	ldr	r3, [pc, #448]	@ (800c058 <myTask+0x1fc>)
 800be98:	889b      	ldrh	r3, [r3, #4]
 800be9a:	0a1b      	lsrs	r3, r3, #8
 800be9c:	b29b      	uxth	r3, r3
 800be9e:	b2da      	uxtb	r2, r3
 800bea0:	4b6e      	ldr	r3, [pc, #440]	@ (800c05c <myTask+0x200>)
 800bea2:	711a      	strb	r2, [r3, #4]
		  UpdateCharData[5] = cell_mv[2];
 800bea4:	4b6c      	ldr	r3, [pc, #432]	@ (800c058 <myTask+0x1fc>)
 800bea6:	889b      	ldrh	r3, [r3, #4]
 800bea8:	b2da      	uxtb	r2, r3
 800beaa:	4b6c      	ldr	r3, [pc, #432]	@ (800c05c <myTask+0x200>)
 800beac:	715a      	strb	r2, [r3, #5]
		  UpdateCharData[6] = cell_mv[3]>>8;
 800beae:	4b6a      	ldr	r3, [pc, #424]	@ (800c058 <myTask+0x1fc>)
 800beb0:	88db      	ldrh	r3, [r3, #6]
 800beb2:	0a1b      	lsrs	r3, r3, #8
 800beb4:	b29b      	uxth	r3, r3
 800beb6:	b2da      	uxtb	r2, r3
 800beb8:	4b68      	ldr	r3, [pc, #416]	@ (800c05c <myTask+0x200>)
 800beba:	719a      	strb	r2, [r3, #6]
		  UpdateCharData[7] = cell_mv[3];
 800bebc:	4b66      	ldr	r3, [pc, #408]	@ (800c058 <myTask+0x1fc>)
 800bebe:	88db      	ldrh	r3, [r3, #6]
 800bec0:	b2da      	uxtb	r2, r3
 800bec2:	4b66      	ldr	r3, [pc, #408]	@ (800c05c <myTask+0x200>)
 800bec4:	71da      	strb	r2, [r3, #7]
		  UpdateCharData[8] = cell_mv[4]>>8;
 800bec6:	4b64      	ldr	r3, [pc, #400]	@ (800c058 <myTask+0x1fc>)
 800bec8:	891b      	ldrh	r3, [r3, #8]
 800beca:	0a1b      	lsrs	r3, r3, #8
 800becc:	b29b      	uxth	r3, r3
 800bece:	b2da      	uxtb	r2, r3
 800bed0:	4b62      	ldr	r3, [pc, #392]	@ (800c05c <myTask+0x200>)
 800bed2:	721a      	strb	r2, [r3, #8]
		  UpdateCharData[9] = cell_mv[4];
 800bed4:	4b60      	ldr	r3, [pc, #384]	@ (800c058 <myTask+0x1fc>)
 800bed6:	891b      	ldrh	r3, [r3, #8]
 800bed8:	b2da      	uxtb	r2, r3
 800beda:	4b60      	ldr	r3, [pc, #384]	@ (800c05c <myTask+0x200>)
 800bedc:	725a      	strb	r2, [r3, #9]
		  UpdateCharData[10] = cell_mv[5]>>8;
 800bede:	4b5e      	ldr	r3, [pc, #376]	@ (800c058 <myTask+0x1fc>)
 800bee0:	895b      	ldrh	r3, [r3, #10]
 800bee2:	0a1b      	lsrs	r3, r3, #8
 800bee4:	b29b      	uxth	r3, r3
 800bee6:	b2da      	uxtb	r2, r3
 800bee8:	4b5c      	ldr	r3, [pc, #368]	@ (800c05c <myTask+0x200>)
 800beea:	729a      	strb	r2, [r3, #10]
		  UpdateCharData[11] = cell_mv[5];
 800beec:	4b5a      	ldr	r3, [pc, #360]	@ (800c058 <myTask+0x1fc>)
 800beee:	895b      	ldrh	r3, [r3, #10]
 800bef0:	b2da      	uxtb	r2, r3
 800bef2:	4b5a      	ldr	r3, [pc, #360]	@ (800c05c <myTask+0x200>)
 800bef4:	72da      	strb	r2, [r3, #11]

		  uint32_t uid_word0 = HAL_GetUIDw2();
 800bef6:	f7f6 fd37 	bl	8002968 <HAL_GetUIDw2>
 800befa:	6038      	str	r0, [r7, #0]

		  UpdateCharData[12] = uid_word0 >> 24;
 800befc:	683b      	ldr	r3, [r7, #0]
 800befe:	0e1b      	lsrs	r3, r3, #24
 800bf00:	b2da      	uxtb	r2, r3
 800bf02:	4b56      	ldr	r3, [pc, #344]	@ (800c05c <myTask+0x200>)
 800bf04:	731a      	strb	r2, [r3, #12]
		  UpdateCharData[13] = uid_word0 >> 16;
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	0c1b      	lsrs	r3, r3, #16
 800bf0a:	b2da      	uxtb	r2, r3
 800bf0c:	4b53      	ldr	r3, [pc, #332]	@ (800c05c <myTask+0x200>)
 800bf0e:	735a      	strb	r2, [r3, #13]
		  UpdateCharData[14] = update_state();
 800bf10:	f7f5 ff08 	bl	8001d24 <update_state>
 800bf14:	4603      	mov	r3, r0
 800bf16:	b2da      	uxtb	r2, r3
 800bf18:	4b50      	ldr	r3, [pc, #320]	@ (800c05c <myTask+0x200>)
 800bf1a:	739a      	strb	r2, [r3, #14]

		  capacity = read_from_flash(capacity_addr);
 800bf1c:	4b50      	ldr	r3, [pc, #320]	@ (800c060 <myTask+0x204>)
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7f5 fbef 	bl	8001704 <read_from_flash>
 800bf26:	4603      	mov	r3, r0
 800bf28:	b29a      	uxth	r2, r3
 800bf2a:	4b4e      	ldr	r3, [pc, #312]	@ (800c064 <myTask+0x208>)
 800bf2c:	801a      	strh	r2, [r3, #0]
		  UpdateCharData[15] = capacity>>8;
 800bf2e:	4b4d      	ldr	r3, [pc, #308]	@ (800c064 <myTask+0x208>)
 800bf30:	881b      	ldrh	r3, [r3, #0]
 800bf32:	b29b      	uxth	r3, r3
 800bf34:	0a1b      	lsrs	r3, r3, #8
 800bf36:	b29b      	uxth	r3, r3
 800bf38:	b2da      	uxtb	r2, r3
 800bf3a:	4b48      	ldr	r3, [pc, #288]	@ (800c05c <myTask+0x200>)
 800bf3c:	73da      	strb	r2, [r3, #15]
		  UpdateCharData[16] = capacity;
 800bf3e:	4b49      	ldr	r3, [pc, #292]	@ (800c064 <myTask+0x208>)
 800bf40:	881b      	ldrh	r3, [r3, #0]
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	b2da      	uxtb	r2, r3
 800bf46:	4b45      	ldr	r3, [pc, #276]	@ (800c05c <myTask+0x200>)
 800bf48:	741a      	strb	r2, [r3, #16]

		  cell_nominal_mv = read_from_flash(nominal_cell_mv_addr);
 800bf4a:	4b47      	ldr	r3, [pc, #284]	@ (800c068 <myTask+0x20c>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f7f5 fbd8 	bl	8001704 <read_from_flash>
 800bf54:	4603      	mov	r3, r0
 800bf56:	b29a      	uxth	r2, r3
 800bf58:	4b44      	ldr	r3, [pc, #272]	@ (800c06c <myTask+0x210>)
 800bf5a:	801a      	strh	r2, [r3, #0]
		  cell_charged_mv = read_from_flash(charged_cell_mv_addr);
 800bf5c:	4b44      	ldr	r3, [pc, #272]	@ (800c070 <myTask+0x214>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	4618      	mov	r0, r3
 800bf62:	f7f5 fbcf 	bl	8001704 <read_from_flash>
 800bf66:	4603      	mov	r3, r0
 800bf68:	b29a      	uxth	r2, r3
 800bf6a:	4b42      	ldr	r3, [pc, #264]	@ (800c074 <myTask+0x218>)
 800bf6c:	801a      	strh	r2, [r3, #0]
		  cell_discharged_mv = read_from_flash(discharged_cell_mv_addr);
 800bf6e:	4b42      	ldr	r3, [pc, #264]	@ (800c078 <myTask+0x21c>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7f5 fbc6 	bl	8001704 <read_from_flash>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	b29a      	uxth	r2, r3
 800bf7c:	4b3f      	ldr	r3, [pc, #252]	@ (800c07c <myTask+0x220>)
 800bf7e:	801a      	strh	r2, [r3, #0]

		  UpdateCharData[17] = cell_nominal_mv>>8;
 800bf80:	4b3a      	ldr	r3, [pc, #232]	@ (800c06c <myTask+0x210>)
 800bf82:	881b      	ldrh	r3, [r3, #0]
 800bf84:	b29b      	uxth	r3, r3
 800bf86:	0a1b      	lsrs	r3, r3, #8
 800bf88:	b29b      	uxth	r3, r3
 800bf8a:	b2da      	uxtb	r2, r3
 800bf8c:	4b33      	ldr	r3, [pc, #204]	@ (800c05c <myTask+0x200>)
 800bf8e:	745a      	strb	r2, [r3, #17]
		  UpdateCharData[18] = cell_nominal_mv;
 800bf90:	4b36      	ldr	r3, [pc, #216]	@ (800c06c <myTask+0x210>)
 800bf92:	881b      	ldrh	r3, [r3, #0]
 800bf94:	b29b      	uxth	r3, r3
 800bf96:	b2da      	uxtb	r2, r3
 800bf98:	4b30      	ldr	r3, [pc, #192]	@ (800c05c <myTask+0x200>)
 800bf9a:	749a      	strb	r2, [r3, #18]
		  UpdateCharData[19] = cell_charged_mv>>8;
 800bf9c:	4b35      	ldr	r3, [pc, #212]	@ (800c074 <myTask+0x218>)
 800bf9e:	881b      	ldrh	r3, [r3, #0]
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	0a1b      	lsrs	r3, r3, #8
 800bfa4:	b29b      	uxth	r3, r3
 800bfa6:	b2da      	uxtb	r2, r3
 800bfa8:	4b2c      	ldr	r3, [pc, #176]	@ (800c05c <myTask+0x200>)
 800bfaa:	74da      	strb	r2, [r3, #19]
		  UpdateCharData[20] = cell_charged_mv;
 800bfac:	4b31      	ldr	r3, [pc, #196]	@ (800c074 <myTask+0x218>)
 800bfae:	881b      	ldrh	r3, [r3, #0]
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	b2da      	uxtb	r2, r3
 800bfb4:	4b29      	ldr	r3, [pc, #164]	@ (800c05c <myTask+0x200>)
 800bfb6:	751a      	strb	r2, [r3, #20]
		  UpdateCharData[21] = cell_discharged_mv>>8;
 800bfb8:	4b30      	ldr	r3, [pc, #192]	@ (800c07c <myTask+0x220>)
 800bfba:	881b      	ldrh	r3, [r3, #0]
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	0a1b      	lsrs	r3, r3, #8
 800bfc0:	b29b      	uxth	r3, r3
 800bfc2:	b2da      	uxtb	r2, r3
 800bfc4:	4b25      	ldr	r3, [pc, #148]	@ (800c05c <myTask+0x200>)
 800bfc6:	755a      	strb	r2, [r3, #21]
		  UpdateCharData[22] = cell_discharged_mv;
 800bfc8:	4b2c      	ldr	r3, [pc, #176]	@ (800c07c <myTask+0x220>)
 800bfca:	881b      	ldrh	r3, [r3, #0]
 800bfcc:	b29b      	uxth	r3, r3
 800bfce:	b2da      	uxtb	r2, r3
 800bfd0:	4b22      	ldr	r3, [pc, #136]	@ (800c05c <myTask+0x200>)
 800bfd2:	759a      	strb	r2, [r3, #22]

		  type = (uint8_t)read_from_flash(type_addr);
 800bfd4:	4b2a      	ldr	r3, [pc, #168]	@ (800c080 <myTask+0x224>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f7f5 fb93 	bl	8001704 <read_from_flash>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	b2da      	uxtb	r2, r3
 800bfe2:	4b28      	ldr	r3, [pc, #160]	@ (800c084 <myTask+0x228>)
 800bfe4:	701a      	strb	r2, [r3, #0]
		  C_rating = (uint8_t)read_from_flash(C_rating_addr);
 800bfe6:	4b28      	ldr	r3, [pc, #160]	@ (800c088 <myTask+0x22c>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4618      	mov	r0, r3
 800bfec:	f7f5 fb8a 	bl	8001704 <read_from_flash>
 800bff0:	4603      	mov	r3, r0
 800bff2:	b2da      	uxtb	r2, r3
 800bff4:	4b25      	ldr	r3, [pc, #148]	@ (800c08c <myTask+0x230>)
 800bff6:	701a      	strb	r2, [r3, #0]

		  UpdateCharData[23] = type;
 800bff8:	4b22      	ldr	r3, [pc, #136]	@ (800c084 <myTask+0x228>)
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	b2da      	uxtb	r2, r3
 800bffe:	4b17      	ldr	r3, [pc, #92]	@ (800c05c <myTask+0x200>)
 800c000:	75da      	strb	r2, [r3, #23]
		  UpdateCharData[24] = C_rating;
 800c002:	4b22      	ldr	r3, [pc, #136]	@ (800c08c <myTask+0x230>)
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	b2da      	uxtb	r2, r3
 800c008:	4b14      	ldr	r3, [pc, #80]	@ (800c05c <myTask+0x200>)
 800c00a:	761a      	strb	r2, [r3, #24]

		  Flash_ReadString(nickname_addr,nickname);
 800c00c:	4b20      	ldr	r3, [pc, #128]	@ (800c090 <myTask+0x234>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	4920      	ldr	r1, [pc, #128]	@ (800c094 <myTask+0x238>)
 800c012:	4618      	mov	r0, r3
 800c014:	f7f6 f879 	bl	800210a <Flash_ReadString>
		  for(int i =0; i <=16; i++)
 800c018:	2300      	movs	r3, #0
 800c01a:	607b      	str	r3, [r7, #4]
 800c01c:	e00b      	b.n	800c036 <myTask+0x1da>
		  {
			  UpdateCharData[25+i] =nickname[i];
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	3319      	adds	r3, #25
 800c022:	491c      	ldr	r1, [pc, #112]	@ (800c094 <myTask+0x238>)
 800c024:	687a      	ldr	r2, [r7, #4]
 800c026:	440a      	add	r2, r1
 800c028:	7812      	ldrb	r2, [r2, #0]
 800c02a:	b2d1      	uxtb	r1, r2
 800c02c:	4a0b      	ldr	r2, [pc, #44]	@ (800c05c <myTask+0x200>)
 800c02e:	54d1      	strb	r1, [r2, r3]
		  for(int i =0; i <=16; i++)
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	3301      	adds	r3, #1
 800c034:	607b      	str	r3, [r7, #4]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2b10      	cmp	r3, #16
 800c03a:	ddf0      	ble.n	800c01e <myTask+0x1c2>
		  }

		  Custom_Mycharnotify_Update_Char();
 800c03c:	f000 f870 	bl	800c120 <Custom_Mycharnotify_Update_Char>
if(sleep_flag == 1){
 800c040:	4b15      	ldr	r3, [pc, #84]	@ (800c098 <myTask+0x23c>)
 800c042:	781b      	ldrb	r3, [r3, #0]
 800c044:	2b01      	cmp	r3, #1
 800c046:	d003      	beq.n	800c050 <myTask+0x1f4>
	      }
else
	      {UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);}
 800c048:	2100      	movs	r1, #0
 800c04a:	2004      	movs	r0, #4
 800c04c:	f000 ff6e 	bl	800cf2c <UTIL_SEQ_SetTask>
}
 800c050:	bf00      	nop
 800c052:	3708      	adds	r7, #8
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}
 800c058:	2000034c 	.word	0x2000034c
 800c05c:	200004c4 	.word	0x200004c4
 800c060:	20000018 	.word	0x20000018
 800c064:	2000037e 	.word	0x2000037e
 800c068:	2000000c 	.word	0x2000000c
 800c06c:	20000358 	.word	0x20000358
 800c070:	20000010 	.word	0x20000010
 800c074:	2000035a 	.word	0x2000035a
 800c078:	20000014 	.word	0x20000014
 800c07c:	2000035c 	.word	0x2000035c
 800c080:	20000020 	.word	0x20000020
 800c084:	20000381 	.word	0x20000381
 800c088:	2000001c 	.word	0x2000001c
 800c08c:	20000380 	.word	0x20000380
 800c090:	20000024 	.word	0x20000024
 800c094:	20000384 	.word	0x20000384
 800c098:	20000348 	.word	0x20000348

0800c09c <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800c09c:	b480      	push	{r7}
 800c09e:	b083      	sub	sp, #12
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	2b03      	cmp	r3, #3
 800c0aa:	d813      	bhi.n	800c0d4 <Custom_STM_App_Notification+0x38>
 800c0ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c0b4 <Custom_STM_App_Notification+0x18>)
 800c0ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0b2:	bf00      	nop
 800c0b4:	0800c0d5 	.word	0x0800c0d5
 800c0b8:	0800c0c5 	.word	0x0800c0c5
 800c0bc:	0800c0cd 	.word	0x0800c0cd
 800c0c0:	0800c0d5 	.word	0x0800c0d5
      /* USER CODE END CUSTOM_STM_MYCHARWRITE_WRITE_EVT */
      break;

    case CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT */
    	notifyflag = 1;
 800c0c4:	4b07      	ldr	r3, [pc, #28]	@ (800c0e4 <Custom_STM_App_Notification+0x48>)
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT */
      break;
 800c0ca:	e004      	b.n	800c0d6 <Custom_STM_App_Notification+0x3a>

    case CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT */
    	notifyflag = 0;
 800c0cc:	4b05      	ldr	r3, [pc, #20]	@ (800c0e4 <Custom_STM_App_Notification+0x48>)
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT */
      break;
 800c0d2:	e000      	b.n	800c0d6 <Custom_STM_App_Notification+0x3a>

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 800c0d4:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 800c0d6:	bf00      	nop
}
 800c0d8:	370c      	adds	r7, #12
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr
 800c0e2:	bf00      	nop
 800c0e4:	200006c4 	.word	0x200006c4

0800c0e8 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800c0e8:	b480      	push	{r7}
 800c0ea:	b083      	sub	sp, #12
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d002      	beq.n	800c0fe <Custom_APP_Notification+0x16>
 800c0f8:	2b01      	cmp	r3, #1
 800c0fa:	d002      	beq.n	800c102 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800c0fc:	e002      	b.n	800c104 <Custom_APP_Notification+0x1c>
      break;
 800c0fe:	bf00      	nop
 800c100:	e000      	b.n	800c104 <Custom_APP_Notification+0x1c>
      break;
 800c102:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800c104:	bf00      	nop
}
 800c106:	370c      	adds	r7, #12
 800c108:	46bd      	mov	sp, r7
 800c10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10e:	4770      	bx	lr

0800c110 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800c110:	b480      	push	{r7}
 800c112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 800c114:	bf00      	nop
}
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr
	...

0800c120 <Custom_Mycharnotify_Update_Char>:
 *
 *************************************************************/

/* mySvc */
__USED void Custom_Mycharnotify_Update_Char(void) /* Property Read */
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b082      	sub	sp, #8
 800c124:	af00      	add	r7, sp, #0
  uint8_t updateflag = 0;
 800c126:	2300      	movs	r3, #0
 800c128:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN Mycharnotify_UC_1*/
  updateflag = notifyflag;
 800c12a:	4b07      	ldr	r3, [pc, #28]	@ (800c148 <Custom_Mycharnotify_Update_Char+0x28>)
 800c12c:	781b      	ldrb	r3, [r3, #0]
 800c12e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END Mycharnotify_UC_1*/

  if (updateflag != 0)
 800c130:	79fb      	ldrb	r3, [r7, #7]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d004      	beq.n	800c140 <Custom_Mycharnotify_Update_Char+0x20>
  {
    Custom_STM_App_Update_Char(CUSTOM_STM_MYCHARNOTIFY, (uint8_t *)UpdateCharData);
 800c136:	4905      	ldr	r1, [pc, #20]	@ (800c14c <Custom_Mycharnotify_Update_Char+0x2c>)
 800c138:	2001      	movs	r0, #1
 800c13a:	f000 fa13 	bl	800c564 <Custom_STM_App_Update_Char>
  }

  /* USER CODE BEGIN Mycharnotify_UC_Last*/

  /* USER CODE END Mycharnotify_UC_Last*/
  return;
 800c13e:	bf00      	nop
 800c140:	bf00      	nop
}
 800c142:	3708      	adds	r7, #8
 800c144:	46bd      	mov	sp, r7
 800c146:	bd80      	pop	{r7, pc}
 800c148:	200006c4 	.word	0x200006c4
 800c14c:	200004c4 	.word	0x200004c4

0800c150 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b08e      	sub	sp, #56	@ 0x38
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 800c158:	2300      	movs	r3, #0
 800c15a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	3301      	adds	r3, #1
 800c162:	62fb      	str	r3, [r7, #44]	@ 0x2c

  switch (event_pckt->evt)
 800c164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c166:	781b      	ldrb	r3, [r3, #0]
 800c168:	2bff      	cmp	r3, #255	@ 0xff
 800c16a:	f040 8123 	bne.w	800c3b4 <Custom_STM_Event_Handler+0x264>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800c16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c170:	3302      	adds	r3, #2
 800c172:	62bb      	str	r3, [r7, #40]	@ 0x28
      switch (blecore_evt->ecode)
 800c174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c176:	881b      	ldrh	r3, [r3, #0]
 800c178:	b29b      	uxth	r3, r3
 800c17a:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 800c17e:	2b1a      	cmp	r3, #26
 800c180:	f200 8114 	bhi.w	800c3ac <Custom_STM_Event_Handler+0x25c>
 800c184:	a201      	add	r2, pc, #4	@ (adr r2, 800c18c <Custom_STM_Event_Handler+0x3c>)
 800c186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c18a:	bf00      	nop
 800c18c:	0800c1f9 	.word	0x0800c1f9
 800c190:	0800c3ad 	.word	0x0800c3ad
 800c194:	0800c3ad 	.word	0x0800c3ad
 800c198:	0800c3ad 	.word	0x0800c3ad
 800c19c:	0800c3ad 	.word	0x0800c3ad
 800c1a0:	0800c3ad 	.word	0x0800c3ad
 800c1a4:	0800c3ad 	.word	0x0800c3ad
 800c1a8:	0800c3ad 	.word	0x0800c3ad
 800c1ac:	0800c3ad 	.word	0x0800c3ad
 800c1b0:	0800c3ad 	.word	0x0800c3ad
 800c1b4:	0800c3ad 	.word	0x0800c3ad
 800c1b8:	0800c3ad 	.word	0x0800c3ad
 800c1bc:	0800c3ad 	.word	0x0800c3ad
 800c1c0:	0800c3ad 	.word	0x0800c3ad
 800c1c4:	0800c3ad 	.word	0x0800c3ad
 800c1c8:	0800c3ad 	.word	0x0800c3ad
 800c1cc:	0800c3ad 	.word	0x0800c3ad
 800c1d0:	0800c3ad 	.word	0x0800c3ad
 800c1d4:	0800c3ad 	.word	0x0800c3ad
 800c1d8:	0800c3ad 	.word	0x0800c3ad
 800c1dc:	0800c3ad 	.word	0x0800c3ad
 800c1e0:	0800c3ad 	.word	0x0800c3ad
 800c1e4:	0800c3ad 	.word	0x0800c3ad
 800c1e8:	0800c3ad 	.word	0x0800c3ad
 800c1ec:	0800c3ad 	.word	0x0800c3ad
 800c1f0:	0800c3ad 	.word	0x0800c3ad
 800c1f4:	0800c38f 	.word	0x0800c38f
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800c1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1fa:	3302      	adds	r3, #2
 800c1fc:	623b      	str	r3, [r7, #32]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800c1fe:	6a3b      	ldr	r3, [r7, #32]
 800c200:	885b      	ldrh	r3, [r3, #2]
 800c202:	b29b      	uxth	r3, r3
 800c204:	461a      	mov	r2, r3
 800c206:	4b6f      	ldr	r3, [pc, #444]	@ (800c3c4 <Custom_STM_Event_Handler+0x274>)
 800c208:	889b      	ldrh	r3, [r3, #4]
 800c20a:	3302      	adds	r3, #2
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d119      	bne.n	800c244 <Custom_STM_Event_Handler+0xf4>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800c210:	2301      	movs	r3, #1
 800c212:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */

            /* USER CODE END CUSTOM_STM_Service_1_Char_2 */
            switch (attribute_modified->Attr_Data[0])
 800c216:	6a3b      	ldr	r3, [r7, #32]
 800c218:	7a1b      	ldrb	r3, [r3, #8]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d002      	beq.n	800c224 <Custom_STM_Event_Handler+0xd4>
 800c21e:	2b01      	cmp	r3, #1
 800c220:	d008      	beq.n	800c234 <Custom_STM_Event_Handler+0xe4>

              default:
                /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

                /* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
              break;
 800c222:	e0b3      	b.n	800c38c <Custom_STM_Event_Handler+0x23c>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT;
 800c224:	2302      	movs	r3, #2
 800c226:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800c228:	f107 030c 	add.w	r3, r7, #12
 800c22c:	4618      	mov	r0, r3
 800c22e:	f7ff ff35 	bl	800c09c <Custom_STM_App_Notification>
                break;
 800c232:	e0ab      	b.n	800c38c <Custom_STM_Event_Handler+0x23c>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT;
 800c234:	2301      	movs	r3, #1
 800c236:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800c238:	f107 030c 	add.w	r3, r7, #12
 800c23c:	4618      	mov	r0, r3
 800c23e:	f7ff ff2d 	bl	800c09c <Custom_STM_App_Notification>
                break;
 800c242:	e0a3      	b.n	800c38c <Custom_STM_Event_Handler+0x23c>
            }
          }  /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

          else if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800c244:	6a3b      	ldr	r3, [r7, #32]
 800c246:	885b      	ldrh	r3, [r3, #2]
 800c248:	b29b      	uxth	r3, r3
 800c24a:	461a      	mov	r2, r3
 800c24c:	4b5d      	ldr	r3, [pc, #372]	@ (800c3c4 <Custom_STM_Event_Handler+0x274>)
 800c24e:	885b      	ldrh	r3, [r3, #2]
 800c250:	3301      	adds	r3, #1
 800c252:	429a      	cmp	r2, r3
 800c254:	f040 80ac 	bne.w	800c3b0 <Custom_STM_Event_Handler+0x260>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800c258:	2301      	movs	r3, #1
 800c25a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
        if(attribute_modified->Attr_Data[0] == 'X' && configurable != 0){
 800c25e:	6a3b      	ldr	r3, [r7, #32]
 800c260:	7a1b      	ldrb	r3, [r3, #8]
 800c262:	2b58      	cmp	r3, #88	@ 0x58
 800c264:	f040 80a4 	bne.w	800c3b0 <Custom_STM_Event_Handler+0x260>
 800c268:	4b57      	ldr	r3, [pc, #348]	@ (800c3c8 <Custom_STM_Event_Handler+0x278>)
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	2b00      	cmp	r3, #0
 800c270:	f000 809e 	beq.w	800c3b0 <Custom_STM_Event_Handler+0x260>

        	//HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_5);

        	capacity = (uint16_t)attribute_modified->Attr_Data[1]<<8 | attribute_modified->Attr_Data[2];
 800c274:	6a3b      	ldr	r3, [r7, #32]
 800c276:	7a5b      	ldrb	r3, [r3, #9]
 800c278:	b21b      	sxth	r3, r3
 800c27a:	021b      	lsls	r3, r3, #8
 800c27c:	b21a      	sxth	r2, r3
 800c27e:	6a3b      	ldr	r3, [r7, #32]
 800c280:	7a9b      	ldrb	r3, [r3, #10]
 800c282:	b21b      	sxth	r3, r3
 800c284:	4313      	orrs	r3, r2
 800c286:	b21b      	sxth	r3, r3
 800c288:	b29a      	uxth	r2, r3
 800c28a:	4b50      	ldr	r3, [pc, #320]	@ (800c3cc <Custom_STM_Event_Handler+0x27c>)
 800c28c:	801a      	strh	r2, [r3, #0]
        	C_rating = attribute_modified->Attr_Data[3];
 800c28e:	6a3b      	ldr	r3, [r7, #32]
 800c290:	7ada      	ldrb	r2, [r3, #11]
 800c292:	4b4f      	ldr	r3, [pc, #316]	@ (800c3d0 <Custom_STM_Event_Handler+0x280>)
 800c294:	701a      	strb	r2, [r3, #0]
        	type = attribute_modified->Attr_Data[4];
 800c296:	6a3b      	ldr	r3, [r7, #32]
 800c298:	7b1a      	ldrb	r2, [r3, #12]
 800c29a:	4b4e      	ldr	r3, [pc, #312]	@ (800c3d4 <Custom_STM_Event_Handler+0x284>)
 800c29c:	701a      	strb	r2, [r3, #0]
        	cell_nominal_mv = attribute_modified->Attr_Data[5] <<8 | attribute_modified->Attr_Data[6];
 800c29e:	6a3b      	ldr	r3, [r7, #32]
 800c2a0:	7b5b      	ldrb	r3, [r3, #13]
 800c2a2:	b21b      	sxth	r3, r3
 800c2a4:	021b      	lsls	r3, r3, #8
 800c2a6:	b21a      	sxth	r2, r3
 800c2a8:	6a3b      	ldr	r3, [r7, #32]
 800c2aa:	7b9b      	ldrb	r3, [r3, #14]
 800c2ac:	b21b      	sxth	r3, r3
 800c2ae:	4313      	orrs	r3, r2
 800c2b0:	b21b      	sxth	r3, r3
 800c2b2:	b29a      	uxth	r2, r3
 800c2b4:	4b48      	ldr	r3, [pc, #288]	@ (800c3d8 <Custom_STM_Event_Handler+0x288>)
 800c2b6:	801a      	strh	r2, [r3, #0]
        	cell_charged_mv = attribute_modified->Attr_Data[7] <<8 | attribute_modified->Attr_Data[8];
 800c2b8:	6a3b      	ldr	r3, [r7, #32]
 800c2ba:	7bdb      	ldrb	r3, [r3, #15]
 800c2bc:	b21b      	sxth	r3, r3
 800c2be:	021b      	lsls	r3, r3, #8
 800c2c0:	b21a      	sxth	r2, r3
 800c2c2:	6a3b      	ldr	r3, [r7, #32]
 800c2c4:	7c1b      	ldrb	r3, [r3, #16]
 800c2c6:	b21b      	sxth	r3, r3
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	b21b      	sxth	r3, r3
 800c2cc:	b29a      	uxth	r2, r3
 800c2ce:	4b43      	ldr	r3, [pc, #268]	@ (800c3dc <Custom_STM_Event_Handler+0x28c>)
 800c2d0:	801a      	strh	r2, [r3, #0]
        	cell_discharged_mv = attribute_modified->Attr_Data[9] <<8 | attribute_modified->Attr_Data[10];
 800c2d2:	6a3b      	ldr	r3, [r7, #32]
 800c2d4:	7c5b      	ldrb	r3, [r3, #17]
 800c2d6:	b21b      	sxth	r3, r3
 800c2d8:	021b      	lsls	r3, r3, #8
 800c2da:	b21a      	sxth	r2, r3
 800c2dc:	6a3b      	ldr	r3, [r7, #32]
 800c2de:	7c9b      	ldrb	r3, [r3, #18]
 800c2e0:	b21b      	sxth	r3, r3
 800c2e2:	4313      	orrs	r3, r2
 800c2e4:	b21b      	sxth	r3, r3
 800c2e6:	b29a      	uxth	r2, r3
 800c2e8:	4b3d      	ldr	r3, [pc, #244]	@ (800c3e0 <Custom_STM_Event_Handler+0x290>)
 800c2ea:	801a      	strh	r2, [r3, #0]
        	write_to_flash(nominal_cell_mv_addr, cell_nominal_mv);
 800c2ec:	4b3d      	ldr	r3, [pc, #244]	@ (800c3e4 <Custom_STM_Event_Handler+0x294>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4a39      	ldr	r2, [pc, #228]	@ (800c3d8 <Custom_STM_Event_Handler+0x288>)
 800c2f2:	8812      	ldrh	r2, [r2, #0]
 800c2f4:	b292      	uxth	r2, r2
 800c2f6:	4611      	mov	r1, r2
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f7f5 f983 	bl	8001604 <write_to_flash>
        	write_to_flash(charged_cell_mv_addr, cell_charged_mv);
 800c2fe:	4b3a      	ldr	r3, [pc, #232]	@ (800c3e8 <Custom_STM_Event_Handler+0x298>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	4a36      	ldr	r2, [pc, #216]	@ (800c3dc <Custom_STM_Event_Handler+0x28c>)
 800c304:	8812      	ldrh	r2, [r2, #0]
 800c306:	b292      	uxth	r2, r2
 800c308:	4611      	mov	r1, r2
 800c30a:	4618      	mov	r0, r3
 800c30c:	f7f5 f97a 	bl	8001604 <write_to_flash>
        	write_to_flash(discharged_cell_mv_addr, cell_discharged_mv);
 800c310:	4b36      	ldr	r3, [pc, #216]	@ (800c3ec <Custom_STM_Event_Handler+0x29c>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	4a32      	ldr	r2, [pc, #200]	@ (800c3e0 <Custom_STM_Event_Handler+0x290>)
 800c316:	8812      	ldrh	r2, [r2, #0]
 800c318:	b292      	uxth	r2, r2
 800c31a:	4611      	mov	r1, r2
 800c31c:	4618      	mov	r0, r3
 800c31e:	f7f5 f971 	bl	8001604 <write_to_flash>
        	write_to_flash(C_rating_addr,C_rating);
 800c322:	4b33      	ldr	r3, [pc, #204]	@ (800c3f0 <Custom_STM_Event_Handler+0x2a0>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	4a2a      	ldr	r2, [pc, #168]	@ (800c3d0 <Custom_STM_Event_Handler+0x280>)
 800c328:	7812      	ldrb	r2, [r2, #0]
 800c32a:	b2d2      	uxtb	r2, r2
 800c32c:	4611      	mov	r1, r2
 800c32e:	4618      	mov	r0, r3
 800c330:	f7f5 f968 	bl	8001604 <write_to_flash>
        	write_to_flash(capacity_addr,capacity);
 800c334:	4b2f      	ldr	r3, [pc, #188]	@ (800c3f4 <Custom_STM_Event_Handler+0x2a4>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	4a24      	ldr	r2, [pc, #144]	@ (800c3cc <Custom_STM_Event_Handler+0x27c>)
 800c33a:	8812      	ldrh	r2, [r2, #0]
 800c33c:	b292      	uxth	r2, r2
 800c33e:	4611      	mov	r1, r2
 800c340:	4618      	mov	r0, r3
 800c342:	f7f5 f95f 	bl	8001604 <write_to_flash>
        	write_to_flash(type_addr,type);
 800c346:	4b2c      	ldr	r3, [pc, #176]	@ (800c3f8 <Custom_STM_Event_Handler+0x2a8>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	4a22      	ldr	r2, [pc, #136]	@ (800c3d4 <Custom_STM_Event_Handler+0x284>)
 800c34c:	7812      	ldrb	r2, [r2, #0]
 800c34e:	b2d2      	uxtb	r2, r2
 800c350:	4611      	mov	r1, r2
 800c352:	4618      	mov	r0, r3
 800c354:	f7f5 f956 	bl	8001604 <write_to_flash>
        	for(int i =0 ; i<= 15; i++)
 800c358:	2300      	movs	r3, #0
 800c35a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c35c:	e00c      	b.n	800c378 <Custom_STM_Event_Handler+0x228>
        	{
        		nickname[i] = attribute_modified->Attr_Data[10+i];
 800c35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c360:	330a      	adds	r3, #10
 800c362:	6a3a      	ldr	r2, [r7, #32]
 800c364:	4413      	add	r3, r2
 800c366:	7a19      	ldrb	r1, [r3, #8]
 800c368:	4a24      	ldr	r2, [pc, #144]	@ (800c3fc <Custom_STM_Event_Handler+0x2ac>)
 800c36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c36c:	4413      	add	r3, r2
 800c36e:	460a      	mov	r2, r1
 800c370:	701a      	strb	r2, [r3, #0]
        	for(int i =0 ; i<= 15; i++)
 800c372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c374:	3301      	adds	r3, #1
 800c376:	633b      	str	r3, [r7, #48]	@ 0x30
 800c378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c37a:	2b0f      	cmp	r3, #15
 800c37c:	ddef      	ble.n	800c35e <Custom_STM_Event_Handler+0x20e>
        	}
        	Flash_WriteString(nickname_addr,nickname);
 800c37e:	4b20      	ldr	r3, [pc, #128]	@ (800c400 <Custom_STM_Event_Handler+0x2b0>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	491e      	ldr	r1, [pc, #120]	@ (800c3fc <Custom_STM_Event_Handler+0x2ac>)
 800c384:	4618      	mov	r0, r3
 800c386:	f7f5 fe63 	bl	8002050 <Flash_WriteString>
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 800c38a:	e011      	b.n	800c3b0 <Custom_STM_Event_Handler+0x260>
 800c38c:	e010      	b.n	800c3b0 <Custom_STM_Event_Handler+0x260>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 800c38e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c390:	3302      	adds	r3, #2
 800c392:	627b      	str	r3, [r7, #36]	@ 0x24
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 800c394:	2303      	movs	r3, #3
 800c396:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 800c398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c39a:	881b      	ldrh	r3, [r3, #0]
 800c39c:	b29b      	uxth	r3, r3
 800c39e:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 800c3a0:	f107 030c 	add.w	r3, r7, #12
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7ff fe79 	bl	800c09c <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 800c3aa:	e002      	b.n	800c3b2 <Custom_STM_Event_Handler+0x262>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 800c3ac:	bf00      	nop
 800c3ae:	e002      	b.n	800c3b6 <Custom_STM_Event_Handler+0x266>
          break;
 800c3b0:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800c3b2:	e000      	b.n	800c3b6 <Custom_STM_Event_Handler+0x266>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 800c3b4:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 800c3b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}/* end Custom_STM_Event_Handler */
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3738      	adds	r7, #56	@ 0x38
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}
 800c3c2:	bf00      	nop
 800c3c4:	200006c8 	.word	0x200006c8
 800c3c8:	20000050 	.word	0x20000050
 800c3cc:	2000037e 	.word	0x2000037e
 800c3d0:	20000380 	.word	0x20000380
 800c3d4:	20000381 	.word	0x20000381
 800c3d8:	20000358 	.word	0x20000358
 800c3dc:	2000035a 	.word	0x2000035a
 800c3e0:	2000035c 	.word	0x2000035c
 800c3e4:	2000000c 	.word	0x2000000c
 800c3e8:	20000010 	.word	0x20000010
 800c3ec:	20000014 	.word	0x20000014
 800c3f0:	2000001c 	.word	0x2000001c
 800c3f4:	20000018 	.word	0x20000018
 800c3f8:	20000020 	.word	0x20000020
 800c3fc:	20000384 	.word	0x20000384
 800c400:	20000024 	.word	0x20000024

0800c404 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b08c      	sub	sp, #48	@ 0x30
 800c408:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c40a:	2392      	movs	r3, #146	@ 0x92
 800c40c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800c40e:	484f      	ldr	r0, [pc, #316]	@ (800c54c <SVCCTL_InitCustomSvc+0x148>)
 800c410:	f7fe fa88 	bl	800a924 <SVCCTL_RegisterSvcHandler>
   *                              = 6
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 6;
 800c414:	2306      	movs	r3, #6
 800c416:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService1 */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService1 */

  COPY_MYSVC_UUID(uuid.Char_UUID_128);
 800c418:	238f      	movs	r3, #143	@ 0x8f
 800c41a:	713b      	strb	r3, [r7, #4]
 800c41c:	23e5      	movs	r3, #229	@ 0xe5
 800c41e:	717b      	strb	r3, [r7, #5]
 800c420:	23b3      	movs	r3, #179	@ 0xb3
 800c422:	71bb      	strb	r3, [r7, #6]
 800c424:	23d5      	movs	r3, #213	@ 0xd5
 800c426:	71fb      	strb	r3, [r7, #7]
 800c428:	232e      	movs	r3, #46	@ 0x2e
 800c42a:	723b      	strb	r3, [r7, #8]
 800c42c:	237f      	movs	r3, #127	@ 0x7f
 800c42e:	727b      	strb	r3, [r7, #9]
 800c430:	234a      	movs	r3, #74	@ 0x4a
 800c432:	72bb      	strb	r3, [r7, #10]
 800c434:	2398      	movs	r3, #152	@ 0x98
 800c436:	72fb      	strb	r3, [r7, #11]
 800c438:	232a      	movs	r3, #42	@ 0x2a
 800c43a:	733b      	strb	r3, [r7, #12]
 800c43c:	2348      	movs	r3, #72	@ 0x48
 800c43e:	737b      	strb	r3, [r7, #13]
 800c440:	237a      	movs	r3, #122	@ 0x7a
 800c442:	73bb      	strb	r3, [r7, #14]
 800c444:	23cc      	movs	r3, #204	@ 0xcc
 800c446:	73fb      	strb	r3, [r7, #15]
 800c448:	2300      	movs	r3, #0
 800c44a:	743b      	strb	r3, [r7, #16]
 800c44c:	2300      	movs	r3, #0
 800c44e:	747b      	strb	r3, [r7, #17]
 800c450:	2300      	movs	r3, #0
 800c452:	74bb      	strb	r3, [r7, #18]
 800c454:	2300      	movs	r3, #0
 800c456:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 800c458:	7dbb      	ldrb	r3, [r7, #22]
 800c45a:	1d39      	adds	r1, r7, #4
 800c45c:	4a3c      	ldr	r2, [pc, #240]	@ (800c550 <SVCCTL_InitCustomSvc+0x14c>)
 800c45e:	9200      	str	r2, [sp, #0]
 800c460:	2201      	movs	r2, #1
 800c462:	2002      	movs	r0, #2
 800c464:	f7fd fcd2 	bl	8009e0c <aci_gatt_add_service>
 800c468:	4603      	mov	r3, r0
 800c46a:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  myCharWrite
   */
  COPY_MYCHARWRITE_UUID(uuid.Char_UUID_128);
 800c46c:	2319      	movs	r3, #25
 800c46e:	713b      	strb	r3, [r7, #4]
 800c470:	23ed      	movs	r3, #237	@ 0xed
 800c472:	717b      	strb	r3, [r7, #5]
 800c474:	2382      	movs	r3, #130	@ 0x82
 800c476:	71bb      	strb	r3, [r7, #6]
 800c478:	23ae      	movs	r3, #174	@ 0xae
 800c47a:	71fb      	strb	r3, [r7, #7]
 800c47c:	23ed      	movs	r3, #237	@ 0xed
 800c47e:	723b      	strb	r3, [r7, #8]
 800c480:	2321      	movs	r3, #33	@ 0x21
 800c482:	727b      	strb	r3, [r7, #9]
 800c484:	234c      	movs	r3, #76	@ 0x4c
 800c486:	72bb      	strb	r3, [r7, #10]
 800c488:	239d      	movs	r3, #157	@ 0x9d
 800c48a:	72fb      	strb	r3, [r7, #11]
 800c48c:	2341      	movs	r3, #65	@ 0x41
 800c48e:	733b      	strb	r3, [r7, #12]
 800c490:	2345      	movs	r3, #69	@ 0x45
 800c492:	737b      	strb	r3, [r7, #13]
 800c494:	2322      	movs	r3, #34	@ 0x22
 800c496:	73bb      	strb	r3, [r7, #14]
 800c498:	238e      	movs	r3, #142	@ 0x8e
 800c49a:	73fb      	strb	r3, [r7, #15]
 800c49c:	2300      	movs	r3, #0
 800c49e:	743b      	strb	r3, [r7, #16]
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	747b      	strb	r3, [r7, #17]
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	74bb      	strb	r3, [r7, #18]
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 800c4ac:	4b28      	ldr	r3, [pc, #160]	@ (800c550 <SVCCTL_InitCustomSvc+0x14c>)
 800c4ae:	8818      	ldrh	r0, [r3, #0]
 800c4b0:	4b28      	ldr	r3, [pc, #160]	@ (800c554 <SVCCTL_InitCustomSvc+0x150>)
 800c4b2:	881b      	ldrh	r3, [r3, #0]
 800c4b4:	1d3a      	adds	r2, r7, #4
 800c4b6:	4928      	ldr	r1, [pc, #160]	@ (800c558 <SVCCTL_InitCustomSvc+0x154>)
 800c4b8:	9105      	str	r1, [sp, #20]
 800c4ba:	2101      	movs	r1, #1
 800c4bc:	9104      	str	r1, [sp, #16]
 800c4be:	2110      	movs	r1, #16
 800c4c0:	9103      	str	r1, [sp, #12]
 800c4c2:	2101      	movs	r1, #1
 800c4c4:	9102      	str	r1, [sp, #8]
 800c4c6:	2100      	movs	r1, #0
 800c4c8:	9101      	str	r1, [sp, #4]
 800c4ca:	2108      	movs	r1, #8
 800c4cc:	9100      	str	r1, [sp, #0]
 800c4ce:	2102      	movs	r1, #2
 800c4d0:	f7fd fd72 	bl	8009fb8 <aci_gatt_add_char>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  myCharNotify
   */
  COPY_MYCHARNOTIFY_UUID(uuid.Char_UUID_128);
 800c4d8:	2319      	movs	r3, #25
 800c4da:	713b      	strb	r3, [r7, #4]
 800c4dc:	23ed      	movs	r3, #237	@ 0xed
 800c4de:	717b      	strb	r3, [r7, #5]
 800c4e0:	2382      	movs	r3, #130	@ 0x82
 800c4e2:	71bb      	strb	r3, [r7, #6]
 800c4e4:	23ae      	movs	r3, #174	@ 0xae
 800c4e6:	71fb      	strb	r3, [r7, #7]
 800c4e8:	23ed      	movs	r3, #237	@ 0xed
 800c4ea:	723b      	strb	r3, [r7, #8]
 800c4ec:	2321      	movs	r3, #33	@ 0x21
 800c4ee:	727b      	strb	r3, [r7, #9]
 800c4f0:	234c      	movs	r3, #76	@ 0x4c
 800c4f2:	72bb      	strb	r3, [r7, #10]
 800c4f4:	239d      	movs	r3, #157	@ 0x9d
 800c4f6:	72fb      	strb	r3, [r7, #11]
 800c4f8:	2341      	movs	r3, #65	@ 0x41
 800c4fa:	733b      	strb	r3, [r7, #12]
 800c4fc:	2345      	movs	r3, #69	@ 0x45
 800c4fe:	737b      	strb	r3, [r7, #13]
 800c500:	2322      	movs	r3, #34	@ 0x22
 800c502:	73bb      	strb	r3, [r7, #14]
 800c504:	238e      	movs	r3, #142	@ 0x8e
 800c506:	73fb      	strb	r3, [r7, #15]
 800c508:	2301      	movs	r3, #1
 800c50a:	743b      	strb	r3, [r7, #16]
 800c50c:	2300      	movs	r3, #0
 800c50e:	747b      	strb	r3, [r7, #17]
 800c510:	2300      	movs	r3, #0
 800c512:	74bb      	strb	r3, [r7, #18]
 800c514:	2300      	movs	r3, #0
 800c516:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 800c518:	4b0d      	ldr	r3, [pc, #52]	@ (800c550 <SVCCTL_InitCustomSvc+0x14c>)
 800c51a:	8818      	ldrh	r0, [r3, #0]
 800c51c:	4b0f      	ldr	r3, [pc, #60]	@ (800c55c <SVCCTL_InitCustomSvc+0x158>)
 800c51e:	881b      	ldrh	r3, [r3, #0]
 800c520:	1d3a      	adds	r2, r7, #4
 800c522:	490f      	ldr	r1, [pc, #60]	@ (800c560 <SVCCTL_InitCustomSvc+0x15c>)
 800c524:	9105      	str	r1, [sp, #20]
 800c526:	2100      	movs	r1, #0
 800c528:	9104      	str	r1, [sp, #16]
 800c52a:	2110      	movs	r1, #16
 800c52c:	9103      	str	r1, [sp, #12]
 800c52e:	2101      	movs	r1, #1
 800c530:	9102      	str	r1, [sp, #8]
 800c532:	2100      	movs	r1, #0
 800c534:	9101      	str	r1, [sp, #4]
 800c536:	2110      	movs	r1, #16
 800c538:	9100      	str	r1, [sp, #0]
 800c53a:	2102      	movs	r1, #2
 800c53c:	f7fd fd3c 	bl	8009fb8 <aci_gatt_add_char>
 800c540:	4603      	mov	r3, r0
 800c542:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 800c544:	bf00      	nop
}
 800c546:	3718      	adds	r7, #24
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	0800c151 	.word	0x0800c151
 800c550:	200006c8 	.word	0x200006c8
 800c554:	2000004c 	.word	0x2000004c
 800c558:	200006ca 	.word	0x200006ca
 800c55c:	2000004e 	.word	0x2000004e
 800c560:	200006cc 	.word	0x200006cc

0800c564 <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b086      	sub	sp, #24
 800c568:	af02      	add	r7, sp, #8
 800c56a:	4603      	mov	r3, r0
 800c56c:	6039      	str	r1, [r7, #0]
 800c56e:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c570:	2392      	movs	r3, #146	@ 0x92
 800c572:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch (CharOpcode)
 800c574:	79fb      	ldrb	r3, [r7, #7]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d002      	beq.n	800c580 <Custom_STM_App_Update_Char+0x1c>
 800c57a:	2b01      	cmp	r3, #1
 800c57c:	d010      	beq.n	800c5a0 <Custom_STM_App_Update_Char+0x3c>

      /* USER CODE END CUSTOM_STM_App_Update_Service_1_Char_2*/
      break;

    default:
      break;
 800c57e:	e01f      	b.n	800c5c0 <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 800c580:	4b12      	ldr	r3, [pc, #72]	@ (800c5cc <Custom_STM_App_Update_Char+0x68>)
 800c582:	8818      	ldrh	r0, [r3, #0]
 800c584:	4b11      	ldr	r3, [pc, #68]	@ (800c5cc <Custom_STM_App_Update_Char+0x68>)
 800c586:	8859      	ldrh	r1, [r3, #2]
 800c588:	4b11      	ldr	r3, [pc, #68]	@ (800c5d0 <Custom_STM_App_Update_Char+0x6c>)
 800c58a:	881b      	ldrh	r3, [r3, #0]
 800c58c:	b2da      	uxtb	r2, r3
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	9300      	str	r3, [sp, #0]
 800c592:	4613      	mov	r3, r2
 800c594:	2200      	movs	r2, #0
 800c596:	f7fd fe17 	bl	800a1c8 <aci_gatt_update_char_value>
 800c59a:	4603      	mov	r3, r0
 800c59c:	73fb      	strb	r3, [r7, #15]
      break;
 800c59e:	e00f      	b.n	800c5c0 <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 800c5a0:	4b0a      	ldr	r3, [pc, #40]	@ (800c5cc <Custom_STM_App_Update_Char+0x68>)
 800c5a2:	8818      	ldrh	r0, [r3, #0]
 800c5a4:	4b09      	ldr	r3, [pc, #36]	@ (800c5cc <Custom_STM_App_Update_Char+0x68>)
 800c5a6:	8899      	ldrh	r1, [r3, #4]
 800c5a8:	4b0a      	ldr	r3, [pc, #40]	@ (800c5d4 <Custom_STM_App_Update_Char+0x70>)
 800c5aa:	881b      	ldrh	r3, [r3, #0]
 800c5ac:	b2da      	uxtb	r2, r3
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	9300      	str	r3, [sp, #0]
 800c5b2:	4613      	mov	r3, r2
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	f7fd fe07 	bl	800a1c8 <aci_gatt_update_char_value>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	73fb      	strb	r3, [r7, #15]
      break;
 800c5be:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return ret;
 800c5c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}
 800c5ca:	bf00      	nop
 800c5cc:	200006c8 	.word	0x200006c8
 800c5d0:	2000004c 	.word	0x2000004c
 800c5d4:	2000004e 	.word	0x2000004e

0800c5d8 <LL_PWR_EnableBootC2>:
{
 800c5d8:	b480      	push	{r7}
 800c5da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800c5dc:	4b05      	ldr	r3, [pc, #20]	@ (800c5f4 <LL_PWR_EnableBootC2+0x1c>)
 800c5de:	68db      	ldr	r3, [r3, #12]
 800c5e0:	4a04      	ldr	r2, [pc, #16]	@ (800c5f4 <LL_PWR_EnableBootC2+0x1c>)
 800c5e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5e6:	60d3      	str	r3, [r2, #12]
}
 800c5e8:	bf00      	nop
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f0:	4770      	bx	lr
 800c5f2:	bf00      	nop
 800c5f4:	58000400 	.word	0x58000400

0800c5f8 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b083      	sub	sp, #12
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800c600:	4b06      	ldr	r3, [pc, #24]	@ (800c61c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800c602:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800c606:	4905      	ldr	r1, [pc, #20]	@ (800c61c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	4313      	orrs	r3, r2
 800c60c:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800c610:	bf00      	nop
 800c612:	370c      	adds	r7, #12
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr
 800c61c:	58000800 	.word	0x58000800

0800c620 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800c620:	b480      	push	{r7}
 800c622:	b083      	sub	sp, #12
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800c628:	4b05      	ldr	r3, [pc, #20]	@ (800c640 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c62a:	6a1a      	ldr	r2, [r3, #32]
 800c62c:	4904      	ldr	r1, [pc, #16]	@ (800c640 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	4313      	orrs	r3, r2
 800c632:	620b      	str	r3, [r1, #32]
}
 800c634:	bf00      	nop
 800c636:	370c      	adds	r7, #12
 800c638:	46bd      	mov	sp, r7
 800c63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63e:	4770      	bx	lr
 800c640:	58000800 	.word	0x58000800

0800c644 <LL_AHB3_GRP1_EnableClock>:
{
 800c644:	b480      	push	{r7}
 800c646:	b085      	sub	sp, #20
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800c64c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c650:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c652:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4313      	orrs	r3, r2
 800c65a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800c65c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c660:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	4013      	ands	r3, r2
 800c666:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c668:	68fb      	ldr	r3, [r7, #12]
}
 800c66a:	bf00      	nop
 800c66c:	3714      	adds	r7, #20
 800c66e:	46bd      	mov	sp, r7
 800c670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c674:	4770      	bx	lr

0800c676 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800c676:	b480      	push	{r7}
 800c678:	b085      	sub	sp, #20
 800c67a:	af00      	add	r7, sp, #0
 800c67c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800c67e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c682:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800c686:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	4313      	orrs	r3, r2
 800c68e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800c692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c696:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	4013      	ands	r3, r2
 800c69e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
}
 800c6a2:	bf00      	nop
 800c6a4:	3714      	adds	r7, #20
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ac:	4770      	bx	lr

0800c6ae <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800c6ae:	b480      	push	{r7}
 800c6b0:	b083      	sub	sp, #12
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	601a      	str	r2, [r3, #0]
}
 800c6c2:	bf00      	nop
 800c6c4:	370c      	adds	r7, #12
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr

0800c6ce <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800c6ce:	b480      	push	{r7}
 800c6d0:	b083      	sub	sp, #12
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f043 0201 	orr.w	r2, r3, #1
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	601a      	str	r2, [r3, #0]
}
 800c6e2:	bf00      	nop
 800c6e4:	370c      	adds	r7, #12
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr

0800c6ee <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c6ee:	b480      	push	{r7}
 800c6f0:	b083      	sub	sp, #12
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
 800c6f6:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	685a      	ldr	r2, [r3, #4]
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	041b      	lsls	r3, r3, #16
 800c700:	43db      	mvns	r3, r3
 800c702:	401a      	ands	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	605a      	str	r2, [r3, #4]
}
 800c708:	bf00      	nop
 800c70a:	370c      	adds	r7, #12
 800c70c:	46bd      	mov	sp, r7
 800c70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c712:	4770      	bx	lr

0800c714 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c714:	b480      	push	{r7}
 800c716:	b083      	sub	sp, #12
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
 800c71c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	685a      	ldr	r2, [r3, #4]
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	041b      	lsls	r3, r3, #16
 800c726:	431a      	orrs	r2, r3
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	605a      	str	r2, [r3, #4]
}
 800c72c:	bf00      	nop
 800c72e:	370c      	adds	r7, #12
 800c730:	46bd      	mov	sp, r7
 800c732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c736:	4770      	bx	lr

0800c738 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c738:	b480      	push	{r7}
 800c73a:	b083      	sub	sp, #12
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	685a      	ldr	r2, [r3, #4]
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	43db      	mvns	r3, r3
 800c74a:	401a      	ands	r2, r3
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	605a      	str	r2, [r3, #4]
}
 800c750:	bf00      	nop
 800c752:	370c      	adds	r7, #12
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b083      	sub	sp, #12
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	683a      	ldr	r2, [r7, #0]
 800c76a:	609a      	str	r2, [r3, #8]
}
 800c76c:	bf00      	nop
 800c76e:	370c      	adds	r7, #12
 800c770:	46bd      	mov	sp, r7
 800c772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c776:	4770      	bx	lr

0800c778 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800c778:	b480      	push	{r7}
 800c77a:	b083      	sub	sp, #12
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	041a      	lsls	r2, r3, #16
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	609a      	str	r2, [r3, #8]
}
 800c78a:	bf00      	nop
 800c78c:	370c      	adds	r7, #12
 800c78e:	46bd      	mov	sp, r7
 800c790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c794:	4770      	bx	lr

0800c796 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800c796:	b480      	push	{r7}
 800c798:	b083      	sub	sp, #12
 800c79a:	af00      	add	r7, sp, #0
 800c79c:	6078      	str	r0, [r7, #4]
 800c79e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	68da      	ldr	r2, [r3, #12]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	4013      	ands	r3, r2
 800c7a8:	683a      	ldr	r2, [r7, #0]
 800c7aa:	429a      	cmp	r2, r3
 800c7ac:	d101      	bne.n	800c7b2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	e000      	b.n	800c7b4 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800c7b2:	2300      	movs	r3, #0
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	370c      	adds	r7, #12
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7be:	4770      	bx	lr

0800c7c0 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b083      	sub	sp, #12
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	69da      	ldr	r2, [r3, #28]
 800c7ce:	683b      	ldr	r3, [r7, #0]
 800c7d0:	4013      	ands	r3, r2
 800c7d2:	683a      	ldr	r2, [r7, #0]
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d101      	bne.n	800c7dc <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800c7d8:	2301      	movs	r3, #1
 800c7da:	e000      	b.n	800c7de <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800c7dc:	2300      	movs	r3, #0
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	370c      	adds	r7, #12
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr
	...

0800c7ec <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800c7f0:	2102      	movs	r1, #2
 800c7f2:	4818      	ldr	r0, [pc, #96]	@ (800c854 <HW_IPCC_Rx_Handler+0x68>)
 800c7f4:	f7ff ffe4 	bl	800c7c0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d008      	beq.n	800c810 <HW_IPCC_Rx_Handler+0x24>
 800c7fe:	4b15      	ldr	r3, [pc, #84]	@ (800c854 <HW_IPCC_Rx_Handler+0x68>)
 800c800:	685b      	ldr	r3, [r3, #4]
 800c802:	f003 0302 	and.w	r3, r3, #2
 800c806:	2b00      	cmp	r3, #0
 800c808:	d102      	bne.n	800c810 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800c80a:	f000 f925 	bl	800ca58 <HW_IPCC_SYS_EvtHandler>
 800c80e:	e01e      	b.n	800c84e <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800c810:	2101      	movs	r1, #1
 800c812:	4810      	ldr	r0, [pc, #64]	@ (800c854 <HW_IPCC_Rx_Handler+0x68>)
 800c814:	f7ff ffd4 	bl	800c7c0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800c818:	4603      	mov	r3, r0
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d008      	beq.n	800c830 <HW_IPCC_Rx_Handler+0x44>
 800c81e:	4b0d      	ldr	r3, [pc, #52]	@ (800c854 <HW_IPCC_Rx_Handler+0x68>)
 800c820:	685b      	ldr	r3, [r3, #4]
 800c822:	f003 0301 	and.w	r3, r3, #1
 800c826:	2b00      	cmp	r3, #0
 800c828:	d102      	bne.n	800c830 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800c82a:	f000 f899 	bl	800c960 <HW_IPCC_BLE_EvtHandler>
 800c82e:	e00e      	b.n	800c84e <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800c830:	2108      	movs	r1, #8
 800c832:	4808      	ldr	r0, [pc, #32]	@ (800c854 <HW_IPCC_Rx_Handler+0x68>)
 800c834:	f7ff ffc4 	bl	800c7c0 <LL_C2_IPCC_IsActiveFlag_CHx>
 800c838:	4603      	mov	r3, r0
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d008      	beq.n	800c850 <HW_IPCC_Rx_Handler+0x64>
 800c83e:	4b05      	ldr	r3, [pc, #20]	@ (800c854 <HW_IPCC_Rx_Handler+0x68>)
 800c840:	685b      	ldr	r3, [r3, #4]
 800c842:	f003 0308 	and.w	r3, r3, #8
 800c846:	2b00      	cmp	r3, #0
 800c848:	d102      	bne.n	800c850 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800c84a:	f000 f97d 	bl	800cb48 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800c84e:	bf00      	nop
 800c850:	bf00      	nop
}
 800c852:	bd80      	pop	{r7, pc}
 800c854:	58000c00 	.word	0x58000c00

0800c858 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800c85c:	2102      	movs	r1, #2
 800c85e:	4818      	ldr	r0, [pc, #96]	@ (800c8c0 <HW_IPCC_Tx_Handler+0x68>)
 800c860:	f7ff ff99 	bl	800c796 <LL_C1_IPCC_IsActiveFlag_CHx>
 800c864:	4603      	mov	r3, r0
 800c866:	2b00      	cmp	r3, #0
 800c868:	d108      	bne.n	800c87c <HW_IPCC_Tx_Handler+0x24>
 800c86a:	4b15      	ldr	r3, [pc, #84]	@ (800c8c0 <HW_IPCC_Tx_Handler+0x68>)
 800c86c:	685b      	ldr	r3, [r3, #4]
 800c86e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c872:	2b00      	cmp	r3, #0
 800c874:	d102      	bne.n	800c87c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800c876:	f000 f8d3 	bl	800ca20 <HW_IPCC_SYS_CmdEvtHandler>
 800c87a:	e01e      	b.n	800c8ba <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800c87c:	2108      	movs	r1, #8
 800c87e:	4810      	ldr	r0, [pc, #64]	@ (800c8c0 <HW_IPCC_Tx_Handler+0x68>)
 800c880:	f7ff ff89 	bl	800c796 <LL_C1_IPCC_IsActiveFlag_CHx>
 800c884:	4603      	mov	r3, r0
 800c886:	2b00      	cmp	r3, #0
 800c888:	d108      	bne.n	800c89c <HW_IPCC_Tx_Handler+0x44>
 800c88a:	4b0d      	ldr	r3, [pc, #52]	@ (800c8c0 <HW_IPCC_Tx_Handler+0x68>)
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c892:	2b00      	cmp	r3, #0
 800c894:	d102      	bne.n	800c89c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800c896:	f000 f919 	bl	800cacc <HW_IPCC_MM_FreeBufHandler>
 800c89a:	e00e      	b.n	800c8ba <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800c89c:	2120      	movs	r1, #32
 800c89e:	4808      	ldr	r0, [pc, #32]	@ (800c8c0 <HW_IPCC_Tx_Handler+0x68>)
 800c8a0:	f7ff ff79 	bl	800c796 <LL_C1_IPCC_IsActiveFlag_CHx>
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d108      	bne.n	800c8bc <HW_IPCC_Tx_Handler+0x64>
 800c8aa:	4b05      	ldr	r3, [pc, #20]	@ (800c8c0 <HW_IPCC_Tx_Handler+0x68>)
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d102      	bne.n	800c8bc <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800c8b6:	f000 f85f 	bl	800c978 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800c8ba:	bf00      	nop
 800c8bc:	bf00      	nop
}
 800c8be:	bd80      	pop	{r7, pc}
 800c8c0:	58000c00 	.word	0x58000c00

0800c8c4 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800c8c8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c8cc:	f7ff fed3 	bl	800c676 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800c8d0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c8d4:	f7ff fea4 	bl	800c620 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800c8d8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c8dc:	f7ff fe8c 	bl	800c5f8 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800c8e0:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800c8e2:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800c8e4:	f7ff fe78 	bl	800c5d8 <LL_PWR_EnableBootC2>

  return;
 800c8e8:	bf00      	nop
}
 800c8ea:	bd80      	pop	{r7, pc}

0800c8ec <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800c8f0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c8f4:	f7ff fea6 	bl	800c644 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800c8f8:	4806      	ldr	r0, [pc, #24]	@ (800c914 <HW_IPCC_Init+0x28>)
 800c8fa:	f7ff fee8 	bl	800c6ce <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800c8fe:	4805      	ldr	r0, [pc, #20]	@ (800c914 <HW_IPCC_Init+0x28>)
 800c900:	f7ff fed5 	bl	800c6ae <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800c904:	202c      	movs	r0, #44	@ 0x2c
 800c906:	f7f7 fbfe 	bl	8004106 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800c90a:	202d      	movs	r0, #45	@ 0x2d
 800c90c:	f7f7 fbfb 	bl	8004106 <HAL_NVIC_EnableIRQ>

  return;
 800c910:	bf00      	nop
}
 800c912:	bd80      	pop	{r7, pc}
 800c914:	58000c00 	.word	0x58000c00

0800c918 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b084      	sub	sp, #16
 800c91c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c91e:	f3ef 8310 	mrs	r3, PRIMASK
 800c922:	607b      	str	r3, [r7, #4]
  return(result);
 800c924:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800c926:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c928:	b672      	cpsid	i
}
 800c92a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800c92c:	2101      	movs	r1, #1
 800c92e:	4806      	ldr	r0, [pc, #24]	@ (800c948 <HW_IPCC_BLE_Init+0x30>)
 800c930:	f7ff ff02 	bl	800c738 <LL_C1_IPCC_EnableReceiveChannel>
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	f383 8810 	msr	PRIMASK, r3
}
 800c93e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800c940:	bf00      	nop
}
 800c942:	3710      	adds	r7, #16
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}
 800c948:	58000c00 	.word	0x58000c00

0800c94c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800c950:	2101      	movs	r1, #1
 800c952:	4802      	ldr	r0, [pc, #8]	@ (800c95c <HW_IPCC_BLE_SendCmd+0x10>)
 800c954:	f7ff ff10 	bl	800c778 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800c958:	bf00      	nop
}
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	58000c00 	.word	0x58000c00

0800c960 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800c960:	b580      	push	{r7, lr}
 800c962:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800c964:	f7fe fca2 	bl	800b2ac <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800c968:	2101      	movs	r1, #1
 800c96a:	4802      	ldr	r0, [pc, #8]	@ (800c974 <HW_IPCC_BLE_EvtHandler+0x14>)
 800c96c:	f7ff fef6 	bl	800c75c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800c970:	bf00      	nop
}
 800c972:	bd80      	pop	{r7, pc}
 800c974:	58000c00 	.word	0x58000c00

0800c978 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b084      	sub	sp, #16
 800c97c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c97e:	f3ef 8310 	mrs	r3, PRIMASK
 800c982:	607b      	str	r3, [r7, #4]
  return(result);
 800c984:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800c986:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c988:	b672      	cpsid	i
}
 800c98a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800c98c:	2120      	movs	r1, #32
 800c98e:	4807      	ldr	r0, [pc, #28]	@ (800c9ac <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 800c990:	f7ff fec0 	bl	800c714 <LL_C1_IPCC_DisableTransmitChannel>
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	f383 8810 	msr	PRIMASK, r3
}
 800c99e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 800c9a0:	f7fe fcb4 	bl	800b30c <HW_IPCC_BLE_AclDataAckNot>

  return;
 800c9a4:	bf00      	nop
}
 800c9a6:	3710      	adds	r7, #16
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}
 800c9ac:	58000c00 	.word	0x58000c00

0800c9b0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b084      	sub	sp, #16
 800c9b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c9b6:	f3ef 8310 	mrs	r3, PRIMASK
 800c9ba:	607b      	str	r3, [r7, #4]
  return(result);
 800c9bc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800c9be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c9c0:	b672      	cpsid	i
}
 800c9c2:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800c9c4:	2102      	movs	r1, #2
 800c9c6:	4806      	ldr	r0, [pc, #24]	@ (800c9e0 <HW_IPCC_SYS_Init+0x30>)
 800c9c8:	f7ff feb6 	bl	800c738 <LL_C1_IPCC_EnableReceiveChannel>
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	f383 8810 	msr	PRIMASK, r3
}
 800c9d6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800c9d8:	bf00      	nop
}
 800c9da:	3710      	adds	r7, #16
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	bd80      	pop	{r7, pc}
 800c9e0:	58000c00 	.word	0x58000c00

0800c9e4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b084      	sub	sp, #16
 800c9e8:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800c9ea:	2102      	movs	r1, #2
 800c9ec:	480b      	ldr	r0, [pc, #44]	@ (800ca1c <HW_IPCC_SYS_SendCmd+0x38>)
 800c9ee:	f7ff fec3 	bl	800c778 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c9f2:	f3ef 8310 	mrs	r3, PRIMASK
 800c9f6:	607b      	str	r3, [r7, #4]
  return(result);
 800c9f8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800c9fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c9fc:	b672      	cpsid	i
}
 800c9fe:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800ca00:	2102      	movs	r1, #2
 800ca02:	4806      	ldr	r0, [pc, #24]	@ (800ca1c <HW_IPCC_SYS_SendCmd+0x38>)
 800ca04:	f7ff fe73 	bl	800c6ee <LL_C1_IPCC_EnableTransmitChannel>
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	f383 8810 	msr	PRIMASK, r3
}
 800ca12:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800ca14:	bf00      	nop
}
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}
 800ca1c:	58000c00 	.word	0x58000c00

0800ca20 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b084      	sub	sp, #16
 800ca24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca26:	f3ef 8310 	mrs	r3, PRIMASK
 800ca2a:	607b      	str	r3, [r7, #4]
  return(result);
 800ca2c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800ca2e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ca30:	b672      	cpsid	i
}
 800ca32:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800ca34:	2102      	movs	r1, #2
 800ca36:	4807      	ldr	r0, [pc, #28]	@ (800ca54 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 800ca38:	f7ff fe6c 	bl	800c714 <LL_C1_IPCC_DisableTransmitChannel>
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	f383 8810 	msr	PRIMASK, r3
}
 800ca46:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 800ca48:	f7fe fcb4 	bl	800b3b4 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800ca4c:	bf00      	nop
}
 800ca4e:	3710      	adds	r7, #16
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}
 800ca54:	58000c00 	.word	0x58000c00

0800ca58 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800ca5c:	f7fe fcc0 	bl	800b3e0 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800ca60:	2102      	movs	r1, #2
 800ca62:	4802      	ldr	r0, [pc, #8]	@ (800ca6c <HW_IPCC_SYS_EvtHandler+0x14>)
 800ca64:	f7ff fe7a 	bl	800c75c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800ca68:	bf00      	nop
}
 800ca6a:	bd80      	pop	{r7, pc}
 800ca6c:	58000c00 	.word	0x58000c00

0800ca70 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b086      	sub	sp, #24
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800ca78:	2108      	movs	r1, #8
 800ca7a:	4812      	ldr	r0, [pc, #72]	@ (800cac4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800ca7c:	f7ff fe8b 	bl	800c796 <LL_C1_IPCC_IsActiveFlag_CHx>
 800ca80:	4603      	mov	r3, r0
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d013      	beq.n	800caae <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 800ca86:	4a10      	ldr	r2, [pc, #64]	@ (800cac8 <HW_IPCC_MM_SendFreeBuf+0x58>)
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca8c:	f3ef 8310 	mrs	r3, PRIMASK
 800ca90:	60fb      	str	r3, [r7, #12]
  return(result);
 800ca92:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 800ca94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ca96:	b672      	cpsid	i
}
 800ca98:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ca9a:	2108      	movs	r1, #8
 800ca9c:	4809      	ldr	r0, [pc, #36]	@ (800cac4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800ca9e:	f7ff fe26 	bl	800c6ee <LL_C1_IPCC_EnableTransmitChannel>
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800caa6:	693b      	ldr	r3, [r7, #16]
 800caa8:	f383 8810 	msr	PRIMASK, r3
}
 800caac:	e005      	b.n	800caba <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800cab2:	2108      	movs	r1, #8
 800cab4:	4803      	ldr	r0, [pc, #12]	@ (800cac4 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800cab6:	f7ff fe5f 	bl	800c778 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 800caba:	bf00      	nop
}
 800cabc:	3718      	adds	r7, #24
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	58000c00 	.word	0x58000c00
 800cac8:	200006d0 	.word	0x200006d0

0800cacc <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b084      	sub	sp, #16
 800cad0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cad2:	f3ef 8310 	mrs	r3, PRIMASK
 800cad6:	607b      	str	r3, [r7, #4]
  return(result);
 800cad8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cada:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cadc:	b672      	cpsid	i
}
 800cade:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800cae0:	2108      	movs	r1, #8
 800cae2:	480a      	ldr	r0, [pc, #40]	@ (800cb0c <HW_IPCC_MM_FreeBufHandler+0x40>)
 800cae4:	f7ff fe16 	bl	800c714 <LL_C1_IPCC_DisableTransmitChannel>
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	f383 8810 	msr	PRIMASK, r3
}
 800caf2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 800caf4:	4b06      	ldr	r3, [pc, #24]	@ (800cb10 <HW_IPCC_MM_FreeBufHandler+0x44>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800cafa:	2108      	movs	r1, #8
 800cafc:	4803      	ldr	r0, [pc, #12]	@ (800cb0c <HW_IPCC_MM_FreeBufHandler+0x40>)
 800cafe:	f7ff fe3b 	bl	800c778 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800cb02:	bf00      	nop
}
 800cb04:	3710      	adds	r7, #16
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}
 800cb0a:	bf00      	nop
 800cb0c:	58000c00 	.word	0x58000c00
 800cb10:	200006d0 	.word	0x200006d0

0800cb14 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b084      	sub	sp, #16
 800cb18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb1a:	f3ef 8310 	mrs	r3, PRIMASK
 800cb1e:	607b      	str	r3, [r7, #4]
  return(result);
 800cb20:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800cb22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb24:	b672      	cpsid	i
}
 800cb26:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800cb28:	2108      	movs	r1, #8
 800cb2a:	4806      	ldr	r0, [pc, #24]	@ (800cb44 <HW_IPCC_TRACES_Init+0x30>)
 800cb2c:	f7ff fe04 	bl	800c738 <LL_C1_IPCC_EnableReceiveChannel>
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	f383 8810 	msr	PRIMASK, r3
}
 800cb3a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800cb3c:	bf00      	nop
}
 800cb3e:	3710      	adds	r7, #16
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}
 800cb44:	58000c00 	.word	0x58000c00

0800cb48 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800cb4c:	f7fe fcf0 	bl	800b530 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800cb50:	2108      	movs	r1, #8
 800cb52:	4802      	ldr	r0, [pc, #8]	@ (800cb5c <HW_IPCC_TRACES_EvtHandler+0x14>)
 800cb54:	f7ff fe02 	bl	800c75c <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800cb58:	bf00      	nop
}
 800cb5a:	bd80      	pop	{r7, pc}
 800cb5c:	58000c00 	.word	0x58000c00

0800cb60 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800cb60:	b480      	push	{r7}
 800cb62:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800cb64:	4b05      	ldr	r3, [pc, #20]	@ (800cb7c <UTIL_LPM_Init+0x1c>)
 800cb66:	2200      	movs	r2, #0
 800cb68:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800cb6a:	4b05      	ldr	r3, [pc, #20]	@ (800cb80 <UTIL_LPM_Init+0x20>)
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800cb70:	bf00      	nop
 800cb72:	46bd      	mov	sp, r7
 800cb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb78:	4770      	bx	lr
 800cb7a:	bf00      	nop
 800cb7c:	200006d4 	.word	0x200006d4
 800cb80:	200006d8 	.word	0x200006d8

0800cb84 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800cb84:	b480      	push	{r7}
 800cb86:	b087      	sub	sp, #28
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
 800cb8c:	460b      	mov	r3, r1
 800cb8e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb90:	f3ef 8310 	mrs	r3, PRIMASK
 800cb94:	613b      	str	r3, [r7, #16]
  return(result);
 800cb96:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800cb98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb9a:	b672      	cpsid	i
}
 800cb9c:	bf00      	nop
  
  switch(state)
 800cb9e:	78fb      	ldrb	r3, [r7, #3]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d008      	beq.n	800cbb6 <UTIL_LPM_SetOffMode+0x32>
 800cba4:	2b01      	cmp	r3, #1
 800cba6:	d10e      	bne.n	800cbc6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800cba8:	4b0d      	ldr	r3, [pc, #52]	@ (800cbe0 <UTIL_LPM_SetOffMode+0x5c>)
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	4313      	orrs	r3, r2
 800cbb0:	4a0b      	ldr	r2, [pc, #44]	@ (800cbe0 <UTIL_LPM_SetOffMode+0x5c>)
 800cbb2:	6013      	str	r3, [r2, #0]
      break;
 800cbb4:	e008      	b.n	800cbc8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	43da      	mvns	r2, r3
 800cbba:	4b09      	ldr	r3, [pc, #36]	@ (800cbe0 <UTIL_LPM_SetOffMode+0x5c>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4013      	ands	r3, r2
 800cbc0:	4a07      	ldr	r2, [pc, #28]	@ (800cbe0 <UTIL_LPM_SetOffMode+0x5c>)
 800cbc2:	6013      	str	r3, [r2, #0]
      break;
 800cbc4:	e000      	b.n	800cbc8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800cbc6:	bf00      	nop
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f383 8810 	msr	PRIMASK, r3
}
 800cbd2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800cbd4:	bf00      	nop
 800cbd6:	371c      	adds	r7, #28
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr
 800cbe0:	200006d8 	.word	0x200006d8

0800cbe4 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b094      	sub	sp, #80	@ 0x50
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 800cbec:	4b89      	ldr	r3, [pc, #548]	@ (800ce14 <UTIL_SEQ_Run+0x230>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 800cbf2:	4b88      	ldr	r3, [pc, #544]	@ (800ce14 <UTIL_SEQ_Run+0x230>)
 800cbf4:	681a      	ldr	r2, [r3, #0]
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	4013      	ands	r3, r2
 800cbfa:	4a86      	ldr	r2, [pc, #536]	@ (800ce14 <UTIL_SEQ_Run+0x230>)
 800cbfc:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 800cbfe:	4b86      	ldr	r3, [pc, #536]	@ (800ce18 <UTIL_SEQ_Run+0x234>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 800cc04:	4b85      	ldr	r3, [pc, #532]	@ (800ce1c <UTIL_SEQ_Run+0x238>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 800cc0a:	4b85      	ldr	r3, [pc, #532]	@ (800ce20 <UTIL_SEQ_Run+0x23c>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 800cc10:	4b84      	ldr	r3, [pc, #528]	@ (800ce24 <UTIL_SEQ_Run+0x240>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800cc16:	e112      	b.n	800ce3e <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 800cc18:	2300      	movs	r3, #0
 800cc1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800cc1c:	e002      	b.n	800cc24 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 800cc1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc20:	3301      	adds	r3, #1
 800cc22:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800cc24:	4a80      	ldr	r2, [pc, #512]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cc26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc28:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800cc2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc2e:	401a      	ands	r2, r3
 800cc30:	4b78      	ldr	r3, [pc, #480]	@ (800ce14 <UTIL_SEQ_Run+0x230>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	4013      	ands	r3, r2
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d0f1      	beq.n	800cc1e <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800cc3a:	4a7b      	ldr	r2, [pc, #492]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cc3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc3e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800cc42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc44:	401a      	ands	r2, r3
 800cc46:	4b73      	ldr	r3, [pc, #460]	@ (800ce14 <UTIL_SEQ_Run+0x230>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	4013      	ands	r3, r2
 800cc4c:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800cc4e:	4a76      	ldr	r2, [pc, #472]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cc50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc52:	00db      	lsls	r3, r3, #3
 800cc54:	4413      	add	r3, r2
 800cc56:	685a      	ldr	r2, [r3, #4]
 800cc58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc5a:	4013      	ands	r3, r2
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d106      	bne.n	800cc6e <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800cc60:	4a71      	ldr	r2, [pc, #452]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cc62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc64:	00db      	lsls	r3, r3, #3
 800cc66:	4413      	add	r3, r2
 800cc68:	f04f 32ff 	mov.w	r2, #4294967295
 800cc6c:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 800cc6e:	4b6a      	ldr	r3, [pc, #424]	@ (800ce18 <UTIL_SEQ_Run+0x234>)
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 800cc74:	4a6c      	ldr	r2, [pc, #432]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cc76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc78:	00db      	lsls	r3, r3, #3
 800cc7a:	4413      	add	r3, r2
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	43da      	mvns	r2, r3
 800cc80:	4b6a      	ldr	r3, [pc, #424]	@ (800ce2c <UTIL_SEQ_Run+0x248>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	4313      	orrs	r3, r2
 800cc86:	4a69      	ldr	r2, [pc, #420]	@ (800ce2c <UTIL_SEQ_Run+0x248>)
 800cc88:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 800cc8a:	4b68      	ldr	r3, [pc, #416]	@ (800ce2c <UTIL_SEQ_Run+0x248>)
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	43db      	mvns	r3, r3
 800cc90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc92:	4013      	ands	r3, r2
 800cc94:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 800cc96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc9a:	4013      	ands	r3, r2
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d003      	beq.n	800cca8 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 800cca0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cca4:	4013      	ands	r3, r2
 800cca6:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 800cca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d102      	bne.n	800ccb4 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 800ccae:	4b5f      	ldr	r3, [pc, #380]	@ (800ce2c <UTIL_SEQ_Run+0x248>)
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800ccb4:	4a5c      	ldr	r2, [pc, #368]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800ccb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccb8:	00db      	lsls	r3, r3, #3
 800ccba:	4413      	add	r3, r2
 800ccbc:	685a      	ldr	r2, [r3, #4]
 800ccbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ccc0:	4013      	ands	r3, r2
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f000 fa43 	bl	800d14e <SEQ_BitPosition>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	461a      	mov	r2, r3
 800cccc:	4b58      	ldr	r3, [pc, #352]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800ccce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ccd0:	f3ef 8310 	mrs	r3, PRIMASK
 800ccd4:	61fb      	str	r3, [r7, #28]
  return(result);
 800ccd6:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ccd8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800ccda:	b672      	cpsid	i
}
 800ccdc:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 800ccde:	4b54      	ldr	r3, [pc, #336]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	2201      	movs	r2, #1
 800cce4:	fa02 f303 	lsl.w	r3, r2, r3
 800cce8:	43da      	mvns	r2, r3
 800ccea:	4b4b      	ldr	r3, [pc, #300]	@ (800ce18 <UTIL_SEQ_Run+0x234>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	4013      	ands	r3, r2
 800ccf0:	4a49      	ldr	r2, [pc, #292]	@ (800ce18 <UTIL_SEQ_Run+0x234>)
 800ccf2:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ccf8:	e013      	b.n	800cd22 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 800ccfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccfc:	3b01      	subs	r3, #1
 800ccfe:	4a4a      	ldr	r2, [pc, #296]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cd00:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800cd04:	4b4a      	ldr	r3, [pc, #296]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	2201      	movs	r2, #1
 800cd0a:	fa02 f303 	lsl.w	r3, r2, r3
 800cd0e:	43da      	mvns	r2, r3
 800cd10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd12:	3b01      	subs	r3, #1
 800cd14:	400a      	ands	r2, r1
 800cd16:	4944      	ldr	r1, [pc, #272]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cd18:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800cd1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd1e:	3b01      	subs	r3, #1
 800cd20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d1e8      	bne.n	800ccfa <UTIL_SEQ_Run+0x116>
 800cd28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd2a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd2c:	69bb      	ldr	r3, [r7, #24]
 800cd2e:	f383 8810 	msr	PRIMASK, r3
}
 800cd32:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 800cd34:	4b3e      	ldr	r3, [pc, #248]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	4618      	mov	r0, r3
 800cd3a:	f000 f9e9 	bl	800d110 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 800cd3e:	4b3c      	ldr	r3, [pc, #240]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	2b1f      	cmp	r3, #31
 800cd44:	d878      	bhi.n	800ce38 <UTIL_SEQ_Run+0x254>
 800cd46:	4b3a      	ldr	r3, [pc, #232]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	4a3a      	ldr	r2, [pc, #232]	@ (800ce34 <UTIL_SEQ_Run+0x250>)
 800cd4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d071      	beq.n	800ce38 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cd54:	2300      	movs	r3, #0
 800cd56:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd58:	e01e      	b.n	800cd98 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 800cd5a:	4a33      	ldr	r2, [pc, #204]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cd5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd5e:	00db      	lsls	r3, r3, #3
 800cd60:	4413      	add	r3, r2
 800cd62:	685a      	ldr	r2, [r3, #4]
 800cd64:	4b32      	ldr	r3, [pc, #200]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	2101      	movs	r1, #1
 800cd6a:	fa01 f303 	lsl.w	r3, r1, r3
 800cd6e:	43db      	mvns	r3, r3
 800cd70:	401a      	ands	r2, r3
 800cd72:	492d      	ldr	r1, [pc, #180]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cd74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd76:	00db      	lsls	r3, r3, #3
 800cd78:	440b      	add	r3, r1
 800cd7a:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 800cd7c:	4a2a      	ldr	r2, [pc, #168]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cd7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd80:	00db      	lsls	r3, r3, #3
 800cd82:	4413      	add	r3, r2
 800cd84:	685a      	ldr	r2, [r3, #4]
 800cd86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd88:	009b      	lsls	r3, r3, #2
 800cd8a:	3350      	adds	r3, #80	@ 0x50
 800cd8c:	443b      	add	r3, r7
 800cd8e:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cd92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd94:	3301      	adds	r3, #1
 800cd96:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d0dd      	beq.n	800cd5a <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 800cd9e:	4b24      	ldr	r3, [pc, #144]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	4a24      	ldr	r2, [pc, #144]	@ (800ce34 <UTIL_SEQ_Run+0x250>)
 800cda4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cda8:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cdaa:	2300      	movs	r3, #0
 800cdac:	633b      	str	r3, [r7, #48]	@ 0x30
 800cdae:	e013      	b.n	800cdd8 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 800cdb0:	4a1d      	ldr	r2, [pc, #116]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cdb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb4:	00db      	lsls	r3, r3, #3
 800cdb6:	4413      	add	r3, r2
 800cdb8:	685a      	ldr	r2, [r3, #4]
 800cdba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdbc:	009b      	lsls	r3, r3, #2
 800cdbe:	3350      	adds	r3, #80	@ 0x50
 800cdc0:	443b      	add	r3, r7
 800cdc2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cdc6:	401a      	ands	r2, r3
 800cdc8:	4917      	ldr	r1, [pc, #92]	@ (800ce28 <UTIL_SEQ_Run+0x244>)
 800cdca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdcc:	00db      	lsls	r3, r3, #3
 800cdce:	440b      	add	r3, r1
 800cdd0:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800cdd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd4:	3301      	adds	r3, #1
 800cdd6:	633b      	str	r3, [r7, #48]	@ 0x30
 800cdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d0e8      	beq.n	800cdb0 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 800cdde:	4b14      	ldr	r3, [pc, #80]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4618      	mov	r0, r3
 800cde4:	f000 f99e 	bl	800d124 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 800cde8:	4b0b      	ldr	r3, [pc, #44]	@ (800ce18 <UTIL_SEQ_Run+0x234>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 800cdee:	4b0b      	ldr	r3, [pc, #44]	@ (800ce1c <UTIL_SEQ_Run+0x238>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 800cdf4:	4b0a      	ldr	r3, [pc, #40]	@ (800ce20 <UTIL_SEQ_Run+0x23c>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 800cdfa:	4b0a      	ldr	r3, [pc, #40]	@ (800ce24 <UTIL_SEQ_Run+0x240>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 800ce00:	4b0b      	ldr	r3, [pc, #44]	@ (800ce30 <UTIL_SEQ_Run+0x24c>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	2201      	movs	r2, #1
 800ce06:	409a      	lsls	r2, r3
 800ce08:	4b08      	ldr	r3, [pc, #32]	@ (800ce2c <UTIL_SEQ_Run+0x248>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	4313      	orrs	r3, r2
 800ce0e:	4a07      	ldr	r2, [pc, #28]	@ (800ce2c <UTIL_SEQ_Run+0x248>)
 800ce10:	6013      	str	r3, [r2, #0]
 800ce12:	e014      	b.n	800ce3e <UTIL_SEQ_Run+0x25a>
 800ce14:	20000058 	.word	0x20000058
 800ce18:	200006dc 	.word	0x200006dc
 800ce1c:	200006e0 	.word	0x200006e0
 800ce20:	20000054 	.word	0x20000054
 800ce24:	200006e4 	.word	0x200006e4
 800ce28:	2000076c 	.word	0x2000076c
 800ce2c:	20000774 	.word	0x20000774
 800ce30:	200006e8 	.word	0x200006e8
 800ce34:	200006ec 	.word	0x200006ec
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 800ce38:	2000      	movs	r0, #0
 800ce3a:	f000 f97d 	bl	800d138 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800ce3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce42:	401a      	ands	r2, r3
 800ce44:	4b22      	ldr	r3, [pc, #136]	@ (800ced0 <UTIL_SEQ_Run+0x2ec>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	4013      	ands	r3, r2
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d005      	beq.n	800ce5a <UTIL_SEQ_Run+0x276>
 800ce4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce52:	4013      	ands	r3, r2
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	f43f aedf 	beq.w	800cc18 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800ce5a:	4b1e      	ldr	r3, [pc, #120]	@ (800ced4 <UTIL_SEQ_Run+0x2f0>)
 800ce5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce60:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 800ce62:	4b1d      	ldr	r3, [pc, #116]	@ (800ced8 <UTIL_SEQ_Run+0x2f4>)
 800ce64:	681a      	ldr	r2, [r3, #0]
 800ce66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce68:	4013      	ands	r3, r2
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d129      	bne.n	800cec2 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 800ce6e:	f000 f941 	bl	800d0f4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ce72:	f3ef 8310 	mrs	r3, PRIMASK
 800ce76:	617b      	str	r3, [r7, #20]
  return(result);
 800ce78:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800ce7a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800ce7c:	b672      	cpsid	i
}
 800ce7e:	bf00      	nop
        local_taskset = TaskSet;
 800ce80:	4b16      	ldr	r3, [pc, #88]	@ (800cedc <UTIL_SEQ_Run+0x2f8>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 800ce86:	4b16      	ldr	r3, [pc, #88]	@ (800cee0 <UTIL_SEQ_Run+0x2fc>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 800ce8c:	4b15      	ldr	r3, [pc, #84]	@ (800cee4 <UTIL_SEQ_Run+0x300>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800ce92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce96:	401a      	ands	r2, r3
 800ce98:	4b0d      	ldr	r3, [pc, #52]	@ (800ced0 <UTIL_SEQ_Run+0x2ec>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	4013      	ands	r3, r2
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d107      	bne.n	800ceb2 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 800cea2:	4b0d      	ldr	r3, [pc, #52]	@ (800ced8 <UTIL_SEQ_Run+0x2f4>)
 800cea4:	681a      	ldr	r2, [r3, #0]
 800cea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cea8:	4013      	ands	r3, r2
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d101      	bne.n	800ceb2 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 800ceae:	f7f3 feac 	bl	8000c0a <UTIL_SEQ_Idle>
 800ceb2:	6a3b      	ldr	r3, [r7, #32]
 800ceb4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	f383 8810 	msr	PRIMASK, r3
}
 800cebc:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 800cebe:	f000 f920 	bl	800d102 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 800cec2:	4a03      	ldr	r2, [pc, #12]	@ (800ced0 <UTIL_SEQ_Run+0x2ec>)
 800cec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cec6:	6013      	str	r3, [r2, #0]

    return;
 800cec8:	bf00      	nop
}
 800ceca:	3750      	adds	r7, #80	@ 0x50
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}
 800ced0:	20000058 	.word	0x20000058
 800ced4:	200006e8 	.word	0x200006e8
 800ced8:	200006e4 	.word	0x200006e4
 800cedc:	200006dc 	.word	0x200006dc
 800cee0:	200006e0 	.word	0x200006e0
 800cee4:	20000054 	.word	0x20000054

0800cee8 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b088      	sub	sp, #32
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cef4:	f3ef 8310 	mrs	r3, PRIMASK
 800cef8:	617b      	str	r3, [r7, #20]
  return(result);
 800cefa:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800cefc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800cefe:	b672      	cpsid	i
}
 800cf00:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800cf02:	68f8      	ldr	r0, [r7, #12]
 800cf04:	f000 f923 	bl	800d14e <SEQ_BitPosition>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	4619      	mov	r1, r3
 800cf0c:	4a06      	ldr	r2, [pc, #24]	@ (800cf28 <UTIL_SEQ_RegTask+0x40>)
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800cf14:	69fb      	ldr	r3, [r7, #28]
 800cf16:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf18:	69bb      	ldr	r3, [r7, #24]
 800cf1a:	f383 8810 	msr	PRIMASK, r3
}
 800cf1e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 800cf20:	bf00      	nop
}
 800cf22:	3720      	adds	r7, #32
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}
 800cf28:	200006ec 	.word	0x200006ec

0800cf2c <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 800cf2c:	b480      	push	{r7}
 800cf2e:	b087      	sub	sp, #28
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
 800cf34:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf36:	f3ef 8310 	mrs	r3, PRIMASK
 800cf3a:	60fb      	str	r3, [r7, #12]
  return(result);
 800cf3c:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800cf3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cf40:	b672      	cpsid	i
}
 800cf42:	bf00      	nop

    TaskSet |= TaskId_bm;
 800cf44:	4b0d      	ldr	r3, [pc, #52]	@ (800cf7c <UTIL_SEQ_SetTask+0x50>)
 800cf46:	681a      	ldr	r2, [r3, #0]
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	4a0b      	ldr	r2, [pc, #44]	@ (800cf7c <UTIL_SEQ_SetTask+0x50>)
 800cf4e:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 800cf50:	4a0b      	ldr	r2, [pc, #44]	@ (800cf80 <UTIL_SEQ_SetTask+0x54>)
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	431a      	orrs	r2, r3
 800cf5c:	4908      	ldr	r1, [pc, #32]	@ (800cf80 <UTIL_SEQ_SetTask+0x54>)
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	f383 8810 	msr	PRIMASK, r3
}
 800cf6e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800cf70:	bf00      	nop
}
 800cf72:	371c      	adds	r7, #28
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr
 800cf7c:	200006dc 	.word	0x200006dc
 800cf80:	2000076c 	.word	0x2000076c

0800cf84 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800cf84:	b480      	push	{r7}
 800cf86:	b087      	sub	sp, #28
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf8c:	f3ef 8310 	mrs	r3, PRIMASK
 800cf90:	60fb      	str	r3, [r7, #12]
  return(result);
 800cf92:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800cf94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cf96:	b672      	cpsid	i
}
 800cf98:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	43da      	mvns	r2, r3
 800cf9e:	4b08      	ldr	r3, [pc, #32]	@ (800cfc0 <UTIL_SEQ_PauseTask+0x3c>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4013      	ands	r3, r2
 800cfa4:	4a06      	ldr	r2, [pc, #24]	@ (800cfc0 <UTIL_SEQ_PauseTask+0x3c>)
 800cfa6:	6013      	str	r3, [r2, #0]
 800cfa8:	697b      	ldr	r3, [r7, #20]
 800cfaa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	f383 8810 	msr	PRIMASK, r3
}
 800cfb2:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800cfb4:	bf00      	nop
}
 800cfb6:	371c      	adds	r7, #28
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr
 800cfc0:	20000054 	.word	0x20000054

0800cfc4 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800cfc4:	b480      	push	{r7}
 800cfc6:	b087      	sub	sp, #28
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cfcc:	f3ef 8310 	mrs	r3, PRIMASK
 800cfd0:	60fb      	str	r3, [r7, #12]
  return(result);
 800cfd2:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800cfd4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cfd6:	b672      	cpsid	i
}
 800cfd8:	bf00      	nop

    TaskMask |= TaskId_bm;
 800cfda:	4b09      	ldr	r3, [pc, #36]	@ (800d000 <UTIL_SEQ_ResumeTask+0x3c>)
 800cfdc:	681a      	ldr	r2, [r3, #0]
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	4313      	orrs	r3, r2
 800cfe2:	4a07      	ldr	r2, [pc, #28]	@ (800d000 <UTIL_SEQ_ResumeTask+0x3c>)
 800cfe4:	6013      	str	r3, [r2, #0]
 800cfe6:	697b      	ldr	r3, [r7, #20]
 800cfe8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cfea:	693b      	ldr	r3, [r7, #16]
 800cfec:	f383 8810 	msr	PRIMASK, r3
}
 800cff0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800cff2:	bf00      	nop
}
 800cff4:	371c      	adds	r7, #28
 800cff6:	46bd      	mov	sp, r7
 800cff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffc:	4770      	bx	lr
 800cffe:	bf00      	nop
 800d000:	20000054 	.word	0x20000054

0800d004 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800d004:	b480      	push	{r7}
 800d006:	b087      	sub	sp, #28
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d00c:	f3ef 8310 	mrs	r3, PRIMASK
 800d010:	60fb      	str	r3, [r7, #12]
  return(result);
 800d012:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d014:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d016:	b672      	cpsid	i
}
 800d018:	bf00      	nop

    EvtSet |= EvtId_bm;
 800d01a:	4b09      	ldr	r3, [pc, #36]	@ (800d040 <UTIL_SEQ_SetEvt+0x3c>)
 800d01c:	681a      	ldr	r2, [r3, #0]
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	4313      	orrs	r3, r2
 800d022:	4a07      	ldr	r2, [pc, #28]	@ (800d040 <UTIL_SEQ_SetEvt+0x3c>)
 800d024:	6013      	str	r3, [r2, #0]
 800d026:	697b      	ldr	r3, [r7, #20]
 800d028:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	f383 8810 	msr	PRIMASK, r3
}
 800d030:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800d032:	bf00      	nop
}
 800d034:	371c      	adds	r7, #28
 800d036:	46bd      	mov	sp, r7
 800d038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03c:	4770      	bx	lr
 800d03e:	bf00      	nop
 800d040:	200006e0 	.word	0x200006e0

0800d044 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b088      	sub	sp, #32
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 800d04c:	4b1f      	ldr	r3, [pc, #124]	@ (800d0cc <UTIL_SEQ_WaitEvt+0x88>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800d052:	4b1e      	ldr	r3, [pc, #120]	@ (800d0cc <UTIL_SEQ_WaitEvt+0x88>)
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d05a:	d102      	bne.n	800d062 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 800d05c:	2300      	movs	r3, #0
 800d05e:	61fb      	str	r3, [r7, #28]
 800d060:	e005      	b.n	800d06e <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800d062:	4b1a      	ldr	r3, [pc, #104]	@ (800d0cc <UTIL_SEQ_WaitEvt+0x88>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	2201      	movs	r2, #1
 800d068:	fa02 f303 	lsl.w	r3, r2, r3
 800d06c:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 800d06e:	4b18      	ldr	r3, [pc, #96]	@ (800d0d0 <UTIL_SEQ_WaitEvt+0x8c>)
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 800d074:	4a16      	ldr	r2, [pc, #88]	@ (800d0d0 <UTIL_SEQ_WaitEvt+0x8c>)
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 800d07a:	e003      	b.n	800d084 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800d07c:	6879      	ldr	r1, [r7, #4]
 800d07e:	69f8      	ldr	r0, [r7, #28]
 800d080:	f000 f82a 	bl	800d0d8 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 800d084:	4b13      	ldr	r3, [pc, #76]	@ (800d0d4 <UTIL_SEQ_WaitEvt+0x90>)
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4013      	ands	r3, r2
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d0f5      	beq.n	800d07c <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 800d090:	4a0e      	ldr	r2, [pc, #56]	@ (800d0cc <UTIL_SEQ_WaitEvt+0x88>)
 800d092:	69bb      	ldr	r3, [r7, #24]
 800d094:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d096:	f3ef 8310 	mrs	r3, PRIMASK
 800d09a:	60bb      	str	r3, [r7, #8]
  return(result);
 800d09c:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d09e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d0a0:	b672      	cpsid	i
}
 800d0a2:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	43da      	mvns	r2, r3
 800d0a8:	4b0a      	ldr	r3, [pc, #40]	@ (800d0d4 <UTIL_SEQ_WaitEvt+0x90>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4013      	ands	r3, r2
 800d0ae:	4a09      	ldr	r2, [pc, #36]	@ (800d0d4 <UTIL_SEQ_WaitEvt+0x90>)
 800d0b0:	6013      	str	r3, [r2, #0]
 800d0b2:	693b      	ldr	r3, [r7, #16]
 800d0b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	f383 8810 	msr	PRIMASK, r3
}
 800d0bc:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 800d0be:	4a04      	ldr	r2, [pc, #16]	@ (800d0d0 <UTIL_SEQ_WaitEvt+0x8c>)
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	6013      	str	r3, [r2, #0]
    return;
 800d0c4:	bf00      	nop
}
 800d0c6:	3720      	adds	r7, #32
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}
 800d0cc:	200006e8 	.word	0x200006e8
 800d0d0:	200006e4 	.word	0x200006e4
 800d0d4:	200006e0 	.word	0x200006e0

0800d0d8 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b082      	sub	sp, #8
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	43db      	mvns	r3, r3
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	f7ff fd7c 	bl	800cbe4 <UTIL_SEQ_Run>
    return;
 800d0ec:	bf00      	nop
}
 800d0ee:	3708      	adds	r7, #8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800d0f8:	bf00      	nop
}
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d100:	4770      	bx	lr

0800d102 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800d102:	b480      	push	{r7}
 800d104:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800d106:	bf00      	nop
}
 800d108:	46bd      	mov	sp, r7
 800d10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d10e:	4770      	bx	lr

0800d110 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 800d110:	b480      	push	{r7}
 800d112:	b083      	sub	sp, #12
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800d118:	bf00      	nop
}
 800d11a:	370c      	adds	r7, #12
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr

0800d124 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800d12c:	bf00      	nop
}
 800d12e:	370c      	adds	r7, #12
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr

0800d138 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 800d138:	b480      	push	{r7}
 800d13a:	b083      	sub	sp, #12
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	4603      	mov	r3, r0
 800d140:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 800d142:	bf00      	nop
}
 800d144:	370c      	adds	r7, #12
 800d146:	46bd      	mov	sp, r7
 800d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14c:	4770      	bx	lr

0800d14e <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800d14e:	b480      	push	{r7}
 800d150:	b085      	sub	sp, #20
 800d152:	af00      	add	r7, sp, #0
 800d154:	6078      	str	r0, [r7, #4]
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d101      	bne.n	800d164 <SEQ_BitPosition+0x16>
    return 32U;
 800d160:	2320      	movs	r3, #32
 800d162:	e003      	b.n	800d16c <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	fab3 f383 	clz	r3, r3
 800d16a:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 800d16c:	f1c3 031f 	rsb	r3, r3, #31
 800d170:	b2db      	uxtb	r3, r3
}
 800d172:	4618      	mov	r0, r3
 800d174:	3714      	adds	r7, #20
 800d176:	46bd      	mov	sp, r7
 800d178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17c:	4770      	bx	lr

0800d17e <memset>:
 800d17e:	4402      	add	r2, r0
 800d180:	4603      	mov	r3, r0
 800d182:	4293      	cmp	r3, r2
 800d184:	d100      	bne.n	800d188 <memset+0xa>
 800d186:	4770      	bx	lr
 800d188:	f803 1b01 	strb.w	r1, [r3], #1
 800d18c:	e7f9      	b.n	800d182 <memset+0x4>
	...

0800d190 <__libc_init_array>:
 800d190:	b570      	push	{r4, r5, r6, lr}
 800d192:	4d0d      	ldr	r5, [pc, #52]	@ (800d1c8 <__libc_init_array+0x38>)
 800d194:	4c0d      	ldr	r4, [pc, #52]	@ (800d1cc <__libc_init_array+0x3c>)
 800d196:	1b64      	subs	r4, r4, r5
 800d198:	10a4      	asrs	r4, r4, #2
 800d19a:	2600      	movs	r6, #0
 800d19c:	42a6      	cmp	r6, r4
 800d19e:	d109      	bne.n	800d1b4 <__libc_init_array+0x24>
 800d1a0:	4d0b      	ldr	r5, [pc, #44]	@ (800d1d0 <__libc_init_array+0x40>)
 800d1a2:	4c0c      	ldr	r4, [pc, #48]	@ (800d1d4 <__libc_init_array+0x44>)
 800d1a4:	f000 f826 	bl	800d1f4 <_init>
 800d1a8:	1b64      	subs	r4, r4, r5
 800d1aa:	10a4      	asrs	r4, r4, #2
 800d1ac:	2600      	movs	r6, #0
 800d1ae:	42a6      	cmp	r6, r4
 800d1b0:	d105      	bne.n	800d1be <__libc_init_array+0x2e>
 800d1b2:	bd70      	pop	{r4, r5, r6, pc}
 800d1b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1b8:	4798      	blx	r3
 800d1ba:	3601      	adds	r6, #1
 800d1bc:	e7ee      	b.n	800d19c <__libc_init_array+0xc>
 800d1be:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1c2:	4798      	blx	r3
 800d1c4:	3601      	adds	r6, #1
 800d1c6:	e7f2      	b.n	800d1ae <__libc_init_array+0x1e>
 800d1c8:	0800d488 	.word	0x0800d488
 800d1cc:	0800d488 	.word	0x0800d488
 800d1d0:	0800d488 	.word	0x0800d488
 800d1d4:	0800d48c 	.word	0x0800d48c

0800d1d8 <memcpy>:
 800d1d8:	440a      	add	r2, r1
 800d1da:	4291      	cmp	r1, r2
 800d1dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d1e0:	d100      	bne.n	800d1e4 <memcpy+0xc>
 800d1e2:	4770      	bx	lr
 800d1e4:	b510      	push	{r4, lr}
 800d1e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d1ee:	4291      	cmp	r1, r2
 800d1f0:	d1f9      	bne.n	800d1e6 <memcpy+0xe>
 800d1f2:	bd10      	pop	{r4, pc}

0800d1f4 <_init>:
 800d1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1f6:	bf00      	nop
 800d1f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1fa:	bc08      	pop	{r3}
 800d1fc:	469e      	mov	lr, r3
 800d1fe:	4770      	bx	lr

0800d200 <_fini>:
 800d200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d202:	bf00      	nop
 800d204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d206:	bc08      	pop	{r3}
 800d208:	469e      	mov	lr, r3
 800d20a:	4770      	bx	lr
 800d20c:	0000      	movs	r0, r0
	...

0800d210 <__FLASH_Program_Fast_veneer>:
 800d210:	f85f f000 	ldr.w	pc, [pc]	@ 800d214 <__FLASH_Program_Fast_veneer+0x4>
 800d214:	2000005d 	.word	0x2000005d

Disassembly of section .data:

20000008 <last_voltages_base_addr>:
20000008:	08040000                                ....

2000000c <nominal_cell_mv_addr>:
2000000c:	08041000                                ....

20000010 <charged_cell_mv_addr>:
20000010:	08042000                                . ..

20000014 <discharged_cell_mv_addr>:
20000014:	08043000                                .0..

20000018 <capacity_addr>:
20000018:	08044000                                .@..

2000001c <C_rating_addr>:
2000001c:	08045000                                .P..

20000020 <type_addr>:
20000020:	08046000                                .`..

20000024 <nickname_addr>:
20000024:	08047000                                .p..

20000028 <SystemCoreClock>:
20000028:	003d0900                                ..=.

2000002c <uwTickPrio>:
2000002c:	00000010                                ....

20000030 <uwTickFreq>:
20000030:	00000001                                ....

20000034 <a_AdvData>:
20000034:	6f500911 5f726577 5f676154 5f454c42     ..Power_Tag_BLE_
20000044:	ff053156 00003000                       V1...0..

2000004c <SizeMycharwrite>:
2000004c:	                                         ..

2000004e <SizeMycharnotify>:
2000004e:	                                         ..

20000050 <configurable>:
20000050:	00000001                                ....

20000054 <TaskMask>:
20000054:	ffffffff                                ....

20000058 <SuperMask>:
20000058:	ffffffff                                ....

2000005c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000005c:	b480      	push	{r7}
2000005e:	b089      	sub	sp, #36	@ 0x24
20000060:	af00      	add	r7, sp, #0
20000062:	6078      	str	r0, [r7, #4]
20000064:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
20000066:	2380      	movs	r3, #128	@ 0x80
20000068:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
2000006a:	687b      	ldr	r3, [r7, #4]
2000006c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
2000006e:	683b      	ldr	r3, [r7, #0]
20000070:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000072:	4b18      	ldr	r3, [pc, #96]	@ (200000d4 <FLASH_Program_Fast+0x78>)
20000074:	695b      	ldr	r3, [r3, #20]
20000076:	4a17      	ldr	r2, [pc, #92]	@ (200000d4 <FLASH_Program_Fast+0x78>)
20000078:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000007c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
2000007e:	f3ef 8310 	mrs	r3, PRIMASK
20000082:	60fb      	str	r3, [r7, #12]
  return(result);
20000084:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000086:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000088:	b672      	cpsid	i
}
2000008a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
2000008c:	697b      	ldr	r3, [r7, #20]
2000008e:	681a      	ldr	r2, [r3, #0]
20000090:	69bb      	ldr	r3, [r7, #24]
20000092:	601a      	str	r2, [r3, #0]
    dest_addr++;
20000094:	69bb      	ldr	r3, [r7, #24]
20000096:	3304      	adds	r3, #4
20000098:	61bb      	str	r3, [r7, #24]
    src_addr++;
2000009a:	697b      	ldr	r3, [r7, #20]
2000009c:	3304      	adds	r3, #4
2000009e:	617b      	str	r3, [r7, #20]
    row_index--;
200000a0:	7ffb      	ldrb	r3, [r7, #31]
200000a2:	3b01      	subs	r3, #1
200000a4:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
200000a6:	7ffb      	ldrb	r3, [r7, #31]
200000a8:	2b00      	cmp	r3, #0
200000aa:	d1ef      	bne.n	2000008c <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
200000ac:	bf00      	nop
200000ae:	4b09      	ldr	r3, [pc, #36]	@ (200000d4 <FLASH_Program_Fast+0x78>)
200000b0:	691b      	ldr	r3, [r3, #16]
200000b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200000b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200000ba:	d0f8      	beq.n	200000ae <FLASH_Program_Fast+0x52>
200000bc:	693b      	ldr	r3, [r7, #16]
200000be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200000c0:	68bb      	ldr	r3, [r7, #8]
200000c2:	f383 8810 	msr	PRIMASK, r3
}
200000c6:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200000c8:	bf00      	nop
200000ca:	3724      	adds	r7, #36	@ 0x24
200000cc:	46bd      	mov	sp, r7
200000ce:	f85d 7b04 	ldr.w	r7, [sp], #4
200000d2:	4770      	bx	lr
200000d4:	58004000 	.word	0x58004000
