TimeQuest Timing Analyzer report for bombaNova
Sun Jul 01 19:02:36 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'counter3bits:contaSeg2|zerou'
 13. Slow Model Setup: 'counter4bits:contaMin1|zerou'
 14. Slow Model Setup: 'counter4bits:contaSeg1|zerou'
 15. Slow Model Setup: 'setCont'
 16. Slow Model Setup: 'setContagem'
 17. Slow Model Hold: 'setCont'
 18. Slow Model Hold: 'clock'
 19. Slow Model Hold: 'counter4bits:contaSeg1|zerou'
 20. Slow Model Hold: 'counter4bits:contaMin1|zerou'
 21. Slow Model Hold: 'counter3bits:contaSeg2|zerou'
 22. Slow Model Hold: 'setContagem'
 23. Slow Model Recovery: 'counter3bits:contaSeg2|zerou'
 24. Slow Model Recovery: 'counter4bits:contaSeg1|zerou'
 25. Slow Model Recovery: 'counter4bits:contaMin1|zerou'
 26. Slow Model Recovery: 'setCont'
 27. Slow Model Removal: 'setCont'
 28. Slow Model Removal: 'counter4bits:contaSeg1|zerou'
 29. Slow Model Removal: 'counter4bits:contaMin1|zerou'
 30. Slow Model Removal: 'counter3bits:contaSeg2|zerou'
 31. Slow Model Minimum Pulse Width: 'clock'
 32. Slow Model Minimum Pulse Width: 'setCont'
 33. Slow Model Minimum Pulse Width: 'counter3bits:contaSeg2|zerou'
 34. Slow Model Minimum Pulse Width: 'counter4bits:contaSeg1|zerou'
 35. Slow Model Minimum Pulse Width: 'counter4bits:contaMin1|zerou'
 36. Slow Model Minimum Pulse Width: 'setContagem'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'clock'
 47. Fast Model Setup: 'setContagem'
 48. Fast Model Setup: 'counter3bits:contaSeg2|zerou'
 49. Fast Model Setup: 'counter4bits:contaSeg1|zerou'
 50. Fast Model Setup: 'counter4bits:contaMin1|zerou'
 51. Fast Model Setup: 'setCont'
 52. Fast Model Hold: 'setCont'
 53. Fast Model Hold: 'clock'
 54. Fast Model Hold: 'counter4bits:contaMin1|zerou'
 55. Fast Model Hold: 'counter4bits:contaSeg1|zerou'
 56. Fast Model Hold: 'counter3bits:contaSeg2|zerou'
 57. Fast Model Hold: 'setContagem'
 58. Fast Model Recovery: 'counter3bits:contaSeg2|zerou'
 59. Fast Model Recovery: 'counter4bits:contaSeg1|zerou'
 60. Fast Model Recovery: 'counter4bits:contaMin1|zerou'
 61. Fast Model Recovery: 'setCont'
 62. Fast Model Removal: 'setCont'
 63. Fast Model Removal: 'counter4bits:contaSeg1|zerou'
 64. Fast Model Removal: 'counter4bits:contaMin1|zerou'
 65. Fast Model Removal: 'counter3bits:contaSeg2|zerou'
 66. Fast Model Minimum Pulse Width: 'clock'
 67. Fast Model Minimum Pulse Width: 'setCont'
 68. Fast Model Minimum Pulse Width: 'counter3bits:contaSeg2|zerou'
 69. Fast Model Minimum Pulse Width: 'counter4bits:contaSeg1|zerou'
 70. Fast Model Minimum Pulse Width: 'counter4bits:contaMin1|zerou'
 71. Fast Model Minimum Pulse Width: 'setContagem'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Multicorner Timing Analysis Summary
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; bombaNova                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; clock                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                        ;
; counter3bits:contaSeg2|zerou ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter3bits:contaSeg2|zerou } ;
; counter4bits:contaMin1|zerou ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter4bits:contaMin1|zerou } ;
; counter4bits:contaSeg1|zerou ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter4bits:contaSeg1|zerou } ;
; setCont                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { setCont }                      ;
; setContagem                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { setContagem }                  ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                     ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 138.1 MHz  ; 138.1 MHz       ; clock                        ;                                                               ;
; 415.11 MHz ; 415.11 MHz      ; counter3bits:contaSeg2|zerou ;                                                               ;
; 426.99 MHz ; 426.99 MHz      ; counter4bits:contaSeg1|zerou ;                                                               ;
; 427.35 MHz ; 427.35 MHz      ; counter4bits:contaMin1|zerou ;                                                               ;
; 458.09 MHz ; 420.17 MHz      ; setCont                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock                        ; -7.074 ; -1687.669     ;
; counter3bits:contaSeg2|zerou ; -1.579 ; -7.182        ;
; counter4bits:contaMin1|zerou ; -1.428 ; -4.090        ;
; counter4bits:contaSeg1|zerou ; -1.419 ; -5.514        ;
; setCont                      ; -1.183 ; -3.771        ;
; setContagem                  ; -1.153 ; -15.498       ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; setCont                      ; -4.403 ; -21.357       ;
; clock                        ; -1.958 ; -22.183       ;
; counter4bits:contaSeg1|zerou ; -1.769 ; -8.183        ;
; counter4bits:contaMin1|zerou ; -1.749 ; -6.527        ;
; counter3bits:contaSeg2|zerou ; -1.363 ; -6.061        ;
; setContagem                  ; 0.767  ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; counter3bits:contaSeg2|zerou ; 0.039 ; 0.000         ;
; counter4bits:contaSeg1|zerou ; 0.151 ; 0.000         ;
; counter4bits:contaMin1|zerou ; 0.331 ; 0.000         ;
; setCont                      ; 2.957 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; setCont                      ; -2.687 ; -13.435       ;
; counter4bits:contaSeg1|zerou ; -0.275 ; -0.825        ;
; counter4bits:contaMin1|zerou ; -0.061 ; -0.244        ;
; counter3bits:contaSeg2|zerou ; 0.223  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock                        ; -1.380 ; -394.380      ;
; setCont                      ; -1.380 ; -6.380        ;
; counter3bits:contaSeg2|zerou ; -0.500 ; -5.000        ;
; counter4bits:contaSeg1|zerou ; -0.500 ; -5.000        ;
; counter4bits:contaMin1|zerou ; -0.500 ; -4.000        ;
; setContagem                  ; 0.500  ; 0.000         ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                        ;
+--------+-------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -7.074 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.950      ;
; -7.074 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.950      ;
; -7.074 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.950      ;
; -7.074 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.950      ;
; -6.959 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.813      ;
; -6.959 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.813      ;
; -6.959 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.813      ;
; -6.959 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.813      ;
; -6.902 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.749      ;
; -6.902 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.749      ;
; -6.902 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.749      ;
; -6.902 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.749      ;
; -6.898 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.745      ;
; -6.898 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.745      ;
; -6.898 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.745      ;
; -6.898 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.745      ;
; -6.870 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.746      ;
; -6.870 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.746      ;
; -6.870 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.746      ;
; -6.870 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.746      ;
; -6.782 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.658      ;
; -6.782 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.658      ;
; -6.782 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.658      ;
; -6.782 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.658      ;
; -6.755 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.609      ;
; -6.755 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.609      ;
; -6.755 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.609      ;
; -6.755 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.609      ;
; -6.698 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.545      ;
; -6.698 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.545      ;
; -6.698 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.545      ;
; -6.698 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.545      ;
; -6.694 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.541      ;
; -6.694 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.541      ;
; -6.694 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.541      ;
; -6.694 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.541      ;
; -6.667 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.521      ;
; -6.667 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.521      ;
; -6.667 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.521      ;
; -6.667 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.521      ;
; -6.631 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.507      ;
; -6.631 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.507      ;
; -6.631 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.507      ;
; -6.631 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -3.160     ; 4.507      ;
; -6.610 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.457      ;
; -6.610 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.457      ;
; -6.610 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.457      ;
; -6.610 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.457      ;
; -6.606 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.453      ;
; -6.606 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.453      ;
; -6.606 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.453      ;
; -6.606 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.453      ;
; -6.516 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.370      ;
; -6.516 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.370      ;
; -6.516 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.370      ;
; -6.516 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -3.182     ; 4.370      ;
; -6.459 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.306      ;
; -6.459 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.306      ;
; -6.459 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.306      ;
; -6.459 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.306      ;
; -6.455 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.302      ;
; -6.455 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.302      ;
; -6.455 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.302      ;
; -6.455 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -3.189     ; 4.302      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[1]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[2]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[3]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[4]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[5]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[6]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[7]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[8]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[9]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[10] ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[11] ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[12] ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[13] ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[14] ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[15] ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.241 ; \process_2:count0[2]                      ; \process_2:count3[0]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.264      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[1]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[2]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[3]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[4]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[5]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[6]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[7]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[8]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[10] ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[11] ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[12] ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[13] ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[14] ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[15] ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.232 ; \process_2:count0[0]                      ; \process_2:count3[0]  ; clock        ; clock       ; 1.000        ; -0.012     ; 7.256      ;
; -6.223 ; \process_2:count0[2]                      ; \process_2:count3[16] ; clock        ; clock       ; 1.000        ; -0.007     ; 7.252      ;
; -6.223 ; \process_2:count0[2]                      ; \process_2:count3[17] ; clock        ; clock       ; 1.000        ; -0.007     ; 7.252      ;
; -6.223 ; \process_2:count0[2]                      ; \process_2:count3[18] ; clock        ; clock       ; 1.000        ; -0.007     ; 7.252      ;
; -6.223 ; \process_2:count0[2]                      ; \process_2:count3[19] ; clock        ; clock       ; 1.000        ; -0.007     ; 7.252      ;
+--------+-------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter3bits:contaSeg2|zerou'                                                                                                                                                        ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.579 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.022     ; 2.093      ;
; -1.568 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.022     ; 2.082      ;
; -1.566 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.022     ; 2.080      ;
; -1.437 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.023     ; 1.950      ;
; -1.409 ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 2.445      ;
; -1.407 ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 2.443      ;
; -1.377 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.102      ; 2.015      ;
; -1.375 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.102      ; 2.013      ;
; -1.369 ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 2.405      ;
; -1.306 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.001      ; 2.343      ;
; -1.295 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.001      ; 2.332      ;
; -1.293 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.001      ; 2.330      ;
; -1.238 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.102      ; 1.876      ;
; -1.227 ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; -0.001     ; 2.262      ;
; -1.164 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 2.200      ;
; -1.096 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 2.363      ;
; -1.094 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 2.361      ;
; -1.079 ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 2.115      ;
; -1.078 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.101      ; 1.715      ;
; -1.077 ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 2.113      ;
; -1.047 ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.001      ; 2.084      ;
; -1.045 ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.001      ; 2.082      ;
; -1.032 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.023     ; 1.545      ;
; -1.014 ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.015     ; 1.535      ;
; -1.012 ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.015     ; 1.533      ;
; -0.999 ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.103      ; 1.638      ;
; -0.997 ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.103      ; 1.636      ;
; -0.987 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.230      ; 2.253      ;
; -0.977 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 2.244      ;
; -0.970 ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; -0.001     ; 2.005      ;
; -0.960 ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.996      ;
; -0.959 ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.103      ; 1.598      ;
; -0.908 ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.001      ; 1.945      ;
; -0.905 ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.016     ; 1.425      ;
; -0.895 ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; -0.015     ; 1.416      ;
; -0.817 ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.102      ; 1.455      ;
; -0.759 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[0]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.795      ;
; -0.748 ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.784      ;
; -0.681 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.948      ;
; -0.679 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.946      ;
; -0.678 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.945      ;
; -0.667 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.934      ;
; -0.665 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.932      ;
; -0.542 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.809      ;
; -0.536 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.230      ; 1.802      ;
; -0.529 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.796      ;
; -0.527 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.794      ;
; -0.489 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.231      ; 1.756      ;
; -0.382 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.230      ; 1.648      ;
; -0.347 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.230      ; 1.613      ;
; -0.131 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.230      ; 1.397      ;
; 0.941  ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.896      ; 2.741      ;
; 0.943  ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.896      ; 2.739      ;
; 0.981  ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.896      ; 2.701      ;
; 1.079  ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.895      ; 2.602      ;
; 1.441  ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.896      ; 2.741      ;
; 1.443  ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.896      ; 2.739      ;
; 1.481  ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.896      ; 2.701      ;
; 1.579  ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.895      ; 2.602      ;
; 1.613  ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.895      ; 2.068      ;
; 2.113  ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.895      ; 2.068      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter4bits:contaMin1|zerou'                                                                                                                                                        ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.428 ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.266      ; 2.230      ;
; -1.391 ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.270      ; 2.197      ;
; -1.349 ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.063      ; 1.948      ;
; -1.340 ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 2.376      ;
; -1.338 ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 2.374      ;
; -1.280 ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 2.316      ;
; -1.174 ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.063      ; 1.773      ;
; -1.171 ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.063      ; 1.770      ;
; -1.163 ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 2.199      ;
; -1.160 ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 2.196      ;
; -1.039 ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 2.075      ;
; -0.954 ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.990      ;
; -0.951 ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.987      ;
; -0.848 ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.264      ; 1.648      ;
; -0.763 ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.264      ; 1.563      ;
; -0.760 ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.264      ; 1.560      ;
; -0.726 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 2.278      ;
; -0.724 ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 2.276      ;
; -0.679 ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.266      ; 1.481      ;
; -0.672 ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.266      ; 1.474      ;
; -0.654 ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 2.206      ;
; -0.641 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 2.193      ;
; -0.638 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 2.190      ;
; -0.591 ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.627      ;
; -0.584 ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.620      ;
; -0.564 ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.270      ; 1.370      ;
; -0.562 ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.270      ; 1.368      ;
; -0.453 ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.489      ;
; -0.451 ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.487      ;
; -0.392 ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.517      ; 1.945      ;
; -0.317 ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[0]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.353      ;
; -0.217 ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.517      ; 1.770      ;
; -0.214 ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.517      ; 1.767      ;
; -0.126 ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.264      ; 0.926      ;
; -0.004 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 1.556      ;
; 0.025  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 1.527      ;
; 0.032  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 1.520      ;
; 0.173  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 1.379      ;
; 0.175  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.516      ; 1.377      ;
; 0.977  ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 2.986      ;
; 1.382  ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 2.581      ;
; 1.385  ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 2.578      ;
; 1.477  ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 2.986      ;
; 1.882  ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 2.581      ;
; 1.885  ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 2.578      ;
; 2.019  ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 1.944      ;
; 2.519  ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 1.944      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter4bits:contaSeg1|zerou'                                                                                                                                                        ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.419 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.094      ; 2.049      ;
; -1.418 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.094      ; 2.048      ;
; -1.342 ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.002     ; 2.376      ;
; -1.341 ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.002     ; 2.375      ;
; -1.155 ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.095      ; 1.786      ;
; -1.146 ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.095      ; 1.777      ;
; -1.142 ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.095      ; 1.773      ;
; -1.140 ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.094      ; 1.770      ;
; -1.135 ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.095      ; 1.766      ;
; -1.101 ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 2.137      ;
; -1.092 ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 2.128      ;
; -1.092 ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.002     ; 2.126      ;
; -1.085 ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.002     ; 2.119      ;
; -1.017 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.094      ; 1.647      ;
; -0.958 ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 1.994      ;
; -0.948 ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.097      ; 1.581      ;
; -0.940 ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.002     ; 1.974      ;
; -0.898 ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 1.934      ;
; -0.897 ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 2.331      ;
; -0.850 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 2.284      ;
; -0.841 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 2.275      ;
; -0.789 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 2.223      ;
; -0.782 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 2.216      ;
; -0.776 ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.094      ; 1.406      ;
; -0.754 ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.095      ; 1.385      ;
; -0.741 ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.095      ; 1.372      ;
; -0.739 ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.094      ; 1.369      ;
; -0.714 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.096      ; 1.346      ;
; -0.712 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.096      ; 1.344      ;
; -0.706 ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.097      ; 1.339      ;
; -0.700 ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 1.736      ;
; -0.691 ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.002     ; 1.725      ;
; -0.652 ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.002      ; 1.690      ;
; -0.637 ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 1.673      ;
; -0.635 ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[0]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 1.671      ;
; -0.609 ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 2.043      ;
; -0.608 ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 2.042      ;
; -0.595 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.400      ; 2.031      ;
; -0.594 ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 1.630      ;
; -0.557 ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 1.593      ;
; -0.533 ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 1.967      ;
; -0.496 ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 1.930      ;
; -0.449 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 1.883      ;
; -0.401 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.400      ; 1.837      ;
; -0.388 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 1.822      ;
; -0.207 ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.398      ; 1.641      ;
; 0.096  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.400      ; 1.340      ;
; 0.098  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.400      ; 1.338      ;
; 1.274  ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.058      ; 2.570      ;
; 1.281  ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.058      ; 2.563      ;
; 1.468  ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.060      ; 2.378      ;
; 1.675  ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.058      ; 2.169      ;
; 1.774  ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.058      ; 2.570      ;
; 1.781  ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.058      ; 2.563      ;
; 1.968  ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.060      ; 2.378      ;
; 2.039  ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.060      ; 1.807      ;
; 2.175  ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.058      ; 2.169      ;
; 2.539  ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.060      ; 1.807      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'setCont'                                                                                                                                            ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.183 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 2.219      ;
; -0.979 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 2.015      ;
; -0.891 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.927      ;
; -0.745 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.781      ;
; -0.745 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.781      ;
; -0.740 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.776      ;
; -0.625 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.661      ;
; -0.586 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.622      ;
; -0.586 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.622      ;
; -0.473 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[0]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.509      ;
; -0.457 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.493      ;
; -0.454 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.490      ;
; -0.421 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.457      ;
; -0.333 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.369      ;
; -0.323 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.359      ;
; -0.322 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.358      ;
; -0.182 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.218      ;
; 1.265  ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.778      ; 2.049      ;
; 1.384  ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.812      ;
; 1.526  ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.047      ; 2.057      ;
; 1.529  ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.667      ;
; 1.559  ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.637      ;
; 1.658  ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.903      ; 1.781      ;
; 1.705  ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.491      ;
; 1.705  ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.491      ;
; 1.804  ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.903      ; 1.635      ;
; 1.804  ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.903      ; 1.635      ;
; 1.814  ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.897      ; 1.619      ;
; 1.823  ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 2.778      ; 1.491      ;
; 1.921  ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.778      ; 1.393      ;
; 1.922  ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.778      ; 1.392      ;
; 1.942  ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.254      ;
; 1.977  ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.219      ;
; 2.040  ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.156      ;
; 2.041  ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.155      ;
; 2.076  ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.903      ; 1.363      ;
; 2.084  ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 3.047      ; 1.499      ;
; 2.087  ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.109      ;
; 2.097  ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.897      ; 1.336      ;
; 2.100  ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 2.897      ; 1.333      ;
; 2.103  ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.093      ;
; 2.117  ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.079      ;
; 2.123  ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.047      ; 1.460      ;
; 2.123  ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.047      ; 1.460      ;
; 2.126  ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.070      ;
; 2.126  ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 2.070      ;
; 2.216  ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 2.903      ; 1.223      ;
; 2.372  ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 2.897      ; 1.061      ;
; 2.386  ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 1.810      ;
; 2.389  ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 3.160      ; 1.807      ;
; 2.661  ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 3.160      ; 1.535      ;
; 3.630  ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 3.003      ;
; 4.069  ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 2.564      ;
; 4.069  ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 2.564      ;
; 4.130  ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 3.003      ;
; 4.188  ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 2.445      ;
; 4.341  ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 2.292      ;
; 4.569  ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 2.564      ;
; 4.569  ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 2.564      ;
; 4.688  ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 2.445      ;
; 4.841  ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 2.292      ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'setContagem'                                                                                                                                 ;
+--------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.153 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~5  ; clock        ; setContagem ; 0.500        ; 0.382      ; 0.728      ;
; -1.082 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~1  ; clock        ; setContagem ; 0.500        ; 0.128      ; 0.838      ;
; -1.057 ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~9  ; clock        ; setContagem ; 0.500        ; 0.304      ; 0.722      ;
; -1.042 ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~1  ; clock        ; setContagem ; 0.500        ; 0.454      ; 0.721      ;
; -0.998 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~9  ; clock        ; setContagem ; 0.500        ; 0.129      ; 0.573      ;
; -0.990 ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~5  ; clock        ; setContagem ; 0.500        ; 0.246      ; 0.738      ;
; -0.955 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~9  ; clock        ; setContagem ; 0.500        ; 0.263      ; 0.722      ;
; -0.950 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.253      ; 0.714      ;
; -0.945 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~5  ; clock        ; setContagem ; 0.500        ; 0.246      ; 0.710      ;
; -0.939 ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~9  ; clock        ; setContagem ; 0.500        ; 0.250      ; 0.730      ;
; -0.936 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.252      ; 0.735      ;
; -0.925 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.257      ; 0.705      ;
; -0.912 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~1  ; clock        ; setContagem ; 0.500        ; 0.303      ; 0.730      ;
; -0.905 ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.304      ; 0.717      ;
; -0.873 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~5  ; clock        ; setContagem ; 0.500        ; 0.303      ; 0.727      ;
; -0.836 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~1  ; clock        ; setContagem ; 0.500        ; 0.113      ; 0.573      ;
+--------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'setCont'                                                                                                                                             ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.403 ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 1.960      ;
; -4.368 ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 1.995      ;
; -4.258 ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 2.105      ;
; -4.257 ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 2.106      ;
; -4.071 ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 2.292      ;
; -3.903 ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 1.960      ;
; -3.868 ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 1.995      ;
; -3.758 ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 2.105      ;
; -3.757 ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 2.106      ;
; -3.571 ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 2.292      ;
; -1.997 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.047      ; 0.816      ;
; -1.891 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 3.160      ; 1.535      ;
; -1.856 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.903      ; 0.813      ;
; -1.847 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.897      ; 0.816      ;
; -1.767 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 1.659      ;
; -1.619 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 1.807      ;
; -1.616 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 1.810      ;
; -1.602 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 2.897      ; 1.061      ;
; -1.544 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.778      ; 1.000      ;
; -1.446 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 2.903      ; 1.223      ;
; -1.356 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.070      ;
; -1.356 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.070      ;
; -1.353 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.047      ; 1.460      ;
; -1.353 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.047      ; 1.460      ;
; -1.347 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.079      ;
; -1.333 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.093      ;
; -1.327 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.897      ; 1.336      ;
; -1.317 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.109      ;
; -1.314 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 3.047      ; 1.499      ;
; -1.307 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.903      ; 1.362      ;
; -1.271 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.155      ;
; -1.270 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.156      ;
; -1.208 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.218      ;
; -1.207 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.219      ;
; -1.172 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.254      ;
; -1.151 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.778      ; 1.393      ;
; -1.053 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 2.778      ; 1.491      ;
; -1.044 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.897      ; 1.619      ;
; -1.034 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.903      ; 1.635      ;
; -1.034 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.903      ; 1.635      ;
; -0.935 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.491      ;
; -0.935 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.491      ;
; -0.614 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 3.160      ; 2.812      ;
; -0.495 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 2.778      ; 2.049      ;
; 0.945  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.211      ;
; 0.952  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.218      ;
; 1.092  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.358      ;
; 1.093  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.359      ;
; 1.103  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.369      ;
; 1.191  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.457      ;
; 1.224  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.490      ;
; 1.227  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.493      ;
; 1.242  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.508      ;
; 1.243  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[0]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.509      ;
; 1.356  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.622      ;
; 1.356  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.622      ;
; 1.395  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.661      ;
; 1.510  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.776      ;
; 1.515  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.781      ;
; 1.515  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 1.781      ;
; 1.749  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 2.015      ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                           ;
+--------+-------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -1.958 ; setContagem ; inDisplaySeg2[1]      ; setContagem  ; clock       ; 0.000        ; 2.658      ; 1.216      ;
; -1.958 ; setContagem ; inDisplaySeg2[2]      ; setContagem  ; clock       ; 0.000        ; 2.658      ; 1.216      ;
; -1.958 ; setContagem ; inDisplaySeg2[3]      ; setContagem  ; clock       ; 0.000        ; 2.658      ; 1.216      ;
; -1.531 ; setContagem ; inDisplayMin2[3]      ; setContagem  ; clock       ; 0.000        ; 2.665      ; 1.650      ;
; -1.458 ; setContagem ; inDisplaySeg2[1]      ; setContagem  ; clock       ; -0.500       ; 2.658      ; 1.216      ;
; -1.458 ; setContagem ; inDisplaySeg2[2]      ; setContagem  ; clock       ; -0.500       ; 2.658      ; 1.216      ;
; -1.458 ; setContagem ; inDisplaySeg2[3]      ; setContagem  ; clock       ; -0.500       ; 2.658      ; 1.216      ;
; -1.031 ; setContagem ; inDisplayMin2[3]      ; setContagem  ; clock       ; -0.500       ; 2.665      ; 1.650      ;
; -0.970 ; setContagem ; inDisplayMin1[3]      ; setContagem  ; clock       ; 0.000        ; 2.665      ; 2.211      ;
; -0.812 ; setContagem ; inDisplayCod[0]       ; setContagem  ; clock       ; 0.000        ; 2.696      ; 2.400      ;
; -0.811 ; setContagem ; inDisplayAux[2]       ; setContagem  ; clock       ; 0.000        ; 2.696      ; 2.401      ;
; -0.800 ; setContagem ; inDisplaySeg2[0]      ; setContagem  ; clock       ; 0.000        ; 2.687      ; 2.403      ;
; -0.767 ; setContagem ; inDisplaySeg1[2]      ; setContagem  ; clock       ; 0.000        ; 2.687      ; 2.436      ;
; -0.677 ; setContagem ; inDisplaySeg1[1]      ; setContagem  ; clock       ; 0.000        ; 2.682      ; 2.521      ;
; -0.677 ; setContagem ; inDisplaySeg1[3]      ; setContagem  ; clock       ; 0.000        ; 2.682      ; 2.521      ;
; -0.677 ; setContagem ; inDisplaySeg1[0]      ; setContagem  ; clock       ; 0.000        ; 2.682      ; 2.521      ;
; -0.554 ; setContagem ; inDisplayMin1[1]      ; setContagem  ; clock       ; 0.000        ; 2.665      ; 2.627      ;
; -0.554 ; setContagem ; inDisplayMin1[0]      ; setContagem  ; clock       ; 0.000        ; 2.665      ; 2.627      ;
; -0.548 ; setContagem ; inDisplayMin1[2]      ; setContagem  ; clock       ; 0.000        ; 2.687      ; 2.655      ;
; -0.548 ; setContagem ; inDisplayMin2[1]      ; setContagem  ; clock       ; 0.000        ; 2.687      ; 2.655      ;
; -0.548 ; setContagem ; inDisplayMin2[2]      ; setContagem  ; clock       ; 0.000        ; 2.687      ; 2.655      ;
; -0.548 ; setContagem ; inDisplayMin2[0]      ; setContagem  ; clock       ; 0.000        ; 2.687      ; 2.655      ;
; -0.470 ; setContagem ; inDisplayMin1[3]      ; setContagem  ; clock       ; -0.500       ; 2.665      ; 2.211      ;
; -0.312 ; setContagem ; inDisplayCod[0]       ; setContagem  ; clock       ; -0.500       ; 2.696      ; 2.400      ;
; -0.311 ; setContagem ; inDisplayAux[2]       ; setContagem  ; clock       ; -0.500       ; 2.696      ; 2.401      ;
; -0.300 ; setContagem ; inDisplaySeg2[0]      ; setContagem  ; clock       ; -0.500       ; 2.687      ; 2.403      ;
; -0.267 ; setContagem ; inDisplaySeg1[2]      ; setContagem  ; clock       ; -0.500       ; 2.687      ; 2.436      ;
; -0.177 ; setContagem ; inDisplaySeg1[1]      ; setContagem  ; clock       ; -0.500       ; 2.682      ; 2.521      ;
; -0.177 ; setContagem ; inDisplaySeg1[3]      ; setContagem  ; clock       ; -0.500       ; 2.682      ; 2.521      ;
; -0.177 ; setContagem ; inDisplaySeg1[0]      ; setContagem  ; clock       ; -0.500       ; 2.682      ; 2.521      ;
; -0.174 ; setContagem ; count0[2]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.033      ;
; -0.174 ; setContagem ; count0[5]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.033      ;
; -0.174 ; setContagem ; count0[6]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.033      ;
; -0.167 ; setContagem ; count0[16]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[17]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[18]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[19]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[20]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[21]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[22]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[23]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[24]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[25]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[26]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[27]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[28]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[29]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[30]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.167 ; setContagem ; count0[31]            ; setContagem  ; clock       ; 0.000        ; 2.687      ; 3.036      ;
; -0.161 ; setContagem ; count0[0]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[1]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[3]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[4]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[7]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[8]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[9]             ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[10]            ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[11]            ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[12]            ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[13]            ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[14]            ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.161 ; setContagem ; count0[15]            ; setContagem  ; clock       ; 0.000        ; 2.691      ; 3.046      ;
; -0.054 ; setContagem ; inDisplayMin1[1]      ; setContagem  ; clock       ; -0.500       ; 2.665      ; 2.627      ;
; -0.054 ; setContagem ; inDisplayMin1[0]      ; setContagem  ; clock       ; -0.500       ; 2.665      ; 2.627      ;
; -0.048 ; setContagem ; inDisplayMin1[2]      ; setContagem  ; clock       ; -0.500       ; 2.687      ; 2.655      ;
; -0.048 ; setContagem ; inDisplayMin2[1]      ; setContagem  ; clock       ; -0.500       ; 2.687      ; 2.655      ;
; -0.048 ; setContagem ; inDisplayMin2[2]      ; setContagem  ; clock       ; -0.500       ; 2.687      ; 2.655      ;
; -0.048 ; setContagem ; inDisplayMin2[0]      ; setContagem  ; clock       ; -0.500       ; 2.687      ; 2.655      ;
; 0.236  ; setContagem ; \process_2:count0[16] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[17] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[18] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[19] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[20] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[21] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[22] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[23] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[24] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[25] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[26] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[27] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[28] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[29] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[30] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.236  ; setContagem ; \process_2:count0[31] ; setContagem  ; clock       ; 0.000        ; 2.695      ; 3.447      ;
; 0.243  ; setContagem ; \process_2:count0[0]  ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[1]  ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[3]  ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[4]  ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[7]  ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[8]  ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[9]  ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[10] ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[11] ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[12] ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[13] ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[14] ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.243  ; setContagem ; \process_2:count0[15] ; setContagem  ; clock       ; 0.000        ; 2.693      ; 3.452      ;
; 0.291  ; setContagem ; explodiu~reg0         ; setContagem  ; clock       ; 0.000        ; 2.658      ; 3.465      ;
; 0.326  ; setContagem ; count0[2]             ; setContagem  ; clock       ; -0.500       ; 2.691      ; 3.033      ;
; 0.326  ; setContagem ; count0[5]             ; setContagem  ; clock       ; -0.500       ; 2.691      ; 3.033      ;
+--------+-------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter4bits:contaSeg1|zerou'                                                                                                                                                         ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.769 ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.060      ; 1.807      ;
; -1.767 ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.060      ; 1.809      ;
; -1.564 ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.058      ; 2.010      ;
; -1.556 ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.058      ; 2.018      ;
; -1.527 ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.058      ; 2.047      ;
; -1.269 ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.060      ; 1.807      ;
; -1.267 ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.060      ; 1.809      ;
; -1.064 ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.058      ; 2.010      ;
; -1.056 ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.058      ; 2.018      ;
; -1.027 ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.058      ; 2.047      ;
; 0.641  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.096      ; 0.503      ;
; 0.672  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.400      ; 1.338      ;
; 0.674  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.400      ; 1.340      ;
; 0.885  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 1.549      ;
; 0.903  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.097      ; 0.766      ;
; 0.977  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 1.641      ;
; 1.099  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.095      ; 0.960      ;
; 1.158  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 1.822      ;
; 1.171  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.400      ; 1.837      ;
; 1.191  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.094      ; 1.051      ;
; 1.219  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 1.883      ;
; 1.266  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 1.930      ;
; 1.303  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 1.967      ;
; 1.327  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.593      ;
; 1.364  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.630      ;
; 1.365  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.400      ; 2.031      ;
; 1.379  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 2.043      ;
; 1.392  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 2.056      ;
; 1.405  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[0]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.671      ;
; 1.407  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.673      ;
; 1.422  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.002      ; 1.690      ;
; 1.461  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.002     ; 1.725      ;
; 1.470  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.736      ;
; 1.476  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.097      ; 1.339      ;
; 1.484  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.096      ; 1.346      ;
; 1.509  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.094      ; 1.369      ;
; 1.511  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.095      ; 1.372      ;
; 1.524  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.095      ; 1.385      ;
; 1.552  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 2.216      ;
; 1.559  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 2.223      ;
; 1.611  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 2.275      ;
; 1.618  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.002     ; 1.882      ;
; 1.643  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.909      ;
; 1.667  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.398      ; 2.331      ;
; 1.668  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.934      ;
; 1.695  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.094      ; 1.555      ;
; 1.710  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.002     ; 1.974      ;
; 1.728  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 1.994      ;
; 1.787  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.094      ; 1.647      ;
; 1.855  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.002     ; 2.119      ;
; 1.862  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.002     ; 2.126      ;
; 1.862  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 2.128      ;
; 1.905  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.095      ; 1.766      ;
; 1.910  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.094      ; 1.770      ;
; 1.912  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.095      ; 1.773      ;
; 1.916  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.095      ; 1.777      ;
; 2.112  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.002     ; 2.376      ;
; 2.189  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.094      ; 2.049      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter4bits:contaMin1|zerou'                                                                                                                                                         ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.749 ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 1.944      ;
; -1.653 ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 2.040      ;
; -1.651 ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 2.042      ;
; -1.474 ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 2.219      ;
; -1.249 ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 1.944      ;
; -1.153 ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 2.040      ;
; -1.151 ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 2.042      ;
; -0.974 ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 2.219      ;
; 0.595  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 1.377      ;
; 0.597  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 1.379      ;
; 0.709  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.264      ; 0.739      ;
; 0.738  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 1.520      ;
; 0.745  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 1.527      ;
; 0.774  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 1.556      ;
; 0.775  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.270      ; 0.811      ;
; 0.939  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.517      ; 1.722      ;
; 0.984  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.517      ; 1.767      ;
; 0.987  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.517      ; 1.770      ;
; 1.049  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 1.831      ;
; 1.087  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[0]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.353      ;
; 1.170  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.266      ; 1.202      ;
; 1.171  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.264      ; 1.201      ;
; 1.221  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.487      ;
; 1.223  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.489      ;
; 1.230  ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.063      ; 1.059      ;
; 1.334  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.270      ; 1.370      ;
; 1.354  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.620      ;
; 1.361  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.627      ;
; 1.362  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.628      ;
; 1.408  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 2.190      ;
; 1.411  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 2.193      ;
; 1.424  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 2.206      ;
; 1.449  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.266      ; 1.481      ;
; 1.494  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.516      ; 2.276      ;
; 1.530  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.264      ; 1.560      ;
; 1.533  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.264      ; 1.563      ;
; 1.721  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.987      ;
; 1.724  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.990      ;
; 1.885  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 2.151      ;
; 1.930  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 2.196      ;
; 1.933  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 2.199      ;
; 1.941  ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.063      ; 1.770      ;
; 1.944  ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.063      ; 1.773      ;
; 2.050  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 2.316      ;
; 2.110  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 2.376      ;
; 2.161  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.270      ; 2.197      ;
; 2.198  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.266      ; 2.230      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter3bits:contaSeg2|zerou'                                                                                                                                                         ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.363 ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.895      ; 2.048      ;
; -1.343 ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.895      ; 2.068      ;
; -1.203 ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.896      ; 2.209      ;
; -1.086 ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.896      ; 2.326      ;
; -1.066 ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.896      ; 2.346      ;
; -0.863 ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.895      ; 2.048      ;
; -0.843 ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.895      ; 2.068      ;
; -0.703 ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.896      ; 2.209      ;
; -0.586 ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.896      ; 2.326      ;
; -0.566 ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.896      ; 2.346      ;
; 0.753  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.023     ; 0.496      ;
; 0.884  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.381      ;
; 0.901  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.230      ; 1.397      ;
; 1.067  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.015     ; 0.818      ;
; 1.117  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.230      ; 1.613      ;
; 1.124  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.101      ; 0.991      ;
; 1.152  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.230      ; 1.648      ;
; 1.259  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.756      ;
; 1.273  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.770      ;
; 1.297  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.794      ;
; 1.306  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.230      ; 1.802      ;
; 1.312  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.809      ;
; 1.354  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.103      ; 1.223      ;
; 1.435  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.932      ;
; 1.448  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.945      ;
; 1.449  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.946      ;
; 1.451  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 1.948      ;
; 1.518  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.784      ;
; 1.529  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[0]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.795      ;
; 1.587  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.102      ; 1.455      ;
; 1.675  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.016     ; 1.425      ;
; 1.678  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.001      ; 1.945      ;
; 1.729  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.103      ; 1.598      ;
; 1.730  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.996      ;
; 1.740  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; -0.001     ; 2.005      ;
; 1.747  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 2.244      ;
; 1.757  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.230      ; 2.253      ;
; 1.764  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 2.030      ;
; 1.767  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.103      ; 1.636      ;
; 1.782  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.015     ; 1.533      ;
; 1.784  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.015     ; 1.535      ;
; 1.815  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.001      ; 2.082      ;
; 1.817  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.001      ; 2.084      ;
; 1.847  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 2.113      ;
; 1.849  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 2.115      ;
; 1.864  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 2.361      ;
; 1.866  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.231      ; 2.363      ;
; 1.901  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.001      ; 2.168      ;
; 1.934  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 2.200      ;
; 1.997  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; -0.001     ; 2.262      ;
; 2.008  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.102      ; 1.876      ;
; 2.063  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.001      ; 2.330      ;
; 2.076  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.001      ; 2.343      ;
; 2.139  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 2.405      ;
; 2.145  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.102      ; 2.013      ;
; 2.147  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.102      ; 2.015      ;
; 2.174  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.022     ; 1.918      ;
; 2.177  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 2.443      ;
; 2.207  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.023     ; 1.950      ;
; 2.336  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.022     ; 2.080      ;
; 2.349  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; -0.022     ; 2.093      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'setContagem'                                                                                                                                 ;
+-------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.767 ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~1  ; clock        ; setContagem ; -0.500       ; 0.454      ; 0.721      ;
; 0.846 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~5  ; clock        ; setContagem ; -0.500       ; 0.382      ; 0.728      ;
; 0.913 ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.304      ; 0.717      ;
; 0.918 ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~9  ; clock        ; setContagem ; -0.500       ; 0.304      ; 0.722      ;
; 0.924 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~5  ; clock        ; setContagem ; -0.500       ; 0.303      ; 0.727      ;
; 0.927 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~1  ; clock        ; setContagem ; -0.500       ; 0.303      ; 0.730      ;
; 0.944 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~9  ; clock        ; setContagem ; -0.500       ; 0.129      ; 0.573      ;
; 0.948 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.257      ; 0.705      ;
; 0.959 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~9  ; clock        ; setContagem ; -0.500       ; 0.263      ; 0.722      ;
; 0.960 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~1  ; clock        ; setContagem ; -0.500       ; 0.113      ; 0.573      ;
; 0.961 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.253      ; 0.714      ;
; 0.964 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~5  ; clock        ; setContagem ; -0.500       ; 0.246      ; 0.710      ;
; 0.980 ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~9  ; clock        ; setContagem ; -0.500       ; 0.250      ; 0.730      ;
; 0.983 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.252      ; 0.735      ;
; 0.992 ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~5  ; clock        ; setContagem ; -0.500       ; 0.246      ; 0.738      ;
; 1.210 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~1  ; clock        ; setContagem ; -0.500       ; 0.128      ; 0.838      ;
+-------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter3bits:contaSeg2|zerou'                                                                                                    ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.039 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.895      ; 3.642      ;
; 0.039 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.895      ; 3.642      ;
; 0.047 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.896      ; 3.635      ;
; 0.047 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.896      ; 3.635      ;
; 0.047 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 2.896      ; 3.635      ;
; 0.539 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.895      ; 3.642      ;
; 0.539 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.895      ; 3.642      ;
; 0.547 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.896      ; 3.635      ;
; 0.547 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.896      ; 3.635      ;
; 0.547 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 2.896      ; 3.635      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter4bits:contaSeg1|zerou'                                                                                                    ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.151 ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.060      ; 3.695      ;
; 0.151 ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.060      ; 3.695      ;
; 0.545 ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.058      ; 3.299      ;
; 0.545 ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.058      ; 3.299      ;
; 0.545 ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 3.058      ; 3.299      ;
; 0.651 ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.060      ; 3.695      ;
; 0.651 ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.060      ; 3.695      ;
; 1.045 ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.058      ; 3.299      ;
; 1.045 ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.058      ; 3.299      ;
; 1.045 ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 3.058      ; 3.299      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter4bits:contaMin1|zerou'                                                                                                    ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.331 ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 3.632      ;
; 0.331 ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 3.632      ;
; 0.331 ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 3.632      ;
; 0.331 ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 3.177      ; 3.632      ;
; 0.831 ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 3.632      ;
; 0.831 ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 3.632      ;
; 0.831 ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 3.632      ;
; 0.831 ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 3.177      ; 3.632      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'setCont'                                                                                                        ;
+-------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.957 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 3.676      ;
; 2.957 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 3.676      ;
; 2.957 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 3.676      ;
; 2.957 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 3.676      ;
; 2.957 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 5.847      ; 3.676      ;
; 3.457 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 3.676      ;
; 3.457 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 3.676      ;
; 3.457 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 3.676      ;
; 3.457 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 3.676      ;
; 3.457 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 1.000        ; 5.847      ; 3.676      ;
+-------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'setCont'                                                                                                          ;
+--------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.687 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 3.676      ;
; -2.687 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 3.676      ;
; -2.687 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 3.676      ;
; -2.687 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 3.676      ;
; -2.687 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.000        ; 5.847      ; 3.676      ;
; -2.187 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 3.676      ;
; -2.187 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 3.676      ;
; -2.187 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 3.676      ;
; -2.187 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 3.676      ;
; -2.187 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 5.847      ; 3.676      ;
+--------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter4bits:contaSeg1|zerou'                                                                                                      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -0.275 ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.058      ; 3.299      ;
; -0.275 ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.058      ; 3.299      ;
; -0.275 ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.058      ; 3.299      ;
; 0.119  ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.060      ; 3.695      ;
; 0.119  ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 3.060      ; 3.695      ;
; 0.225  ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.058      ; 3.299      ;
; 0.225  ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.058      ; 3.299      ;
; 0.225  ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.058      ; 3.299      ;
; 0.619  ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.060      ; 3.695      ;
; 0.619  ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 3.060      ; 3.695      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter4bits:contaMin1|zerou'                                                                                                      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -0.061 ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 3.632      ;
; -0.061 ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 3.632      ;
; -0.061 ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 3.632      ;
; -0.061 ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 3.177      ; 3.632      ;
; 0.439  ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 3.632      ;
; 0.439  ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 3.632      ;
; 0.439  ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 3.632      ;
; 0.439  ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 3.177      ; 3.632      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter3bits:contaSeg2|zerou'                                                                                                     ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.223 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.896      ; 3.635      ;
; 0.223 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.896      ; 3.635      ;
; 0.223 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.896      ; 3.635      ;
; 0.231 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.895      ; 3.642      ;
; 0.231 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 2.895      ; 3.642      ;
; 0.723 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.896      ; 3.635      ;
; 0.723 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.896      ; 3.635      ;
; 0.723 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.896      ; 3.635      ;
; 0.731 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.895      ; 3.642      ;
; 0.731 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 2.895      ; 3.642      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[9]  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'setCont'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; setCont ; Rise       ; setCont                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|zerou              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|zerou              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb|datad                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb|datad                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb~clkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb~clkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; setCont|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; setCont|combout                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter3bits:contaSeg2|zerou'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|zerou              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|zerou              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|outclk            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter4bits:contaSeg1|zerou'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|zerou              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|zerou              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|zerou|clk                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter4bits:contaMin1|zerou'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[3]~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[3]~_emulated|clk          ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'setContagem'                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[3]~9|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[3]~9|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[1]~1|dataa         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[1]~1|dataa         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[2]~5|datab         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[2]~5|datab         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[1]~1|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[1]~1|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; setContagem|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; setContagem|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; setContagem~clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; setContagem~clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; setContagem~clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; setContagem~clkctrl|outclk         ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; codEntrada[*]  ; clock      ; 0.358 ; 0.358 ; Rise       ; clock           ;
;  codEntrada[0] ; clock      ; 0.117 ; 0.117 ; Rise       ; clock           ;
;  codEntrada[1] ; clock      ; 0.358 ; 0.358 ; Rise       ; clock           ;
;  codEntrada[2] ; clock      ; 0.016 ; 0.016 ; Rise       ; clock           ;
;  codEntrada[3] ; clock      ; 0.334 ; 0.334 ; Rise       ; clock           ;
; fios[*]        ; clock      ; 7.585 ; 7.585 ; Rise       ; clock           ;
;  fios[0]       ; clock      ; 5.723 ; 5.723 ; Rise       ; clock           ;
;  fios[1]       ; clock      ; 6.106 ; 6.106 ; Rise       ; clock           ;
;  fios[2]       ; clock      ; 5.683 ; 5.683 ; Rise       ; clock           ;
;  fios[4]       ; clock      ; 7.585 ; 7.585 ; Rise       ; clock           ;
; selCont[*]     ; clock      ; 2.425 ; 2.425 ; Rise       ; clock           ;
;  selCont[0]    ; clock      ; 2.425 ; 2.425 ; Rise       ; clock           ;
;  selCont[1]    ; clock      ; 2.296 ; 2.296 ; Rise       ; clock           ;
; selOp[*]       ; clock      ; 3.839 ; 3.839 ; Rise       ; clock           ;
;  selOp[0]      ; clock      ; 3.839 ; 3.839 ; Rise       ; clock           ;
;  selOp[1]      ; clock      ; 3.751 ; 3.751 ; Rise       ; clock           ;
; setDesarme     ; clock      ; 2.512 ; 2.512 ; Rise       ; clock           ;
; setInDesarme   ; clock      ; 3.530 ; 3.530 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; codEntrada[*]  ; clock      ; 0.465  ; 0.465  ; Rise       ; clock           ;
;  codEntrada[0] ; clock      ; 0.271  ; 0.271  ; Rise       ; clock           ;
;  codEntrada[1] ; clock      ; 0.182  ; 0.182  ; Rise       ; clock           ;
;  codEntrada[2] ; clock      ; 0.465  ; 0.465  ; Rise       ; clock           ;
;  codEntrada[3] ; clock      ; 0.050  ; 0.050  ; Rise       ; clock           ;
; fios[*]        ; clock      ; -4.260 ; -4.260 ; Rise       ; clock           ;
;  fios[0]       ; clock      ; -5.493 ; -5.493 ; Rise       ; clock           ;
;  fios[1]       ; clock      ; -4.541 ; -4.541 ; Rise       ; clock           ;
;  fios[2]       ; clock      ; -4.260 ; -4.260 ; Rise       ; clock           ;
;  fios[4]       ; clock      ; -5.083 ; -5.083 ; Rise       ; clock           ;
; selCont[*]     ; clock      ; -1.440 ; -1.440 ; Rise       ; clock           ;
;  selCont[0]    ; clock      ; -1.569 ; -1.569 ; Rise       ; clock           ;
;  selCont[1]    ; clock      ; -1.440 ; -1.440 ; Rise       ; clock           ;
; selOp[*]       ; clock      ; 0.359  ; 0.359  ; Rise       ; clock           ;
;  selOp[0]      ; clock      ; 0.246  ; 0.246  ; Rise       ; clock           ;
;  selOp[1]      ; clock      ; 0.359  ; 0.359  ; Rise       ; clock           ;
; setDesarme     ; clock      ; 0.190  ; 0.190  ; Rise       ; clock           ;
; setInDesarme   ; clock      ; -0.604 ; -0.604 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; desarmar        ; clock      ; 8.668  ; 8.668  ; Rise       ; clock           ;
; displayAux[*]   ; clock      ; 8.592  ; 8.592  ; Rise       ; clock           ;
;  displayAux[0]  ; clock      ; 8.568  ; 8.568  ; Rise       ; clock           ;
;  displayAux[1]  ; clock      ; 8.583  ; 8.583  ; Rise       ; clock           ;
;  displayAux[2]  ; clock      ; 8.583  ; 8.583  ; Rise       ; clock           ;
;  displayAux[3]  ; clock      ; 8.563  ; 8.563  ; Rise       ; clock           ;
;  displayAux[5]  ; clock      ; 8.592  ; 8.592  ; Rise       ; clock           ;
;  displayAux[6]  ; clock      ; 8.582  ; 8.582  ; Rise       ; clock           ;
; displayCod[*]   ; clock      ; 9.268  ; 9.268  ; Rise       ; clock           ;
;  displayCod[0]  ; clock      ; 8.720  ; 8.720  ; Rise       ; clock           ;
;  displayCod[1]  ; clock      ; 8.613  ; 8.613  ; Rise       ; clock           ;
;  displayCod[2]  ; clock      ; 9.268  ; 9.268  ; Rise       ; clock           ;
;  displayCod[3]  ; clock      ; 8.600  ; 8.600  ; Rise       ; clock           ;
;  displayCod[4]  ; clock      ; 8.556  ; 8.556  ; Rise       ; clock           ;
;  displayCod[5]  ; clock      ; 9.191  ; 9.191  ; Rise       ; clock           ;
;  displayCod[6]  ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
; displayMin1[*]  ; clock      ; 10.348 ; 10.348 ; Rise       ; clock           ;
;  displayMin1[0] ; clock      ; 9.145  ; 9.145  ; Rise       ; clock           ;
;  displayMin1[1] ; clock      ; 9.748  ; 9.748  ; Rise       ; clock           ;
;  displayMin1[2] ; clock      ; 9.229  ; 9.229  ; Rise       ; clock           ;
;  displayMin1[3] ; clock      ; 9.564  ; 9.564  ; Rise       ; clock           ;
;  displayMin1[4] ; clock      ; 10.348 ; 10.348 ; Rise       ; clock           ;
;  displayMin1[5] ; clock      ; 9.488  ; 9.488  ; Rise       ; clock           ;
;  displayMin1[6] ; clock      ; 9.323  ; 9.323  ; Rise       ; clock           ;
; displayMin2[*]  ; clock      ; 10.058 ; 10.058 ; Rise       ; clock           ;
;  displayMin2[0] ; clock      ; 10.051 ; 10.051 ; Rise       ; clock           ;
;  displayMin2[1] ; clock      ; 10.046 ; 10.046 ; Rise       ; clock           ;
;  displayMin2[2] ; clock      ; 9.840  ; 9.840  ; Rise       ; clock           ;
;  displayMin2[3] ; clock      ; 9.797  ; 9.797  ; Rise       ; clock           ;
;  displayMin2[4] ; clock      ; 9.813  ; 9.813  ; Rise       ; clock           ;
;  displayMin2[5] ; clock      ; 9.801  ; 9.801  ; Rise       ; clock           ;
;  displayMin2[6] ; clock      ; 10.058 ; 10.058 ; Rise       ; clock           ;
; displaySeg1[*]  ; clock      ; 8.809  ; 8.809  ; Rise       ; clock           ;
;  displaySeg1[0] ; clock      ; 8.501  ; 8.501  ; Rise       ; clock           ;
;  displaySeg1[1] ; clock      ; 8.325  ; 8.325  ; Rise       ; clock           ;
;  displaySeg1[2] ; clock      ; 8.538  ; 8.538  ; Rise       ; clock           ;
;  displaySeg1[3] ; clock      ; 8.526  ; 8.526  ; Rise       ; clock           ;
;  displaySeg1[4] ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  displaySeg1[5] ; clock      ; 8.570  ; 8.570  ; Rise       ; clock           ;
;  displaySeg1[6] ; clock      ; 8.809  ; 8.809  ; Rise       ; clock           ;
; displaySeg2[*]  ; clock      ; 10.214 ; 10.214 ; Rise       ; clock           ;
;  displaySeg2[0] ; clock      ; 8.767  ; 8.767  ; Rise       ; clock           ;
;  displaySeg2[1] ; clock      ; 8.809  ; 8.809  ; Rise       ; clock           ;
;  displaySeg2[2] ; clock      ; 10.214 ; 10.214 ; Rise       ; clock           ;
;  displaySeg2[3] ; clock      ; 9.470  ; 9.470  ; Rise       ; clock           ;
;  displaySeg2[4] ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  displaySeg2[5] ; clock      ; 9.108  ; 9.108  ; Rise       ; clock           ;
;  displaySeg2[6] ; clock      ; 10.126 ; 10.126 ; Rise       ; clock           ;
; explodiu        ; clock      ; 8.729  ; 8.729  ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; desarmar        ; clock      ; 8.668 ; 8.668 ; Rise       ; clock           ;
; displayAux[*]   ; clock      ; 8.563 ; 8.563 ; Rise       ; clock           ;
;  displayAux[0]  ; clock      ; 8.568 ; 8.568 ; Rise       ; clock           ;
;  displayAux[1]  ; clock      ; 8.583 ; 8.583 ; Rise       ; clock           ;
;  displayAux[2]  ; clock      ; 8.583 ; 8.583 ; Rise       ; clock           ;
;  displayAux[3]  ; clock      ; 8.563 ; 8.563 ; Rise       ; clock           ;
;  displayAux[5]  ; clock      ; 8.592 ; 8.592 ; Rise       ; clock           ;
;  displayAux[6]  ; clock      ; 8.582 ; 8.582 ; Rise       ; clock           ;
; displayCod[*]   ; clock      ; 7.709 ; 7.709 ; Rise       ; clock           ;
;  displayCod[0]  ; clock      ; 7.879 ; 7.879 ; Rise       ; clock           ;
;  displayCod[1]  ; clock      ; 7.774 ; 7.774 ; Rise       ; clock           ;
;  displayCod[2]  ; clock      ; 8.432 ; 8.432 ; Rise       ; clock           ;
;  displayCod[3]  ; clock      ; 7.752 ; 7.752 ; Rise       ; clock           ;
;  displayCod[4]  ; clock      ; 7.709 ; 7.709 ; Rise       ; clock           ;
;  displayCod[5]  ; clock      ; 8.355 ; 8.355 ; Rise       ; clock           ;
;  displayCod[6]  ; clock      ; 7.987 ; 7.987 ; Rise       ; clock           ;
; displayMin1[*]  ; clock      ; 8.719 ; 8.719 ; Rise       ; clock           ;
;  displayMin1[0] ; clock      ; 8.719 ; 8.719 ; Rise       ; clock           ;
;  displayMin1[1] ; clock      ; 9.320 ; 9.320 ; Rise       ; clock           ;
;  displayMin1[2] ; clock      ; 8.802 ; 8.802 ; Rise       ; clock           ;
;  displayMin1[3] ; clock      ; 9.124 ; 9.124 ; Rise       ; clock           ;
;  displayMin1[4] ; clock      ; 9.906 ; 9.906 ; Rise       ; clock           ;
;  displayMin1[5] ; clock      ; 9.048 ; 9.048 ; Rise       ; clock           ;
;  displayMin1[6] ; clock      ; 8.894 ; 8.894 ; Rise       ; clock           ;
; displayMin2[*]  ; clock      ; 8.207 ; 8.207 ; Rise       ; clock           ;
;  displayMin2[0] ; clock      ; 8.463 ; 8.463 ; Rise       ; clock           ;
;  displayMin2[1] ; clock      ; 8.455 ; 8.455 ; Rise       ; clock           ;
;  displayMin2[2] ; clock      ; 8.247 ; 8.247 ; Rise       ; clock           ;
;  displayMin2[3] ; clock      ; 8.207 ; 8.207 ; Rise       ; clock           ;
;  displayMin2[4] ; clock      ; 8.250 ; 8.250 ; Rise       ; clock           ;
;  displayMin2[5] ; clock      ; 8.209 ; 8.209 ; Rise       ; clock           ;
;  displayMin2[6] ; clock      ; 8.466 ; 8.466 ; Rise       ; clock           ;
; displaySeg1[*]  ; clock      ; 7.763 ; 7.763 ; Rise       ; clock           ;
;  displaySeg1[0] ; clock      ; 7.939 ; 7.939 ; Rise       ; clock           ;
;  displaySeg1[1] ; clock      ; 7.763 ; 7.763 ; Rise       ; clock           ;
;  displaySeg1[2] ; clock      ; 7.977 ; 7.977 ; Rise       ; clock           ;
;  displaySeg1[3] ; clock      ; 7.965 ; 7.965 ; Rise       ; clock           ;
;  displaySeg1[4] ; clock      ; 8.175 ; 8.175 ; Rise       ; clock           ;
;  displaySeg1[5] ; clock      ; 8.009 ; 8.009 ; Rise       ; clock           ;
;  displaySeg1[6] ; clock      ; 8.253 ; 8.253 ; Rise       ; clock           ;
; displaySeg2[*]  ; clock      ; 8.480 ; 8.480 ; Rise       ; clock           ;
;  displaySeg2[0] ; clock      ; 8.480 ; 8.480 ; Rise       ; clock           ;
;  displaySeg2[1] ; clock      ; 8.507 ; 8.507 ; Rise       ; clock           ;
;  displaySeg2[2] ; clock      ; 9.907 ; 9.907 ; Rise       ; clock           ;
;  displaySeg2[3] ; clock      ; 9.169 ; 9.169 ; Rise       ; clock           ;
;  displaySeg2[4] ; clock      ; 8.785 ; 8.785 ; Rise       ; clock           ;
;  displaySeg2[5] ; clock      ; 8.814 ; 8.814 ; Rise       ; clock           ;
;  displaySeg2[6] ; clock      ; 9.826 ; 9.826 ; Rise       ; clock           ;
; explodiu        ; clock      ; 8.729 ; 8.729 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Fast Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock                        ; -2.808 ; -604.604      ;
; setContagem                  ; -0.352 ; -4.309        ;
; counter3bits:contaSeg2|zerou ; -0.290 ; -1.115        ;
; counter4bits:contaSeg1|zerou ; -0.255 ; -0.628        ;
; counter4bits:contaMin1|zerou ; -0.235 ; -0.491        ;
; setCont                      ; 0.011  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; setCont                      ; -2.602 ; -12.722       ;
; clock                        ; -1.295 ; -41.497       ;
; counter4bits:contaMin1|zerou ; -1.254 ; -4.811        ;
; counter4bits:contaSeg1|zerou ; -1.249 ; -5.942        ;
; counter3bits:contaSeg2|zerou ; -1.088 ; -5.078        ;
; setContagem                  ; 0.741  ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; counter3bits:contaSeg2|zerou ; 0.288 ; 0.000         ;
; counter4bits:contaSeg1|zerou ; 0.319 ; 0.000         ;
; counter4bits:contaMin1|zerou ; 0.412 ; 0.000         ;
; setCont                      ; 1.746 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; setCont                      ; -1.366 ; -6.830        ;
; counter4bits:contaSeg1|zerou ; -0.131 ; -0.393        ;
; counter4bits:contaMin1|zerou ; -0.032 ; -0.128        ;
; counter3bits:contaSeg2|zerou ; 0.089  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock                        ; -1.380 ; -394.380      ;
; setCont                      ; -1.380 ; -6.380        ;
; counter3bits:contaSeg2|zerou ; -0.500 ; -5.000        ;
; counter4bits:contaSeg1|zerou ; -0.500 ; -5.000        ;
; counter4bits:contaMin1|zerou ; -0.500 ; -4.000        ;
; setContagem                  ; 0.500  ; 0.000         ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                        ;
+--------+-------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -2.808 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.288      ;
; -2.808 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.288      ;
; -2.808 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.288      ;
; -2.808 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.288      ;
; -2.766 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.226      ;
; -2.766 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.226      ;
; -2.766 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.226      ;
; -2.766 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.226      ;
; -2.743 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.199      ;
; -2.743 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.199      ;
; -2.743 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.199      ;
; -2.743 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.199      ;
; -2.736 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.192      ;
; -2.736 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.192      ;
; -2.736 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.192      ;
; -2.736 ; counter4bits:contaSeg1|count[1]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.192      ;
; -2.728 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.208      ;
; -2.728 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.208      ;
; -2.728 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.208      ;
; -2.728 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.208      ;
; -2.686 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.146      ;
; -2.686 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.146      ;
; -2.686 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.146      ;
; -2.686 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.146      ;
; -2.663 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.119      ;
; -2.663 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.119      ;
; -2.663 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.119      ;
; -2.663 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.119      ;
; -2.660 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.140      ;
; -2.660 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.140      ;
; -2.660 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.140      ;
; -2.660 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.140      ;
; -2.656 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.112      ;
; -2.656 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.112      ;
; -2.656 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.112      ;
; -2.656 ; counter4bits:contaSeg1|count[2]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.112      ;
; -2.618 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.078      ;
; -2.618 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.078      ;
; -2.618 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.078      ;
; -2.618 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.078      ;
; -2.595 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.051      ;
; -2.595 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.051      ;
; -2.595 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.051      ;
; -2.595 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.051      ;
; -2.594 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[3]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.074      ;
; -2.594 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[1]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.074      ;
; -2.594 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[0]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.074      ;
; -2.594 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin1[2]          ; setCont      ; clock       ; 1.000        ; -1.552     ; 2.074      ;
; -2.588 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.044      ;
; -2.588 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.044      ;
; -2.588 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.044      ;
; -2.588 ; counter4bits:contaSeg1|count[0]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 2.044      ;
; -2.552 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[0]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.012      ;
; -2.552 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[1]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.012      ;
; -2.552 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[2]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.012      ;
; -2.552 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalMin2[3]          ; setCont      ; clock       ; 1.000        ; -1.572     ; 2.012      ;
; -2.529 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.985      ;
; -2.529 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.985      ;
; -2.529 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.985      ;
; -2.529 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg2[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.985      ;
; -2.522 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[0]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.978      ;
; -2.522 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[1]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.978      ;
; -2.522 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[2]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.978      ;
; -2.522 ; counter4bits:contaSeg1|count[3]~_emulated ; sinalSeg1[3]          ; setCont      ; clock       ; 1.000        ; -1.576     ; 1.978      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[1]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[2]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[3]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[4]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[5]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[6]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[7]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[8]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[10] ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[11] ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[12] ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[13] ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[14] ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[15] ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.437 ; \process_2:count0[2]                      ; \process_2:count3[0]  ; clock        ; clock       ; 1.000        ; -0.012     ; 3.457      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[1]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[2]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[3]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[4]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[5]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[6]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[7]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[8]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[10] ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[11] ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[12] ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[13] ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[14] ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[15] ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.432 ; \process_2:count0[0]                      ; \process_2:count3[0]  ; clock        ; clock       ; 1.000        ; -0.011     ; 3.453      ;
; -2.426 ; \process_2:count0[2]                      ; \process_2:count3[16] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.451      ;
; -2.426 ; \process_2:count0[2]                      ; \process_2:count3[17] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.451      ;
; -2.426 ; \process_2:count0[2]                      ; \process_2:count3[18] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.451      ;
; -2.426 ; \process_2:count0[2]                      ; \process_2:count3[19] ; clock        ; clock       ; 1.000        ; -0.007     ; 3.451      ;
+--------+-------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'setContagem'                                                                                                                                 ;
+--------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.352 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~5  ; clock        ; setContagem ; 0.500        ; 0.080      ; 0.364      ;
; -0.310 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~9  ; clock        ; setContagem ; 0.500        ; -0.044     ; 0.325      ;
; -0.309 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~1  ; clock        ; setContagem ; 0.500        ; -0.045     ; 0.403      ;
; -0.297 ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~1  ; clock        ; setContagem ; 0.500        ; 0.117      ; 0.358      ;
; -0.295 ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~9  ; clock        ; setContagem ; 0.500        ; 0.038      ; 0.358      ;
; -0.282 ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~5  ; clock        ; setContagem ; 0.500        ; 0.001      ; 0.370      ;
; -0.262 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~9  ; clock        ; setContagem ; 0.500        ; 0.010      ; 0.359      ;
; -0.260 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.004      ; 0.355      ;
; -0.256 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.006      ; 0.367      ;
; -0.256 ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~9  ; clock        ; setContagem ; 0.500        ; 0.004      ; 0.363      ;
; -0.255 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~5  ; clock        ; setContagem ; 0.500        ; -0.001     ; 0.352      ;
; -0.249 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.007      ; 0.348      ;
; -0.246 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~1  ; clock        ; setContagem ; 0.500        ; -0.055     ; 0.325      ;
; -0.232 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~1  ; clock        ; setContagem ; 0.500        ; 0.037      ; 0.364      ;
; -0.229 ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~13 ; clock        ; setContagem ; 0.500        ; 0.038      ; 0.357      ;
; -0.219 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~5  ; clock        ; setContagem ; 0.500        ; 0.037      ; 0.363      ;
+--------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter3bits:contaSeg2|zerou'                                                                                                                                                        ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.290 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.087      ; 0.909      ;
; -0.290 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.087      ; 0.909      ;
; -0.280 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.087      ; 0.899      ;
; -0.210 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.087      ; 0.829      ;
; -0.195 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.135      ; 0.862      ;
; -0.195 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.135      ; 0.862      ;
; -0.141 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.135      ; 0.808      ;
; -0.081 ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.113      ;
; -0.081 ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.113      ;
; -0.067 ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.099      ;
; -0.063 ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.135      ; 0.730      ;
; -0.049 ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.092      ; 0.673      ;
; -0.049 ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.092      ; 0.673      ;
; -0.045 ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.087      ; 0.664      ;
; -0.041 ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.136      ; 0.709      ;
; -0.041 ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.136      ; 0.709      ;
; -0.039 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.071      ;
; -0.039 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.071      ;
; -0.029 ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.061      ;
; -0.027 ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.136      ; 0.695      ;
; 0.003  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 1.029      ;
; 0.007  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.092      ; 0.617      ;
; 0.018  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.092      ; 0.606      ;
; 0.036  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 1.087      ;
; 0.036  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 1.087      ;
; 0.041  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.991      ;
; 0.043  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 0.136      ; 0.625      ;
; 0.055  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.977      ;
; 0.055  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.977      ;
; 0.087  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.945      ;
; 0.087  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.945      ;
; 0.092  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 1.031      ;
; 0.103  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 1.020      ;
; 0.111  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.921      ;
; 0.122  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.910      ;
; 0.141  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.891      ;
; 0.193  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.930      ;
; 0.193  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.930      ;
; 0.203  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.920      ;
; 0.206  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[0]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.826      ;
; 0.219  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.000      ; 0.813      ;
; 0.241  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.882      ;
; 0.241  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.882      ;
; 0.263  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.860      ;
; 0.263  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.860      ;
; 0.273  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.850      ;
; 0.277  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.846      ;
; 0.295  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.828      ;
; 0.347  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.776      ;
; 0.373  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.750      ;
; 0.438  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 1.000        ; 0.091      ; 0.685      ;
; 1.154  ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 1.254      ;
; 1.154  ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 1.254      ;
; 1.168  ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 1.240      ;
; 1.224  ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 1.184      ;
; 1.448  ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 0.960      ;
; 1.654  ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 1.254      ;
; 1.654  ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 1.254      ;
; 1.668  ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 1.240      ;
; 1.724  ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 1.184      ;
; 1.948  ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 0.960      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter4bits:contaSeg1|zerou'                                                                                                                                                        ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.255 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.114      ; 0.901      ;
; -0.255 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.114      ; 0.901      ;
; -0.135 ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.114      ; 0.781      ;
; -0.112 ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.759      ;
; -0.109 ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.756      ;
; -0.108 ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.755      ;
; -0.103 ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.750      ;
; -0.087 ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.114      ; 0.733      ;
; -0.069 ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.001     ; 1.100      ;
; -0.069 ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.001     ; 1.100      ;
; -0.031 ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.116      ; 0.679      ;
; 0.033  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.114      ; 0.613      ;
; 0.042  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.114      ; 0.604      ;
; 0.056  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.591      ;
; 0.059  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.588      ;
; 0.060  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.972      ;
; 0.066  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.966      ;
; 0.070  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.001     ; 0.961      ;
; 0.074  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.001     ; 0.957      ;
; 0.077  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.570      ;
; 0.082  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.115      ; 0.565      ;
; 0.086  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 0.116      ; 0.562      ;
; 0.099  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.001     ; 0.932      ;
; 0.114  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 1.070      ;
; 0.114  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.918      ;
; 0.151  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.881      ;
; 0.153  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 1.031      ;
; 0.159  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 1.025      ;
; 0.177  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 1.007      ;
; 0.181  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 1.003      ;
; 0.228  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.804      ;
; 0.231  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 0.953      ;
; 0.231  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 0.953      ;
; 0.238  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; -0.001     ; 0.793      ;
; 0.255  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.001      ; 0.778      ;
; 0.258  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.153      ; 0.927      ;
; 0.263  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[0]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.769      ;
; 0.268  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.764      ;
; 0.282  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 0.902      ;
; 0.282  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.750      ;
; 0.291  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 0.893      ;
; 0.291  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.000      ; 0.741      ;
; 0.321  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 0.863      ;
; 0.345  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 0.839      ;
; 0.348  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.153      ; 0.837      ;
; 0.399  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.152      ; 0.785      ;
; 0.563  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.153      ; 0.622      ;
; 0.568  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 1.000        ; 0.153      ; 0.617      ;
; 1.289  ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.791      ; 1.175      ;
; 1.292  ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.791      ; 1.172      ;
; 1.370  ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.792      ; 1.095      ;
; 1.457  ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.791      ; 1.007      ;
; 1.624  ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.792      ; 0.841      ;
; 1.789  ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.791      ; 1.175      ;
; 1.792  ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.791      ; 1.172      ;
; 1.870  ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.792      ; 1.095      ;
; 1.957  ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.791      ; 1.007      ;
; 2.124  ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.792      ; 0.841      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter4bits:contaMin1|zerou'                                                                                                                                                        ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.235 ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.209      ; 0.976      ;
; -0.225 ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.212      ; 0.969      ;
; -0.191 ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.098      ; 0.821      ;
; -0.130 ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.098      ; 0.760      ;
; -0.126 ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.098      ; 0.756      ;
; -0.048 ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.080      ;
; -0.035 ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.067      ;
; -0.031 ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.063      ;
; 0.030  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.207      ; 0.709      ;
; 0.030  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 1.002      ;
; 0.034  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.998      ;
; 0.045  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.207      ; 0.694      ;
; 0.049  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.207      ; 0.690      ;
; 0.095  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.937      ;
; 0.098  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.209      ; 0.643      ;
; 0.104  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.209      ; 0.637      ;
; 0.110  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.922      ;
; 0.114  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.918      ;
; 0.165  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.212      ; 0.579      ;
; 0.167  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.212      ; 0.577      ;
; 0.196  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 1.049      ;
; 0.215  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 1.030      ;
; 0.215  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 1.030      ;
; 0.230  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 1.015      ;
; 0.234  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 1.011      ;
; 0.285  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.747      ;
; 0.291  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.741      ;
; 0.340  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 0.207      ; 0.399      ;
; 0.355  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.677      ;
; 0.357  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.675      ;
; 0.371  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.215      ; 0.876      ;
; 0.405  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[0]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 1.000        ; 0.000      ; 0.627      ;
; 0.432  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.215      ; 0.815      ;
; 0.436  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.215      ; 0.811      ;
; 0.525  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 0.720      ;
; 0.529  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 0.716      ;
; 0.535  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 0.710      ;
; 0.605  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 0.640      ;
; 0.607  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 1.000        ; 0.213      ; 0.638      ;
; 1.159  ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 1.368      ;
; 1.339  ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 1.188      ;
; 1.343  ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 1.184      ;
; 1.634  ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 0.893      ;
; 1.659  ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 1.368      ;
; 1.839  ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 1.188      ;
; 1.843  ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 1.184      ;
; 2.134  ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 0.893      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'setCont'                                                                                                                                           ;
+-------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.011 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 1.021      ;
; 0.091 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.941      ;
; 0.159 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.873      ;
; 0.215 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.817      ;
; 0.216 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.816      ;
; 0.225 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.807      ;
; 0.243 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.789      ;
; 0.282 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.750      ;
; 0.283 ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.749      ;
; 0.323 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.709      ;
; 0.326 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[0]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.706      ;
; 0.335 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.697      ;
; 0.337 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.695      ;
; 0.391 ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.641      ;
; 0.402 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.630      ;
; 0.403 ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.629      ;
; 0.457 ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 1.000        ; 0.000      ; 0.575      ;
; 1.104 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.472      ; 0.900      ;
; 1.249 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.607      ; 0.890      ;
; 1.287 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 1.297      ;
; 1.325 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.545      ; 0.752      ;
; 1.336 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 1.472      ; 0.668      ;
; 1.372 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 1.212      ;
; 1.381 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.545      ; 0.696      ;
; 1.382 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.545      ; 0.695      ;
; 1.392 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.542      ; 0.682      ;
; 1.408 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 1.176      ;
; 1.415 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.472      ; 0.589      ;
; 1.416 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.472      ; 0.588      ;
; 1.464 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 1.120      ;
; 1.465 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 1.119      ;
; 1.481 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 1.607      ; 0.658      ;
; 1.492 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.545      ; 0.585      ;
; 1.502 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.542      ; 0.572      ;
; 1.504 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.542      ; 0.570      ;
; 1.519 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 1.552      ; 1.065      ;
; 1.520 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.607      ; 0.619      ;
; 1.521 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 1.607      ; 0.618      ;
; 1.557 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 1.545      ; 0.520      ;
; 1.575 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 1.009      ;
; 1.598 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.986      ;
; 1.599 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.985      ;
; 1.604 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.980      ;
; 1.624 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 1.542      ; 0.450      ;
; 1.640 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.944      ;
; 1.643 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.941      ;
; 1.644 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.940      ;
; 1.646 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.938      ;
; 1.756 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.828      ;
; 1.758 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.826      ;
; 1.878 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 1.000        ; 1.552      ; 0.706      ;
; 2.522 ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 1.365      ;
; 2.713 ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 1.174      ;
; 2.714 ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 1.173      ;
; 2.754 ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 1.133      ;
; 2.824 ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 1.063      ;
; 3.022 ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 1.365      ;
; 3.213 ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 1.174      ;
; 3.214 ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 1.173      ;
; 3.254 ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 1.133      ;
; 3.324 ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 1.063      ;
+-------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'setCont'                                                                                                                                             ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.602 ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 0.905      ;
; -2.587 ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 0.920      ;
; -2.545 ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 0.962      ;
; -2.544 ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 0.963      ;
; -2.444 ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 1.063      ;
; -2.102 ; setContagem                                 ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 0.905      ;
; -2.087 ; setContagem                                 ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 0.920      ;
; -2.045 ; setContagem                                 ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 0.962      ;
; -2.044 ; setContagem                                 ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 0.963      ;
; -1.944 ; setContagem                                 ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 1.063      ;
; -0.998 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.706      ;
; -0.937 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.767      ;
; -0.904 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.607      ; 0.355      ;
; -0.878 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.826      ;
; -0.876 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.828      ;
; -0.851 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.545      ; 0.346      ;
; -0.839 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.542      ; 0.355      ;
; -0.766 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.938      ;
; -0.764 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.940      ;
; -0.763 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.941      ;
; -0.760 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.944      ;
; -0.744 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 1.542      ; 0.450      ;
; -0.724 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.980      ;
; -0.719 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.985      ;
; -0.718 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 0.986      ;
; -0.695 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 1.009      ;
; -0.694 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 1.010      ;
; -0.689 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.472      ; 0.435      ;
; -0.677 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 1.545      ; 0.520      ;
; -0.641 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.607      ; 0.618      ;
; -0.640 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.607      ; 0.619      ;
; -0.639 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|zerou              ; clock        ; setCont     ; 0.000        ; 1.552      ; 1.065      ;
; -0.622 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.542      ; 0.572      ;
; -0.611 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.545      ; 0.586      ;
; -0.601 ; counter4bits:contaSeg1|count[1]~1           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 1.607      ; 0.658      ;
; -0.585 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[2]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 1.119      ;
; -0.584 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[3]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 1.120      ;
; -0.535 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.472      ; 0.589      ;
; -0.512 ; counter4bits:contaSeg1|count[3]~9           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.542      ; 0.682      ;
; -0.502 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.545      ; 0.695      ;
; -0.501 ; counter4bits:contaSeg1|count[0]~13          ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.545      ; 0.696      ;
; -0.456 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 1.472      ; 0.668      ;
; -0.407 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[1]~_emulated ; clock        ; setCont     ; 0.000        ; 1.552      ; 1.297      ;
; -0.224 ; counter4bits:contaSeg1|count[2]~5           ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 1.472      ; 0.900      ;
; 0.423  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.575      ;
; 0.424  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.576      ;
; 0.477  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.629      ;
; 0.478  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.630      ;
; 0.489  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.641      ;
; 0.543  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.695      ;
; 0.545  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.697      ;
; 0.554  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[0]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.707      ;
; 0.557  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.709      ;
; 0.597  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.749      ;
; 0.598  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.750      ;
; 0.637  ; counter4bits:contaSeg1|count[1]~_emulated   ; counter4bits:contaSeg1|zerou              ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.789      ;
; 0.655  ; counter4bits:contaSeg1|count[3]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.807      ;
; 0.664  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[2]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.816      ;
; 0.665  ; counter4bits:contaSeg1|count[0]~_emulated   ; counter4bits:contaSeg1|count[3]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.817      ;
; 0.789  ; counter4bits:contaSeg1|count[2]~_emulated   ; counter4bits:contaSeg1|count[1]~_emulated ; setCont      ; setCont     ; 0.000        ; 0.000      ; 0.941      ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                           ;
+--------+-------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -1.295 ; setContagem ; inDisplaySeg2[1]      ; setContagem  ; clock       ; 0.000        ; 1.638      ; 0.636      ;
; -1.295 ; setContagem ; inDisplaySeg2[2]      ; setContagem  ; clock       ; 0.000        ; 1.638      ; 0.636      ;
; -1.295 ; setContagem ; inDisplaySeg2[3]      ; setContagem  ; clock       ; 0.000        ; 1.638      ; 0.636      ;
; -1.101 ; setContagem ; inDisplayMin2[3]      ; setContagem  ; clock       ; 0.000        ; 1.642      ; 0.834      ;
; -0.917 ; setContagem ; inDisplayMin1[3]      ; setContagem  ; clock       ; 0.000        ; 1.644      ; 1.020      ;
; -0.854 ; setContagem ; inDisplaySeg2[0]      ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.101      ;
; -0.849 ; setContagem ; inDisplaySeg1[2]      ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.106      ;
; -0.829 ; setContagem ; inDisplayAux[2]       ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.133      ;
; -0.826 ; setContagem ; inDisplayCod[0]       ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.136      ;
; -0.795 ; setContagem ; inDisplaySeg2[1]      ; setContagem  ; clock       ; -0.500       ; 1.638      ; 0.636      ;
; -0.795 ; setContagem ; inDisplaySeg2[2]      ; setContagem  ; clock       ; -0.500       ; 1.638      ; 0.636      ;
; -0.795 ; setContagem ; inDisplaySeg2[3]      ; setContagem  ; clock       ; -0.500       ; 1.638      ; 0.636      ;
; -0.706 ; setContagem ; inDisplaySeg1[1]      ; setContagem  ; clock       ; 0.000        ; 1.657      ; 1.244      ;
; -0.706 ; setContagem ; inDisplaySeg1[3]      ; setContagem  ; clock       ; 0.000        ; 1.657      ; 1.244      ;
; -0.706 ; setContagem ; inDisplaySeg1[0]      ; setContagem  ; clock       ; 0.000        ; 1.657      ; 1.244      ;
; -0.659 ; setContagem ; inDisplayMin2[1]      ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.296      ;
; -0.645 ; setContagem ; inDisplayMin1[1]      ; setContagem  ; clock       ; 0.000        ; 1.644      ; 1.292      ;
; -0.645 ; setContagem ; inDisplayMin1[0]      ; setContagem  ; clock       ; 0.000        ; 1.644      ; 1.292      ;
; -0.623 ; setContagem ; inDisplayMin1[2]      ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.332      ;
; -0.623 ; setContagem ; inDisplayMin2[2]      ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.332      ;
; -0.623 ; setContagem ; inDisplayMin2[0]      ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.332      ;
; -0.601 ; setContagem ; inDisplayMin2[3]      ; setContagem  ; clock       ; -0.500       ; 1.642      ; 0.834      ;
; -0.476 ; setContagem ; count0[2]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.483      ;
; -0.476 ; setContagem ; count0[5]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.483      ;
; -0.476 ; setContagem ; count0[6]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.483      ;
; -0.469 ; setContagem ; count0[0]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[1]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[3]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[4]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[7]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[8]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[9]             ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[10]            ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[11]            ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[12]            ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[13]            ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[14]            ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.469 ; setContagem ; count0[15]            ; setContagem  ; clock       ; 0.000        ; 1.666      ; 1.490      ;
; -0.465 ; setContagem ; count0[16]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[17]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[18]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[19]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[20]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[21]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[22]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[23]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[24]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[25]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[26]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[27]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[28]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[29]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[30]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.465 ; setContagem ; count0[31]            ; setContagem  ; clock       ; 0.000        ; 1.662      ; 1.490      ;
; -0.417 ; setContagem ; inDisplayMin1[3]      ; setContagem  ; clock       ; -0.500       ; 1.644      ; 1.020      ;
; -0.374 ; setContagem ; explodiu~reg0         ; setContagem  ; clock       ; 0.000        ; 1.638      ; 1.557      ;
; -0.354 ; setContagem ; inDisplaySeg2[0]      ; setContagem  ; clock       ; -0.500       ; 1.662      ; 1.101      ;
; -0.349 ; setContagem ; inDisplaySeg1[2]      ; setContagem  ; clock       ; -0.500       ; 1.662      ; 1.106      ;
; -0.329 ; setContagem ; inDisplayAux[2]       ; setContagem  ; clock       ; -0.500       ; 1.669      ; 1.133      ;
; -0.326 ; setContagem ; inDisplayCod[0]       ; setContagem  ; clock       ; -0.500       ; 1.669      ; 1.136      ;
; -0.300 ; setContagem ; \process_2:count0[16] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[17] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[18] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[19] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[20] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[21] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[22] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[23] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[24] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[25] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[26] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[27] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[28] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[29] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[30] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.300 ; setContagem ; \process_2:count0[31] ; setContagem  ; clock       ; 0.000        ; 1.669      ; 1.662      ;
; -0.293 ; setContagem ; \process_2:count0[0]  ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[1]  ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[3]  ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[4]  ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[7]  ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[8]  ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[9]  ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[10] ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[11] ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[12] ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[13] ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[14] ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.293 ; setContagem ; \process_2:count0[15] ; setContagem  ; clock       ; 0.000        ; 1.667      ; 1.667      ;
; -0.206 ; setContagem ; inDisplaySeg1[1]      ; setContagem  ; clock       ; -0.500       ; 1.657      ; 1.244      ;
; -0.206 ; setContagem ; inDisplaySeg1[3]      ; setContagem  ; clock       ; -0.500       ; 1.657      ; 1.244      ;
; -0.206 ; setContagem ; inDisplaySeg1[0]      ; setContagem  ; clock       ; -0.500       ; 1.657      ; 1.244      ;
; -0.174 ; setContagem ; setContagem           ; setContagem  ; clock       ; 0.000        ; 1.638      ; 1.757      ;
; -0.166 ; setContagem ; \process_2:count0[2]  ; setContagem  ; clock       ; 0.000        ; 1.668      ; 1.795      ;
; -0.166 ; setContagem ; \process_2:count0[5]  ; setContagem  ; clock       ; 0.000        ; 1.668      ; 1.795      ;
; -0.166 ; setContagem ; \process_2:count0[6]  ; setContagem  ; clock       ; 0.000        ; 1.668      ; 1.795      ;
; -0.159 ; setContagem ; inDisplayMin2[1]      ; setContagem  ; clock       ; -0.500       ; 1.662      ; 1.296      ;
; -0.145 ; setContagem ; inDisplayMin1[1]      ; setContagem  ; clock       ; -0.500       ; 1.644      ; 1.292      ;
; -0.145 ; setContagem ; inDisplayMin1[0]      ; setContagem  ; clock       ; -0.500       ; 1.644      ; 1.292      ;
; -0.126 ; setContagem ; sinalSeg1[0]          ; setContagem  ; clock       ; 0.000        ; 1.638      ; 1.805      ;
+--------+-------------+-----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter4bits:contaMin1|zerou'                                                                                                                                                         ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.254 ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 0.893      ;
; -1.211 ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 0.936      ;
; -1.209 ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 0.938      ;
; -1.137 ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 1.010      ;
; -0.754 ; setContagem                                 ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 0.893      ;
; -0.711 ; setContagem                                 ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 0.936      ;
; -0.709 ; setContagem                                 ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 0.938      ;
; -0.637 ; setContagem                                 ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 1.010      ;
; 0.273  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 0.638      ;
; 0.275  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 0.640      ;
; 0.345  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 0.710      ;
; 0.351  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 0.716      ;
; 0.355  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 0.720      ;
; 0.421  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.215      ; 0.788      ;
; 0.444  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.215      ; 0.811      ;
; 0.448  ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.215      ; 0.815      ;
; 0.472  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 0.837      ;
; 0.475  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[0]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.627      ;
; 0.477  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[0]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.207      ; 0.336      ;
; 0.484  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.212      ; 0.348      ;
; 0.523  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.675      ;
; 0.525  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.677      ;
; 0.589  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.741      ;
; 0.592  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.744      ;
; 0.595  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.747      ;
; 0.646  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[2]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 1.011      ;
; 0.650  ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[3]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 1.015      ;
; 0.655  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.209      ; 0.516      ;
; 0.657  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.207      ; 0.516      ;
; 0.665  ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 1.030      ;
; 0.684  ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[1]~_emulated ; clock                        ; counter4bits:contaMin1|zerou ; 0.000        ; 0.213      ; 1.049      ;
; 0.715  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.212      ; 0.579      ;
; 0.715  ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.098      ; 0.465      ;
; 0.766  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.918      ;
; 0.770  ; counter4bits:contaMin2|count[0]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.922      ;
; 0.782  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.209      ; 0.643      ;
; 0.823  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.975      ;
; 0.831  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.207      ; 0.690      ;
; 0.835  ; counter4bits:contaMin2|count[0]~13          ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.207      ; 0.694      ;
; 0.846  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[2]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 0.998      ;
; 0.850  ; counter4bits:contaMin2|count[1]~_emulated   ; counter4bits:contaMin2|count[3]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.002      ;
; 0.915  ; counter4bits:contaMin2|count[2]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.067      ;
; 0.928  ; counter4bits:contaMin2|count[3]~_emulated   ; counter4bits:contaMin2|count[1]~_emulated ; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 0.000        ; 0.000      ; 1.080      ;
; 1.006  ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[2]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.098      ; 0.756      ;
; 1.010  ; counter4bits:contaMin2|count[1]~1           ; counter4bits:contaMin2|count[3]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.098      ; 0.760      ;
; 1.105  ; counter4bits:contaMin2|count[2]~5           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.212      ; 0.969      ;
; 1.115  ; counter4bits:contaMin2|count[3]~9           ; counter4bits:contaMin2|count[1]~_emulated ; setContagem                  ; counter4bits:contaMin1|zerou ; -0.500       ; 0.209      ; 0.976      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter4bits:contaSeg1|zerou'                                                                                                                                                         ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.249 ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.792      ; 0.836      ;
; -1.244 ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.792      ; 0.841      ;
; -1.154 ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.791      ; 0.930      ;
; -1.152 ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.791      ; 0.932      ;
; -1.143 ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.791      ; 0.941      ;
; -0.749 ; setContagem                                 ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.792      ; 0.836      ;
; -0.744 ; setContagem                                 ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.792      ; 0.841      ;
; -0.654 ; setContagem                                 ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.791      ; 0.930      ;
; -0.652 ; setContagem                                 ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.791      ; 0.932      ;
; -0.643 ; setContagem                                 ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.791      ; 0.941      ;
; 0.312  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.153      ; 0.617      ;
; 0.317  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.153      ; 0.622      ;
; 0.407  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.711      ;
; 0.454  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.221      ;
; 0.481  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.785      ;
; 0.532  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.153      ; 0.837      ;
; 0.535  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.839      ;
; 0.559  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.863      ;
; 0.563  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.116      ; 0.331      ;
; 0.589  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.893      ;
; 0.589  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.741      ;
; 0.598  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|zerou              ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.902      ;
; 0.598  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.750      ;
; 0.612  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.764      ;
; 0.617  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[0]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.769      ;
; 0.622  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.153      ; 0.927      ;
; 0.625  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.001      ; 0.778      ;
; 0.635  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.939      ;
; 0.642  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.001     ; 0.793      ;
; 0.649  ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 0.953      ;
; 0.652  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.804      ;
; 0.654  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.421      ;
; 0.690  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.114      ; 0.456      ;
; 0.699  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 1.003      ;
; 0.703  ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 1.007      ;
; 0.707  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.001     ; 0.858      ;
; 0.721  ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[3]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 1.025      ;
; 0.728  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.880      ;
; 0.729  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[2]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.881      ;
; 0.766  ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[1]~_emulated ; clock                        ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.152      ; 1.070      ;
; 0.766  ; counter3bits:contaSeg2|count[3]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.918      ;
; 0.781  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|zerou              ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.001     ; 0.932      ;
; 0.794  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.116      ; 0.562      ;
; 0.798  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.565      ;
; 0.806  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.001     ; 0.957      ;
; 0.810  ; counter3bits:contaSeg2|count[2]~_emulated   ; counter3bits:contaSeg2|count[1]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.001     ; 0.961      ;
; 0.814  ; counter3bits:contaSeg2|count[1]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; 0.000      ; 0.966      ;
; 0.821  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.588      ;
; 0.824  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.591      ;
; 0.847  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.114      ; 0.613      ;
; 0.893  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.114      ; 0.659      ;
; 0.949  ; counter3bits:contaSeg2|count[0]~_emulated   ; counter3bits:contaSeg2|count[3]~_emulated ; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 0.000        ; -0.001     ; 1.100      ;
; 0.967  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|zerou              ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.114      ; 0.733      ;
; 0.983  ; counter3bits:contaSeg2|count[1]~1           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.750      ;
; 0.988  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.755      ;
; 0.992  ; counter3bits:contaSeg2|count[2]~5           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.115      ; 0.759      ;
; 1.015  ; counter3bits:contaSeg2|count[3]~9           ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.114      ; 0.781      ;
; 1.135  ; counter3bits:contaSeg2|count[0]~13          ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem                  ; counter4bits:contaSeg1|zerou ; -0.500       ; 0.114      ; 0.901      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter3bits:contaSeg2|zerou'                                                                                                                                                         ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.088 ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 0.940      ;
; -1.068 ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 0.960      ;
; -1.010 ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 1.018      ;
; -0.956 ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 1.072      ;
; -0.956 ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 1.072      ;
; -0.588 ; setContagem                                 ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 0.940      ;
; -0.568 ; setContagem                                 ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 0.960      ;
; -0.510 ; setContagem                                 ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 1.018      ;
; -0.456 ; setContagem                                 ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 1.072      ;
; -0.456 ; setContagem                                 ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 1.072      ;
; 0.439  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.682      ;
; 0.442  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.685      ;
; 0.477  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[0]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.087      ; 0.216      ;
; 0.507  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.750      ;
; 0.533  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.776      ;
; 0.585  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.828      ;
; 0.603  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.846      ;
; 0.605  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.092      ; 0.349      ;
; 0.607  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.850      ;
; 0.607  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.850      ;
; 0.617  ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.860      ;
; 0.639  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.882      ;
; 0.639  ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.882      ;
; 0.640  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.135      ; 0.427      ;
; 0.661  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.813      ;
; 0.674  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[0]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.826      ;
; 0.677  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.920      ;
; 0.687  ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 0.930      ;
; 0.739  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.891      ;
; 0.743  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.136      ; 0.531      ;
; 0.758  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.910      ;
; 0.769  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.921      ;
; 0.777  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 1.020      ;
; 0.783  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.935      ;
; 0.788  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[3]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 1.031      ;
; 0.793  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.945      ;
; 0.793  ; counter4bits:contaMin1|count[3]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.945      ;
; 0.825  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.977      ;
; 0.825  ; counter4bits:contaMin1|count[2]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.977      ;
; 0.837  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.136      ; 0.625      ;
; 0.839  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.991      ;
; 0.839  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[1]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 0.991      ;
; 0.844  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|zerou              ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 1.087      ;
; 0.844  ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[1]~_emulated ; clock                        ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.091      ; 1.087      ;
; 0.873  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.092      ; 0.617      ;
; 0.877  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[3]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.029      ;
; 0.907  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.136      ; 0.695      ;
; 0.909  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.061      ;
; 0.919  ; counter4bits:contaMin1|count[0]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.071      ;
; 0.921  ; counter4bits:contaMin1|count[1]~1           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.136      ; 0.709      ;
; 0.929  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.092      ; 0.673      ;
; 0.929  ; counter4bits:contaMin1|count[2]~5           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.092      ; 0.673      ;
; 0.947  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|count[2]~_emulated ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.099      ;
; 0.961  ; counter4bits:contaMin1|count[1]~_emulated   ; counter4bits:contaMin1|zerou              ; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 0.000        ; 0.000      ; 1.113      ;
; 1.021  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.135      ; 0.808      ;
; 1.075  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.135      ; 0.862      ;
; 1.075  ; counter4bits:contaMin1|count[3]~9           ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.135      ; 0.862      ;
; 1.090  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[3]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.087      ; 0.829      ;
; 1.090  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[1]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.087      ; 0.829      ;
; 1.160  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|count[2]~_emulated ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.087      ; 0.899      ;
; 1.170  ; counter4bits:contaMin1|count[0]~13          ; counter4bits:contaMin1|zerou              ; setContagem                  ; counter3bits:contaSeg2|zerou ; -0.500       ; 0.087      ; 0.909      ;
+--------+---------------------------------------------+-------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'setContagem'                                                                                                                                 ;
+-------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.741 ; regis4:guardaMin2|Registrador1bit:regis01|Q ; counter4bits:contaMin2|count[1]~1  ; clock        ; setContagem ; -0.500       ; 0.117      ; 0.358      ;
; 0.784 ; regis4:guardaSeg1|Registrador1bit:regis02|Q ; counter4bits:contaSeg1|count[2]~5  ; clock        ; setContagem ; -0.500       ; 0.080      ; 0.364      ;
; 0.819 ; regis4:guardaSeg2|Registrador1bit:regis00|Q ; counter3bits:contaSeg2|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.038      ; 0.357      ;
; 0.820 ; regis4:guardaSeg2|Registrador1bit:regis03|Q ; counter3bits:contaSeg2|count[3]~9  ; clock        ; setContagem ; -0.500       ; 0.038      ; 0.358      ;
; 0.826 ; regis4:guardaSeg2|Registrador1bit:regis02|Q ; counter3bits:contaSeg2|count[2]~5  ; clock        ; setContagem ; -0.500       ; 0.037      ; 0.363      ;
; 0.827 ; regis4:guardaSeg2|Registrador1bit:regis01|Q ; counter3bits:contaSeg2|count[1]~1  ; clock        ; setContagem ; -0.500       ; 0.037      ; 0.364      ;
; 0.841 ; regis4:guardaSeg1|Registrador1bit:regis00|Q ; counter4bits:contaSeg1|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.007      ; 0.348      ;
; 0.849 ; regis4:guardaSeg1|Registrador1bit:regis03|Q ; counter4bits:contaSeg1|count[3]~9  ; clock        ; setContagem ; -0.500       ; 0.010      ; 0.359      ;
; 0.851 ; regis4:guardaMin1|Registrador1bit:regis00|Q ; counter4bits:contaMin1|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.004      ; 0.355      ;
; 0.853 ; regis4:guardaMin1|Registrador1bit:regis02|Q ; counter4bits:contaMin1|count[2]~5  ; clock        ; setContagem ; -0.500       ; -0.001     ; 0.352      ;
; 0.859 ; regis4:guardaMin2|Registrador1bit:regis03|Q ; counter4bits:contaMin2|count[3]~9  ; clock        ; setContagem ; -0.500       ; 0.004      ; 0.363      ;
; 0.861 ; regis4:guardaMin2|Registrador1bit:regis00|Q ; counter4bits:contaMin2|count[0]~13 ; clock        ; setContagem ; -0.500       ; 0.006      ; 0.367      ;
; 0.869 ; regis4:guardaMin1|Registrador1bit:regis03|Q ; counter4bits:contaMin1|count[3]~9  ; clock        ; setContagem ; -0.500       ; -0.044     ; 0.325      ;
; 0.869 ; regis4:guardaMin2|Registrador1bit:regis02|Q ; counter4bits:contaMin2|count[2]~5  ; clock        ; setContagem ; -0.500       ; 0.001      ; 0.370      ;
; 0.880 ; regis4:guardaSeg1|Registrador1bit:regis01|Q ; counter4bits:contaSeg1|count[1]~1  ; clock        ; setContagem ; -0.500       ; -0.055     ; 0.325      ;
; 0.948 ; regis4:guardaMin1|Registrador1bit:regis01|Q ; counter4bits:contaMin1|count[1]~1  ; clock        ; setContagem ; -0.500       ; -0.045     ; 0.403      ;
+-------+---------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter3bits:contaSeg2|zerou'                                                                                                    ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.288 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 2.120      ;
; 0.288 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 2.120      ;
; 0.291 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 2.117      ;
; 0.291 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 2.117      ;
; 0.291 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.500        ; 1.735      ; 2.117      ;
; 0.788 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 2.120      ;
; 0.788 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 2.120      ;
; 0.791 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 2.117      ;
; 0.791 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 2.117      ;
; 0.791 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; 1.000        ; 1.735      ; 2.117      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter4bits:contaSeg1|zerou'                                                                                                    ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.319 ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.792      ; 2.146      ;
; 0.319 ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.792      ; 2.146      ;
; 0.511 ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.791      ; 1.953      ;
; 0.511 ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.791      ; 1.953      ;
; 0.511 ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.500        ; 1.791      ; 1.953      ;
; 0.819 ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.792      ; 2.146      ;
; 0.819 ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.792      ; 2.146      ;
; 1.011 ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.791      ; 1.953      ;
; 1.011 ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.791      ; 1.953      ;
; 1.011 ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; 1.000        ; 1.791      ; 1.953      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter4bits:contaMin1|zerou'                                                                                                    ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.412 ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 2.115      ;
; 0.412 ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 2.115      ;
; 0.412 ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 2.115      ;
; 0.412 ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.500        ; 1.854      ; 2.115      ;
; 0.912 ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 2.115      ;
; 0.912 ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 2.115      ;
; 0.912 ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 2.115      ;
; 0.912 ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 1.000        ; 1.854      ; 2.115      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'setCont'                                                                                                        ;
+-------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.746 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 2.141      ;
; 1.746 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 2.141      ;
; 1.746 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 2.141      ;
; 1.746 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 2.141      ;
; 1.746 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.500        ; 3.214      ; 2.141      ;
; 2.246 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 2.141      ;
; 2.246 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 2.141      ;
; 2.246 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 2.141      ;
; 2.246 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 2.141      ;
; 2.246 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 1.000        ; 3.214      ; 2.141      ;
+-------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'setCont'                                                                                                          ;
+--------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.366 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 2.141      ;
; -1.366 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 2.141      ;
; -1.366 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 2.141      ;
; -1.366 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 2.141      ;
; -1.366 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; 0.000        ; 3.214      ; 2.141      ;
; -0.866 ; setContagem ; counter4bits:contaSeg1|count[0]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 2.141      ;
; -0.866 ; setContagem ; counter4bits:contaSeg1|count[1]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 2.141      ;
; -0.866 ; setContagem ; counter4bits:contaSeg1|count[2]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 2.141      ;
; -0.866 ; setContagem ; counter4bits:contaSeg1|count[3]~_emulated ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 2.141      ;
; -0.866 ; setContagem ; counter4bits:contaSeg1|zerou              ; setContagem  ; setCont     ; -0.500       ; 3.214      ; 2.141      ;
+--------+-------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter4bits:contaSeg1|zerou'                                                                                                      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -0.131 ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.791      ; 1.953      ;
; -0.131 ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.791      ; 1.953      ;
; -0.131 ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.791      ; 1.953      ;
; 0.061  ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.792      ; 2.146      ;
; 0.061  ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; 0.000        ; 1.792      ; 2.146      ;
; 0.369  ; setContagem ; counter3bits:contaSeg2|count[1]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.791      ; 1.953      ;
; 0.369  ; setContagem ; counter3bits:contaSeg2|count[3]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.791      ; 1.953      ;
; 0.369  ; setContagem ; counter3bits:contaSeg2|zerou              ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.791      ; 1.953      ;
; 0.561  ; setContagem ; counter3bits:contaSeg2|count[0]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.792      ; 2.146      ;
; 0.561  ; setContagem ; counter3bits:contaSeg2|count[2]~_emulated ; setContagem  ; counter4bits:contaSeg1|zerou ; -0.500       ; 1.792      ; 2.146      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter4bits:contaMin1|zerou'                                                                                                      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -0.032 ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 2.115      ;
; -0.032 ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 2.115      ;
; -0.032 ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 2.115      ;
; -0.032 ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; 0.000        ; 1.854      ; 2.115      ;
; 0.468  ; setContagem ; counter4bits:contaMin2|count[0]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 2.115      ;
; 0.468  ; setContagem ; counter4bits:contaMin2|count[1]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 2.115      ;
; 0.468  ; setContagem ; counter4bits:contaMin2|count[3]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 2.115      ;
; 0.468  ; setContagem ; counter4bits:contaMin2|count[2]~_emulated ; setContagem  ; counter4bits:contaMin1|zerou ; -0.500       ; 1.854      ; 2.115      ;
+--------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter3bits:contaSeg2|zerou'                                                                                                     ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                   ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.089 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 2.117      ;
; 0.089 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 2.117      ;
; 0.089 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 2.117      ;
; 0.092 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 2.120      ;
; 0.092 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; 0.000        ; 1.735      ; 2.120      ;
; 0.589 ; setContagem ; counter4bits:contaMin1|count[1]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 2.117      ;
; 0.589 ; setContagem ; counter4bits:contaMin1|count[2]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 2.117      ;
; 0.589 ; setContagem ; counter4bits:contaMin1|zerou              ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 2.117      ;
; 0.592 ; setContagem ; counter4bits:contaMin1|count[0]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 2.120      ;
; 0.592 ; setContagem ; counter4bits:contaMin1|count[3]~_emulated ; setContagem  ; counter3bits:contaSeg2|zerou ; -0.500       ; 1.735      ; 2.120      ;
+-------+-------------+-------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count0[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count0[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count10[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count10[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count11[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count11[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count1[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count1[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Divider:DiviMaster|count3[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Divider:DiviMaster|count3[9]  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'setCont'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; setCont ; Rise       ; setCont                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; setCont ; Rise       ; counter4bits:contaSeg1|zerou              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; setCont ; Rise       ; counter4bits:contaSeg1|zerou              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb|datad                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb|datad                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; comb~clkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; comb~clkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; contaSeg1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; contaSeg1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; setCont ; Rise       ; setCont|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; setCont ; Rise       ; setCont|combout                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter3bits:contaSeg2|zerou'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|zerou              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; counter4bits:contaMin1|zerou              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaMin1|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter3bits:contaSeg2|zerou ; Rise       ; contaSeg2|zerou~clkctrl|outclk            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter4bits:contaSeg1|zerou'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|zerou              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; counter3bits:contaSeg2|zerou              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|zerou|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaSeg1|zerou ; Rise       ; contaSeg2|zerou|clk                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter4bits:contaMin1|zerou'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[0]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[1]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[2]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[3]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; counter4bits:contaMin2|count[3]~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin1|zerou~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[0]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[1]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[2]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[3]~_emulated|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4bits:contaMin1|zerou ; Rise       ; contaMin2|count[3]~_emulated|clk          ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'setContagem'                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin1|count[3]~9|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin1|count[3]~9|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[1]~1|dataa         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[1]~1|dataa         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaMin2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaMin2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[1]~1|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[2]~5|datab         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[2]~5|datab         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg1|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg1|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[0]~13|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[1]~1|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[1]~1|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[2]~5|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; contaSeg2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; contaSeg2|count[3]~9|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter3bits:contaSeg2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter3bits:contaSeg2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaMin2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaMin2|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[0]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[1]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[2]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Fall       ; counter4bits:contaSeg1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Fall       ; counter4bits:contaSeg1|count[3]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; setContagem|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; setContagem|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; setContagem~clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; setContagem~clkctrl|inclk[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; setContagem ; Rise       ; setContagem~clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; setContagem ; Rise       ; setContagem~clkctrl|outclk         ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; codEntrada[*]  ; clock      ; -0.027 ; -0.027 ; Rise       ; clock           ;
;  codEntrada[0] ; clock      ; -0.183 ; -0.183 ; Rise       ; clock           ;
;  codEntrada[1] ; clock      ; -0.030 ; -0.030 ; Rise       ; clock           ;
;  codEntrada[2] ; clock      ; -0.260 ; -0.260 ; Rise       ; clock           ;
;  codEntrada[3] ; clock      ; -0.027 ; -0.027 ; Rise       ; clock           ;
; fios[*]        ; clock      ; 3.873  ; 3.873  ; Rise       ; clock           ;
;  fios[0]       ; clock      ; 3.180  ; 3.180  ; Rise       ; clock           ;
;  fios[1]       ; clock      ; 3.249  ; 3.249  ; Rise       ; clock           ;
;  fios[2]       ; clock      ; 3.205  ; 3.205  ; Rise       ; clock           ;
;  fios[4]       ; clock      ; 3.873  ; 3.873  ; Rise       ; clock           ;
; selCont[*]     ; clock      ; 0.904  ; 0.904  ; Rise       ; clock           ;
;  selCont[0]    ; clock      ; 0.904  ; 0.904  ; Rise       ; clock           ;
;  selCont[1]    ; clock      ; 0.811  ; 0.811  ; Rise       ; clock           ;
; selOp[*]       ; clock      ; 1.538  ; 1.538  ; Rise       ; clock           ;
;  selOp[0]      ; clock      ; 1.538  ; 1.538  ; Rise       ; clock           ;
;  selOp[1]      ; clock      ; 1.481  ; 1.481  ; Rise       ; clock           ;
; setDesarme     ; clock      ; 0.953  ; 0.953  ; Rise       ; clock           ;
; setInDesarme   ; clock      ; 1.356  ; 1.356  ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; codEntrada[*]  ; clock      ; 0.495  ; 0.495  ; Rise       ; clock           ;
;  codEntrada[0] ; clock      ; 0.400  ; 0.400  ; Rise       ; clock           ;
;  codEntrada[1] ; clock      ; 0.342  ; 0.342  ; Rise       ; clock           ;
;  codEntrada[2] ; clock      ; 0.495  ; 0.495  ; Rise       ; clock           ;
;  codEntrada[3] ; clock      ; 0.252  ; 0.252  ; Rise       ; clock           ;
; fios[*]        ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
;  fios[0]       ; clock      ; -3.060 ; -3.060 ; Rise       ; clock           ;
;  fios[1]       ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
;  fios[2]       ; clock      ; -2.498 ; -2.498 ; Rise       ; clock           ;
;  fios[4]       ; clock      ; -2.811 ; -2.811 ; Rise       ; clock           ;
; selCont[*]     ; clock      ; -0.396 ; -0.396 ; Rise       ; clock           ;
;  selCont[0]    ; clock      ; -0.489 ; -0.489 ; Rise       ; clock           ;
;  selCont[1]    ; clock      ; -0.396 ; -0.396 ; Rise       ; clock           ;
; selOp[*]       ; clock      ; 0.255  ; 0.255  ; Rise       ; clock           ;
;  selOp[0]      ; clock      ; 0.216  ; 0.216  ; Rise       ; clock           ;
;  selOp[1]      ; clock      ; 0.255  ; 0.255  ; Rise       ; clock           ;
; setDesarme     ; clock      ; 0.343  ; 0.343  ; Rise       ; clock           ;
; setInDesarme   ; clock      ; -0.005 ; -0.005 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; desarmar        ; clock      ; 4.694 ; 4.694 ; Rise       ; clock           ;
; displayAux[*]   ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  displayAux[0]  ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  displayAux[1]  ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  displayAux[2]  ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  displayAux[3]  ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
;  displayAux[5]  ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  displayAux[6]  ; clock      ; 4.632 ; 4.632 ; Rise       ; clock           ;
; displayCod[*]   ; clock      ; 4.908 ; 4.908 ; Rise       ; clock           ;
;  displayCod[0]  ; clock      ; 4.698 ; 4.698 ; Rise       ; clock           ;
;  displayCod[1]  ; clock      ; 4.659 ; 4.659 ; Rise       ; clock           ;
;  displayCod[2]  ; clock      ; 4.908 ; 4.908 ; Rise       ; clock           ;
;  displayCod[3]  ; clock      ; 4.657 ; 4.657 ; Rise       ; clock           ;
;  displayCod[4]  ; clock      ; 4.623 ; 4.623 ; Rise       ; clock           ;
;  displayCod[5]  ; clock      ; 4.890 ; 4.890 ; Rise       ; clock           ;
;  displayCod[6]  ; clock      ; 4.752 ; 4.752 ; Rise       ; clock           ;
; displayMin1[*]  ; clock      ; 5.519 ; 5.519 ; Rise       ; clock           ;
;  displayMin1[0] ; clock      ; 4.961 ; 4.961 ; Rise       ; clock           ;
;  displayMin1[1] ; clock      ; 5.178 ; 5.178 ; Rise       ; clock           ;
;  displayMin1[2] ; clock      ; 4.945 ; 4.945 ; Rise       ; clock           ;
;  displayMin1[3] ; clock      ; 5.119 ; 5.119 ; Rise       ; clock           ;
;  displayMin1[4] ; clock      ; 5.519 ; 5.519 ; Rise       ; clock           ;
;  displayMin1[5] ; clock      ; 5.050 ; 5.050 ; Rise       ; clock           ;
;  displayMin1[6] ; clock      ; 5.008 ; 5.008 ; Rise       ; clock           ;
; displayMin2[*]  ; clock      ; 5.360 ; 5.360 ; Rise       ; clock           ;
;  displayMin2[0] ; clock      ; 5.360 ; 5.360 ; Rise       ; clock           ;
;  displayMin2[1] ; clock      ; 5.343 ; 5.343 ; Rise       ; clock           ;
;  displayMin2[2] ; clock      ; 5.273 ; 5.273 ; Rise       ; clock           ;
;  displayMin2[3] ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  displayMin2[4] ; clock      ; 5.272 ; 5.272 ; Rise       ; clock           ;
;  displayMin2[5] ; clock      ; 5.251 ; 5.251 ; Rise       ; clock           ;
;  displayMin2[6] ; clock      ; 5.354 ; 5.354 ; Rise       ; clock           ;
; displaySeg1[*]  ; clock      ; 4.776 ; 4.776 ; Rise       ; clock           ;
;  displaySeg1[0] ; clock      ; 4.623 ; 4.623 ; Rise       ; clock           ;
;  displaySeg1[1] ; clock      ; 4.550 ; 4.550 ; Rise       ; clock           ;
;  displaySeg1[2] ; clock      ; 4.648 ; 4.648 ; Rise       ; clock           ;
;  displaySeg1[3] ; clock      ; 4.639 ; 4.639 ; Rise       ; clock           ;
;  displaySeg1[4] ; clock      ; 4.730 ; 4.730 ; Rise       ; clock           ;
;  displaySeg1[5] ; clock      ; 4.654 ; 4.654 ; Rise       ; clock           ;
;  displaySeg1[6] ; clock      ; 4.776 ; 4.776 ; Rise       ; clock           ;
; displaySeg2[*]  ; clock      ; 5.409 ; 5.409 ; Rise       ; clock           ;
;  displaySeg2[0] ; clock      ; 4.725 ; 4.725 ; Rise       ; clock           ;
;  displaySeg2[1] ; clock      ; 4.724 ; 4.724 ; Rise       ; clock           ;
;  displaySeg2[2] ; clock      ; 5.409 ; 5.409 ; Rise       ; clock           ;
;  displaySeg2[3] ; clock      ; 5.025 ; 5.025 ; Rise       ; clock           ;
;  displaySeg2[4] ; clock      ; 4.854 ; 4.854 ; Rise       ; clock           ;
;  displaySeg2[5] ; clock      ; 4.927 ; 4.927 ; Rise       ; clock           ;
;  displaySeg2[6] ; clock      ; 5.350 ; 5.350 ; Rise       ; clock           ;
; explodiu        ; clock      ; 4.769 ; 4.769 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; desarmar        ; clock      ; 4.694 ; 4.694 ; Rise       ; clock           ;
; displayAux[*]   ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
;  displayAux[0]  ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  displayAux[1]  ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  displayAux[2]  ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  displayAux[3]  ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
;  displayAux[5]  ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  displayAux[6]  ; clock      ; 4.632 ; 4.632 ; Rise       ; clock           ;
; displayCod[*]   ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  displayCod[0]  ; clock      ; 4.307 ; 4.307 ; Rise       ; clock           ;
;  displayCod[1]  ; clock      ; 4.277 ; 4.277 ; Rise       ; clock           ;
;  displayCod[2]  ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  displayCod[3]  ; clock      ; 4.271 ; 4.271 ; Rise       ; clock           ;
;  displayCod[4]  ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  displayCod[5]  ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
;  displayCod[6]  ; clock      ; 4.378 ; 4.378 ; Rise       ; clock           ;
; displayMin1[*]  ; clock      ; 4.740 ; 4.740 ; Rise       ; clock           ;
;  displayMin1[0] ; clock      ; 4.754 ; 4.754 ; Rise       ; clock           ;
;  displayMin1[1] ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
;  displayMin1[2] ; clock      ; 4.740 ; 4.740 ; Rise       ; clock           ;
;  displayMin1[3] ; clock      ; 4.899 ; 4.899 ; Rise       ; clock           ;
;  displayMin1[4] ; clock      ; 5.300 ; 5.300 ; Rise       ; clock           ;
;  displayMin1[5] ; clock      ; 4.831 ; 4.831 ; Rise       ; clock           ;
;  displayMin1[6] ; clock      ; 4.799 ; 4.799 ; Rise       ; clock           ;
; displayMin2[*]  ; clock      ; 4.474 ; 4.474 ; Rise       ; clock           ;
;  displayMin2[0] ; clock      ; 4.580 ; 4.580 ; Rise       ; clock           ;
;  displayMin2[1] ; clock      ; 4.567 ; 4.567 ; Rise       ; clock           ;
;  displayMin2[2] ; clock      ; 4.496 ; 4.496 ; Rise       ; clock           ;
;  displayMin2[3] ; clock      ; 4.474 ; 4.474 ; Rise       ; clock           ;
;  displayMin2[4] ; clock      ; 4.498 ; 4.498 ; Rise       ; clock           ;
;  displayMin2[5] ; clock      ; 4.477 ; 4.477 ; Rise       ; clock           ;
;  displayMin2[6] ; clock      ; 4.580 ; 4.580 ; Rise       ; clock           ;
; displaySeg1[*]  ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  displaySeg1[0] ; clock      ; 4.369 ; 4.369 ; Rise       ; clock           ;
;  displaySeg1[1] ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  displaySeg1[2] ; clock      ; 4.398 ; 4.398 ; Rise       ; clock           ;
;  displaySeg1[3] ; clock      ; 4.389 ; 4.389 ; Rise       ; clock           ;
;  displaySeg1[4] ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  displaySeg1[5] ; clock      ; 4.404 ; 4.404 ; Rise       ; clock           ;
;  displaySeg1[6] ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
; displaySeg2[*]  ; clock      ; 4.595 ; 4.595 ; Rise       ; clock           ;
;  displaySeg2[0] ; clock      ; 4.604 ; 4.604 ; Rise       ; clock           ;
;  displaySeg2[1] ; clock      ; 4.595 ; 4.595 ; Rise       ; clock           ;
;  displaySeg2[2] ; clock      ; 5.278 ; 5.278 ; Rise       ; clock           ;
;  displaySeg2[3] ; clock      ; 4.898 ; 4.898 ; Rise       ; clock           ;
;  displaySeg2[4] ; clock      ; 4.726 ; 4.726 ; Rise       ; clock           ;
;  displaySeg2[5] ; clock      ; 4.806 ; 4.806 ; Rise       ; clock           ;
;  displaySeg2[6] ; clock      ; 5.224 ; 5.224 ; Rise       ; clock           ;
; explodiu        ; clock      ; 4.769 ; 4.769 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+-------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                         ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack              ; -7.074    ; -4.403  ; 0.039    ; -2.687  ; -1.380              ;
;  clock                        ; -7.074    ; -1.958  ; N/A      ; N/A     ; -1.380              ;
;  counter3bits:contaSeg2|zerou ; -1.579    ; -1.363  ; 0.039    ; 0.089   ; -0.500              ;
;  counter4bits:contaMin1|zerou ; -1.428    ; -1.749  ; 0.331    ; -0.061  ; -0.500              ;
;  counter4bits:contaSeg1|zerou ; -1.419    ; -1.769  ; 0.151    ; -0.275  ; -0.500              ;
;  setCont                      ; -1.183    ; -4.403  ; 1.746    ; -2.687  ; -1.380              ;
;  setContagem                  ; -1.153    ; 0.741   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS               ; -1723.724 ; -70.05  ; 0.0      ; -14.504 ; -414.76             ;
;  clock                        ; -1687.669 ; -41.497 ; N/A      ; N/A     ; -394.380            ;
;  counter3bits:contaSeg2|zerou ; -7.182    ; -6.061  ; 0.000    ; 0.000   ; -5.000              ;
;  counter4bits:contaMin1|zerou ; -4.090    ; -6.527  ; 0.000    ; -0.244  ; -4.000              ;
;  counter4bits:contaSeg1|zerou ; -5.514    ; -8.183  ; 0.000    ; -0.825  ; -5.000              ;
;  setCont                      ; -3.771    ; -21.357 ; 0.000    ; -13.435 ; -6.380              ;
;  setContagem                  ; -15.498   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; codEntrada[*]  ; clock      ; 0.358 ; 0.358 ; Rise       ; clock           ;
;  codEntrada[0] ; clock      ; 0.117 ; 0.117 ; Rise       ; clock           ;
;  codEntrada[1] ; clock      ; 0.358 ; 0.358 ; Rise       ; clock           ;
;  codEntrada[2] ; clock      ; 0.016 ; 0.016 ; Rise       ; clock           ;
;  codEntrada[3] ; clock      ; 0.334 ; 0.334 ; Rise       ; clock           ;
; fios[*]        ; clock      ; 7.585 ; 7.585 ; Rise       ; clock           ;
;  fios[0]       ; clock      ; 5.723 ; 5.723 ; Rise       ; clock           ;
;  fios[1]       ; clock      ; 6.106 ; 6.106 ; Rise       ; clock           ;
;  fios[2]       ; clock      ; 5.683 ; 5.683 ; Rise       ; clock           ;
;  fios[4]       ; clock      ; 7.585 ; 7.585 ; Rise       ; clock           ;
; selCont[*]     ; clock      ; 2.425 ; 2.425 ; Rise       ; clock           ;
;  selCont[0]    ; clock      ; 2.425 ; 2.425 ; Rise       ; clock           ;
;  selCont[1]    ; clock      ; 2.296 ; 2.296 ; Rise       ; clock           ;
; selOp[*]       ; clock      ; 3.839 ; 3.839 ; Rise       ; clock           ;
;  selOp[0]      ; clock      ; 3.839 ; 3.839 ; Rise       ; clock           ;
;  selOp[1]      ; clock      ; 3.751 ; 3.751 ; Rise       ; clock           ;
; setDesarme     ; clock      ; 2.512 ; 2.512 ; Rise       ; clock           ;
; setInDesarme   ; clock      ; 3.530 ; 3.530 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; codEntrada[*]  ; clock      ; 0.495  ; 0.495  ; Rise       ; clock           ;
;  codEntrada[0] ; clock      ; 0.400  ; 0.400  ; Rise       ; clock           ;
;  codEntrada[1] ; clock      ; 0.342  ; 0.342  ; Rise       ; clock           ;
;  codEntrada[2] ; clock      ; 0.495  ; 0.495  ; Rise       ; clock           ;
;  codEntrada[3] ; clock      ; 0.252  ; 0.252  ; Rise       ; clock           ;
; fios[*]        ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
;  fios[0]       ; clock      ; -3.060 ; -3.060 ; Rise       ; clock           ;
;  fios[1]       ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
;  fios[2]       ; clock      ; -2.498 ; -2.498 ; Rise       ; clock           ;
;  fios[4]       ; clock      ; -2.811 ; -2.811 ; Rise       ; clock           ;
; selCont[*]     ; clock      ; -0.396 ; -0.396 ; Rise       ; clock           ;
;  selCont[0]    ; clock      ; -0.489 ; -0.489 ; Rise       ; clock           ;
;  selCont[1]    ; clock      ; -0.396 ; -0.396 ; Rise       ; clock           ;
; selOp[*]       ; clock      ; 0.359  ; 0.359  ; Rise       ; clock           ;
;  selOp[0]      ; clock      ; 0.246  ; 0.246  ; Rise       ; clock           ;
;  selOp[1]      ; clock      ; 0.359  ; 0.359  ; Rise       ; clock           ;
; setDesarme     ; clock      ; 0.343  ; 0.343  ; Rise       ; clock           ;
; setInDesarme   ; clock      ; -0.005 ; -0.005 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; desarmar        ; clock      ; 8.668  ; 8.668  ; Rise       ; clock           ;
; displayAux[*]   ; clock      ; 8.592  ; 8.592  ; Rise       ; clock           ;
;  displayAux[0]  ; clock      ; 8.568  ; 8.568  ; Rise       ; clock           ;
;  displayAux[1]  ; clock      ; 8.583  ; 8.583  ; Rise       ; clock           ;
;  displayAux[2]  ; clock      ; 8.583  ; 8.583  ; Rise       ; clock           ;
;  displayAux[3]  ; clock      ; 8.563  ; 8.563  ; Rise       ; clock           ;
;  displayAux[5]  ; clock      ; 8.592  ; 8.592  ; Rise       ; clock           ;
;  displayAux[6]  ; clock      ; 8.582  ; 8.582  ; Rise       ; clock           ;
; displayCod[*]   ; clock      ; 9.268  ; 9.268  ; Rise       ; clock           ;
;  displayCod[0]  ; clock      ; 8.720  ; 8.720  ; Rise       ; clock           ;
;  displayCod[1]  ; clock      ; 8.613  ; 8.613  ; Rise       ; clock           ;
;  displayCod[2]  ; clock      ; 9.268  ; 9.268  ; Rise       ; clock           ;
;  displayCod[3]  ; clock      ; 8.600  ; 8.600  ; Rise       ; clock           ;
;  displayCod[4]  ; clock      ; 8.556  ; 8.556  ; Rise       ; clock           ;
;  displayCod[5]  ; clock      ; 9.191  ; 9.191  ; Rise       ; clock           ;
;  displayCod[6]  ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
; displayMin1[*]  ; clock      ; 10.348 ; 10.348 ; Rise       ; clock           ;
;  displayMin1[0] ; clock      ; 9.145  ; 9.145  ; Rise       ; clock           ;
;  displayMin1[1] ; clock      ; 9.748  ; 9.748  ; Rise       ; clock           ;
;  displayMin1[2] ; clock      ; 9.229  ; 9.229  ; Rise       ; clock           ;
;  displayMin1[3] ; clock      ; 9.564  ; 9.564  ; Rise       ; clock           ;
;  displayMin1[4] ; clock      ; 10.348 ; 10.348 ; Rise       ; clock           ;
;  displayMin1[5] ; clock      ; 9.488  ; 9.488  ; Rise       ; clock           ;
;  displayMin1[6] ; clock      ; 9.323  ; 9.323  ; Rise       ; clock           ;
; displayMin2[*]  ; clock      ; 10.058 ; 10.058 ; Rise       ; clock           ;
;  displayMin2[0] ; clock      ; 10.051 ; 10.051 ; Rise       ; clock           ;
;  displayMin2[1] ; clock      ; 10.046 ; 10.046 ; Rise       ; clock           ;
;  displayMin2[2] ; clock      ; 9.840  ; 9.840  ; Rise       ; clock           ;
;  displayMin2[3] ; clock      ; 9.797  ; 9.797  ; Rise       ; clock           ;
;  displayMin2[4] ; clock      ; 9.813  ; 9.813  ; Rise       ; clock           ;
;  displayMin2[5] ; clock      ; 9.801  ; 9.801  ; Rise       ; clock           ;
;  displayMin2[6] ; clock      ; 10.058 ; 10.058 ; Rise       ; clock           ;
; displaySeg1[*]  ; clock      ; 8.809  ; 8.809  ; Rise       ; clock           ;
;  displaySeg1[0] ; clock      ; 8.501  ; 8.501  ; Rise       ; clock           ;
;  displaySeg1[1] ; clock      ; 8.325  ; 8.325  ; Rise       ; clock           ;
;  displaySeg1[2] ; clock      ; 8.538  ; 8.538  ; Rise       ; clock           ;
;  displaySeg1[3] ; clock      ; 8.526  ; 8.526  ; Rise       ; clock           ;
;  displaySeg1[4] ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  displaySeg1[5] ; clock      ; 8.570  ; 8.570  ; Rise       ; clock           ;
;  displaySeg1[6] ; clock      ; 8.809  ; 8.809  ; Rise       ; clock           ;
; displaySeg2[*]  ; clock      ; 10.214 ; 10.214 ; Rise       ; clock           ;
;  displaySeg2[0] ; clock      ; 8.767  ; 8.767  ; Rise       ; clock           ;
;  displaySeg2[1] ; clock      ; 8.809  ; 8.809  ; Rise       ; clock           ;
;  displaySeg2[2] ; clock      ; 10.214 ; 10.214 ; Rise       ; clock           ;
;  displaySeg2[3] ; clock      ; 9.470  ; 9.470  ; Rise       ; clock           ;
;  displaySeg2[4] ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  displaySeg2[5] ; clock      ; 9.108  ; 9.108  ; Rise       ; clock           ;
;  displaySeg2[6] ; clock      ; 10.126 ; 10.126 ; Rise       ; clock           ;
; explodiu        ; clock      ; 8.729  ; 8.729  ; Rise       ; clock           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; desarmar        ; clock      ; 4.694 ; 4.694 ; Rise       ; clock           ;
; displayAux[*]   ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
;  displayAux[0]  ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  displayAux[1]  ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  displayAux[2]  ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  displayAux[3]  ; clock      ; 4.614 ; 4.614 ; Rise       ; clock           ;
;  displayAux[5]  ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  displayAux[6]  ; clock      ; 4.632 ; 4.632 ; Rise       ; clock           ;
; displayCod[*]   ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  displayCod[0]  ; clock      ; 4.307 ; 4.307 ; Rise       ; clock           ;
;  displayCod[1]  ; clock      ; 4.277 ; 4.277 ; Rise       ; clock           ;
;  displayCod[2]  ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  displayCod[3]  ; clock      ; 4.271 ; 4.271 ; Rise       ; clock           ;
;  displayCod[4]  ; clock      ; 4.238 ; 4.238 ; Rise       ; clock           ;
;  displayCod[5]  ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
;  displayCod[6]  ; clock      ; 4.378 ; 4.378 ; Rise       ; clock           ;
; displayMin1[*]  ; clock      ; 4.740 ; 4.740 ; Rise       ; clock           ;
;  displayMin1[0] ; clock      ; 4.754 ; 4.754 ; Rise       ; clock           ;
;  displayMin1[1] ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
;  displayMin1[2] ; clock      ; 4.740 ; 4.740 ; Rise       ; clock           ;
;  displayMin1[3] ; clock      ; 4.899 ; 4.899 ; Rise       ; clock           ;
;  displayMin1[4] ; clock      ; 5.300 ; 5.300 ; Rise       ; clock           ;
;  displayMin1[5] ; clock      ; 4.831 ; 4.831 ; Rise       ; clock           ;
;  displayMin1[6] ; clock      ; 4.799 ; 4.799 ; Rise       ; clock           ;
; displayMin2[*]  ; clock      ; 4.474 ; 4.474 ; Rise       ; clock           ;
;  displayMin2[0] ; clock      ; 4.580 ; 4.580 ; Rise       ; clock           ;
;  displayMin2[1] ; clock      ; 4.567 ; 4.567 ; Rise       ; clock           ;
;  displayMin2[2] ; clock      ; 4.496 ; 4.496 ; Rise       ; clock           ;
;  displayMin2[3] ; clock      ; 4.474 ; 4.474 ; Rise       ; clock           ;
;  displayMin2[4] ; clock      ; 4.498 ; 4.498 ; Rise       ; clock           ;
;  displayMin2[5] ; clock      ; 4.477 ; 4.477 ; Rise       ; clock           ;
;  displayMin2[6] ; clock      ; 4.580 ; 4.580 ; Rise       ; clock           ;
; displaySeg1[*]  ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  displaySeg1[0] ; clock      ; 4.369 ; 4.369 ; Rise       ; clock           ;
;  displaySeg1[1] ; clock      ; 4.300 ; 4.300 ; Rise       ; clock           ;
;  displaySeg1[2] ; clock      ; 4.398 ; 4.398 ; Rise       ; clock           ;
;  displaySeg1[3] ; clock      ; 4.389 ; 4.389 ; Rise       ; clock           ;
;  displaySeg1[4] ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  displaySeg1[5] ; clock      ; 4.404 ; 4.404 ; Rise       ; clock           ;
;  displaySeg1[6] ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
; displaySeg2[*]  ; clock      ; 4.595 ; 4.595 ; Rise       ; clock           ;
;  displaySeg2[0] ; clock      ; 4.604 ; 4.604 ; Rise       ; clock           ;
;  displaySeg2[1] ; clock      ; 4.595 ; 4.595 ; Rise       ; clock           ;
;  displaySeg2[2] ; clock      ; 5.278 ; 5.278 ; Rise       ; clock           ;
;  displaySeg2[3] ; clock      ; 4.898 ; 4.898 ; Rise       ; clock           ;
;  displaySeg2[4] ; clock      ; 4.726 ; 4.726 ; Rise       ; clock           ;
;  displaySeg2[5] ; clock      ; 4.806 ; 4.806 ; Rise       ; clock           ;
;  displaySeg2[6] ; clock      ; 5.224 ; 5.224 ; Rise       ; clock           ;
; explodiu        ; clock      ; 4.769 ; 4.769 ; Rise       ; clock           ;
+-----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock                        ; clock                        ; 175677   ; 0        ; 0        ; 0        ;
; counter3bits:contaSeg2|zerou ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; counter4bits:contaMin1|zerou ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; counter4bits:contaSeg1|zerou ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; setCont                      ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; setContagem                  ; clock                        ; 594      ; 898      ; 0        ; 0        ;
; clock                        ; counter3bits:contaSeg2|zerou ; 19       ; 0        ; 0        ; 0        ;
; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 19       ; 0        ; 0        ; 0        ;
; setContagem                  ; counter3bits:contaSeg2|zerou ; 19       ; 42       ; 0        ; 0        ;
; clock                        ; counter4bits:contaMin1|zerou ; 15       ; 0        ; 0        ; 0        ;
; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 15       ; 0        ; 0        ; 0        ;
; setContagem                  ; counter4bits:contaMin1|zerou ; 15       ; 34       ; 0        ; 0        ;
; clock                        ; counter4bits:contaSeg1|zerou ; 18       ; 0        ; 0        ; 0        ;
; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 18       ; 0        ; 0        ; 0        ;
; setContagem                  ; counter4bits:contaSeg1|zerou ; 18       ; 40       ; 0        ; 0        ;
; clock                        ; setCont                      ; 19       ; 0        ; 0        ; 0        ;
; setCont                      ; setCont                      ; 19       ; 0        ; 0        ; 0        ;
; setContagem                  ; setCont                      ; 19       ; 42       ; 0        ; 0        ;
; clock                        ; setContagem                  ; 0        ; 0        ; 16       ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock                        ; clock                        ; 175677   ; 0        ; 0        ; 0        ;
; counter3bits:contaSeg2|zerou ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; counter4bits:contaMin1|zerou ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; counter4bits:contaSeg1|zerou ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; setCont                      ; clock                        ; 76       ; 0        ; 0        ; 0        ;
; setContagem                  ; clock                        ; 594      ; 898      ; 0        ; 0        ;
; clock                        ; counter3bits:contaSeg2|zerou ; 19       ; 0        ; 0        ; 0        ;
; counter3bits:contaSeg2|zerou ; counter3bits:contaSeg2|zerou ; 19       ; 0        ; 0        ; 0        ;
; setContagem                  ; counter3bits:contaSeg2|zerou ; 19       ; 42       ; 0        ; 0        ;
; clock                        ; counter4bits:contaMin1|zerou ; 15       ; 0        ; 0        ; 0        ;
; counter4bits:contaMin1|zerou ; counter4bits:contaMin1|zerou ; 15       ; 0        ; 0        ; 0        ;
; setContagem                  ; counter4bits:contaMin1|zerou ; 15       ; 34       ; 0        ; 0        ;
; clock                        ; counter4bits:contaSeg1|zerou ; 18       ; 0        ; 0        ; 0        ;
; counter4bits:contaSeg1|zerou ; counter4bits:contaSeg1|zerou ; 18       ; 0        ; 0        ; 0        ;
; setContagem                  ; counter4bits:contaSeg1|zerou ; 18       ; 40       ; 0        ; 0        ;
; clock                        ; setCont                      ; 19       ; 0        ; 0        ; 0        ;
; setCont                      ; setCont                      ; 19       ; 0        ; 0        ; 0        ;
; setContagem                  ; setCont                      ; 19       ; 42       ; 0        ; 0        ;
; clock                        ; setContagem                  ; 0        ; 0        ; 16       ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                     ;
+-------------+------------------------------+----------+----------+----------+----------+
; From Clock  ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+------------------------------+----------+----------+----------+----------+
; setContagem ; counter3bits:contaSeg2|zerou ; 5        ; 5        ; 0        ; 0        ;
; setContagem ; counter4bits:contaMin1|zerou ; 4        ; 4        ; 0        ; 0        ;
; setContagem ; counter4bits:contaSeg1|zerou ; 5        ; 5        ; 0        ; 0        ;
; setContagem ; setCont                      ; 5        ; 5        ; 0        ; 0        ;
+-------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------+
; Removal Transfers                                                                      ;
+-------------+------------------------------+----------+----------+----------+----------+
; From Clock  ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+------------------------------+----------+----------+----------+----------+
; setContagem ; counter3bits:contaSeg2|zerou ; 5        ; 5        ; 0        ; 0        ;
; setContagem ; counter4bits:contaMin1|zerou ; 4        ; 4        ; 0        ; 0        ;
; setContagem ; counter4bits:contaSeg1|zerou ; 5        ; 5        ; 0        ; 0        ;
; setContagem ; setCont                      ; 5        ; 5        ; 0        ; 0        ;
+-------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 605   ; 605  ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 148   ; 148  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jul 01 19:02:34 2018
Info: Command: quartus_sta bombaNova -c bombaNova
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bombaNova.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name setContagem setContagem
    Info (332105): create_clock -period 1.000 -name counter4bits:contaMin1|zerou counter4bits:contaMin1|zerou
    Info (332105): create_clock -period 1.000 -name counter3bits:contaSeg2|zerou counter3bits:contaSeg2|zerou
    Info (332105): create_clock -period 1.000 -name counter4bits:contaSeg1|zerou counter4bits:contaSeg1|zerou
    Info (332105): create_clock -period 1.000 -name setCont setCont
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.074     -1687.669 clock 
    Info (332119):    -1.579        -7.182 counter3bits:contaSeg2|zerou 
    Info (332119):    -1.428        -4.090 counter4bits:contaMin1|zerou 
    Info (332119):    -1.419        -5.514 counter4bits:contaSeg1|zerou 
    Info (332119):    -1.183        -3.771 setCont 
    Info (332119):    -1.153       -15.498 setContagem 
Info (332146): Worst-case hold slack is -4.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.403       -21.357 setCont 
    Info (332119):    -1.958       -22.183 clock 
    Info (332119):    -1.769        -8.183 counter4bits:contaSeg1|zerou 
    Info (332119):    -1.749        -6.527 counter4bits:contaMin1|zerou 
    Info (332119):    -1.363        -6.061 counter3bits:contaSeg2|zerou 
    Info (332119):     0.767         0.000 setContagem 
Info (332146): Worst-case recovery slack is 0.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.039         0.000 counter3bits:contaSeg2|zerou 
    Info (332119):     0.151         0.000 counter4bits:contaSeg1|zerou 
    Info (332119):     0.331         0.000 counter4bits:contaMin1|zerou 
    Info (332119):     2.957         0.000 setCont 
Info (332146): Worst-case removal slack is -2.687
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.687       -13.435 setCont 
    Info (332119):    -0.275        -0.825 counter4bits:contaSeg1|zerou 
    Info (332119):    -0.061        -0.244 counter4bits:contaMin1|zerou 
    Info (332119):     0.223         0.000 counter3bits:contaSeg2|zerou 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -394.380 clock 
    Info (332119):    -1.380        -6.380 setCont 
    Info (332119):    -0.500        -5.000 counter3bits:contaSeg2|zerou 
    Info (332119):    -0.500        -5.000 counter4bits:contaSeg1|zerou 
    Info (332119):    -0.500        -4.000 counter4bits:contaMin1|zerou 
    Info (332119):     0.500         0.000 setContagem 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.808
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.808      -604.604 clock 
    Info (332119):    -0.352        -4.309 setContagem 
    Info (332119):    -0.290        -1.115 counter3bits:contaSeg2|zerou 
    Info (332119):    -0.255        -0.628 counter4bits:contaSeg1|zerou 
    Info (332119):    -0.235        -0.491 counter4bits:contaMin1|zerou 
    Info (332119):     0.011         0.000 setCont 
Info (332146): Worst-case hold slack is -2.602
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.602       -12.722 setCont 
    Info (332119):    -1.295       -41.497 clock 
    Info (332119):    -1.254        -4.811 counter4bits:contaMin1|zerou 
    Info (332119):    -1.249        -5.942 counter4bits:contaSeg1|zerou 
    Info (332119):    -1.088        -5.078 counter3bits:contaSeg2|zerou 
    Info (332119):     0.741         0.000 setContagem 
Info (332146): Worst-case recovery slack is 0.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.288         0.000 counter3bits:contaSeg2|zerou 
    Info (332119):     0.319         0.000 counter4bits:contaSeg1|zerou 
    Info (332119):     0.412         0.000 counter4bits:contaMin1|zerou 
    Info (332119):     1.746         0.000 setCont 
Info (332146): Worst-case removal slack is -1.366
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.366        -6.830 setCont 
    Info (332119):    -0.131        -0.393 counter4bits:contaSeg1|zerou 
    Info (332119):    -0.032        -0.128 counter4bits:contaMin1|zerou 
    Info (332119):     0.089         0.000 counter3bits:contaSeg2|zerou 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -394.380 clock 
    Info (332119):    -1.380        -6.380 setCont 
    Info (332119):    -0.500        -5.000 counter3bits:contaSeg2|zerou 
    Info (332119):    -0.500        -5.000 counter4bits:contaSeg1|zerou 
    Info (332119):    -0.500        -4.000 counter4bits:contaMin1|zerou 
    Info (332119):     0.500         0.000 setContagem 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 404 megabytes
    Info: Processing ended: Sun Jul 01 19:02:36 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


