Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 22 11:12:41 2024
| Host         : sigme-mail running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ripple_carry_adder_timing_summary_routed.rpt -pb ripple_carry_adder_timing_summary_routed.pb -rpx ripple_carry_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : ripple_carry_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
VCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.973ns  (logic 4.981ns (45.392%)  route 5.992ns (54.608%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.150     2.617 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     3.483    sum[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.354     3.837 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.672    sum__1[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.360     5.032 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.809     5.841    sum__3[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.354     6.195 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.946     8.141    Cout_OBUF
    K17                  OBUF (Prop_obuf_I_O)         2.832    10.973 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    10.973    Cout
    K17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.676ns  (logic 4.711ns (44.124%)  route 5.965ns (55.876%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.150     2.617 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     3.483    sum[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.354     3.837 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.672    sum__1[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.360     5.032 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.812     5.843    sum__3[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.326     6.169 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.086    Sum_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         2.590    10.676 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.676    Sum[6]
    P17                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 4.706ns (44.161%)  route 5.951ns (55.839%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.150     2.617 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     3.483    sum[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.354     3.837 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.672    sum__1[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.360     5.032 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.809     5.841    sum__3[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.326     6.167 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.072    Sum_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         2.585    10.657 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.657    Sum[7]
    N17                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.518ns  (logic 4.374ns (45.952%)  route 5.145ns (54.048%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.150     2.617 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     3.483    sum[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.354     3.837 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.835     4.672    sum__1[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I3_O)        0.332     5.004 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.908     6.911    Sum_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         2.607     9.518 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.518    Sum[5]
    P18                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.360ns (46.107%)  route 5.097ns (53.893%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.150     2.617 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     3.483    sum[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.354     3.837 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.828     4.665    sum__1[1]
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.332     4.997 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.867     6.863    Sum_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         2.593     9.457 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.457    Sum[4]
    R18                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.001ns (48.091%)  route 4.318ns (51.909%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.150     2.617 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     3.483    sum[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.326     3.809 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.725    Sum_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         2.594     8.319 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.319    Sum[3]
    U19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 4.009ns (50.039%)  route 4.003ns (49.961%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.150     2.617 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     3.068    sum[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.326     3.394 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.016     5.409    Sum_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         2.602     8.011 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.011    Sum[2]
    V19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.659ns (51.192%)  route 3.489ns (48.808%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.627     2.564    A_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     2.688 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.549    Sum_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         2.599     7.148 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.148    Sum[0]
    W19                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 3.656ns (51.823%)  route 3.399ns (48.177%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.536     2.467    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.591 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.454    Sum_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.602     7.056 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.056    Sum[1]
    W18                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.323ns (63.322%)  route 0.766ns (36.678%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.336     0.503    B_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.548 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     0.978    Sum_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.089 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.089    Sum[3]
    U19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.325ns (63.110%)  route 0.774ns (36.890%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  B_IBUF[5]_inst/O
                         net (fo=2, routed)           0.335     0.490    B_IBUF[5]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.045     0.535 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.440     0.975    Sum_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.124     2.099 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.099    Sum[5]
    P18                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.318ns (61.103%)  route 0.839ns (38.897%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.409     0.575    B_IBUF[6]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.620 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.051    Sum_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.158 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.158    Sum[6]
    P17                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.314ns (60.623%)  route 0.854ns (39.377%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.420     0.586    B_IBUF[6]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.045     0.631 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.065    Sum_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.168 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.168    Sum[7]
    N17                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.331ns (60.036%)  route 0.886ns (39.964%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           0.461     0.637    B_IBUF[4]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.682 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.106    Sum_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.217 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.217    Sum[4]
    R18                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.329ns (59.815%)  route 0.893ns (40.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           0.492     0.657    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.702 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.103    Sum_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.119     2.222 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.222    Sum[1]
    W18                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.341ns (59.592%)  route 0.909ns (40.408%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.497     0.677    B_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.722 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.134    Sum_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.116     2.251 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.251    Sum[0]
    W19                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.417ns (61.325%)  route 0.894ns (38.675%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.420     0.586    B_IBUF[6]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.042     0.628 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.474     1.102    Cout_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.209     2.311 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.311    Cout
    K17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.342ns (57.375%)  route 0.997ns (42.625%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.535     0.713    B_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.758 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.462     1.220    Sum_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.339 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.339    Sum[2]
    V19                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





