---
layout : single
title: "[Verilog] 4bit Adder Design"
categories: 
  - Verilog HDL (Vivado)
toc: true
toc_sticky: true
use_math: true
---

4bit Adder 설계     

## 0. About 4bit Adder   

&nbsp;

<div align="center">
  <img src="/assets/images/verilog/8.png" width="60%" height="60%" alt=""/>
  <p><em></em></p>
</div>

&nbsp;

- **4bit Adder**   
  - 4bit 숫자 두 개를 더할 때 사용되는 회로로, Full Adder 4개를 직렬로 연결  
    - N-bit Adder는 그냥 Full Adder를 N개 연결하면 됨    
  - 총 9개의 Input($$C_0,A_0,A_1,A_2,A_3,B_0,B_1,B_2,B_3$$)와 5개의 Output($$S_0,S_1,S_2,S_3,C_4$$)로 구성되어 있음   
    - 각 Adder에서의 $$C_{out}$$이 다음 Adder의 $$C_{in}$$이 되는 구조   

&nbsp;

## 1. Design Source  

```verilog
module _4bitAdder(

    input A0,
    input A1,
    input A2,
    input A3,
    input B0,
    input B1,
    input B2,
    input B3,
    output S0,
    output S1,
    output S2,
    output S3,
    output Cout
    );

    wire C0, C1, C2;

    HalfAdder HA0 (
        .A(A0),
        .B(B0),
        .S(S0),
        .C(C0)
    );
    FullAdder FA1 (
        .A(A1),
        .B(B1),
        .Cin(C0),
        .S(S1),
        .Cout(C1)
    );
    FullAdder FA2 (
        .A(A2),
        .B(B2),
        .Cin(C1),
        .S(S2),
        .Cout(C2)
    );
    FullAdder FA3 (
        .A(A3),
        .B(B3),
        .Cin(C2),
        .S(S3),
        .Cout(Cout)
    );

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/verilog/9.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;

## 2. Testbench

```verilog
module tb_4bitAdder();

    reg A0, A1, A2, A3;
    reg B0, B1, B2, B3;
    wire S0, S1, S2, S3;
    wire Cout;

    // Instantiate the 4-bit adder
    _4bitAdder test_bench (
        .A0(A0),
        .A1(A1),
        .A2(A2),
        .A3(A3),
        .B0(B0),
        .B1(B1),
        .B2(B2),
        .B3(B3),
        .S0(S0),
        .S1(S1),
        .S2(S2),
        .S3(S3),
        .Cout(Cout)
    );

    initial begin
        #00 A3 = 0; A2 = 0; A1 = 1; A0 = 0; 
            B3 = 1; B2 = 1; B1 = 0; B0 = 1;
        #10 A3 = 1; A2 = 0; A1 = 1; A0 = 1;
            B3 = 1; B2 = 0; B1 = 0; B0 = 0;
        #10 A3 = 0; A2 = 1; A1 = 1; A0 = 1;
            B3 = 1; B2 = 1; B1 = 0; B0 = 1;
        #10 $finish; // End the simulation
    end

endmodule
```

<div align="left">
    <strong>Simulation</strong>
  <img src="/assets/images/verilog/10.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;