INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_fifo_generator_1/sim/shrink_fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shrink_fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shrink_Adder_Tree
INFO: [VRFC 10-311] analyzing module shrink_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shrink_Convolution
INFO: [VRFC 10-311] analyzing module shrink_PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shrink_Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shrink_pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/Shrinking_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shrinking_Layer
