/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [16:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire [26:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_68z;
  wire celloutsig_0_7z;
  reg [7:0] celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  reg [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? celloutsig_1_0z[0] : celloutsig_1_0z[3];
  assign celloutsig_1_8z = !(celloutsig_1_5z[1] ? celloutsig_1_4z[0] : celloutsig_1_2z);
  assign celloutsig_0_33z = !(celloutsig_0_10z[3] ? celloutsig_0_30z : celloutsig_0_34z);
  assign celloutsig_0_14z = ~celloutsig_0_11z;
  assign celloutsig_0_19z = ~celloutsig_0_34z;
  assign celloutsig_0_23z = ~celloutsig_0_2z[3];
  assign celloutsig_0_32z = ~celloutsig_0_10z[3];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[4] | celloutsig_1_0z[0]) & celloutsig_1_0z[6]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[1] | celloutsig_1_3z) & celloutsig_1_3z);
  assign celloutsig_1_9z = ~((in_data[152] | celloutsig_1_8z) & (celloutsig_1_5z[2] | in_data[162]));
  assign celloutsig_0_13z = celloutsig_0_3z | celloutsig_0_9z[4];
  assign celloutsig_0_30z = celloutsig_0_25z | celloutsig_0_4z[3];
  assign celloutsig_0_4z = celloutsig_0_2z + celloutsig_0_2z;
  assign celloutsig_1_14z = in_data[107:103] + { celloutsig_1_6z[17:15], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_17z[7:0] + { celloutsig_1_16z[7:2], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z } & { celloutsig_1_6z[11:8], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_6z[17:14], celloutsig_1_0z } / { 1'h1, in_data[161:152] };
  assign celloutsig_0_10z = { in_data[85:83], celloutsig_0_1z } / { 1'h1, celloutsig_0_8z[6:4] };
  assign celloutsig_1_4z = in_data[183:177] / { 1'h1, celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_2z = celloutsig_1_0z[6:3] >= celloutsig_1_0z[5:2];
  assign celloutsig_0_7z = { in_data[78:76], celloutsig_0_34z } > celloutsig_0_2z[3:0];
  assign celloutsig_0_1z = { in_data[70:46], celloutsig_0_0z, celloutsig_0_0z } > in_data[32:6];
  assign celloutsig_0_25z = celloutsig_0_15z > { celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_1_10z = { celloutsig_1_4z[3:0], celloutsig_1_1z } || { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_8z[2:0], celloutsig_0_0z } || celloutsig_0_8z[4:1];
  assign celloutsig_0_9z = { celloutsig_0_4z[5:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_34z } * { celloutsig_0_8z[2:0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_0z = - in_data[140:134];
  assign celloutsig_0_68z = ~ celloutsig_0_39z[15:12];
  assign celloutsig_1_5z = in_data[147:144] | in_data[145:142];
  assign celloutsig_1_18z = { celloutsig_1_14z[1:0], celloutsig_1_11z } | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[42:38], celloutsig_0_0z } | in_data[19:14];
  assign celloutsig_0_47z = & { celloutsig_0_39z[16:13], celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_0z = | in_data[25:22];
  assign celloutsig_0_34z = | { celloutsig_0_3z, in_data[95], in_data[25:22] };
  assign celloutsig_0_20z = ^ in_data[42:36];
  assign celloutsig_0_67z = { celloutsig_0_51z[10:9], celloutsig_0_20z } << celloutsig_0_29z;
  assign celloutsig_0_15z = celloutsig_0_12z[4:0] << celloutsig_0_9z[11:7];
  assign celloutsig_0_51z = { celloutsig_0_9z[18:6], celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_15z } >>> { celloutsig_0_39z[14:1], celloutsig_0_14z, celloutsig_0_47z, celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[5:3], celloutsig_0_3z } >>> { celloutsig_0_2z[3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_4z >>> { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_23z } ~^ in_data[45:43];
  always_latch
    if (!clkin_data[32]) celloutsig_0_39z = 17'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_39z = { in_data[44:37], celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 18'h00000;
    else if (clkin_data[0]) celloutsig_1_6z = { in_data[113:104], celloutsig_1_3z, celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { celloutsig_0_2z[2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_11z = ~((celloutsig_1_9z & celloutsig_1_5z[3]) | (celloutsig_1_2z & in_data[100]));
  assign celloutsig_0_18z = ~((celloutsig_0_9z[7] & in_data[60]) | (celloutsig_0_13z & celloutsig_0_4z[4]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_2z[3]) | (celloutsig_0_0z & in_data[68]));
  assign { out_data[130:128], out_data[103:96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
