{'CountEq0': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Counter']],
              'DLines': ['172:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f427b701250>]},
 'Counter': {'CDeps': [[[], [], ['Reset']],
                       [[], [], ['Reset'], [], ['CountEq0']],
                       [[], [], ['Reset'], [], ['CountEq0']]],
             'CLines': [[None, None, '145:C'],
                        [None, None, '145:C', None, '149:C'],
                        [None, None, '145:C', None, '149:C']],
             'Clocked': True,
             'DDeps': [[], ['CounterPreset'], ['Counter']],
             'DLines': ['146:D', '151:D', '154:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f427b32c390>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f427b32c810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f427b32cb10>]},
 'CounterPreset': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['TempDivider']],
                   'DLines': ['139:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f427b9ffd10>]},
 'Mdc': {'CDeps': [[[], [], ['Reset'], [], ['CountEq0']],
                   [[], [], ['Reset']]],
         'CLines': [[None, None, '162:C', None, '166:C'],
                    [None, None, '162:C']],
         'Clocked': True,
         'DDeps': [['Mdc'], []],
         'DLines': ['167:D', '163:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f427b701150>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f427b32ce10>]},
 'MdcEn': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['CountEq0', 'Mdc']],
           'DLines': ['173:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f427b701450>]},
 'MdcEn_n': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['CountEq0', 'Mdc']],
             'DLines': ['174:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f427b701610>]},
 'TempDivider': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Divider', 'Divider']],
                 'DLines': ['138:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f427b71eb50>]}}
