ARM GAS  /tmp/cc6knUp2.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"py32f0xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c"
  18              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_RCC_DeInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_RCC_DeInit:
  26              	.LFB55:
   1:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
   2:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   ******************************************************************************
   3:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @file    py32f0xx_hal_rcc.c
   4:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @author  MCU Application Team
   5:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
  11:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   @verbatim
  12:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   ==============================================================================
  13:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   ==============================================================================
  15:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     [..]
  16:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       After reset the device is running from High Speed Internal oscillator
  17:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (from 4 MHz to reach 24MHz) with Flash 0 wait state. Flash prefetch buffer,
  18:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       D-Cache and I-Cache are disabled, and all peripherals are off except internal
  19:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  21:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses:
  22:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  23:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  25:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  27:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     [..]
  28:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  29:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  30:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  31:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  32:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
ARM GAS  /tmp/cc6knUp2.s 			page 2


  33:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  34:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  35:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, RNG, HSTIM)
  36:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  37:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   @endverbatim
  38:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  39:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   ******************************************************************************
  40:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @attention
  41:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
  42:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) Puya Semiconductor Co.
  43:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  44:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
  45:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  46:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  47:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
  48:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  49:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  50:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  51:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  52:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
  53:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   ******************************************************************************
  54:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
  55:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  56:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  57:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #include "py32f0xx_hal.h"
  58:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  59:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @addtogroup PY32F0xx_HAL_Driver
  60:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @{
  61:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
  62:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  63:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @defgroup RCC RCC
  64:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief RCC HAL module driver
  65:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @{
  66:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
  67:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  68:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  69:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  70:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  71:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  72:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  73:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  * @{
  74:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  */
  75:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  (5000U) /* 5 s    */
  76:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  77:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
  78:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
  79:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
  80:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
  81:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  82:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define PLLSOURCE_NONE             (0U)
  83:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define PLLSOURCE_FREQ_MIN         (16000000U)
  84:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define PLLSOURCE_FREQ_MAX         (24000000U)
  85:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
  86:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
  87:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @}
  88:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
  89:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
ARM GAS  /tmp/cc6knUp2.s 			page 3


  90:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  91:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  92:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @{
  93:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
  94:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  95:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
  96:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (uint32_t)(__HAL_RCC_PLLSOURCE__)))
  97:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
  98:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @}
  99:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 100:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 101:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 102:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 103:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @{
 104:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 105:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 106:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
 107:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @}
 108:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 109:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 110:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 111:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 112:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** static uint32_t RCC_GetHSIFreq(void);
 113:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 114:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 115:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 116:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 117:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @{
 118:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 119:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 120:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 121:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 122:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 123:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   @verbatim
 124:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  ===============================================================================
 125:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 126:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  ===============================================================================
 127:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     [..]
 128:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 129:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB)
 130:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 131:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 132:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) HSI (high-speed internal): 8 MHz factory-trimmed RC used directly or through
 133:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              the PLL as System clock source.
 134:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 135:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 136:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              clock source.
 137:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 138:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
 139:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
 140:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 141:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
 142:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 143:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE) providing up to three independent output clocks:
 144:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 145:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 146:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE  clock failure occurs
ARM GAS  /tmp/cc6knUp2.s 			page 4


 147:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 148:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              is automatically switched respectively to HSI or LSI and an interrupt is generated
 149:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              if enabled. The interrupt is linked to the Cortex-M0+ NMI (Non-Maskable Interrupt)
 150:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              exception vector.
 151:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 152:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) MCO (microcontroller clock output): used to output LSI, HSI, LSE, HSE or
 153:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              main PLL clock (through a configurable prescaler) on PA8 pin.
 154:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 155:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 156:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 157:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              HSE, LSI, LSE and main PLL.
 158:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 159:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 160:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...).and APB (PCLK1) clock is derived
 161:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 162:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 163:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 164:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 165:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 166:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 167:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 168:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                 divided by 2 to 31.
 169:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                 You have to use @ref __HAL_RCC_RTC_ENABLE() and @ref HAL_RCCEx_PeriphCLKConfig() fu
 170:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                  to configure this clock.
 171:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 172:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             (+@) RNG(*) requires a frequency equal or lower than 48 MHz.
 173:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                  This clock is derived from the main PLL or HSI or System clock.
 174:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                  (*) available on certain devices only
 175:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 176:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             (+@) IWDG clock which is always the LSI clock.
 177:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 178:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 179:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK is 48 MHz.
 180:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should be
 181:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****              adapted accordingly.
 182:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 183:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   @endverbatim
 184:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 185:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 186:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 187:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****    * @{
 188:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 189:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 190:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
 191:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 192:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 193:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 194:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            - HSE, PLL OFF
 195:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            - AHB and APB prescaler set to 1.
 196:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            - CSS, MCO1 OFF
 197:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            - All interrupts disabled
 198:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 199:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            - Peripheral clocks
 200:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 201:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval HAL status
 202:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 203:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
ARM GAS  /tmp/cc6knUp2.s 			page 5


 204:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
  27              		.loc 1 204 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
 205:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t tickstart;
  38              		.loc 1 205 3 view .LVU1
 206:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 207:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get Start Tick*/
 208:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  39              		.loc 1 208 3 view .LVU2
  40              		.loc 1 208 15 is_stmt 0 view .LVU3
  41 0002 FFF7FEFF 		bl	HAL_GetTick
  42              	.LVL0:
  43 0006 0400     		movs	r4, r0
  44              	.LVL1:
 209:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 210:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Set HSION bit to the reset value */
 211:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  45              		.loc 1 211 3 is_stmt 1 view .LVU4
  46 0008 1C4A     		ldr	r2, .L11
  47 000a 1168     		ldr	r1, [r2]
  48 000c 8023     		movs	r3, #128
  49 000e 5B00     		lsls	r3, r3, #1
  50 0010 0B43     		orrs	r3, r1
  51 0012 1360     		str	r3, [r2]
 212:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 213:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Wait till HSI is ready */
 214:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
  52              		.loc 1 214 3 view .LVU5
  53              	.LVL2:
  54              	.L2:
  55              		.loc 1 214 43 view .LVU6
  56              		.loc 1 214 10 is_stmt 0 view .LVU7
  57 0014 194B     		ldr	r3, .L11
  58 0016 1B68     		ldr	r3, [r3]
  59              		.loc 1 214 43 view .LVU8
  60 0018 5B05     		lsls	r3, r3, #21
  61 001a 06D4     		bmi	.L9
 215:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 216:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  62              		.loc 1 216 5 is_stmt 1 view .LVU9
  63              		.loc 1 216 10 is_stmt 0 view .LVU10
  64 001c FFF7FEFF 		bl	HAL_GetTick
  65              	.LVL3:
  66              		.loc 1 216 24 discriminator 1 view .LVU11
  67 0020 001B     		subs	r0, r0, r4
  68              		.loc 1 216 8 discriminator 1 view .LVU12
  69 0022 0228     		cmp	r0, #2
  70 0024 F6D9     		bls	.L2
ARM GAS  /tmp/cc6knUp2.s 			page 6


 217:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 218:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       return HAL_TIMEOUT;
  71              		.loc 1 218 14 view .LVU13
  72 0026 0320     		movs	r0, #3
  73              	.L3:
 219:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 220:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 221:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 222:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Set ICSCR to the reset value */
 223:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->ICSCR = 0x00FF10FF;
 224:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 225:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get Start Tick*/
 226:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 227:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 228:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Reset CFGR register (HSI is selected as system clock source) */
 229:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->CFGR = 0x00000000u;
 230:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 231:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Wait till HSI is ready */
 232:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 233:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 234:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 235:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 236:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       return HAL_TIMEOUT;
 237:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 238:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 239:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 240:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Clear CR register in 2 steps: first to clear HSEON in case bypass was enabled */
 241:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->CR = RCC_CR_HSION;
 242:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 243:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Then again to HSEBYP in case bypass was enabled */
 244:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->CR = RCC_CR_HSION;
 245:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 246:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 247:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get Start Tick*/
 248:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 249:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 250:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Wait till PLL is ready */
 251:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 252:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 253:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 254:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 255:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       return HAL_TIMEOUT;
 256:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 257:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 258:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 259:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* once PLL is OFF, reset PLLCFGR register to default value */
 260:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->PLLCFGR = 0x00000000u;
 261:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 262:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Disable all interrupts */
 263:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->CIER = 0x00000000u;
 264:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 265:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Clear all flags */
 266:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->CICR = 0xFFFFFFFFu;
 267:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 268:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 269:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 270:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
ARM GAS  /tmp/cc6knUp2.s 			page 7


 271:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 272:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 273:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 274:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     return HAL_ERROR;
 275:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 276:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else
 277:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 278:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     return HAL_OK;
 279:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 280:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
  74              		.loc 1 280 1 view .LVU14
  75              		@ sp needed
  76              	.LVL4:
  77              		.loc 1 280 1 view .LVU15
  78 0028 70BD     		pop	{r4, r5, r6, pc}
  79              	.LVL5:
  80              	.L9:
 223:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  81              		.loc 1 223 3 is_stmt 1 view .LVU16
 223:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  82              		.loc 1 223 14 is_stmt 0 view .LVU17
  83 002a 144D     		ldr	r5, .L11
  84 002c 144B     		ldr	r3, .L11+4
  85 002e 6B60     		str	r3, [r5, #4]
 226:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  86              		.loc 1 226 3 is_stmt 1 view .LVU18
 226:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  87              		.loc 1 226 15 is_stmt 0 view .LVU19
  88 0030 FFF7FEFF 		bl	HAL_GetTick
  89              	.LVL6:
  90 0034 0400     		movs	r4, r0
  91              	.LVL7:
 229:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  92              		.loc 1 229 3 is_stmt 1 view .LVU20
 229:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
  93              		.loc 1 229 13 is_stmt 0 view .LVU21
  94 0036 0023     		movs	r3, #0
  95 0038 AB60     		str	r3, [r5, #8]
 232:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
  96              		.loc 1 232 3 is_stmt 1 view .LVU22
  97              	.LVL8:
  98              	.L5:
 232:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
  99              		.loc 1 232 44 view .LVU23
 232:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 100              		.loc 1 232 10 is_stmt 0 view .LVU24
 101 003a 104B     		ldr	r3, .L11
 102 003c 9B68     		ldr	r3, [r3, #8]
 103 003e 3822     		movs	r2, #56
 232:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 104              		.loc 1 232 44 view .LVU25
 105 0040 1A42     		tst	r2, r3
 106 0042 07D0     		beq	.L10
 234:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 107              		.loc 1 234 5 is_stmt 1 view .LVU26
 234:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 108              		.loc 1 234 10 is_stmt 0 view .LVU27
ARM GAS  /tmp/cc6knUp2.s 			page 8


 109 0044 FFF7FEFF 		bl	HAL_GetTick
 110              	.LVL9:
 234:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 111              		.loc 1 234 24 discriminator 1 view .LVU28
 112 0048 001B     		subs	r0, r0, r4
 234:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 113              		.loc 1 234 8 discriminator 1 view .LVU29
 114 004a 0E4B     		ldr	r3, .L11+8
 115 004c 9842     		cmp	r0, r3
 116 004e F4D9     		bls	.L5
 236:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 117              		.loc 1 236 14 view .LVU30
 118 0050 0320     		movs	r0, #3
 119 0052 E9E7     		b	.L3
 120              	.L10:
 241:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 121              		.loc 1 241 3 is_stmt 1 view .LVU31
 241:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 122              		.loc 1 241 11 is_stmt 0 view .LVU32
 123 0054 094B     		ldr	r3, .L11
 124 0056 C832     		adds	r2, r2, #200
 125 0058 1A60     		str	r2, [r3]
 244:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 126              		.loc 1 244 3 is_stmt 1 view .LVU33
 244:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 127              		.loc 1 244 11 is_stmt 0 view .LVU34
 128 005a 1A60     		str	r2, [r3]
 263:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 129              		.loc 1 263 3 is_stmt 1 view .LVU35
 263:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 130              		.loc 1 263 13 is_stmt 0 view .LVU36
 131 005c 0022     		movs	r2, #0
 132 005e 9A61     		str	r2, [r3, #24]
 266:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 133              		.loc 1 266 3 is_stmt 1 view .LVU37
 266:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 134              		.loc 1 266 13 is_stmt 0 view .LVU38
 135 0060 013A     		subs	r2, r2, #1
 136 0062 1A62     		str	r2, [r3, #32]
 269:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 137              		.loc 1 269 3 is_stmt 1 view .LVU39
 269:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 138              		.loc 1 269 19 is_stmt 0 view .LVU40
 139 0064 084B     		ldr	r3, .L11+12
 140 0066 094A     		ldr	r2, .L11+16
 141 0068 1A60     		str	r2, [r3]
 272:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 142              		.loc 1 272 3 is_stmt 1 view .LVU41
 272:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 143              		.loc 1 272 7 is_stmt 0 view .LVU42
 144 006a 094B     		ldr	r3, .L11+20
 145 006c 1868     		ldr	r0, [r3]
 146 006e FFF7FEFF 		bl	HAL_InitTick
 147              	.LVL10:
 272:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 148              		.loc 1 272 6 discriminator 1 view .LVU43
 149 0072 0028     		cmp	r0, #0
ARM GAS  /tmp/cc6knUp2.s 			page 9


 150 0074 D8D0     		beq	.L3
 274:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 151              		.loc 1 274 12 view .LVU44
 152 0076 0120     		movs	r0, #1
 153 0078 D6E7     		b	.L3
 154              	.L12:
 155 007a C046     		.align	2
 156              	.L11:
 157 007c 00100240 		.word	1073876992
 158 0080 FF10FF00 		.word	16716031
 159 0084 88130000 		.word	5000
 160 0088 00000000 		.word	SystemCoreClock
 161 008c 00127A00 		.word	8000000
 162 0090 00000000 		.word	uwTickPrio
 163              		.cfi_endproc
 164              	.LFE55:
 166              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 167              		.align	1
 168              		.global	HAL_RCC_MCOConfig
 169              		.syntax unified
 170              		.code	16
 171              		.thumb_func
 173              	HAL_RCC_MCOConfig:
 174              	.LVL11:
 175              	.LFB58:
 281:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 282:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
 283:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 284:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         @ref RCC_OscInitTypeDef.
 285:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to a @ref RCC_OscInitTypeDef structure that
 286:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 287:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 288:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 289:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         supported by this function. User should request a transition to HSE Off
 290:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         first and then to HSE On or HSE Bypass.
 291:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Transition LSE Bypass to LSE On and LSE On to LSE Bypass are not
 292:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         supported by this function. User should request a transition to LSE Off
 293:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         first and then to LSE On or LSE Bypass.
 294:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Depending on devices and packages, some clocks may not be available.
 295:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         Refer to device datasheet for clocks availability.
 296:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval HAL status
 297:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 298:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 299:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 300:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t tickstart;
 301:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t temp_sysclksrc;
 302:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 303:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t temp_pllckcfg;
 304:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 305:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check Null pointer */
 306:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 307:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 308:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     return HAL_ERROR;
 309:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 310:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 311:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check the parameters */
 312:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
ARM GAS  /tmp/cc6knUp2.s 			page 10


 313:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 314:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 315:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 316:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 317:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check the parameters */
 318:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 319:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 320:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();      
 321:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 322:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 323:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 324:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 325:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sys
 326:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #else
 327:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 328:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 329:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 331:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 332:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 333:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 334:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 335:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else
 336:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 337:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Set frequency range of the HSE */
 338:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 339:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 340:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         assert_param(IS_RCC_HSE_FREQ(RCC_OscInitStruct->HSEFreq));
 341:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         
 342:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         if (RCC_OscInitStruct->HSEFreq != 0)
 343:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 344:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           MODIFY_REG(RCC->ECSCR, RCC_ECSCR_HSE_FREQ_Msk, RCC_OscInitStruct->HSEFreq);
 345:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         } else
 346:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 347:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           return HAL_ERROR;
 348:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 349:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 350:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 351:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 353:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 354:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the HSE State */
 355:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 356:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 357:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #ifndef RCC_NO_DETECT_HSE_READY
 358:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 359:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 360:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 361:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till HSE is ready */
 362:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 363:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 364:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 365:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 366:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 367:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 368:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 369:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
ARM GAS  /tmp/cc6knUp2.s 			page 11


 370:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 371:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       else
 372:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 373:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 374:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 376:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 377:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 378:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 379:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 380:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 381:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 383:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 384:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 385:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 386:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 387:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 388:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 389:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 390:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check the parameters */
 391:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 392:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 393:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));
 394:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 395:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 396:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 397:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 398:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 399:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sys
 400:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #else
 401:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 402:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 403:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 404:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* When HSI is used as system clock or as PLL input clock it can not be disabled */
 405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 406:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 407:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 408:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 409:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 410:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       else
 411:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 412:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 413:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 414:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 415:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 416:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 417:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 418:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till HSI is ready */
 419:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 420:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 421:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 422:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 423:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 424:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 425:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 426:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
ARM GAS  /tmp/cc6knUp2.s 			page 12


 427:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 428:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 429:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           /* Adjust the HSI division factor */
 430:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 431:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 432:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           /* Update the SystemCoreClock global variable with HSISYS value  */
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPR
 434:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 435:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 436:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Adapt Systick interrupt period */
 437:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         if (HAL_InitTick(uwTickPrio) != HAL_OK)
 438:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 439:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           return HAL_ERROR;
 440:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 441:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 442:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 443:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else
 444:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 445:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the HSI State */
 446:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 447:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 448:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Configure the HSI division factor */
 449:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 450:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 451:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 452:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 453:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 454:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 455:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 456:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 457:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till HSI is ready */
 458:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 459:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 460:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 461:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 462:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 463:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 464:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 465:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 466:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 467:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 468:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 469:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       else
 470:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 471:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 472:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 473:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 474:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 475:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 476:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 477:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 478:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 479:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 480:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 481:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 482:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 483:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
ARM GAS  /tmp/cc6knUp2.s 			page 13


 484:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 485:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 486:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 487:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 488:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 489:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 490:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 491:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check the parameters */
 492:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 493:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 494:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check if LSI is used as system clock */
 495:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 496:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 497:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* When LSI is used as system clock it will not be disabled */
 498:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 499:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 500:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 501:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 502:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 503:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else
 504:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 505:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the LSI State */
 506:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 507:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 508:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Enable the Internal Low Speed oscillator (LSI). */
 509:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_LSI_ENABLE();
 510:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 511:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 512:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 513:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 514:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till LSI is ready */
 515:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 516:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 517:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 518:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 519:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 520:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 521:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 522:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 523:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       else
 524:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 525:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Disable the Internal Low Speed oscillator (LSI). */
 526:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_LSI_DISABLE();
 527:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 528:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 529:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 530:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 531:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till LSI is disabled */
 532:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 533:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 534:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 535:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 536:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 537:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 538:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 539:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 540:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
ARM GAS  /tmp/cc6knUp2.s 			page 14


 541:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 542:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 543:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)
 544:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 545:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 546:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 547:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 548:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 549:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check the parameters */
 550:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 551:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 552:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* When the LSE is used as system clock, it is not allowed disable it */
 553:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 554:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 555:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 556:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 557:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 558:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 559:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 560:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else
 561:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 562:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Update LSE configuration in Backup Domain control register    */
 563:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Requires to enable write access to Backup Domain of necessary */
 564:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U) 
 565:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 566:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_PWR_CLK_ENABLE();
 567:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         pwrclkchanged = SET;
 568:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 569:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 570:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 571:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 572:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Enable write access to Backup domain */
 573:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         SET_BIT(PWR->CR1, PWR_CR1_DBP);
 574:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 575:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait for Backup domain Write protection disable */
 576:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 577:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 578:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 579:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 580:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 581:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 582:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 583:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 584:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 585:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 586:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Set driver factor of the LSE*/
 587:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 588:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 589:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         if (((RCC_OscInitStruct->LSEDriver) & RCC_ECSCR_LSE_DRIVER) == 0U)
 590:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 591:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           MODIFY_REG(RCC->ECSCR, RCC_ECSCR_LSE_DRIVER_Msk, RCC_ECSCR_LSE_DRIVER_1);
 592:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         } else
 593:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 594:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           MODIFY_REG(RCC->ECSCR, RCC_ECSCR_LSE_DRIVER_Msk, RCC_OscInitStruct->LSEDriver);
 595:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 596:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 597:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Set the new LSE configuration -----------------------------------------*/
ARM GAS  /tmp/cc6knUp2.s 			page 15


 598:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 599:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 600:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the LSE State */
 601:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 602:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 603:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #ifndef RCC_NO_DETECT_LSE_READY
 604:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 605:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 606:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 607:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till LSE is ready */
 608:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 609:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 610:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 611:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 612:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 613:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 614:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 615:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 616:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 617:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       else
 618:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 619:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 620:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 621:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 622:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till LSE is disabled */
 623:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 624:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 625:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 626:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 627:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 628:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 629:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 630:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 631:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 632:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Restore clock configuration if changed */
 633:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (pwrclkchanged == SET)
 634:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 635:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_PWR_CLK_DISABLE();
 636:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 637:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 638:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 639:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 640:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 641:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 642:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check the parameters */
 643:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 644:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 645:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 646:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 647:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 648:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 649:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 650:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 651:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 652:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Check the parameters */
 653:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 654:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
ARM GAS  /tmp/cc6knUp2.s 			page 16


 655:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Disable the main PLL. */
 656:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 657:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 658:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 659:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 660:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 661:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till PLL is cancel the ready */
 662:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 663:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 664:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 665:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 666:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 667:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 668:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 669:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 670:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* PLL input source frequency must be greater than or equal to PLLSOURCE_MIN_FREQ */
 671:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         if(((RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE) && \
 672:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             (((HSE_VALUE < PLLSOURCE_FREQ_MIN)) || (HSE_VALUE > PLLSOURCE_FREQ_MAX))) || \
 673:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             ((RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSI) && (RCC_GetHSIFreq() < PLLSOUR
 674:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 675:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           return HAL_ERROR;
 676:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 677:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 678:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 679:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_OscInitStruct->PLL.PLLSource);
 680:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 681:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Enable the main PLL. */
 682:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 683:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 684:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 685:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 686:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 687:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till PLL is ready */
 688:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 689:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 690:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 691:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 692:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 693:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 694:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 695:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 696:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       else
 697:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 698:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Disable the main PLL. */
 699:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 700:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 701:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Disable all PLL outputs to save power */
 702:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 703:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 704:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Get Start Tick*/
 705:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 706:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 707:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 708:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 709:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 710:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 711:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
ARM GAS  /tmp/cc6knUp2.s 			page 17


 712:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 713:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 714:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 715:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 716:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 717:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else
 718:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 719:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 720:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 721:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 722:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 723:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 724:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       else
 725:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 726:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 727:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         temp_pllckcfg = RCC->PLLCFGR;
 728:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 729:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         if(READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 730:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 731:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           return HAL_ERROR;
 732:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 733:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 734:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 735:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 736:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 737:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   return HAL_OK;
 738:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 739:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 740:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
 741:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB busses clocks according to the specified
 742:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 743:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to a @ref RCC_ClkInitTypeDef structure that
 744:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 745:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
 746:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 747:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
 748:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
 749:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 750:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 751:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 752:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 753:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The HSI is used by default as system clock source after
 754:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
 755:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         the HSI frequency is set to 4 MHz, then it reaches its default value 8 MHz.
 756:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 757:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
 758:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
 759:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
 760:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 761:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The LSI can be selected as system clock source after
 762:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         in case of failure of the LSE used directly or indirectly
 763:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         as system clock (if the Clock Security System LSECSS is enabled).
 764:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 765:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 766:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 767:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 768:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         occur when the clock source is ready.
ARM GAS  /tmp/cc6knUp2.s 			page 18


 769:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 770:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 771:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         currently used as system clock source.
 772:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
 773:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 774:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 775:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 776:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
 777:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 778:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 779:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 780:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t tickstart;
 781:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 782:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check Null pointer */
 783:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 784:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 785:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     return HAL_ERROR;
 786:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 787:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 788:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check the parameters */
 789:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 790:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 791:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 792:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 793:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the FLASH clock
 794:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 795:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 796:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 797:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 798:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 799:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 800:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 801:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 802:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 803:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     memory by polling the FLASH_ACR register */
 804:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 805:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 806:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 807:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 808:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 809:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 810:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 811:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 812:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 813:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 814:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 815:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 816:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 817:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 818:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Set the highest APB divider in order to ensure that we do not go through
 819:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 820:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 821:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 822:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 823:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 824:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 825:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Set the new HCLK clock divider */
ARM GAS  /tmp/cc6knUp2.s 			page 19


 826:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 827:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 828:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 829:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 830:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 831:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 832:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 833:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 834:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 835:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 836:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 837:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 838:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the HSE ready flag */
 839:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 840:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 841:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 842:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 843:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 844:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 845:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 846:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 847:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the HSI ready flag */
 848:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 849:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 850:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 851:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 852:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 853:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 854:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 855:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 856:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 857:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the PLL ready flag */
 858:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 859:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 860:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 861:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 862:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 863:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 864:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)
 865:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* LSE is selected as System Clock Source */
 866:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSE)
 867:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 868:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the LSE ready flag */
 869:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 870:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 871:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 872:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 873:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 874:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 875:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* LSI is selected as System Clock Source */
 876:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     else 
 877:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 878:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       /* Check the LSI ready flag */
 879:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 880:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 881:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_ERROR;
 882:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
ARM GAS  /tmp/cc6knUp2.s 			page 20


 883:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 884:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 885:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 886:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Get Start Tick*/
 887:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 888:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 889:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 890:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 891:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 892:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 893:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 894:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 895:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 896:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 897:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 898:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 899:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 900:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 901:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 902:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 903:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 904:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 905:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     memory by polling the FLASH_ACR register */
 906:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 907:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 908:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 909:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 910:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 911:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 912:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 913:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 914:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 915:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 916:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 917:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 918:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 919:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 920:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 921:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 922:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 923:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 924:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RC
 926:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 927:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 928:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   return HAL_InitTick(uwTickPrio);
 929:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 930:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 931:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
 932:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @}
 933:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 934:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 935:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 936:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 937:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  *
 938:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** @verbatim
 939:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  ===============================================================================
ARM GAS  /tmp/cc6knUp2.s 			page 21


 940:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 941:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****  ===============================================================================
 942:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     [..]
 943:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
 944:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 945:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     (+) Ouput clock to MCO pin.
 946:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
 947:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     (+) Enable the Clock Security System.
 948:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 949:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** @endverbatim
 950:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @{
 951:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 952:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 953:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
 954:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO pin(PA8).
 955:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 956:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
 957:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1  Clock source to output on MCO1 pin(PA8).
 958:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2  Clock source to output on MCO2 pin(PA1).
 959:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3  Clock source to output on MCO3 pin(PA5).
 960:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO4  Clock source to output on MCO4 pin(PA9).
 961:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO5  Clock source to output on MCO5 pin(PA13).
 962:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO6  Clock source to output on MCO6 pin(PA14).
 963:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO7  Clock source to output on MCO7 pin(PF2).
 964:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
 965:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 966:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
 967:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system  clock selected as MCO source
 968:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI  HSI clock selected as MCO source
 969:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE  HSE clock selected as MCO sourcee
 970:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source
 971:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI  LSI clock selected as MCO source
 972:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE  LSE clock selected as MCO source
 973:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Depending on devices and packages, some clocks may not be available.
 974:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         Refer to device datasheet for clocks availability.
 975:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
 976:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 977:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock
 978:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
 979:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
 980:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
 981:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 982:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 983:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 984:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128  division by 128 applied to MCO clock
 985:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
 986:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
 987:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 988:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 176              		.loc 1 988 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 48
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		.loc 1 988 1 is_stmt 0 view .LVU46
 181 0000 30B5     		push	{r4, r5, lr}
 182              	.LCFI1:
 183              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/cc6knUp2.s 			page 22


 184              		.cfi_offset 4, -12
 185              		.cfi_offset 5, -8
 186              		.cfi_offset 14, -4
 187 0002 8DB0     		sub	sp, sp, #52
 188              	.LCFI2:
 189              		.cfi_def_cfa_offset 64
 190 0004 0C00     		movs	r4, r1
 191 0006 1500     		movs	r5, r2
 989:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 192              		.loc 1 989 3 is_stmt 1 view .LVU47
 990:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 991:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check the parameters */
 992:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 193              		.loc 1 992 3 view .LVU48
 993:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 194              		.loc 1 993 3 view .LVU49
 994:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 195              		.loc 1 994 3 view .LVU50
 995:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 996:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 996 3 view .LVU51
 197              		.loc 1 996 24 is_stmt 0 view .LVU52
 198 0008 0222     		movs	r2, #2
 199              	.LVL12:
 200              		.loc 1 996 24 view .LVU53
 201 000a 0892     		str	r2, [sp, #32]
 997:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 202              		.loc 1 997 3 is_stmt 1 view .LVU54
 203              		.loc 1 997 25 is_stmt 0 view .LVU55
 204 000c 0132     		adds	r2, r2, #1
 205 000e 0A92     		str	r2, [sp, #40]
 998:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 998 3 is_stmt 1 view .LVU56
 207              		.loc 1 998 24 is_stmt 0 view .LVU57
 208 0010 0022     		movs	r2, #0
 209 0012 0992     		str	r2, [sp, #36]
 999:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   switch(RCC_MCOx)
 210              		.loc 1 999 3 is_stmt 1 view .LVU58
 211 0014 0628     		cmp	r0, #6
 212 0016 00D9     		bls	.LCB163
 213 0018 80E0     		b	.L14	@long jump
 214              	.LCB163:
 215 001a 8000     		lsls	r0, r0, #2
 216              	.LVL13:
 217              		.loc 1 999 3 is_stmt 0 view .LVU59
 218 001c 494B     		ldr	r3, .L23
 219 001e 1B58     		ldr	r3, [r3, r0]
 220 0020 9F46     		mov	pc, r3
 221              		.section	.rodata.HAL_RCC_MCOConfig,"a",%progbits
 222              		.align	2
 223              	.L16:
 224 0000 1C010000 		.word	.L14
 225 0004 22000000 		.word	.L21
 226 0008 58000000 		.word	.L20
 227 000c 7E000000 		.word	.L19
 228 0010 A8000000 		.word	.L18
 229 0014 D0000000 		.word	.L17
ARM GAS  /tmp/cc6knUp2.s 			page 23


 230 0018 F8000000 		.word	.L15
 231              		.section	.text.HAL_RCC_MCOConfig
 232              	.L21:
1000:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1001:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO2 :  /* Configure PA01 as the clock output */
1002:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 233              		.loc 1 1002 5 is_stmt 1 view .LVU60
 234              	.LBB2:
 235              		.loc 1 1002 5 view .LVU61
 236              		.loc 1 1002 5 view .LVU62
 237 0022 494A     		ldr	r2, .L23+4
 238 0024 516B     		ldr	r1, [r2, #52]
 239              	.LVL14:
 240              		.loc 1 1002 5 is_stmt 0 view .LVU63
 241 0026 0123     		movs	r3, #1
 242 0028 1943     		orrs	r1, r3
 243 002a 5163     		str	r1, [r2, #52]
 244              		.loc 1 1002 5 is_stmt 1 view .LVU64
 245 002c 526B     		ldr	r2, [r2, #52]
 246 002e 1340     		ands	r3, r2
 247 0030 0093     		str	r3, [sp]
 248              		.loc 1 1002 5 view .LVU65
 249 0032 009B     		ldr	r3, [sp]
 250              	.LBE2:
 251              		.loc 1 1002 5 view .LVU66
1003:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 252              		.loc 1 1003 5 view .LVU67
 253              		.loc 1 1003 25 is_stmt 0 view .LVU68
 254 0034 07A9     		add	r1, sp, #28
 255 0036 0223     		movs	r3, #2
 256 0038 0793     		str	r3, [sp, #28]
1004:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
 257              		.loc 1 1004 5 is_stmt 1 view .LVU69
 258              		.loc 1 1004 31 is_stmt 0 view .LVU70
 259 003a 0D33     		adds	r3, r3, #13
 260 003c 0B61     		str	r3, [r1, #16]
1005:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 261              		.loc 1 1005 5 is_stmt 1 view .LVU71
 262 003e A020     		movs	r0, #160
 263 0040 C005     		lsls	r0, r0, #23
 264 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 265              	.LVL15:
1006:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
 266              		.loc 1 1006 5 view .LVU72
 267              	.L22:
1007:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO3 :  /* Configure PA05 as the clock output */
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1009:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
1010:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
1011:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1012:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
1013:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO4 :  /* Configure PA09 as the clock output */
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1015:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
1016:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_MCO;
1017:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1018:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
ARM GAS  /tmp/cc6knUp2.s 			page 24


1019:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO5 :  /* Configure PA13 as the clock output. Note:PA13 is SWD_SWDIO Pin */
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1021:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
1022:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
1023:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1024:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
1025:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO6 :  /* Configure PA14 as the clock output. Note:PA14 is SWD_SWCLK Pin */
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1027:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
1028:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
1029:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1030:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
1031:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO7 :  /* Configure PF02 as the clock output. Note:Defaults to the reset pin, Optionbyt
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
1033:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
1034:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_MCO;
1035:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
1036:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
1037:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO1 :  /* PA08 */
1038:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   default :
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1040:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
1041:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_MCO;
1042:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1043:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
1044:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1045:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1046:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
1047:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 268              		.loc 1 1047 3 view .LVU73
 269 0046 404B     		ldr	r3, .L23+4
 270 0048 9A68     		ldr	r2, [r3, #8]
 271 004a 4049     		ldr	r1, .L23+8
 272 004c 0A40     		ands	r2, r1
 273 004e 2C43     		orrs	r4, r5
 274              	.LVL16:
 275              		.loc 1 1047 3 is_stmt 0 view .LVU74
 276 0050 2243     		orrs	r2, r4
 277 0052 9A60     		str	r2, [r3, #8]
1048:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 278              		.loc 1 1048 1 view .LVU75
 279 0054 0DB0     		add	sp, sp, #52
 280              		@ sp needed
 281              	.LVL17:
 282              		.loc 1 1048 1 view .LVU76
 283 0056 30BD     		pop	{r4, r5, pc}
 284              	.LVL18:
 285              	.L20:
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 286              		.loc 1 1008 5 is_stmt 1 view .LVU77
 287              	.LBB3:
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 288              		.loc 1 1008 5 view .LVU78
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 289              		.loc 1 1008 5 view .LVU79
 290 0058 3B4A     		ldr	r2, .L23+4
 291 005a 516B     		ldr	r1, [r2, #52]
ARM GAS  /tmp/cc6knUp2.s 			page 25


 292              	.LVL19:
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 293              		.loc 1 1008 5 is_stmt 0 view .LVU80
 294 005c 0123     		movs	r3, #1
 295 005e 1943     		orrs	r1, r3
 296 0060 5163     		str	r1, [r2, #52]
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 297              		.loc 1 1008 5 is_stmt 1 view .LVU81
 298 0062 526B     		ldr	r2, [r2, #52]
 299 0064 1340     		ands	r3, r2
 300 0066 0193     		str	r3, [sp, #4]
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 301              		.loc 1 1008 5 view .LVU82
 302 0068 019B     		ldr	r3, [sp, #4]
 303              	.LBE3:
1008:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 304              		.loc 1 1008 5 view .LVU83
1009:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
 305              		.loc 1 1009 5 view .LVU84
1009:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
 306              		.loc 1 1009 25 is_stmt 0 view .LVU85
 307 006a 07A9     		add	r1, sp, #28
 308 006c 2023     		movs	r3, #32
 309 006e 0793     		str	r3, [sp, #28]
1010:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 310              		.loc 1 1010 5 is_stmt 1 view .LVU86
1010:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 311              		.loc 1 1010 31 is_stmt 0 view .LVU87
 312 0070 113B     		subs	r3, r3, #17
 313 0072 0B61     		str	r3, [r1, #16]
1011:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
 314              		.loc 1 1011 5 is_stmt 1 view .LVU88
 315 0074 A020     		movs	r0, #160
 316 0076 C005     		lsls	r0, r0, #23
 317 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 318              	.LVL20:
1012:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO4 :  /* Configure PA09 as the clock output */
 319              		.loc 1 1012 5 view .LVU89
 320 007c E3E7     		b	.L22
 321              	.LVL21:
 322              	.L19:
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 323              		.loc 1 1014 5 view .LVU90
 324              	.LBB4:
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 325              		.loc 1 1014 5 view .LVU91
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 326              		.loc 1 1014 5 view .LVU92
 327 007e 324A     		ldr	r2, .L23+4
 328 0080 516B     		ldr	r1, [r2, #52]
 329              	.LVL22:
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 330              		.loc 1 1014 5 is_stmt 0 view .LVU93
 331 0082 0123     		movs	r3, #1
 332 0084 1943     		orrs	r1, r3
 333 0086 5163     		str	r1, [r2, #52]
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
ARM GAS  /tmp/cc6knUp2.s 			page 26


 334              		.loc 1 1014 5 is_stmt 1 view .LVU94
 335 0088 526B     		ldr	r2, [r2, #52]
 336 008a 1340     		ands	r3, r2
 337 008c 0293     		str	r3, [sp, #8]
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 338              		.loc 1 1014 5 view .LVU95
 339 008e 029B     		ldr	r3, [sp, #8]
 340              	.LBE4:
1014:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 341              		.loc 1 1014 5 view .LVU96
1015:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_MCO;
 342              		.loc 1 1015 5 view .LVU97
1015:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_MCO;
 343              		.loc 1 1015 25 is_stmt 0 view .LVU98
 344 0090 07A9     		add	r1, sp, #28
 345 0092 8023     		movs	r3, #128
 346 0094 9B00     		lsls	r3, r3, #2
 347 0096 0793     		str	r3, [sp, #28]
1016:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 1016 5 is_stmt 1 view .LVU99
1016:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 349              		.loc 1 1016 31 is_stmt 0 view .LVU100
 350 0098 FC3B     		subs	r3, r3, #252
 351 009a FF3B     		subs	r3, r3, #255
 352 009c 0B61     		str	r3, [r1, #16]
1017:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
 353              		.loc 1 1017 5 is_stmt 1 view .LVU101
 354 009e A020     		movs	r0, #160
 355 00a0 C005     		lsls	r0, r0, #23
 356 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 357              	.LVL23:
1018:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO5 :  /* Configure PA13 as the clock output. Note:PA13 is SWD_SWDIO Pin */
 358              		.loc 1 1018 5 view .LVU102
 359 00a6 CEE7     		b	.L22
 360              	.LVL24:
 361              	.L18:
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 362              		.loc 1 1020 5 view .LVU103
 363              	.LBB5:
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 364              		.loc 1 1020 5 view .LVU104
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 365              		.loc 1 1020 5 view .LVU105
 366 00a8 274A     		ldr	r2, .L23+4
 367 00aa 516B     		ldr	r1, [r2, #52]
 368              	.LVL25:
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 369              		.loc 1 1020 5 is_stmt 0 view .LVU106
 370 00ac 0123     		movs	r3, #1
 371 00ae 1943     		orrs	r1, r3
 372 00b0 5163     		str	r1, [r2, #52]
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 373              		.loc 1 1020 5 is_stmt 1 view .LVU107
 374 00b2 526B     		ldr	r2, [r2, #52]
 375 00b4 1340     		ands	r3, r2
 376 00b6 0393     		str	r3, [sp, #12]
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
ARM GAS  /tmp/cc6knUp2.s 			page 27


 377              		.loc 1 1020 5 view .LVU108
 378 00b8 039B     		ldr	r3, [sp, #12]
 379              	.LBE5:
1020:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 380              		.loc 1 1020 5 view .LVU109
1021:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
 381              		.loc 1 1021 5 view .LVU110
1021:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
 382              		.loc 1 1021 25 is_stmt 0 view .LVU111
 383 00ba 07A9     		add	r1, sp, #28
 384 00bc 8023     		movs	r3, #128
 385 00be 9B01     		lsls	r3, r3, #6
 386 00c0 0793     		str	r3, [sp, #28]
1022:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 387              		.loc 1 1022 5 is_stmt 1 view .LVU112
1022:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 388              		.loc 1 1022 31 is_stmt 0 view .LVU113
 389 00c2 0F23     		movs	r3, #15
 390 00c4 0B61     		str	r3, [r1, #16]
1023:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
 391              		.loc 1 1023 5 is_stmt 1 view .LVU114
 392 00c6 A020     		movs	r0, #160
 393 00c8 C005     		lsls	r0, r0, #23
 394 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 395              	.LVL26:
1024:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO6 :  /* Configure PA14 as the clock output. Note:PA14 is SWD_SWCLK Pin */
 396              		.loc 1 1024 5 view .LVU115
 397 00ce BAE7     		b	.L22
 398              	.LVL27:
 399              	.L17:
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 400              		.loc 1 1026 5 view .LVU116
 401              	.LBB6:
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 402              		.loc 1 1026 5 view .LVU117
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 403              		.loc 1 1026 5 view .LVU118
 404 00d0 1D4A     		ldr	r2, .L23+4
 405 00d2 516B     		ldr	r1, [r2, #52]
 406              	.LVL28:
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 407              		.loc 1 1026 5 is_stmt 0 view .LVU119
 408 00d4 0123     		movs	r3, #1
 409 00d6 1943     		orrs	r1, r3
 410 00d8 5163     		str	r1, [r2, #52]
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 411              		.loc 1 1026 5 is_stmt 1 view .LVU120
 412 00da 526B     		ldr	r2, [r2, #52]
 413 00dc 1340     		ands	r3, r2
 414 00de 0493     		str	r3, [sp, #16]
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 415              		.loc 1 1026 5 view .LVU121
 416 00e0 049B     		ldr	r3, [sp, #16]
 417              	.LBE6:
1026:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 418              		.loc 1 1026 5 view .LVU122
1027:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
ARM GAS  /tmp/cc6knUp2.s 			page 28


 419              		.loc 1 1027 5 view .LVU123
1027:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF15_MCO;
 420              		.loc 1 1027 25 is_stmt 0 view .LVU124
 421 00e2 07A9     		add	r1, sp, #28
 422 00e4 8023     		movs	r3, #128
 423 00e6 DB01     		lsls	r3, r3, #7
 424 00e8 0793     		str	r3, [sp, #28]
1028:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 425              		.loc 1 1028 5 is_stmt 1 view .LVU125
1028:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 426              		.loc 1 1028 31 is_stmt 0 view .LVU126
 427 00ea 0F23     		movs	r3, #15
 428 00ec 0B61     		str	r3, [r1, #16]
1029:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
 429              		.loc 1 1029 5 is_stmt 1 view .LVU127
 430 00ee A020     		movs	r0, #160
 431 00f0 C005     		lsls	r0, r0, #23
 432 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 433              	.LVL29:
1030:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO7 :  /* Configure PF02 as the clock output. Note:Defaults to the reset pin, Optionbyt
 434              		.loc 1 1030 5 view .LVU128
 435 00f6 A6E7     		b	.L22
 436              	.LVL30:
 437              	.L15:
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 438              		.loc 1 1032 5 view .LVU129
 439              	.LBB7:
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 440              		.loc 1 1032 5 view .LVU130
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 441              		.loc 1 1032 5 view .LVU131
 442 00f8 134A     		ldr	r2, .L23+4
 443 00fa 516B     		ldr	r1, [r2, #52]
 444              	.LVL31:
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 445              		.loc 1 1032 5 is_stmt 0 view .LVU132
 446 00fc 2023     		movs	r3, #32
 447 00fe 1943     		orrs	r1, r3
 448 0100 5163     		str	r1, [r2, #52]
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 449              		.loc 1 1032 5 is_stmt 1 view .LVU133
 450 0102 526B     		ldr	r2, [r2, #52]
 451 0104 1340     		ands	r3, r2
 452 0106 0593     		str	r3, [sp, #20]
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 453              		.loc 1 1032 5 view .LVU134
 454 0108 059B     		ldr	r3, [sp, #20]
 455              	.LBE7:
1032:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 456              		.loc 1 1032 5 view .LVU135
1033:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_MCO;
 457              		.loc 1 1033 5 view .LVU136
1033:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_MCO;
 458              		.loc 1 1033 25 is_stmt 0 view .LVU137
 459 010a 07A9     		add	r1, sp, #28
 460 010c 0423     		movs	r3, #4
 461 010e 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/cc6knUp2.s 			page 29


1034:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 462              		.loc 1 1034 5 is_stmt 1 view .LVU138
1034:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 463              		.loc 1 1034 31 is_stmt 0 view .LVU139
 464 0110 0233     		adds	r3, r3, #2
 465 0112 0B61     		str	r3, [r1, #16]
1035:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
 466              		.loc 1 1035 5 is_stmt 1 view .LVU140
 467 0114 0E48     		ldr	r0, .L23+12
 468 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 469              	.LVL32:
1036:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   case RCC_MCO1 :  /* PA08 */
 470              		.loc 1 1036 5 view .LVU141
 471 011a 94E7     		b	.L22
 472              	.LVL33:
 473              	.L14:
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 474              		.loc 1 1039 5 view .LVU142
 475              	.LBB8:
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 476              		.loc 1 1039 5 view .LVU143
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 477              		.loc 1 1039 5 view .LVU144
 478 011c 0A4B     		ldr	r3, .L23+4
 479 011e 5A6B     		ldr	r2, [r3, #52]
 480 0120 0121     		movs	r1, #1
 481              	.LVL34:
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 482              		.loc 1 1039 5 is_stmt 0 view .LVU145
 483 0122 0A43     		orrs	r2, r1
 484 0124 5A63     		str	r2, [r3, #52]
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 485              		.loc 1 1039 5 is_stmt 1 view .LVU146
 486 0126 5B6B     		ldr	r3, [r3, #52]
 487 0128 0B40     		ands	r3, r1
 488 012a 0693     		str	r3, [sp, #24]
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 489              		.loc 1 1039 5 view .LVU147
 490 012c 069B     		ldr	r3, [sp, #24]
 491              	.LBE8:
1039:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 492              		.loc 1 1039 5 view .LVU148
1040:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_MCO;
 493              		.loc 1 1040 5 view .LVU149
1040:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_MCO;
 494              		.loc 1 1040 25 is_stmt 0 view .LVU150
 495 012e 07A9     		add	r1, sp, #28
 496 0130 8023     		movs	r3, #128
 497 0132 5B00     		lsls	r3, r3, #1
 498 0134 0793     		str	r3, [sp, #28]
1041:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 499              		.loc 1 1041 5 is_stmt 1 view .LVU151
1041:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 500              		.loc 1 1041 31 is_stmt 0 view .LVU152
 501 0136 FB3B     		subs	r3, r3, #251
 502 0138 0B61     		str	r3, [r1, #16]
1042:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     break;
ARM GAS  /tmp/cc6knUp2.s 			page 30


 503              		.loc 1 1042 5 is_stmt 1 view .LVU153
 504 013a A020     		movs	r0, #160
 505 013c C005     		lsls	r0, r0, #23
 506 013e FFF7FEFF 		bl	HAL_GPIO_Init
 507              	.LVL35:
1043:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 508              		.loc 1 1043 5 view .LVU154
 509 0142 80E7     		b	.L22
 510              	.L24:
 511              		.align	2
 512              	.L23:
 513 0144 00000000 		.word	.L16
 514 0148 00100240 		.word	1073876992
 515 014c FFFFFF88 		.word	-1996488705
 516 0150 00140050 		.word	1342182400
 517              		.cfi_endproc
 518              	.LFE58:
 520              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 521              		.align	1
 522              		.global	HAL_RCC_GetSysClockFreq
 523              		.syntax unified
 524              		.code	16
 525              		.thumb_func
 527              	HAL_RCC_GetSysClockFreq:
 528              	.LFB59:
1049:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1050:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1051:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1052:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1053:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1054:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1055:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         constant and the selected clock source:
1056:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE/HSIDIV(*)
1057:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1058:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1059:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
1060:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     If SYSCLK source is LSI, function returns values based on LSI_VALUE(***)
1061:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     If SYSCLK source is LSE, function returns values based on LSE_VALUE(****)
1062:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in py32f0xx_hal_conf.h file (default value
1063:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *                8 MHz) but the real value may vary depending on the variations
1064:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *               in voltage and temperature.
1065:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in py32f0xx_hal_conf.h file (default value
1066:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1067:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1068:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *                have wrong result.
1069:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     (***) LSE_VALUE is a constant defined in py32f0xx_hal_conf.h file (default value
1070:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *               32768 Hz).
1071:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note     (****) LSI_VALUE is a constant defined in py32f0xx_hal_conf.h file (default value
1072:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *               32768 Hz).
1073:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1074:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Depending on devices and packages, some clocks may not be available.
1075:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         Refer to device datasheet for clocks availability.
1076:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1077:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1078:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         value for HSE crystal.
1079:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1080:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
ARM GAS  /tmp/cc6knUp2.s 			page 31


1081:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1082:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1083:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1084:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1085:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1086:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1087:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval SYSCLK frequency
1088:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1089:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1090:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 529              		.loc 1 1090 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 24
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533 0000 30B5     		push	{r4, r5, lr}
 534              	.LCFI3:
 535              		.cfi_def_cfa_offset 12
 536              		.cfi_offset 4, -12
 537              		.cfi_offset 5, -8
 538              		.cfi_offset 14, -4
 539 0002 87B0     		sub	sp, sp, #28
 540              	.LCFI4:
 541              		.cfi_def_cfa_offset 40
1091:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t hsidiv;
 542              		.loc 1 1091 3 view .LVU156
1092:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t sysclockfreq;
 543              		.loc 1 1092 3 view .LVU157
1093:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   const uint32_t hsiValue[5] = {4000000,8000000,16000000,22120000,24000000};
 544              		.loc 1 1093 3 view .LVU158
 545              		.loc 1 1093 18 is_stmt 0 view .LVU159
 546 0004 01A8     		add	r0, sp, #4
 547 0006 194B     		ldr	r3, .L32
 548 0008 0200     		movs	r2, r0
 549 000a 1900     		movs	r1, r3
 550 000c 38C9     		ldmia	r1!, {r3, r4, r5}
 551 000e 38C2     		stmia	r2!, {r3, r4, r5}
 552 0010 09C9     		ldmia	r1!, {r0, r3}
 553 0012 09C2     		stmia	r2!, {r0, r3}
1094:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t hsiIndex;
 554              		.loc 1 1094 3 is_stmt 1 view .LVU160
1095:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
1096:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t pllsource;
1097:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1098:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   
1099:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 555              		.loc 1 1099 3 view .LVU161
 556              		.loc 1 1099 7 is_stmt 0 view .LVU162
 557 0014 164B     		ldr	r3, .L32+4
 558 0016 9B68     		ldr	r3, [r3, #8]
 559 0018 3822     		movs	r2, #56
 560 001a 1100     		movs	r1, r2
 561 001c 1940     		ands	r1, r3
 562              		.loc 1 1099 6 view .LVU163
 563 001e 1A42     		tst	r2, r3
 564 0020 10D1     		bne	.L26
1100:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1101:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* HSISYS can be derived for HSI */
ARM GAS  /tmp/cc6knUp2.s 			page 32


1102:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 565              		.loc 1 1102 5 is_stmt 1 view .LVU164
 566              		.loc 1 1102 24 is_stmt 0 view .LVU165
 567 0022 1348     		ldr	r0, .L32+4
 568 0024 0368     		ldr	r3, [r0]
 569              		.loc 1 1102 58 view .LVU166
 570 0026 DB0A     		lsrs	r3, r3, #11
 571 0028 313A     		subs	r2, r2, #49
 572 002a 1340     		ands	r3, r2
 573              	.LVL36:
1103:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1104:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* HSISYS used as system clock source */
1105:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     hsiIndex = (RCC->ICSCR&RCC_ICSCR_HSI_FS_Msk)>>RCC_ICSCR_HSI_FS_Pos;
 574              		.loc 1 1105 5 is_stmt 1 view .LVU167
 575              		.loc 1 1105 20 is_stmt 0 view .LVU168
 576 002c 4068     		ldr	r0, [r0, #4]
 577              		.loc 1 1105 49 view .LVU169
 578 002e 400B     		lsrs	r0, r0, #13
 579              		.loc 1 1105 14 view .LVU170
 580 0030 0240     		ands	r2, r0
 581              	.LVL37:
1106:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (hsiIndex > 4)
 582              		.loc 1 1106 5 is_stmt 1 view .LVU171
 583              		.loc 1 1106 8 is_stmt 0 view .LVU172
 584 0032 042A     		cmp	r2, #4
 585 0034 00D8     		bhi	.L27
1105:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     if (hsiIndex > 4)
 586              		.loc 1 1105 14 view .LVU173
 587 0036 1100     		movs	r1, r2
 588              	.L27:
 589              	.LVL38:
1107:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
1108:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       hsiIndex = 0;
1109:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
1110:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     sysclockfreq = (hsiValue[hsiIndex] / hsidiv);
 590              		.loc 1 1110 5 is_stmt 1 view .LVU174
 591              		.loc 1 1110 29 is_stmt 0 view .LVU175
 592 0038 8900     		lsls	r1, r1, #2
 593              	.LVL39:
 594              		.loc 1 1110 29 view .LVU176
 595 003a 01AA     		add	r2, sp, #4
 596 003c 8858     		ldr	r0, [r1, r2]
 597              		.loc 1 1110 18 view .LVU177
 598 003e D840     		lsrs	r0, r0, r3
 599              	.LVL40:
 600              	.L25:
1111:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1112:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
1113:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1114:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* HSE used as system clock source */
1115:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
1116:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1117:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
1118:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
1119:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1120:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
1121:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
ARM GAS  /tmp/cc6knUp2.s 			page 33


1122:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     switch (pllsource)
1123:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
1124:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1125:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       sysclockfreq =  HSE_VALUE  * 2;
1126:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       break;
1127:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1128:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1129:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       hsiIndex = (RCC->ICSCR&RCC_ICSCR_HSI_FS_Msk)>>RCC_ICSCR_HSI_FS_Pos;
1130:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       if (hsiIndex > 4)
1131:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
1132:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         hsiIndex = 0;
1133:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
1134:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       sysclockfreq =  hsiValue[hsiIndex]  * 2;
1135:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       break;
1136:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1137:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     default:                 /* HSI used as PLL clock source */
1138:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       sysclockfreq = hsiValue[4]  * 2;
1139:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       break;
1140:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
1141:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1142:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1143:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)
1144:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
1145:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1146:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* LSE used as system clock source */
1147:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     sysclockfreq = LSE_VALUE;
1148:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1149:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1150:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
1151:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1152:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* LSI used as system clock source */
1153:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     sysclockfreq = LSI_VALUE;
1154:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1155:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else
1156:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1157:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     sysclockfreq = 0U;
1158:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1159:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1160:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   return sysclockfreq;
1161:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 601              		.loc 1 1161 1 view .LVU178
 602 0040 07B0     		add	sp, sp, #28
 603              		@ sp needed
 604 0042 30BD     		pop	{r4, r5, pc}
 605              	.L26:
1112:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 606              		.loc 1 1112 8 is_stmt 1 view .LVU179
1112:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 607              		.loc 1 1112 12 is_stmt 0 view .LVU180
 608 0044 0A4B     		ldr	r3, .L32+4
 609 0046 9A68     		ldr	r2, [r3, #8]
 610 0048 3823     		movs	r3, #56
 611 004a 1340     		ands	r3, r2
1112:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 612              		.loc 1 1112 11 view .LVU181
 613 004c 082B     		cmp	r3, #8
 614 004e 0AD0     		beq	.L29
ARM GAS  /tmp/cc6knUp2.s 			page 34


1150:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 615              		.loc 1 1150 8 is_stmt 1 view .LVU182
1150:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 616              		.loc 1 1150 12 is_stmt 0 view .LVU183
 617 0050 074B     		ldr	r3, .L32+4
 618 0052 9A68     		ldr	r2, [r3, #8]
 619 0054 3823     		movs	r3, #56
 620 0056 1340     		ands	r3, r2
1150:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 621              		.loc 1 1150 11 view .LVU184
 622 0058 182B     		cmp	r3, #24
 623 005a 01D0     		beq	.L31
1157:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 624              		.loc 1 1157 18 view .LVU185
 625 005c 0020     		movs	r0, #0
 626              	.LVL41:
1160:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 627              		.loc 1 1160 3 is_stmt 1 view .LVU186
1160:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 628              		.loc 1 1160 10 is_stmt 0 view .LVU187
 629 005e EFE7     		b	.L25
 630              	.LVL42:
 631              	.L31:
1153:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 632              		.loc 1 1153 18 view .LVU188
 633 0060 8020     		movs	r0, #128
 634 0062 0002     		lsls	r0, r0, #8
 635 0064 ECE7     		b	.L25
 636              	.L29:
1115:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 637              		.loc 1 1115 18 view .LVU189
 638 0066 0348     		ldr	r0, .L32+8
 639 0068 EAE7     		b	.L25
 640              	.L33:
 641 006a C046     		.align	2
 642              	.L32:
 643 006c 00000000 		.word	.LANCHOR0
 644 0070 00100240 		.word	1073876992
 645 0074 00366E01 		.word	24000000
 646              		.cfi_endproc
 647              	.LFE59:
 649              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 650              		.align	1
 651              		.global	HAL_RCC_OscConfig
 652              		.syntax unified
 653              		.code	16
 654              		.thumb_func
 656              	HAL_RCC_OscConfig:
 657              	.LVL43:
 658              	.LFB56:
 299:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t tickstart;
 659              		.loc 1 299 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 299:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t tickstart;
 663              		.loc 1 299 1 is_stmt 0 view .LVU191
ARM GAS  /tmp/cc6knUp2.s 			page 35


 664 0000 70B5     		push	{r4, r5, r6, lr}
 665              	.LCFI5:
 666              		.cfi_def_cfa_offset 16
 667              		.cfi_offset 4, -16
 668              		.cfi_offset 5, -12
 669              		.cfi_offset 6, -8
 670              		.cfi_offset 14, -4
 671 0002 041E     		subs	r4, r0, #0
 300:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t temp_sysclksrc;
 672              		.loc 1 300 3 is_stmt 1 view .LVU192
 301:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 673              		.loc 1 301 3 view .LVU193
 306:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 674              		.loc 1 306 3 view .LVU194
 306:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 675              		.loc 1 306 6 is_stmt 0 view .LVU195
 676 0004 00D1     		bne	.LCB585
 677 0006 18E1     		b	.L63	@long jump
 678              	.LCB585:
 312:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 679              		.loc 1 312 3 is_stmt 1 view .LVU196
 315:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 680              		.loc 1 315 3 view .LVU197
 315:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 681              		.loc 1 315 26 is_stmt 0 view .LVU198
 682 0008 0368     		ldr	r3, [r0]
 315:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 683              		.loc 1 315 6 view .LVU199
 684 000a DB07     		lsls	r3, r3, #31
 685 000c 3DD5     		bpl	.L36
 318:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 686              		.loc 1 318 5 is_stmt 1 view .LVU200
 320:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 687              		.loc 1 320 5 view .LVU201
 320:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 688              		.loc 1 320 22 is_stmt 0 view .LVU202
 689 000e 934B     		ldr	r3, .L92
 690 0010 9A68     		ldr	r2, [r3, #8]
 320:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 691              		.loc 1 320 20 view .LVU203
 692 0012 3823     		movs	r3, #56
 693 0014 1340     		ands	r3, r2
 694              	.LVL44:
 327:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 695              		.loc 1 327 5 is_stmt 1 view .LVU204
 327:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 696              		.loc 1 327 8 is_stmt 0 view .LVU205
 697 0016 082B     		cmp	r3, #8
 698 0018 2FD0     		beq	.L82
 338:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 699              		.loc 1 338 7 is_stmt 1 view .LVU206
 338:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 700              		.loc 1 338 28 is_stmt 0 view .LVU207
 701 001a 4368     		ldr	r3, [r0, #4]
 702              	.LVL45:
 338:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 703              		.loc 1 338 10 view .LVU208
ARM GAS  /tmp/cc6knUp2.s 			page 36


 704 001c 002B     		cmp	r3, #0
 705 001e 09D0     		beq	.L38
 340:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         
 706              		.loc 1 340 9 is_stmt 1 view .LVU209
 342:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 707              		.loc 1 342 9 view .LVU210
 342:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 708              		.loc 1 342 30 is_stmt 0 view .LVU211
 709 0020 8368     		ldr	r3, [r0, #8]
 342:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 710              		.loc 1 342 12 view .LVU212
 711 0022 002B     		cmp	r3, #0
 712 0024 00D1     		bne	.LCB612
 713 0026 0CE1     		b	.L65	@long jump
 714              	.LCB612:
 344:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         } else
 715              		.loc 1 344 11 is_stmt 1 view .LVU213
 716 0028 8C49     		ldr	r1, .L92
 717 002a 0A69     		ldr	r2, [r1, #16]
 718              	.LVL46:
 344:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         } else
 719              		.loc 1 344 11 is_stmt 0 view .LVU214
 720 002c 0C20     		movs	r0, #12
 721              	.LVL47:
 344:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         } else
 722              		.loc 1 344 11 view .LVU215
 723 002e 8243     		bics	r2, r0
 724 0030 1343     		orrs	r3, r2
 725 0032 0B61     		str	r3, [r1, #16]
 726              	.L38:
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 727              		.loc 1 352 7 is_stmt 1 view .LVU216
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 728              		.loc 1 352 7 view .LVU217
 729 0034 6368     		ldr	r3, [r4, #4]
 730 0036 8022     		movs	r2, #128
 731 0038 5202     		lsls	r2, r2, #9
 732 003a 9342     		cmp	r3, r2
 733 003c 4AD0     		beq	.L83
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 734              		.loc 1 352 7 discriminator 2 view .LVU218
 735 003e A022     		movs	r2, #160
 736 0040 D202     		lsls	r2, r2, #11
 737 0042 9342     		cmp	r3, r2
 738 0044 4DD0     		beq	.L84
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 739              		.loc 1 352 7 discriminator 5 view .LVU219
 740 0046 854B     		ldr	r3, .L92
 741 0048 1A68     		ldr	r2, [r3]
 742 004a 8549     		ldr	r1, .L92+4
 743 004c 0A40     		ands	r2, r1
 744 004e 1A60     		str	r2, [r3]
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 745              		.loc 1 352 7 view .LVU220
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 746              		.loc 1 352 7 is_stmt 0 discriminator 5 view .LVU221
 747 0050 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/cc6knUp2.s 			page 37


 748 0052 8449     		ldr	r1, .L92+8
 749 0054 0A40     		ands	r2, r1
 750 0056 1A60     		str	r2, [r3]
 751              	.L40:
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 752              		.loc 1 352 7 is_stmt 1 discriminator 7 view .LVU222
 355:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 753              		.loc 1 355 7 view .LVU223
 355:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 754              		.loc 1 355 28 is_stmt 0 view .LVU224
 755 0058 6368     		ldr	r3, [r4, #4]
 355:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 756              		.loc 1 355 10 view .LVU225
 757 005a 002B     		cmp	r3, #0
 758 005c 4DD0     		beq	.L42
 359:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 759              		.loc 1 359 9 is_stmt 1 view .LVU226
 359:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 760              		.loc 1 359 21 is_stmt 0 view .LVU227
 761 005e FFF7FEFF 		bl	HAL_GetTick
 762              	.LVL48:
 763 0062 0500     		movs	r5, r0
 764              	.LVL49:
 362:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 765              		.loc 1 362 9 is_stmt 1 view .LVU228
 766              	.L43:
 362:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 767              		.loc 1 362 49 view .LVU229
 362:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 768              		.loc 1 362 16 is_stmt 0 view .LVU230
 769 0064 7D4B     		ldr	r3, .L92
 770 0066 1B68     		ldr	r3, [r3]
 362:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 771              		.loc 1 362 49 view .LVU231
 772 0068 9B03     		lsls	r3, r3, #14
 773 006a 0ED4     		bmi	.L36
 364:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 774              		.loc 1 364 11 is_stmt 1 view .LVU232
 364:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 775              		.loc 1 364 16 is_stmt 0 view .LVU233
 776 006c FFF7FEFF 		bl	HAL_GetTick
 777              	.LVL50:
 364:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 778              		.loc 1 364 30 discriminator 1 view .LVU234
 779 0070 401B     		subs	r0, r0, r5
 364:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 780              		.loc 1 364 14 discriminator 1 view .LVU235
 781 0072 C828     		cmp	r0, #200
 782 0074 F6D9     		bls	.L43
 366:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 783              		.loc 1 366 20 view .LVU236
 784 0076 0320     		movs	r0, #3
 785 0078 EAE0     		b	.L35
 786              	.LVL51:
 787              	.L82:
 330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 788              		.loc 1 330 7 is_stmt 1 view .LVU237
ARM GAS  /tmp/cc6knUp2.s 			page 38


 330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 789              		.loc 1 330 12 is_stmt 0 view .LVU238
 790 007a 784B     		ldr	r3, .L92
 791              	.LVL52:
 330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 792              		.loc 1 330 12 view .LVU239
 793 007c 1B68     		ldr	r3, [r3]
 330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 794              		.loc 1 330 10 view .LVU240
 795 007e 9B03     		lsls	r3, r3, #14
 796 0080 03D5     		bpl	.L36
 330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 797              		.loc 1 330 73 discriminator 1 view .LVU241
 798 0082 4368     		ldr	r3, [r0, #4]
 330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 799              		.loc 1 330 52 discriminator 1 view .LVU242
 800 0084 002B     		cmp	r3, #0
 801 0086 00D1     		bne	.LCB693
 802 0088 D9E0     		b	.L85	@long jump
 803              	.LCB693:
 804              	.LVL53:
 805              	.L36:
 388:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 806              		.loc 1 388 3 is_stmt 1 view .LVU243
 388:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 807              		.loc 1 388 26 is_stmt 0 view .LVU244
 808 008a 2368     		ldr	r3, [r4]
 388:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 809              		.loc 1 388 6 view .LVU245
 810 008c 9B07     		lsls	r3, r3, #30
 811 008e 5DD5     		bpl	.L47
 391:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 812              		.loc 1 391 5 is_stmt 1 view .LVU246
 392:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));
 813              		.loc 1 392 5 view .LVU247
 393:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 814              		.loc 1 393 5 view .LVU248
 396:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 815              		.loc 1 396 5 view .LVU249
 396:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 816              		.loc 1 396 22 is_stmt 0 view .LVU250
 817 0090 724B     		ldr	r3, .L92
 818 0092 9B68     		ldr	r3, [r3, #8]
 396:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
 819              		.loc 1 396 20 view .LVU251
 820 0094 3822     		movs	r2, #56
 821              	.LVL54:
 401:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 822              		.loc 1 401 5 is_stmt 1 view .LVU252
 401:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 823              		.loc 1 401 8 is_stmt 0 view .LVU253
 824 0096 1A42     		tst	r2, r3
 825 0098 77D1     		bne	.L48
 405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 826              		.loc 1 405 7 is_stmt 1 view .LVU254
 405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 827              		.loc 1 405 12 is_stmt 0 view .LVU255
ARM GAS  /tmp/cc6knUp2.s 			page 39


 828 009a 704B     		ldr	r3, .L92
 829              	.LVL55:
 405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 830              		.loc 1 405 12 view .LVU256
 831 009c 1B68     		ldr	r3, [r3]
 405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 832              		.loc 1 405 10 view .LVU257
 833 009e 5B05     		lsls	r3, r3, #21
 834 00a0 03D5     		bpl	.L49
 405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 835              		.loc 1 405 73 discriminator 1 view .LVU258
 836 00a2 E368     		ldr	r3, [r4, #12]
 405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 837              		.loc 1 405 52 discriminator 1 view .LVU259
 838 00a4 002B     		cmp	r3, #0
 839 00a6 00D1     		bne	.LCB725
 840 00a8 CDE0     		b	.L68	@long jump
 841              	.LCB725:
 842              	.L49:
 413:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 843              		.loc 1 413 9 is_stmt 1 view .LVU260
 844 00aa 6C4A     		ldr	r2, .L92
 413:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 845              		.loc 1 413 9 is_stmt 0 view .LVU261
 846 00ac 5368     		ldr	r3, [r2, #4]
 847 00ae 1B0C     		lsrs	r3, r3, #16
 848 00b0 1B04     		lsls	r3, r3, #16
 849 00b2 6169     		ldr	r1, [r4, #20]
 850 00b4 0B43     		orrs	r3, r1
 851 00b6 5360     		str	r3, [r2, #4]
 416:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 852              		.loc 1 416 9 is_stmt 1 view .LVU262
 416:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 853              		.loc 1 416 21 is_stmt 0 view .LVU263
 854 00b8 FFF7FEFF 		bl	HAL_GetTick
 855              	.LVL56:
 856 00bc 0500     		movs	r5, r0
 857              	.LVL57:
 419:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 858              		.loc 1 419 9 is_stmt 1 view .LVU264
 859              	.L50:
 419:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 860              		.loc 1 419 49 view .LVU265
 419:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 861              		.loc 1 419 16 is_stmt 0 view .LVU266
 862 00be 674B     		ldr	r3, .L92
 863 00c0 1B68     		ldr	r3, [r3]
 419:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 864              		.loc 1 419 49 view .LVU267
 865 00c2 5B05     		lsls	r3, r3, #21
 866 00c4 27D4     		bmi	.L86
 421:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 867              		.loc 1 421 11 is_stmt 1 view .LVU268
 421:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 868              		.loc 1 421 16 is_stmt 0 view .LVU269
 869 00c6 FFF7FEFF 		bl	HAL_GetTick
 870              	.LVL58:
ARM GAS  /tmp/cc6knUp2.s 			page 40


 421:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 871              		.loc 1 421 30 discriminator 1 view .LVU270
 872 00ca 401B     		subs	r0, r0, r5
 421:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 873              		.loc 1 421 14 discriminator 1 view .LVU271
 874 00cc 0228     		cmp	r0, #2
 875 00ce F6D9     		bls	.L50
 423:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 876              		.loc 1 423 20 view .LVU272
 877 00d0 0320     		movs	r0, #3
 878 00d2 BDE0     		b	.L35
 879              	.LVL59:
 880              	.L83:
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 881              		.loc 1 352 7 is_stmt 1 discriminator 1 view .LVU273
 882 00d4 614A     		ldr	r2, .L92
 883 00d6 1168     		ldr	r1, [r2]
 884 00d8 8023     		movs	r3, #128
 885 00da 5B02     		lsls	r3, r3, #9
 886 00dc 0B43     		orrs	r3, r1
 887 00de 1360     		str	r3, [r2]
 888 00e0 BAE7     		b	.L40
 889              	.L84:
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 890              		.loc 1 352 7 discriminator 4 view .LVU274
 891 00e2 5E4B     		ldr	r3, .L92
 892 00e4 1968     		ldr	r1, [r3]
 893 00e6 8022     		movs	r2, #128
 894 00e8 D202     		lsls	r2, r2, #11
 895 00ea 0A43     		orrs	r2, r1
 896 00ec 1A60     		str	r2, [r3]
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 897              		.loc 1 352 7 view .LVU275
 352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 898              		.loc 1 352 7 is_stmt 0 discriminator 4 view .LVU276
 899 00ee 1968     		ldr	r1, [r3]
 900 00f0 8022     		movs	r2, #128
 901 00f2 5202     		lsls	r2, r2, #9
 902 00f4 0A43     		orrs	r2, r1
 903 00f6 1A60     		str	r2, [r3]
 904 00f8 AEE7     		b	.L40
 905              	.L42:
 374:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 906              		.loc 1 374 9 is_stmt 1 view .LVU277
 374:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 907              		.loc 1 374 21 is_stmt 0 view .LVU278
 908 00fa FFF7FEFF 		bl	HAL_GetTick
 909              	.LVL60:
 910 00fe 0500     		movs	r5, r0
 911              	.LVL61:
 377:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 912              		.loc 1 377 9 is_stmt 1 view .LVU279
 913              	.L45:
 377:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 914              		.loc 1 377 49 view .LVU280
 377:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 915              		.loc 1 377 16 is_stmt 0 view .LVU281
ARM GAS  /tmp/cc6knUp2.s 			page 41


 916 0100 564B     		ldr	r3, .L92
 917 0102 1B68     		ldr	r3, [r3]
 377:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 918              		.loc 1 377 49 view .LVU282
 919 0104 9B03     		lsls	r3, r3, #14
 920 0106 C0D5     		bpl	.L36
 379:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 921              		.loc 1 379 11 is_stmt 1 view .LVU283
 379:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 922              		.loc 1 379 16 is_stmt 0 view .LVU284
 923 0108 FFF7FEFF 		bl	HAL_GetTick
 924              	.LVL62:
 379:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 925              		.loc 1 379 30 discriminator 1 view .LVU285
 926 010c 401B     		subs	r0, r0, r5
 379:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 927              		.loc 1 379 14 discriminator 1 view .LVU286
 928 010e C828     		cmp	r0, #200
 929 0110 F6D9     		bls	.L45
 381:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 930              		.loc 1 381 20 view .LVU287
 931 0112 0320     		movs	r0, #3
 932 0114 9CE0     		b	.L35
 933              	.L86:
 427:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 934              		.loc 1 427 9 is_stmt 1 view .LVU288
 430:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 935              		.loc 1 430 11 view .LVU289
 936 0116 514D     		ldr	r5, .L92
 937              	.LVL63:
 430:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 938              		.loc 1 430 11 is_stmt 0 view .LVU290
 939 0118 2B68     		ldr	r3, [r5]
 940 011a 534A     		ldr	r2, .L92+12
 941 011c 1340     		ands	r3, r2
 942 011e 2269     		ldr	r2, [r4, #16]
 943 0120 1343     		orrs	r3, r2
 944 0122 2B60     		str	r3, [r5]
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 945              		.loc 1 433 11 is_stmt 1 view .LVU291
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 946              		.loc 1 433 30 is_stmt 0 view .LVU292
 947 0124 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 948              	.LVL64:
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 949              		.loc 1 433 79 discriminator 1 view .LVU293
 950 0128 AA68     		ldr	r2, [r5, #8]
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 951              		.loc 1 433 103 discriminator 1 view .LVU294
 952 012a 120A     		lsrs	r2, r2, #8
 953 012c 0F23     		movs	r3, #15
 954 012e 1340     		ands	r3, r2
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 955              		.loc 1 433 74 discriminator 1 view .LVU295
 956 0130 4E4A     		ldr	r2, .L92+16
 957 0132 9B00     		lsls	r3, r3, #2
 958 0134 9A58     		ldr	r2, [r3, r2]
ARM GAS  /tmp/cc6knUp2.s 			page 42


 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 959              		.loc 1 433 126 discriminator 1 view .LVU296
 960 0136 1F23     		movs	r3, #31
 961 0138 1340     		ands	r3, r2
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 962              		.loc 1 433 56 discriminator 1 view .LVU297
 963 013a D840     		lsrs	r0, r0, r3
 433:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 964              		.loc 1 433 27 discriminator 1 view .LVU298
 965 013c 4C4B     		ldr	r3, .L92+20
 966 013e 1860     		str	r0, [r3]
 437:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 967              		.loc 1 437 9 is_stmt 1 view .LVU299
 437:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 968              		.loc 1 437 13 is_stmt 0 view .LVU300
 969 0140 4C4B     		ldr	r3, .L92+24
 970 0142 1868     		ldr	r0, [r3]
 971 0144 FFF7FEFF 		bl	HAL_InitTick
 972              	.LVL65:
 437:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 973              		.loc 1 437 12 discriminator 1 view .LVU301
 974 0148 0028     		cmp	r0, #0
 975 014a 7ED1     		bne	.L87
 976              	.LVL66:
 977              	.L47:
 489:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 978              		.loc 1 489 3 is_stmt 1 view .LVU302
 489:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 979              		.loc 1 489 26 is_stmt 0 view .LVU303
 980 014c 2368     		ldr	r3, [r4]
 489:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 981              		.loc 1 489 6 view .LVU304
 982 014e 1B07     		lsls	r3, r3, #28
 983 0150 7DD5     		bpl	.L73
 492:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 984              		.loc 1 492 5 is_stmt 1 view .LVU305
 495:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 985              		.loc 1 495 5 view .LVU306
 495:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 986              		.loc 1 495 9 is_stmt 0 view .LVU307
 987 0152 424B     		ldr	r3, .L92
 988 0154 9A68     		ldr	r2, [r3, #8]
 989 0156 3823     		movs	r3, #56
 990 0158 1340     		ands	r3, r2
 495:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 991              		.loc 1 495 8 view .LVU308
 992 015a 182B     		cmp	r3, #24
 993 015c 4DD0     		beq	.L88
 506:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 994              		.loc 1 506 7 is_stmt 1 view .LVU309
 506:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 995              		.loc 1 506 28 is_stmt 0 view .LVU310
 996 015e A369     		ldr	r3, [r4, #24]
 506:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 997              		.loc 1 506 10 view .LVU311
 998 0160 002B     		cmp	r3, #0
 999 0162 55D0     		beq	.L58
ARM GAS  /tmp/cc6knUp2.s 			page 43


 509:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1000              		.loc 1 509 9 is_stmt 1 view .LVU312
 1001 0164 3D4A     		ldr	r2, .L92
 1002 0166 136E     		ldr	r3, [r2, #96]
 1003 0168 0121     		movs	r1, #1
 1004 016a 0B43     		orrs	r3, r1
 1005 016c 1366     		str	r3, [r2, #96]
 512:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1006              		.loc 1 512 9 view .LVU313
 512:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1007              		.loc 1 512 21 is_stmt 0 view .LVU314
 1008 016e FFF7FEFF 		bl	HAL_GetTick
 1009              	.LVL67:
 1010 0172 0400     		movs	r4, r0
 1011              	.LVL68:
 515:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1012              		.loc 1 515 9 is_stmt 1 view .LVU315
 1013              	.L59:
 515:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1014              		.loc 1 515 51 view .LVU316
 515:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1015              		.loc 1 515 16 is_stmt 0 view .LVU317
 1016 0174 394B     		ldr	r3, .L92
 1017 0176 1B6E     		ldr	r3, [r3, #96]
 515:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1018              		.loc 1 515 51 view .LVU318
 1019 0178 9B07     		lsls	r3, r3, #30
 1020 017a 47D4     		bmi	.L89
 517:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1021              		.loc 1 517 11 is_stmt 1 view .LVU319
 517:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1022              		.loc 1 517 16 is_stmt 0 view .LVU320
 1023 017c FFF7FEFF 		bl	HAL_GetTick
 1024              	.LVL69:
 517:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1025              		.loc 1 517 30 discriminator 1 view .LVU321
 1026 0180 001B     		subs	r0, r0, r4
 517:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1027              		.loc 1 517 14 discriminator 1 view .LVU322
 1028 0182 0228     		cmp	r0, #2
 1029 0184 F6D9     		bls	.L59
 519:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 1030              		.loc 1 519 20 view .LVU323
 1031 0186 0320     		movs	r0, #3
 1032 0188 62E0     		b	.L35
 1033              	.LVL70:
 1034              	.L48:
 446:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1035              		.loc 1 446 7 is_stmt 1 view .LVU324
 446:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1036              		.loc 1 446 28 is_stmt 0 view .LVU325
 1037 018a E368     		ldr	r3, [r4, #12]
 1038              	.LVL71:
 446:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1039              		.loc 1 446 10 view .LVU326
 1040 018c 002B     		cmp	r3, #0
 1041 018e 21D0     		beq	.L52
ARM GAS  /tmp/cc6knUp2.s 			page 44


 449:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1042              		.loc 1 449 9 is_stmt 1 view .LVU327
 1043 0190 324A     		ldr	r2, .L92
 449:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1044              		.loc 1 449 9 is_stmt 0 view .LVU328
 1045 0192 1368     		ldr	r3, [r2]
 1046 0194 3449     		ldr	r1, .L92+12
 1047 0196 0B40     		ands	r3, r1
 1048 0198 2169     		ldr	r1, [r4, #16]
 1049 019a 0B43     		orrs	r3, r1
 1050 019c 1360     		str	r3, [r2]
 452:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1051              		.loc 1 452 9 is_stmt 1 view .LVU329
 1052 019e 1168     		ldr	r1, [r2]
 1053 01a0 8023     		movs	r3, #128
 1054 01a2 5B00     		lsls	r3, r3, #1
 1055 01a4 0B43     		orrs	r3, r1
 1056 01a6 1360     		str	r3, [r2]
 455:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1057              		.loc 1 455 9 view .LVU330
 455:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1058              		.loc 1 455 21 is_stmt 0 view .LVU331
 1059 01a8 FFF7FEFF 		bl	HAL_GetTick
 1060              	.LVL72:
 1061 01ac 0500     		movs	r5, r0
 1062              	.LVL73:
 458:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1063              		.loc 1 458 9 is_stmt 1 view .LVU332
 1064              	.L53:
 458:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1065              		.loc 1 458 49 view .LVU333
 458:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1066              		.loc 1 458 16 is_stmt 0 view .LVU334
 1067 01ae 2B4B     		ldr	r3, .L92
 1068 01b0 1B68     		ldr	r3, [r3]
 458:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1069              		.loc 1 458 49 view .LVU335
 1070 01b2 5B05     		lsls	r3, r3, #21
 1071 01b4 06D4     		bmi	.L90
 460:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1072              		.loc 1 460 11 is_stmt 1 view .LVU336
 460:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1073              		.loc 1 460 16 is_stmt 0 view .LVU337
 1074 01b6 FFF7FEFF 		bl	HAL_GetTick
 1075              	.LVL74:
 460:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1076              		.loc 1 460 30 discriminator 1 view .LVU338
 1077 01ba 401B     		subs	r0, r0, r5
 460:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1078              		.loc 1 460 14 discriminator 1 view .LVU339
 1079 01bc 0228     		cmp	r0, #2
 1080 01be F6D9     		bls	.L53
 462:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 1081              		.loc 1 462 20 view .LVU340
 1082 01c0 0320     		movs	r0, #3
 1083 01c2 45E0     		b	.L35
 1084              	.L90:
ARM GAS  /tmp/cc6knUp2.s 			page 45


 467:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1085              		.loc 1 467 9 is_stmt 1 view .LVU341
 1086 01c4 254A     		ldr	r2, .L92
 1087 01c6 5368     		ldr	r3, [r2, #4]
 1088 01c8 1B0C     		lsrs	r3, r3, #16
 1089 01ca 1B04     		lsls	r3, r3, #16
 1090 01cc 6169     		ldr	r1, [r4, #20]
 1091 01ce 0B43     		orrs	r3, r1
 1092 01d0 5360     		str	r3, [r2, #4]
 1093 01d2 BBE7     		b	.L47
 1094              	.LVL75:
 1095              	.L52:
 472:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1096              		.loc 1 472 9 view .LVU342
 1097 01d4 214A     		ldr	r2, .L92
 472:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1098              		.loc 1 472 9 is_stmt 0 view .LVU343
 1099 01d6 1368     		ldr	r3, [r2]
 1100 01d8 2749     		ldr	r1, .L92+28
 1101 01da 0B40     		ands	r3, r1
 1102 01dc 1360     		str	r3, [r2]
 475:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1103              		.loc 1 475 9 is_stmt 1 view .LVU344
 475:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1104              		.loc 1 475 21 is_stmt 0 view .LVU345
 1105 01de FFF7FEFF 		bl	HAL_GetTick
 1106              	.LVL76:
 1107 01e2 0500     		movs	r5, r0
 1108              	.LVL77:
 478:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1109              		.loc 1 478 9 is_stmt 1 view .LVU346
 1110              	.L55:
 478:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1111              		.loc 1 478 49 view .LVU347
 478:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1112              		.loc 1 478 16 is_stmt 0 view .LVU348
 1113 01e4 1D4B     		ldr	r3, .L92
 1114 01e6 1B68     		ldr	r3, [r3]
 478:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1115              		.loc 1 478 49 view .LVU349
 1116 01e8 5B05     		lsls	r3, r3, #21
 1117 01ea AFD5     		bpl	.L47
 480:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1118              		.loc 1 480 11 is_stmt 1 view .LVU350
 480:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1119              		.loc 1 480 16 is_stmt 0 view .LVU351
 1120 01ec FFF7FEFF 		bl	HAL_GetTick
 1121              	.LVL78:
 480:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1122              		.loc 1 480 30 discriminator 1 view .LVU352
 1123 01f0 401B     		subs	r0, r0, r5
 480:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1124              		.loc 1 480 14 discriminator 1 view .LVU353
 1125 01f2 0228     		cmp	r0, #2
 1126 01f4 F6D9     		bls	.L55
 482:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 1127              		.loc 1 482 20 view .LVU354
ARM GAS  /tmp/cc6knUp2.s 			page 46


 1128 01f6 0320     		movs	r0, #3
 1129 01f8 2AE0     		b	.L35
 1130              	.LVL79:
 1131              	.L88:
 498:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1132              		.loc 1 498 7 is_stmt 1 view .LVU355
 498:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1133              		.loc 1 498 17 is_stmt 0 view .LVU356
 1134 01fa 184B     		ldr	r3, .L92
 1135 01fc 1B6E     		ldr	r3, [r3, #96]
 498:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1136              		.loc 1 498 10 view .LVU357
 1137 01fe 9B07     		lsls	r3, r3, #30
 1138 0200 27D5     		bpl	.L74
 498:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1139              		.loc 1 498 70 discriminator 1 view .LVU358
 1140 0202 A369     		ldr	r3, [r4, #24]
 498:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1141              		.loc 1 498 49 discriminator 1 view .LVU359
 1142 0204 002B     		cmp	r3, #0
 1143 0206 26D0     		beq	.L75
 737:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1144              		.loc 1 737 10 view .LVU360
 1145 0208 0020     		movs	r0, #0
 1146 020a 21E0     		b	.L35
 1147              	.LVL80:
 1148              	.L89:
 737:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1149              		.loc 1 737 10 view .LVU361
 1150 020c 0020     		movs	r0, #0
 1151 020e 1FE0     		b	.L35
 1152              	.LVL81:
 1153              	.L58:
 526:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1154              		.loc 1 526 9 is_stmt 1 view .LVU362
 1155 0210 124A     		ldr	r2, .L92
 1156 0212 136E     		ldr	r3, [r2, #96]
 1157 0214 0121     		movs	r1, #1
 1158 0216 8B43     		bics	r3, r1
 1159 0218 1366     		str	r3, [r2, #96]
 529:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1160              		.loc 1 529 9 view .LVU363
 529:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1161              		.loc 1 529 21 is_stmt 0 view .LVU364
 1162 021a FFF7FEFF 		bl	HAL_GetTick
 1163              	.LVL82:
 1164 021e 0400     		movs	r4, r0
 1165              	.LVL83:
 532:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1166              		.loc 1 532 9 is_stmt 1 view .LVU365
 1167              	.L61:
 532:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1168              		.loc 1 532 51 view .LVU366
 532:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1169              		.loc 1 532 16 is_stmt 0 view .LVU367
 1170 0220 0E4B     		ldr	r3, .L92
 1171 0222 1B6E     		ldr	r3, [r3, #96]
ARM GAS  /tmp/cc6knUp2.s 			page 47


 532:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         {
 1172              		.loc 1 532 51 view .LVU368
 1173 0224 9B07     		lsls	r3, r3, #30
 1174 0226 06D5     		bpl	.L91
 534:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1175              		.loc 1 534 11 is_stmt 1 view .LVU369
 534:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1176              		.loc 1 534 16 is_stmt 0 view .LVU370
 1177 0228 FFF7FEFF 		bl	HAL_GetTick
 1178              	.LVL84:
 534:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1179              		.loc 1 534 30 discriminator 1 view .LVU371
 1180 022c 001B     		subs	r0, r0, r4
 534:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           {
 1181              		.loc 1 534 14 discriminator 1 view .LVU372
 1182 022e 0228     		cmp	r0, #2
 1183 0230 F6D9     		bls	.L61
 536:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****           }
 1184              		.loc 1 536 20 view .LVU373
 1185 0232 0320     		movs	r0, #3
 1186 0234 0CE0     		b	.L35
 1187              	.L91:
 737:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1188              		.loc 1 737 10 view .LVU374
 1189 0236 0020     		movs	r0, #0
 1190 0238 0AE0     		b	.L35
 1191              	.LVL85:
 1192              	.L63:
 308:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1193              		.loc 1 308 12 view .LVU375
 1194 023a 0120     		movs	r0, #1
 1195              	.LVL86:
 308:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1196              		.loc 1 308 12 view .LVU376
 1197 023c 08E0     		b	.L35
 1198              	.LVL87:
 1199              	.L85:
 332:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1200              		.loc 1 332 16 view .LVU377
 1201 023e 0120     		movs	r0, #1
 1202              	.LVL88:
 332:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1203              		.loc 1 332 16 view .LVU378
 1204 0240 06E0     		b	.L35
 1205              	.LVL89:
 1206              	.L65:
 347:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 1207              		.loc 1 347 18 view .LVU379
 1208 0242 0120     		movs	r0, #1
 1209              	.LVL90:
 347:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 1210              		.loc 1 347 18 view .LVU380
 1211 0244 04E0     		b	.L35
 1212              	.LVL91:
 1213              	.L68:
 407:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1214              		.loc 1 407 16 view .LVU381
ARM GAS  /tmp/cc6knUp2.s 			page 48


 1215 0246 0120     		movs	r0, #1
 1216 0248 02E0     		b	.L35
 1217              	.LVL92:
 1218              	.L87:
 439:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****         }
 1219              		.loc 1 439 18 view .LVU382
 1220 024a 0120     		movs	r0, #1
 1221 024c 00E0     		b	.L35
 1222              	.LVL93:
 1223              	.L73:
 737:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1224              		.loc 1 737 10 view .LVU383
 1225 024e 0020     		movs	r0, #0
 1226              	.LVL94:
 1227              	.L35:
 738:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1228              		.loc 1 738 1 view .LVU384
 1229              		@ sp needed
 1230 0250 70BD     		pop	{r4, r5, r6, pc}
 1231              	.LVL95:
 1232              	.L74:
 737:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1233              		.loc 1 737 10 view .LVU385
 1234 0252 0020     		movs	r0, #0
 1235 0254 FCE7     		b	.L35
 1236              	.L75:
 500:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1237              		.loc 1 500 16 view .LVU386
 1238 0256 0120     		movs	r0, #1
 1239 0258 FAE7     		b	.L35
 1240              	.L93:
 1241 025a C046     		.align	2
 1242              	.L92:
 1243 025c 00100240 		.word	1073876992
 1244 0260 FFFFFEFF 		.word	-65537
 1245 0264 FFFFFBFF 		.word	-262145
 1246 0268 FFC7FFFF 		.word	-14337
 1247 026c 00000000 		.word	AHBPrescTable
 1248 0270 00000000 		.word	SystemCoreClock
 1249 0274 00000000 		.word	uwTickPrio
 1250 0278 FFFEFFFF 		.word	-257
 1251              		.cfi_endproc
 1252              	.LFE56:
 1254              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1255              		.align	1
 1256              		.global	HAL_RCC_ClockConfig
 1257              		.syntax unified
 1258              		.code	16
 1259              		.thumb_func
 1261              	HAL_RCC_ClockConfig:
 1262              	.LVL96:
 1263              	.LFB57:
 779:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t tickstart;
 1264              		.loc 1 779 1 is_stmt 1 view -0
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 0
 1267              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc6knUp2.s 			page 49


 779:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t tickstart;
 1268              		.loc 1 779 1 is_stmt 0 view .LVU388
 1269 0000 70B5     		push	{r4, r5, r6, lr}
 1270              	.LCFI6:
 1271              		.cfi_def_cfa_offset 16
 1272              		.cfi_offset 4, -16
 1273              		.cfi_offset 5, -12
 1274              		.cfi_offset 6, -8
 1275              		.cfi_offset 14, -4
 1276 0002 0400     		movs	r4, r0
 1277 0004 0D00     		movs	r5, r1
 780:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1278              		.loc 1 780 3 is_stmt 1 view .LVU389
 783:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1279              		.loc 1 783 3 view .LVU390
 783:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1280              		.loc 1 783 6 is_stmt 0 view .LVU391
 1281 0006 0028     		cmp	r0, #0
 1282 0008 00D1     		bne	.LCB1170
 1283 000a 9AE0     		b	.L111	@long jump
 1284              	.LCB1170:
 789:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1285              		.loc 1 789 3 is_stmt 1 view .LVU392
 790:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1286              		.loc 1 790 3 view .LVU393
 797:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1287              		.loc 1 797 3 view .LVU394
 797:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1288              		.loc 1 797 18 is_stmt 0 view .LVU395
 1289 000c 4F4B     		ldr	r3, .L128
 1290 000e 1A68     		ldr	r2, [r3]
 1291 0010 0123     		movs	r3, #1
 1292 0012 1340     		ands	r3, r2
 797:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1293              		.loc 1 797 6 view .LVU396
 1294 0014 8B42     		cmp	r3, r1
 1295 0016 1FD3     		bcc	.L124
 1296              	.LVL97:
 1297              	.L96:
 816:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1298              		.loc 1 816 3 is_stmt 1 view .LVU397
 816:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1299              		.loc 1 816 26 is_stmt 0 view .LVU398
 1300 0018 2368     		ldr	r3, [r4]
 816:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1301              		.loc 1 816 6 view .LVU399
 1302 001a 9A07     		lsls	r2, r3, #30
 1303 001c 0ED5     		bpl	.L99
 820:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1304              		.loc 1 820 5 is_stmt 1 view .LVU400
 820:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1305              		.loc 1 820 8 is_stmt 0 view .LVU401
 1306 001e 5B07     		lsls	r3, r3, #29
 1307 0020 05D5     		bpl	.L100
 822:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     }
 1308              		.loc 1 822 7 is_stmt 1 view .LVU402
 1309 0022 4B4A     		ldr	r2, .L128+4
ARM GAS  /tmp/cc6knUp2.s 			page 50


 1310 0024 9168     		ldr	r1, [r2, #8]
 1311 0026 E023     		movs	r3, #224
 1312 0028 DB01     		lsls	r3, r3, #7
 1313 002a 0B43     		orrs	r3, r1
 1314 002c 9360     		str	r3, [r2, #8]
 1315              	.L100:
 826:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1316              		.loc 1 826 5 view .LVU403
 827:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1317              		.loc 1 827 5 view .LVU404
 1318 002e 484A     		ldr	r2, .L128+4
 1319 0030 9368     		ldr	r3, [r2, #8]
 1320 0032 4849     		ldr	r1, .L128+8
 1321 0034 0B40     		ands	r3, r1
 1322 0036 A168     		ldr	r1, [r4, #8]
 1323 0038 0B43     		orrs	r3, r1
 1324 003a 9360     		str	r3, [r2, #8]
 1325              	.L99:
 831:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1326              		.loc 1 831 3 view .LVU405
 831:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1327              		.loc 1 831 26 is_stmt 0 view .LVU406
 1328 003c 2368     		ldr	r3, [r4]
 831:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1329              		.loc 1 831 6 view .LVU407
 1330 003e DB07     		lsls	r3, r3, #31
 1331 0040 44D5     		bpl	.L101
 833:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1332              		.loc 1 833 5 is_stmt 1 view .LVU408
 836:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1333              		.loc 1 836 5 view .LVU409
 836:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1334              		.loc 1 836 26 is_stmt 0 view .LVU410
 1335 0042 6368     		ldr	r3, [r4, #4]
 836:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1336              		.loc 1 836 8 view .LVU411
 1337 0044 012B     		cmp	r3, #1
 1338 0046 1ED0     		beq	.L125
 845:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1339              		.loc 1 845 10 is_stmt 1 view .LVU412
 845:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1340              		.loc 1 845 13 is_stmt 0 view .LVU413
 1341 0048 002B     		cmp	r3, #0
 1342 004a 39D1     		bne	.L104
 848:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1343              		.loc 1 848 7 is_stmt 1 view .LVU414
 848:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1344              		.loc 1 848 11 is_stmt 0 view .LVU415
 1345 004c 404A     		ldr	r2, .L128+4
 1346 004e 1268     		ldr	r2, [r2]
 848:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1347              		.loc 1 848 10 view .LVU416
 1348 0050 5205     		lsls	r2, r2, #21
 1349 0052 1CD4     		bmi	.L103
 850:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1350              		.loc 1 850 16 view .LVU417
 1351 0054 0120     		movs	r0, #1
ARM GAS  /tmp/cc6knUp2.s 			page 51


 1352 0056 5CE0     		b	.L95
 1353              	.LVL98:
 1354              	.L124:
 800:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1355              		.loc 1 800 5 is_stmt 1 view .LVU418
 1356 0058 3C4A     		ldr	r2, .L128
 1357 005a 1368     		ldr	r3, [r2]
 1358 005c 0121     		movs	r1, #1
 1359              	.LVL99:
 800:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1360              		.loc 1 800 5 is_stmt 0 view .LVU419
 1361 005e 8B43     		bics	r3, r1
 1362 0060 2B43     		orrs	r3, r5
 1363 0062 1360     		str	r3, [r2]
 804:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1364              		.loc 1 804 5 is_stmt 1 view .LVU420
 804:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1365              		.loc 1 804 17 is_stmt 0 view .LVU421
 1366 0064 FFF7FEFF 		bl	HAL_GetTick
 1367              	.LVL100:
 804:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1368              		.loc 1 804 17 view .LVU422
 1369 0068 0600     		movs	r6, r0
 1370              	.LVL101:
 806:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1371              		.loc 1 806 5 is_stmt 1 view .LVU423
 1372              	.L97:
 806:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1373              		.loc 1 806 45 view .LVU424
 806:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1374              		.loc 1 806 18 is_stmt 0 view .LVU425
 1375 006a 384B     		ldr	r3, .L128
 1376 006c 1A68     		ldr	r2, [r3]
 806:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1377              		.loc 1 806 24 view .LVU426
 1378 006e 0123     		movs	r3, #1
 1379 0070 1340     		ands	r3, r2
 806:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1380              		.loc 1 806 45 view .LVU427
 1381 0072 AB42     		cmp	r3, r5
 1382 0074 D0D0     		beq	.L96
 808:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1383              		.loc 1 808 7 is_stmt 1 view .LVU428
 808:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1384              		.loc 1 808 12 is_stmt 0 view .LVU429
 1385 0076 FFF7FEFF 		bl	HAL_GetTick
 1386              	.LVL102:
 808:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1387              		.loc 1 808 26 discriminator 1 view .LVU430
 1388 007a 801B     		subs	r0, r0, r6
 808:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1389              		.loc 1 808 10 discriminator 1 view .LVU431
 1390 007c 364A     		ldr	r2, .L128+12
 1391 007e 9042     		cmp	r0, r2
 1392 0080 F3D9     		bls	.L97
 810:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1393              		.loc 1 810 16 view .LVU432
ARM GAS  /tmp/cc6knUp2.s 			page 52


 1394 0082 0320     		movs	r0, #3
 1395 0084 45E0     		b	.L95
 1396              	.LVL103:
 1397              	.L125:
 839:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1398              		.loc 1 839 7 is_stmt 1 view .LVU433
 839:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1399              		.loc 1 839 11 is_stmt 0 view .LVU434
 1400 0086 324A     		ldr	r2, .L128+4
 1401 0088 1268     		ldr	r2, [r2]
 839:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1402              		.loc 1 839 10 view .LVU435
 1403 008a 9203     		lsls	r2, r2, #14
 1404 008c 5BD5     		bpl	.L126
 1405              	.L103:
 884:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1406              		.loc 1 884 5 is_stmt 1 view .LVU436
 1407 008e 3049     		ldr	r1, .L128+4
 1408 0090 8A68     		ldr	r2, [r1, #8]
 1409 0092 0720     		movs	r0, #7
 1410 0094 8243     		bics	r2, r0
 1411 0096 1343     		orrs	r3, r2
 1412 0098 8B60     		str	r3, [r1, #8]
 887:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1413              		.loc 1 887 5 view .LVU437
 887:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1414              		.loc 1 887 17 is_stmt 0 view .LVU438
 1415 009a FFF7FEFF 		bl	HAL_GetTick
 1416              	.LVL104:
 1417 009e 0600     		movs	r6, r0
 1418              	.LVL105:
 889:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1419              		.loc 1 889 5 is_stmt 1 view .LVU439
 1420              	.L105:
 889:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1421              		.loc 1 889 42 view .LVU440
 889:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1422              		.loc 1 889 12 is_stmt 0 view .LVU441
 1423 00a0 2B4B     		ldr	r3, .L128+4
 1424 00a2 9B68     		ldr	r3, [r3, #8]
 1425 00a4 3822     		movs	r2, #56
 1426 00a6 1A40     		ands	r2, r3
 889:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1427              		.loc 1 889 63 view .LVU442
 1428 00a8 6368     		ldr	r3, [r4, #4]
 889:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1429              		.loc 1 889 78 view .LVU443
 1430 00aa DB00     		lsls	r3, r3, #3
 889:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1431              		.loc 1 889 42 view .LVU444
 1432 00ac 9A42     		cmp	r2, r3
 1433 00ae 0DD0     		beq	.L101
 891:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1434              		.loc 1 891 7 is_stmt 1 view .LVU445
 891:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1435              		.loc 1 891 12 is_stmt 0 view .LVU446
 1436 00b0 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cc6knUp2.s 			page 53


 1437              	.LVL106:
 891:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1438              		.loc 1 891 26 discriminator 1 view .LVU447
 1439 00b4 801B     		subs	r0, r0, r6
 891:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1440              		.loc 1 891 10 discriminator 1 view .LVU448
 1441 00b6 284B     		ldr	r3, .L128+12
 1442 00b8 9842     		cmp	r0, r3
 1443 00ba F1D9     		bls	.L105
 893:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1444              		.loc 1 893 16 view .LVU449
 1445 00bc 0320     		movs	r0, #3
 1446 00be 28E0     		b	.L95
 1447              	.LVL107:
 1448              	.L104:
 879:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1449              		.loc 1 879 7 is_stmt 1 view .LVU450
 879:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1450              		.loc 1 879 11 is_stmt 0 view .LVU451
 1451 00c0 234A     		ldr	r2, .L128+4
 1452 00c2 126E     		ldr	r2, [r2, #96]
 879:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1453              		.loc 1 879 10 view .LVU452
 1454 00c4 9207     		lsls	r2, r2, #30
 1455 00c6 E2D4     		bmi	.L103
 881:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1456              		.loc 1 881 16 view .LVU453
 1457 00c8 0120     		movs	r0, #1
 1458 00ca 22E0     		b	.L95
 1459              	.L101:
 899:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1460              		.loc 1 899 3 is_stmt 1 view .LVU454
 899:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1461              		.loc 1 899 18 is_stmt 0 view .LVU455
 1462 00cc 1F4B     		ldr	r3, .L128
 1463 00ce 1A68     		ldr	r2, [r3]
 1464 00d0 0123     		movs	r3, #1
 1465 00d2 1340     		ands	r3, r2
 899:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1466              		.loc 1 899 6 view .LVU456
 1467 00d4 AB42     		cmp	r3, r5
 1468 00d6 1DD8     		bhi	.L127
 1469              	.L107:
 918:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1470              		.loc 1 918 3 is_stmt 1 view .LVU457
 918:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1471              		.loc 1 918 26 is_stmt 0 view .LVU458
 1472 00d8 2368     		ldr	r3, [r4]
 918:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1473              		.loc 1 918 6 view .LVU459
 1474 00da 5B07     		lsls	r3, r3, #29
 1475 00dc 06D5     		bpl	.L110
 920:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 1476              		.loc 1 920 5 is_stmt 1 view .LVU460
 921:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1477              		.loc 1 921 5 view .LVU461
 1478 00de 1C4A     		ldr	r2, .L128+4
ARM GAS  /tmp/cc6knUp2.s 			page 54


 1479 00e0 9368     		ldr	r3, [r2, #8]
 1480 00e2 1E49     		ldr	r1, .L128+16
 1481 00e4 0B40     		ands	r3, r1
 1482 00e6 E168     		ldr	r1, [r4, #12]
 1483 00e8 0B43     		orrs	r3, r1
 1484 00ea 9360     		str	r3, [r2, #8]
 1485              	.L110:
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1486              		.loc 1 925 3 view .LVU462
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1487              		.loc 1 925 22 is_stmt 0 view .LVU463
 1488 00ec FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1489              	.LVL108:
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1490              		.loc 1 925 71 discriminator 1 view .LVU464
 1491 00f0 174B     		ldr	r3, .L128+4
 1492 00f2 9A68     		ldr	r2, [r3, #8]
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1493              		.loc 1 925 95 discriminator 1 view .LVU465
 1494 00f4 120A     		lsrs	r2, r2, #8
 1495 00f6 0F23     		movs	r3, #15
 1496 00f8 1340     		ands	r3, r2
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1497              		.loc 1 925 66 discriminator 1 view .LVU466
 1498 00fa 194A     		ldr	r2, .L128+20
 1499 00fc 9B00     		lsls	r3, r3, #2
 1500 00fe 9A58     		ldr	r2, [r3, r2]
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1501              		.loc 1 925 118 discriminator 1 view .LVU467
 1502 0100 1F23     		movs	r3, #31
 1503 0102 1340     		ands	r3, r2
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1504              		.loc 1 925 48 discriminator 1 view .LVU468
 1505 0104 D840     		lsrs	r0, r0, r3
 925:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1506              		.loc 1 925 19 discriminator 1 view .LVU469
 1507 0106 174B     		ldr	r3, .L128+24
 1508 0108 1860     		str	r0, [r3]
 928:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1509              		.loc 1 928 3 is_stmt 1 view .LVU470
 928:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1510              		.loc 1 928 10 is_stmt 0 view .LVU471
 1511 010a 174B     		ldr	r3, .L128+28
 1512 010c 1868     		ldr	r0, [r3]
 1513 010e FFF7FEFF 		bl	HAL_InitTick
 1514              	.LVL109:
 1515              	.L95:
 929:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1516              		.loc 1 929 1 view .LVU472
 1517              		@ sp needed
 1518              	.LVL110:
 1519              	.LVL111:
 929:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1520              		.loc 1 929 1 view .LVU473
 1521 0112 70BD     		pop	{r4, r5, r6, pc}
 1522              	.LVL112:
 1523              	.L127:
ARM GAS  /tmp/cc6knUp2.s 			page 55


 902:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1524              		.loc 1 902 5 is_stmt 1 view .LVU474
 1525 0114 0D4A     		ldr	r2, .L128
 1526 0116 1368     		ldr	r3, [r2]
 1527 0118 0121     		movs	r1, #1
 1528 011a 8B43     		bics	r3, r1
 1529 011c 2B43     		orrs	r3, r5
 1530 011e 1360     		str	r3, [r2]
 906:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1531              		.loc 1 906 5 view .LVU475
 906:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1532              		.loc 1 906 17 is_stmt 0 view .LVU476
 1533 0120 FFF7FEFF 		bl	HAL_GetTick
 1534              	.LVL113:
 1535 0124 0600     		movs	r6, r0
 1536              	.LVL114:
 908:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1537              		.loc 1 908 5 is_stmt 1 view .LVU477
 1538              	.L108:
 908:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1539              		.loc 1 908 45 view .LVU478
 908:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1540              		.loc 1 908 18 is_stmt 0 view .LVU479
 1541 0126 094B     		ldr	r3, .L128
 1542 0128 1A68     		ldr	r2, [r3]
 908:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1543              		.loc 1 908 24 view .LVU480
 1544 012a 0123     		movs	r3, #1
 1545 012c 1340     		ands	r3, r2
 908:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     {
 1546              		.loc 1 908 45 view .LVU481
 1547 012e AB42     		cmp	r3, r5
 1548 0130 D2D0     		beq	.L107
 910:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1549              		.loc 1 910 7 is_stmt 1 view .LVU482
 910:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1550              		.loc 1 910 12 is_stmt 0 view .LVU483
 1551 0132 FFF7FEFF 		bl	HAL_GetTick
 1552              	.LVL115:
 910:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1553              		.loc 1 910 26 discriminator 1 view .LVU484
 1554 0136 801B     		subs	r0, r0, r6
 910:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       {
 1555              		.loc 1 910 10 discriminator 1 view .LVU485
 1556 0138 074B     		ldr	r3, .L128+12
 1557 013a 9842     		cmp	r0, r3
 1558 013c F3D9     		bls	.L108
 912:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1559              		.loc 1 912 16 view .LVU486
 1560 013e 0320     		movs	r0, #3
 1561 0140 E7E7     		b	.L95
 1562              	.LVL116:
 1563              	.L111:
 785:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1564              		.loc 1 785 12 view .LVU487
 1565 0142 0120     		movs	r0, #1
 1566              	.LVL117:
ARM GAS  /tmp/cc6knUp2.s 			page 56


 785:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1567              		.loc 1 785 12 view .LVU488
 1568 0144 E5E7     		b	.L95
 1569              	.LVL118:
 1570              	.L126:
 841:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****       }
 1571              		.loc 1 841 16 view .LVU489
 1572 0146 0120     		movs	r0, #1
 1573 0148 E3E7     		b	.L95
 1574              	.L129:
 1575 014a C046     		.align	2
 1576              	.L128:
 1577 014c 00200240 		.word	1073881088
 1578 0150 00100240 		.word	1073876992
 1579 0154 FFF0FFFF 		.word	-3841
 1580 0158 88130000 		.word	5000
 1581 015c FF8FFFFF 		.word	-28673
 1582 0160 00000000 		.word	AHBPrescTable
 1583 0164 00000000 		.word	SystemCoreClock
 1584 0168 00000000 		.word	uwTickPrio
 1585              		.cfi_endproc
 1586              	.LFE57:
 1588              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1589              		.align	1
 1590              		.global	HAL_RCC_GetHCLKFreq
 1591              		.syntax unified
 1592              		.code	16
 1593              		.thumb_func
 1595              	HAL_RCC_GetHCLKFreq:
 1596              	.LFB60:
1162:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1163:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1164:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1165:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1166:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1167:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *
1168:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1169:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1170:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1171:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1172:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 1597              		.loc 1 1172 1 is_stmt 1 view -0
 1598              		.cfi_startproc
 1599              		@ args = 0, pretend = 0, frame = 0
 1600              		@ frame_needed = 0, uses_anonymous_args = 0
 1601              		@ link register save eliminated.
1173:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   return SystemCoreClock;
 1602              		.loc 1 1173 3 view .LVU491
 1603              		.loc 1 1173 10 is_stmt 0 view .LVU492
 1604 0000 014B     		ldr	r3, .L131
 1605              		.loc 1 1173 10 discriminator 1 view .LVU493
 1606 0002 1868     		ldr	r0, [r3]
1174:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1607              		.loc 1 1174 1 view .LVU494
 1608              		@ sp needed
 1609 0004 7047     		bx	lr
 1610              	.L132:
ARM GAS  /tmp/cc6knUp2.s 			page 57


 1611 0006 C046     		.align	2
 1612              	.L131:
 1613 0008 00000000 		.word	SystemCoreClock
 1614              		.cfi_endproc
 1615              	.LFE60:
 1617              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1618              		.align	1
 1619              		.global	HAL_RCC_GetPCLK1Freq
 1620              		.syntax unified
 1621              		.code	16
 1622              		.thumb_func
 1624              	HAL_RCC_GetPCLK1Freq:
 1625              	.LFB61:
1175:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1176:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1177:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1178:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1179:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1180:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1181:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1182:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1183:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 1626              		.loc 1 1183 1 is_stmt 1 view -0
 1627              		.cfi_startproc
 1628              		@ args = 0, pretend = 0, frame = 0
 1629              		@ frame_needed = 0, uses_anonymous_args = 0
 1630 0000 10B5     		push	{r4, lr}
 1631              	.LCFI7:
 1632              		.cfi_def_cfa_offset 8
 1633              		.cfi_offset 4, -8
 1634              		.cfi_offset 14, -4
1184:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1185:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   return (uint32_t)((HAL_RCC_GetHCLKFreq()) >> (APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CF
 1635              		.loc 1 1185 3 view .LVU496
 1636              		.loc 1 1185 22 is_stmt 0 view .LVU497
 1637 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1638              	.LVL119:
 1639              		.loc 1 1185 67 discriminator 1 view .LVU498
 1640 0006 064B     		ldr	r3, .L134
 1641 0008 9A68     		ldr	r2, [r3, #8]
 1642              		.loc 1 1185 91 discriminator 1 view .LVU499
 1643 000a 120B     		lsrs	r2, r2, #12
 1644 000c 0723     		movs	r3, #7
 1645 000e 1340     		ands	r3, r2
 1646              		.loc 1 1185 62 discriminator 1 view .LVU500
 1647 0010 044A     		ldr	r2, .L134+4
 1648 0012 9B00     		lsls	r3, r3, #2
 1649 0014 9A58     		ldr	r2, [r3, r2]
 1650              		.loc 1 1185 113 discriminator 1 view .LVU501
 1651 0016 1F23     		movs	r3, #31
 1652 0018 1340     		ands	r3, r2
 1653              		.loc 1 1185 10 discriminator 1 view .LVU502
 1654 001a D840     		lsrs	r0, r0, r3
1186:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1655              		.loc 1 1186 1 view .LVU503
 1656              		@ sp needed
 1657 001c 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cc6knUp2.s 			page 58


 1658              	.L135:
 1659 001e C046     		.align	2
 1660              	.L134:
 1661 0020 00100240 		.word	1073876992
 1662 0024 00000000 		.word	APBPrescTable
 1663              		.cfi_endproc
 1664              	.LFE61:
 1666              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1667              		.align	1
 1668              		.global	HAL_RCC_GetOscConfig
 1669              		.syntax unified
 1670              		.code	16
 1671              		.thumb_func
 1673              	HAL_RCC_GetOscConfig:
 1674              	.LVL120:
 1675              	.LFB62:
1187:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1188:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1189:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
1190:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         RCC configuration registers.
1191:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1192:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         will be configured.
1193:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
1194:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1195:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1196:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 1676              		.loc 1 1196 1 is_stmt 1 view -0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
1197:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check the parameters */
1198:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
 1681              		.loc 1 1198 3 view .LVU505
1199:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1200:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1201:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)    
1202:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | \
1203:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1204:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #else
1205:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | \
 1682              		.loc 1 1205 3 view .LVU506
 1683              		.loc 1 1205 37 is_stmt 0 view .LVU507
 1684 0000 0B23     		movs	r3, #11
 1685 0002 0360     		str	r3, [r0]
1206:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSI;
1207:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1208:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1209:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1686              		.loc 1 1209 3 is_stmt 1 view .LVU508
 1687              		.loc 1 1209 11 is_stmt 0 view .LVU509
 1688 0004 194B     		ldr	r3, .L144
 1689 0006 1B68     		ldr	r3, [r3]
 1690              		.loc 1 1209 6 view .LVU510
 1691 0008 5B03     		lsls	r3, r3, #13
 1692 000a 1DD5     		bpl	.L137
1210:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
ARM GAS  /tmp/cc6knUp2.s 			page 59


1211:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1693              		.loc 1 1211 5 is_stmt 1 view .LVU511
 1694              		.loc 1 1211 33 is_stmt 0 view .LVU512
 1695 000c A023     		movs	r3, #160
 1696 000e DB02     		lsls	r3, r3, #11
 1697 0010 4360     		str	r3, [r0, #4]
 1698              	.L138:
1212:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1213:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
1214:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1215:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1216:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1217:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else
1218:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1219:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1220:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1221:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   
1222:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_OscInitStruct->HSEFreq = (RCC->ECSCR & RCC_ECSCR_HSE_FREQ);
 1699              		.loc 1 1222 3 is_stmt 1 view .LVU513
 1700              		.loc 1 1222 36 is_stmt 0 view .LVU514
 1701 0012 164A     		ldr	r2, .L144
 1702 0014 1169     		ldr	r1, [r2, #16]
 1703              		.loc 1 1222 44 view .LVU515
 1704 0016 0C23     		movs	r3, #12
 1705 0018 0B40     		ands	r3, r1
 1706              		.loc 1 1222 30 view .LVU516
 1707 001a 8360     		str	r3, [r0, #8]
1223:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   
1224:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1225:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 1708              		.loc 1 1225 3 is_stmt 1 view .LVU517
 1709              		.loc 1 1225 11 is_stmt 0 view .LVU518
 1710 001c 1368     		ldr	r3, [r2]
 1711              		.loc 1 1225 6 view .LVU519
 1712 001e DB05     		lsls	r3, r3, #23
 1713 0020 1DD5     		bpl	.L140
1226:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1227:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1714              		.loc 1 1227 5 is_stmt 1 view .LVU520
 1715              		.loc 1 1227 33 is_stmt 0 view .LVU521
 1716 0022 8023     		movs	r3, #128
 1717 0024 5B00     		lsls	r3, r3, #1
 1718 0026 C360     		str	r3, [r0, #12]
 1719              	.L141:
1228:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1229:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else
1230:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1231:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1232:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1233:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1234:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (RCC->ICSCR & (RCC_ICSCR_HSI_FS | RCC_ICSCR_HSI_TRIM));
 1720              		.loc 1 1234 3 is_stmt 1 view .LVU522
 1721              		.loc 1 1234 48 is_stmt 0 view .LVU523
 1722 0028 104A     		ldr	r2, .L144
 1723 002a 5368     		ldr	r3, [r2, #4]
 1724              		.loc 1 1234 56 view .LVU524
 1725 002c 1B04     		lsls	r3, r3, #16
ARM GAS  /tmp/cc6knUp2.s 			page 60


 1726 002e 1B0C     		lsrs	r3, r3, #16
 1727              		.loc 1 1234 42 view .LVU525
 1728 0030 4361     		str	r3, [r0, #20]
1235:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_OscInitStruct->HSIDiv = (RCC->CR & RCC_CR_HSIDIV);
 1729              		.loc 1 1235 3 is_stmt 1 view .LVU526
 1730              		.loc 1 1235 35 is_stmt 0 view .LVU527
 1731 0032 1368     		ldr	r3, [r2]
 1732              		.loc 1 1235 40 view .LVU528
 1733 0034 E021     		movs	r1, #224
 1734 0036 8901     		lsls	r1, r1, #6
 1735 0038 0B40     		ands	r3, r1
 1736              		.loc 1 1235 29 view .LVU529
 1737 003a 0361     		str	r3, [r0, #16]
1236:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1237:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1238:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 1738              		.loc 1 1238 3 is_stmt 1 view .LVU530
 1739              		.loc 1 1238 11 is_stmt 0 view .LVU531
 1740 003c 136E     		ldr	r3, [r2, #96]
 1741              		.loc 1 1238 6 view .LVU532
 1742 003e DB07     		lsls	r3, r3, #31
 1743 0040 10D5     		bpl	.L142
1239:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1240:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1744              		.loc 1 1240 5 is_stmt 1 view .LVU533
 1745              		.loc 1 1240 33 is_stmt 0 view .LVU534
 1746 0042 0123     		movs	r3, #1
 1747 0044 8361     		str	r3, [r0, #24]
 1748              	.L136:
1241:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1242:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else
1243:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1244:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1245:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1246:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1247:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)
1248:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1249:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
1250:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1251:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1252:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1253:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1254:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1255:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1256:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1257:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else
1258:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1259:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1260:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1261:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   
1262:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_OscInitStruct->LSEDriver = (RCC->ECSCR & RCC_ECSCR_LSE_DRIVER);
1263:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1264:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
1265:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1266:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
1267:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1268:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/cc6knUp2.s 			page 61


1269:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1270:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   else
1271:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1272:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1273:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1274:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   
1275:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
1276:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1277:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1749              		.loc 1 1277 1 view .LVU535
 1750              		@ sp needed
 1751 0046 7047     		bx	lr
 1752              	.L137:
1213:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1753              		.loc 1 1213 8 is_stmt 1 view .LVU536
1213:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1754              		.loc 1 1213 16 is_stmt 0 view .LVU537
 1755 0048 084B     		ldr	r3, .L144
 1756 004a 1B68     		ldr	r3, [r3]
1213:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1757              		.loc 1 1213 11 view .LVU538
 1758 004c DB03     		lsls	r3, r3, #15
 1759 004e 03D5     		bpl	.L139
1215:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1760              		.loc 1 1215 5 is_stmt 1 view .LVU539
1215:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1761              		.loc 1 1215 33 is_stmt 0 view .LVU540
 1762 0050 8023     		movs	r3, #128
 1763 0052 5B02     		lsls	r3, r3, #9
 1764 0054 4360     		str	r3, [r0, #4]
 1765 0056 DCE7     		b	.L138
 1766              	.L139:
1219:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1767              		.loc 1 1219 5 is_stmt 1 view .LVU541
1219:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1768              		.loc 1 1219 33 is_stmt 0 view .LVU542
 1769 0058 0023     		movs	r3, #0
 1770 005a 4360     		str	r3, [r0, #4]
 1771 005c D9E7     		b	.L138
 1772              	.L140:
1231:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1773              		.loc 1 1231 5 is_stmt 1 view .LVU543
1231:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1774              		.loc 1 1231 33 is_stmt 0 view .LVU544
 1775 005e 0023     		movs	r3, #0
 1776 0060 C360     		str	r3, [r0, #12]
 1777 0062 E1E7     		b	.L141
 1778              	.L142:
1244:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1779              		.loc 1 1244 5 is_stmt 1 view .LVU545
1244:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1780              		.loc 1 1244 33 is_stmt 0 view .LVU546
 1781 0064 0023     		movs	r3, #0
 1782 0066 8361     		str	r3, [r0, #24]
 1783              		.loc 1 1277 1 view .LVU547
 1784 0068 EDE7     		b	.L136
 1785              	.L145:
ARM GAS  /tmp/cc6knUp2.s 			page 62


 1786 006a C046     		.align	2
 1787              	.L144:
 1788 006c 00100240 		.word	1073876992
 1789              		.cfi_endproc
 1790              	.LFE62:
 1792              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1793              		.align	1
 1794              		.global	HAL_RCC_GetClockConfig
 1795              		.syntax unified
 1796              		.code	16
 1797              		.thumb_func
 1799              	HAL_RCC_GetClockConfig:
 1800              	.LVL121:
 1801              	.LFB63:
1278:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1279:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1280:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1281:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         RCC configuration registers.
1282:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct Pointer to a @ref RCC_ClkInitTypeDef structure that
1283:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *                           will be configured.
1284:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @param  pFLatency         Pointer on the Flash Latency.
1285:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
1286:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1287:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1288:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 1802              		.loc 1 1288 1 is_stmt 1 view -0
 1803              		.cfi_startproc
 1804              		@ args = 0, pretend = 0, frame = 0
 1805              		@ frame_needed = 0, uses_anonymous_args = 0
 1806              		.loc 1 1288 1 is_stmt 0 view .LVU549
 1807 0000 10B5     		push	{r4, lr}
 1808              	.LCFI8:
 1809              		.cfi_def_cfa_offset 8
 1810              		.cfi_offset 4, -8
 1811              		.cfi_offset 14, -4
1289:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check the parameters */
1290:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void *)NULL);
 1812              		.loc 1 1290 3 is_stmt 1 view .LVU550
1291:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
 1813              		.loc 1 1291 3 view .LVU551
1292:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1293:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1294:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 1814              		.loc 1 1294 3 view .LVU552
 1815              		.loc 1 1294 32 is_stmt 0 view .LVU553
 1816 0002 0723     		movs	r3, #7
 1817 0004 0360     		str	r3, [r0]
1295:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1296:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1297:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1818              		.loc 1 1297 3 is_stmt 1 view .LVU554
 1819              		.loc 1 1297 51 is_stmt 0 view .LVU555
 1820 0006 0A4A     		ldr	r2, .L147
 1821 0008 9468     		ldr	r4, [r2, #8]
 1822              		.loc 1 1297 37 view .LVU556
 1823 000a 2340     		ands	r3, r4
 1824              		.loc 1 1297 35 view .LVU557
ARM GAS  /tmp/cc6knUp2.s 			page 63


 1825 000c 4360     		str	r3, [r0, #4]
1298:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1299:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1300:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1826              		.loc 1 1300 3 is_stmt 1 view .LVU558
 1827              		.loc 1 1300 52 is_stmt 0 view .LVU559
 1828 000e 9368     		ldr	r3, [r2, #8]
 1829              		.loc 1 1300 38 view .LVU560
 1830 0010 F024     		movs	r4, #240
 1831 0012 2401     		lsls	r4, r4, #4
 1832 0014 2340     		ands	r3, r4
 1833              		.loc 1 1300 36 view .LVU561
 1834 0016 8360     		str	r3, [r0, #8]
1301:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1302:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1303:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 1835              		.loc 1 1303 3 is_stmt 1 view .LVU562
 1836              		.loc 1 1303 53 is_stmt 0 view .LVU563
 1837 0018 9368     		ldr	r3, [r2, #8]
 1838              		.loc 1 1303 39 view .LVU564
 1839 001a E022     		movs	r2, #224
 1840 001c D201     		lsls	r2, r2, #7
 1841 001e 1340     		ands	r3, r2
 1842              		.loc 1 1303 37 view .LVU565
 1843 0020 C360     		str	r3, [r0, #12]
1304:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1305:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1306:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1307:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1844              		.loc 1 1307 3 is_stmt 1 view .LVU566
 1845              		.loc 1 1307 32 is_stmt 0 view .LVU567
 1846 0022 044B     		ldr	r3, .L147+4
 1847 0024 1A68     		ldr	r2, [r3]
 1848              		.loc 1 1307 16 view .LVU568
 1849 0026 0123     		movs	r3, #1
 1850 0028 1340     		ands	r3, r2
 1851              		.loc 1 1307 14 view .LVU569
 1852 002a 0B60     		str	r3, [r1]
1308:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1853              		.loc 1 1308 1 view .LVU570
 1854              		@ sp needed
 1855 002c 10BD     		pop	{r4, pc}
 1856              	.L148:
 1857 002e C046     		.align	2
 1858              	.L147:
 1859 0030 00100240 		.word	1073876992
 1860 0034 00200240 		.word	1073881088
 1861              		.cfi_endproc
 1862              	.LFE63:
 1864              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1865              		.align	1
 1866              		.global	HAL_RCC_EnableCSS
 1867              		.syntax unified
 1868              		.code	16
 1869              		.thumb_func
 1871              	HAL_RCC_EnableCSS:
 1872              	.LFB64:
ARM GAS  /tmp/cc6knUp2.s 			page 64


1309:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1310:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1311:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1312:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1313:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1314:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1315:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1316:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
1317:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1318:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
1319:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1320:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1321:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 1873              		.loc 1 1321 1 is_stmt 1 view -0
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 0
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877              		@ link register save eliminated.
1322:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 1878              		.loc 1 1322 3 view .LVU572
 1879 0000 034A     		ldr	r2, .L150
 1880 0002 1168     		ldr	r1, [r2]
 1881 0004 8023     		movs	r3, #128
 1882 0006 1B03     		lsls	r3, r3, #12
 1883 0008 0B43     		orrs	r3, r1
 1884 000a 1360     		str	r3, [r2]
1323:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1885              		.loc 1 1323 1 is_stmt 0 view .LVU573
 1886              		@ sp needed
 1887 000c 7047     		bx	lr
 1888              	.L151:
 1889 000e C046     		.align	2
 1890              	.L150:
 1891 0010 00100240 		.word	1073876992
 1892              		.cfi_endproc
 1893              	.LFE64:
 1895              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1896              		.align	1
 1897              		.weak	HAL_RCC_CSSCallback
 1898              		.syntax unified
 1899              		.code	16
 1900              		.thumb_func
 1902              	HAL_RCC_CSSCallback:
 1903              	.LFB66:
1324:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1325:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)
1326:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1327:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Enable the LSE Clock Security System.
1328:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   If a failure is detected on the LSE oscillator clock, this oscillator
1329:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1330:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1331:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1332:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
1333:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The LSE Clock Security System Detection bit (LSECSSD in BDCR) can only be
1334:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   *         cleared by a backup domain reset.
1335:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
1336:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
ARM GAS  /tmp/cc6knUp2.s 			page 65


1337:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** void HAL_RCC_EnableLSECSS(void)
1338:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
1339:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
1340:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
1341:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1342:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1343:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief  Disable the LSE Clock Security System.
1344:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   After LSE failure detection, the software must disable LSECSSON
1345:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset otherwise.
1346:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
1347:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1348:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** void HAL_RCC_DisableLSECSS(void)
1349:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
1350:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
1351:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
1352:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1353:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1354:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1355:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief Handle the RCC Clock Security System interrupt request.
1356:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @note  This API should be called under the NMI_Handler().
1357:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval None
1358:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1359:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1360:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
1361:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t itflag = RCC->CIFR;
1362:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1363:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Clear interrupt flags related to CSS */
1364:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)
1365:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->CICR = (itflag & (RCC_CIFR_CSSF | RCC_CIFR_LSECSSF));
1366:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #else
1367:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   RCC->CICR = (itflag & RCC_CIFR_CSSF);
1368:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1369:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1370:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if ((itflag & RCC_CIFR_CSSF) != 0x00u)
1371:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1372:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1373:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1374:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1375:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1376:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_LSE_SUPPORT)
1377:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* Check RCC LSECSSF interrupt flag  */
1378:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   if ((itflag & RCC_CIFR_LSECSSF) != 0x00u)
1379:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
1380:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1381:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****     HAL_RCC_LSECSSCallback();
1382:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
1383:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1384:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
1385:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1386:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #if defined(RCC_PLL_SUPPORT)
1387:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1388:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief Get HSI frequency.
1389:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval HSI frequency
1390:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1391:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** static uint32_t RCC_GetHSIFreq(void)
1392:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
1393:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t hsifs;
ARM GAS  /tmp/cc6knUp2.s 			page 66


1394:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1395:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   hsifs = ((READ_BIT(RCC->ICSCR, RCC_ICSCR_HSI_FS)) >> RCC_ICSCR_HSI_FS_Pos);
1396:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
1397:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   return HSIFreqTable[hsifs%8];
1398:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
1399:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
1400:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** /**
1401:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @brief Handle the RCC HSE Clock Security System interrupt callback.
1402:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   * @retval none
1403:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   */
1404:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1405:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** {
 1904              		.loc 1 1405 1 is_stmt 1 view -0
 1905              		.cfi_startproc
 1906              		@ args = 0, pretend = 0, frame = 0
 1907              		@ frame_needed = 0, uses_anonymous_args = 0
 1908              		@ link register save eliminated.
1406:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1407:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****             the @ref HAL_RCC_CSSCallback should be implemented in the user file
1408:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****    */
1409:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** }
 1909              		.loc 1 1409 1 view .LVU575
 1910              		@ sp needed
 1911 0000 7047     		bx	lr
 1912              		.cfi_endproc
 1913              	.LFE66:
 1915              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1916              		.align	1
 1917              		.global	HAL_RCC_NMI_IRQHandler
 1918              		.syntax unified
 1919              		.code	16
 1920              		.thumb_func
 1922              	HAL_RCC_NMI_IRQHandler:
 1923              	.LFB65:
1360:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   uint32_t itflag = RCC->CIFR;
 1924              		.loc 1 1360 1 view -0
 1925              		.cfi_startproc
 1926              		@ args = 0, pretend = 0, frame = 0
 1927              		@ frame_needed = 0, uses_anonymous_args = 0
 1928 0000 10B5     		push	{r4, lr}
 1929              	.LCFI9:
 1930              		.cfi_def_cfa_offset 8
 1931              		.cfi_offset 4, -8
 1932              		.cfi_offset 14, -4
1361:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1933              		.loc 1 1361 3 view .LVU577
1361:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1934              		.loc 1 1361 12 is_stmt 0 view .LVU578
 1935 0002 054A     		ldr	r2, .L156
 1936 0004 D369     		ldr	r3, [r2, #28]
 1937              	.LVL122:
1367:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 1938              		.loc 1 1367 3 is_stmt 1 view .LVU579
1367:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 1939              		.loc 1 1367 23 is_stmt 0 view .LVU580
 1940 0006 8021     		movs	r1, #128
 1941 0008 4900     		lsls	r1, r1, #1
ARM GAS  /tmp/cc6knUp2.s 			page 67


 1942 000a 0B40     		ands	r3, r1
 1943              	.LVL123:
1367:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** #endif
 1944              		.loc 1 1367 13 view .LVU581
 1945 000c 1362     		str	r3, [r2, #32]
1370:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1946              		.loc 1 1370 3 is_stmt 1 view .LVU582
1370:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   {
 1947              		.loc 1 1370 6 is_stmt 0 view .LVU583
 1948 000e 00D1     		bne	.L155
 1949              	.L153:
1384:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1950              		.loc 1 1384 1 view .LVU584
 1951              		@ sp needed
 1952 0010 10BD     		pop	{r4, pc}
 1953              	.L155:
1373:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c ****   }
 1954              		.loc 1 1373 5 is_stmt 1 view .LVU585
 1955 0012 FFF7FEFF 		bl	HAL_RCC_CSSCallback
 1956              	.LVL124:
1384:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_rcc.c **** 
 1957              		.loc 1 1384 1 is_stmt 0 view .LVU586
 1958 0016 FBE7     		b	.L153
 1959              	.L157:
 1960              		.align	2
 1961              	.L156:
 1962 0018 00100240 		.word	1073876992
 1963              		.cfi_endproc
 1964              	.LFE65:
 1966              		.section	.rodata
 1967              		.align	2
 1968              		.set	.LANCHOR0,. + 0
 1969              	.LC0:
 1970 0000 00093D00 		.word	4000000
 1971 0004 00127A00 		.word	8000000
 1972 0008 0024F400 		.word	16000000
 1973 000c 40865101 		.word	22120000
 1974 0010 00366E01 		.word	24000000
 1975              		.text
 1976              	.Letext0:
 1977              		.file 2 "/usr/lib/gcc/arm-none-eabi/14.2.1/include/stdint.h"
 1978              		.file 3 "CMSIS/Device/PY32F0xx/Include/system_py32f0xx.h"
 1979              		.file 4 "CMSIS/Device/PY32F0xx/Include/py32f003x8.h"
 1980              		.file 5 "PY32F0xx_HAL_Driver/Inc/py32f0xx_hal_def.h"
 1981              		.file 6 "PY32F0xx_HAL_Driver/Inc/py32f0xx_hal_rcc.h"
 1982              		.file 7 "PY32F0xx_HAL_Driver/Inc/py32f0xx_hal_gpio.h"
 1983              		.file 8 "PY32F0xx_HAL_Driver/Inc/py32f0xx_hal.h"
ARM GAS  /tmp/cc6knUp2.s 			page 68


DEFINED SYMBOLS
                            *ABS*:00000000 py32f0xx_hal_rcc.c
     /tmp/cc6knUp2.s:19     .text.HAL_RCC_DeInit:00000000 $t
     /tmp/cc6knUp2.s:25     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
     /tmp/cc6knUp2.s:157    .text.HAL_RCC_DeInit:0000007c $d
     /tmp/cc6knUp2.s:167    .text.HAL_RCC_MCOConfig:00000000 $t
     /tmp/cc6knUp2.s:173    .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
     /tmp/cc6knUp2.s:222    .rodata.HAL_RCC_MCOConfig:00000000 $d
     /tmp/cc6knUp2.s:513    .text.HAL_RCC_MCOConfig:00000144 $d
     /tmp/cc6knUp2.s:521    .text.HAL_RCC_GetSysClockFreq:00000000 $t
     /tmp/cc6knUp2.s:527    .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
     /tmp/cc6knUp2.s:643    .text.HAL_RCC_GetSysClockFreq:0000006c $d
     /tmp/cc6knUp2.s:650    .text.HAL_RCC_OscConfig:00000000 $t
     /tmp/cc6knUp2.s:656    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
     /tmp/cc6knUp2.s:1243   .text.HAL_RCC_OscConfig:0000025c $d
     /tmp/cc6knUp2.s:1255   .text.HAL_RCC_ClockConfig:00000000 $t
     /tmp/cc6knUp2.s:1261   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
     /tmp/cc6knUp2.s:1577   .text.HAL_RCC_ClockConfig:0000014c $d
     /tmp/cc6knUp2.s:1589   .text.HAL_RCC_GetHCLKFreq:00000000 $t
     /tmp/cc6knUp2.s:1595   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
     /tmp/cc6knUp2.s:1613   .text.HAL_RCC_GetHCLKFreq:00000008 $d
     /tmp/cc6knUp2.s:1618   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
     /tmp/cc6knUp2.s:1624   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
     /tmp/cc6knUp2.s:1661   .text.HAL_RCC_GetPCLK1Freq:00000020 $d
     /tmp/cc6knUp2.s:1667   .text.HAL_RCC_GetOscConfig:00000000 $t
     /tmp/cc6knUp2.s:1673   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
     /tmp/cc6knUp2.s:1788   .text.HAL_RCC_GetOscConfig:0000006c $d
     /tmp/cc6knUp2.s:1793   .text.HAL_RCC_GetClockConfig:00000000 $t
     /tmp/cc6knUp2.s:1799   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
     /tmp/cc6knUp2.s:1859   .text.HAL_RCC_GetClockConfig:00000030 $d
     /tmp/cc6knUp2.s:1865   .text.HAL_RCC_EnableCSS:00000000 $t
     /tmp/cc6knUp2.s:1871   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
     /tmp/cc6knUp2.s:1891   .text.HAL_RCC_EnableCSS:00000010 $d
     /tmp/cc6knUp2.s:1896   .text.HAL_RCC_CSSCallback:00000000 $t
     /tmp/cc6knUp2.s:1902   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
     /tmp/cc6knUp2.s:1916   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
     /tmp/cc6knUp2.s:1922   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
     /tmp/cc6knUp2.s:1962   .text.HAL_RCC_NMI_IRQHandler:00000018 $d
     /tmp/cc6knUp2.s:1967   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
AHBPrescTable
APBPrescTable
