// Seed: 3901481752
`timescale 1 ps / 1 ps
module module_0;
  logic id_0 = 1;
  type_5(
      1, id_1, id_1
  );
  logic id_2, id_3;
  assign id_2 = 1;
endmodule
