{
  "design": {
    "design_info": {
      "boundary_crc": "0xCCD2F0D38E54DA78",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../Zedboard_HangMan_Vivado.gen/sources_1/bd/Block_Diagram",
      "name": "Block_Diagram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "Not_inst": "",
      "Segment_display_user_logic_inst": "",
      "blinky_inst": "",
      "TX_ps2_to_python_inst": "",
      "ps2_keyboard_to_ascii_inst": "",
      "lcd_user_logic_inst": "",
      "RX_UART_Python_inst": ""
    },
    "ports": {
      "GCLK": {
        "direction": "I"
      },
      "LD0": {
        "direction": "O"
      },
      "TX": {
        "direction": "O"
      },
      "BTND": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "disp_scl": {
        "direction": "IO"
      },
      "disp_sda": {
        "direction": "IO"
      },
      "LCD_sda": {
        "direction": "IO"
      },
      "LCD_scl": {
        "direction": "IO"
      },
      "ps2_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Block_Diagram_ps2_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ps2_data": {
        "direction": "I"
      },
      "RX": {
        "direction": "I"
      }
    },
    "components": {
      "Not_inst": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "Block_Diagram_util_vector_logic_0_0",
        "xci_path": "ip/Block_Diagram_util_vector_logic_0_0/Block_Diagram_util_vector_logic_0_0.xci",
        "inst_hier_path": "Not_inst",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "Segment_display_user_logic_inst": {
        "vlnv": "xilinx.com:module_ref:I2C_user_logic:1.0",
        "xci_name": "Block_Diagram_I2C_user_logic_0_0",
        "xci_path": "ip/Block_Diagram_I2C_user_logic_0_0/Block_Diagram_I2C_user_logic_0_0.xci",
        "inst_hier_path": "Segment_display_user_logic_inst",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "I2C_user_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "iData": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "iReset_n": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "sda": {
            "direction": "IO"
          },
          "scl": {
            "direction": "IO"
          }
        }
      },
      "blinky_inst": {
        "vlnv": "xilinx.com:module_ref:blinky:1.0",
        "xci_name": "Block_Diagram_blinky_0_1",
        "xci_path": "ip/Block_Diagram_blinky_0_1/Block_Diagram_blinky_0_1.xci",
        "inst_hier_path": "blinky_inst",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "blinky",
          "boundary_crc": "0x0"
        },
        "ports": {
          "GCLK": {
            "direction": "I"
          },
          "LD0": {
            "direction": "O"
          }
        }
      },
      "TX_ps2_to_python_inst": {
        "vlnv": "xilinx.com:module_ref:TX_ps2_keyboard_logic:1.0",
        "xci_name": "Block_Diagram_TX_ps2_keyboard_logic_0_0",
        "xci_path": "ip/Block_Diagram_TX_ps2_keyboard_logic_0_0/Block_Diagram_TX_ps2_keyboard_logic_0_0.xci",
        "inst_hier_path": "TX_ps2_to_python_inst",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TX_ps2_keyboard_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ps2_new": {
            "direction": "I"
          },
          "p2_code": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "TX": {
            "direction": "O"
          }
        }
      },
      "ps2_keyboard_to_ascii_inst": {
        "vlnv": "xilinx.com:module_ref:ps2_keyboard_to_ascii:1.0",
        "xci_name": "Block_Diagram_ps2_keyboard_to_ascii_0_0",
        "xci_path": "ip/Block_Diagram_ps2_keyboard_to_ascii_0_0/Block_Diagram_ps2_keyboard_to_ascii_0_0.xci",
        "inst_hier_path": "ps2_keyboard_to_ascii_inst",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ps2_keyboard_to_ascii",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ps2_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Block_Diagram_ps2_clk",
                "value_src": "default_prop"
              }
            }
          },
          "ps2_data": {
            "direction": "I"
          },
          "ascii_new": {
            "direction": "O"
          },
          "ascii_code": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "lcd_user_logic_inst": {
        "vlnv": "xilinx.com:module_ref:lcd_user:1.0",
        "xci_name": "Block_Diagram_lcd_user_0_0",
        "xci_path": "ip/Block_Diagram_lcd_user_0_0/Block_Diagram_lcd_user_0_0.xci",
        "inst_hier_path": "lcd_user_logic_inst",
        "parameters": {
          "input_clk": {
            "value": "100000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lcd_user",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "row1": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "row2": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "lcd_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "lcd_rs": {
            "direction": "O"
          },
          "lcd_en": {
            "direction": "O"
          },
          "lcd_on": {
            "direction": "O"
          },
          "lcd_blon": {
            "direction": "O"
          },
          "lcd_rw": {
            "direction": "O"
          },
          "SDA": {
            "direction": "IO"
          },
          "SCL": {
            "direction": "IO"
          }
        }
      },
      "RX_UART_Python_inst": {
        "vlnv": "xilinx.com:module_ref:RX_UART_Python:1.0",
        "xci_name": "Block_Diagram_RX_UART_Python_0_0",
        "xci_path": "ip/Block_Diagram_RX_UART_Python_0_0/Block_Diagram_RX_UART_Python_0_0.xci",
        "inst_hier_path": "RX_UART_Python_inst",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RX_UART_Python",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "RX": {
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "LCD_1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "LCD_2": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "LCD_USER_reset": {
            "type": "rst",
            "direction": "O"
          },
          "o_segment": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "BTND_1": {
        "ports": [
          "BTND",
          "Not_inst/Op1"
        ]
      },
      "GCLK_1": {
        "ports": [
          "GCLK",
          "Segment_display_user_logic_inst/clk",
          "blinky_inst/GCLK",
          "TX_ps2_to_python_inst/clk",
          "ps2_keyboard_to_ascii_inst/clk",
          "lcd_user_logic_inst/clk",
          "RX_UART_Python_inst/clk"
        ]
      },
      "Net": {
        "ports": [
          "disp_scl",
          "Segment_display_user_logic_inst/scl"
        ]
      },
      "Net1": {
        "ports": [
          "disp_sda",
          "Segment_display_user_logic_inst/sda"
        ]
      },
      "Net2": {
        "ports": [
          "LCD_sda",
          "lcd_user_logic_inst/SDA"
        ]
      },
      "Net3": {
        "ports": [
          "LCD_scl",
          "lcd_user_logic_inst/SCL"
        ]
      },
      "RX_1": {
        "ports": [
          "RX",
          "RX_UART_Python_inst/RX"
        ]
      },
      "RX_UART_Python_0_LCD_1": {
        "ports": [
          "RX_UART_Python_inst/LCD_1",
          "lcd_user_logic_inst/row1"
        ]
      },
      "RX_UART_Python_0_LCD_2": {
        "ports": [
          "RX_UART_Python_inst/LCD_2",
          "lcd_user_logic_inst/row2"
        ]
      },
      "RX_UART_Python_0_LCD_USER_reset": {
        "ports": [
          "RX_UART_Python_inst/LCD_USER_reset",
          "lcd_user_logic_inst/reset"
        ]
      },
      "RX_UART_Python_0_o_segment": {
        "ports": [
          "RX_UART_Python_inst/o_segment",
          "Segment_display_user_logic_inst/iData"
        ]
      },
      "TX_ps2_keyboard_logic_0_TX": {
        "ports": [
          "TX_ps2_to_python_inst/TX",
          "TX"
        ]
      },
      "blinky_0_LD0": {
        "ports": [
          "blinky_inst/LD0",
          "LD0"
        ]
      },
      "ps2_clk_1": {
        "ports": [
          "ps2_clk",
          "ps2_keyboard_to_ascii_inst/ps2_clk"
        ]
      },
      "ps2_data_1": {
        "ports": [
          "ps2_data",
          "ps2_keyboard_to_ascii_inst/ps2_data"
        ]
      },
      "ps2_keyboard_to_ascii_0_ascii_code": {
        "ports": [
          "ps2_keyboard_to_ascii_inst/ascii_code",
          "TX_ps2_to_python_inst/p2_code"
        ]
      },
      "ps2_keyboard_to_ascii_0_ascii_new": {
        "ports": [
          "ps2_keyboard_to_ascii_inst/ascii_new",
          "TX_ps2_to_python_inst/ps2_new"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "Not_inst/Res",
          "Segment_display_user_logic_inst/iReset_n",
          "TX_ps2_to_python_inst/reset_n",
          "RX_UART_Python_inst/reset_n"
        ]
      }
    }
  }
}