-- Test Bench VHDL for IBM SMS ALD page 15.60.09.1
-- Title: CONSOLE WM INPUT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/18/2020 4:53:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC_tb is
end ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC_tb;

architecture behavioral of ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_CONS_ERROR_BACKSPACE_SET:	 in STD_LOGIC;
		MS_CONS_GATED_CARRIAGE_RETURN:	 in STD_LOGIC;
		MS_CONS_WM_OUTPUT_SET:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		MS_CONS_WM_INPUT_RESET:	 in STD_LOGIC;
		MS_CONS_WM_INPUT_SET:	 in STD_LOGIC;
		PS_GATE_CONSOLE_PRTR_TO_E1_IN:	 in STD_LOGIC;
		MV_CONSOLE_C_INPUT_STAR_CHK_OP:	 in STD_LOGIC;
		MS_CONSOLE_WM_CHARACTER:	 out STD_LOGIC;
		PS_CONSOLE_WM_CHARACTER:	 out STD_LOGIC;
		MS_CONSOLE_NOT_WM_DOT_C_INPUT:	 out STD_LOGIC;
		MS_CONSOLE_WM_DOT_NOT_C_INPUT:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_CONS_ERROR_BACKSPACE_SET: STD_LOGIC := '1';
	signal MS_CONS_GATED_CARRIAGE_RETURN: STD_LOGIC := '1';
	signal MS_CONS_WM_OUTPUT_SET: STD_LOGIC := '1';
	signal MS_PROGRAM_RESET_1: STD_LOGIC := '1';
	signal MS_CONS_WM_INPUT_RESET: STD_LOGIC := '1';
	signal MS_CONS_WM_INPUT_SET: STD_LOGIC := '1';
	signal PS_GATE_CONSOLE_PRTR_TO_E1_IN: STD_LOGIC := '0';
	signal MV_CONSOLE_C_INPUT_STAR_CHK_OP: STD_LOGIC := '1';

	-- Outputs

	signal MS_CONSOLE_WM_CHARACTER: STD_LOGIC;
	signal PS_CONSOLE_WM_CHARACTER: STD_LOGIC;
	signal MS_CONSOLE_NOT_WM_DOT_C_INPUT: STD_LOGIC;
	signal MS_CONSOLE_WM_DOT_NOT_C_INPUT: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

   constant MX_X1A_POS: integer := 7;
   constant MX_X6A_POS: integer := 8;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC port map(
		FPGA_CLK => FPGA_CLK,
		MS_CONS_ERROR_BACKSPACE_SET => MS_CONS_ERROR_BACKSPACE_SET,
		MS_CONS_GATED_CARRIAGE_RETURN => MS_CONS_GATED_CARRIAGE_RETURN,
		MS_CONS_WM_OUTPUT_SET => MS_CONS_WM_OUTPUT_SET,
		MS_PROGRAM_RESET_1 => MS_PROGRAM_RESET_1,
		MS_CONS_WM_INPUT_RESET => MS_CONS_WM_INPUT_RESET,
		MS_CONS_WM_INPUT_SET => MS_CONS_WM_INPUT_SET,
		PS_GATE_CONSOLE_PRTR_TO_E1_IN => PS_GATE_CONSOLE_PRTR_TO_E1_IN,
		MV_CONSOLE_C_INPUT_STAR_CHK_OP => MV_CONSOLE_C_INPUT_STAR_CHK_OP,
		MS_CONSOLE_WM_CHARACTER => MS_CONSOLE_WM_CHARACTER,
		PS_CONSOLE_WM_CHARACTER => PS_CONSOLE_WM_CHARACTER,
		MS_CONSOLE_NOT_WM_DOT_C_INPUT => MS_CONSOLE_NOT_WM_DOT_C_INPUT,
		MS_CONSOLE_WM_DOT_NOT_C_INPUT => MS_CONSOLE_WM_DOT_NOT_C_INPUT);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(25 downto 0);
   variable a,b,c,d,e,f,g,h,i,j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z: std_logic;
   variable g1, g2, g3, g4, g5, g6, g7, g8, g9, g10: std_logic;

   begin

   -- Your test bench code

   testName := "15.60.09.1        ";

   MS_PROGRAM_RESET_1 <= '0';
   wait for 30 ns;
   MS_PROGRAM_RESET_1 <= '1';
   wait for 30 ns;
   
   check1(PS_CONSOLE_WM_CHARACTER,'0',testName,"1A");
   check1(MS_CONSOLE_WM_CHARACTER,'1',testName,"1B");
   
   -- WM NOT set
   for i in 0 to 4 loop
      tv := std_logic_vector(to_unsigned(i,tv'Length));
      g := tv(0);
      h := tv(1);
      PS_GATE_CONSOLE_PRTR_TO_E1_IN <= g;
      MV_CONSOLE_C_INPUT_STAR_CHK_OP <= not h;
      wait for 30 ns;
      check1(MS_CONSOLE_NOT_WM_DOT_C_INPUT,not(h and g),testName,"2A");
      check1(MS_CONSOLE_WM_DOT_NOT_C_INPUT,'1',testName,"2B");
   end loop;
   
   MS_CONS_WM_OUTPUT_SET <= '0';
   wait for 30 ns;
   MS_CONS_WM_OUTPUT_SET <= '1';
   wait for 30 ns;

   check1(PS_CONSOLE_WM_CHARACTER,'1',testName,"3A");
   check1(MS_CONSOLE_WM_CHARACTER,'0',testName,"3B");

   -- WM IS set
   for i in 0 to 4 loop
      tv := std_logic_vector(to_unsigned(i,tv'Length));
      g := tv(0);
      h := tv(1);
      PS_GATE_CONSOLE_PRTR_TO_E1_IN <= g;
      MV_CONSOLE_C_INPUT_STAR_CHK_OP <= not h;
      wait for 30 ns;
      check1(MS_CONSOLE_NOT_WM_DOT_C_INPUT,'1',testName,"3A");
      check1(MS_CONSOLE_WM_DOT_NOT_C_INPUT,not(g and not h),testName,"3B");
   end loop;
   
   MS_CONS_ERROR_BACKSPACE_SET <= '0';
   wait for 30 ns;
   MS_CONS_ERROR_BACKSPACE_SET <= '1';
   wait for 30 ns;
   check1(PS_CONSOLE_WM_CHARACTER,'0',testName,"4A");
   check1(MS_CONSOLE_WM_CHARACTER,'1',testName,"4B");
   
   MS_CONS_WM_INPUT_SET <= '0';
   wait for 30 ns;
   MS_CONS_WM_INPUT_SET <= '1';
   wait for 30 ns;
   check1(PS_CONSOLE_WM_CHARACTER,'1',testName,"5A");
   check1(MS_CONSOLE_WM_CHARACTER,'0',testName,"5B");
   
   MS_CONS_GATED_CARRIAGE_RETURN <= '0';
   wait for 30 ns;
   MS_CONS_GATED_CARRIAGE_RETURN <= '1';
   wait for 30 ns;
   check1(PS_CONSOLE_WM_CHARACTER,'0',testName,"6A");
   check1(MS_CONSOLE_WM_CHARACTER,'1',testName,"6B");

   MS_CONS_WM_INPUT_SET <= '0';
   wait for 30 ns;
   MS_CONS_WM_INPUT_SET <= '1';
   wait for 30 ns;
   check1(PS_CONSOLE_WM_CHARACTER,'1',testName,"7A");
   check1(MS_CONSOLE_WM_CHARACTER,'0',testName,"7B");
   
   MS_CONS_WM_INPUT_RESET <= '0';
   wait for 30 ns;
   MS_CONS_WM_INPUT_RESET <= '1';
   wait for 30 ns;
   check1(PS_CONSOLE_WM_CHARACTER,'0',testName,"7C");
   check1(MS_CONSOLE_WM_CHARACTER,'1',testName,"7D");

   
   assert false report "Simulation Ended NORMALLY" severity failure;

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 2 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY (TIMEOUT)" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
