

================================================================
== Vitis HLS Report for 'encryfinal'
================================================================
* Date:           Thu Feb  6 20:26:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encryptionfinale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |      474|  3221225918|  4.740 us|  32.212 sec|  475|  3221225919|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |                                                |                                     |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |                    Instance                    |                Module               |   min   |    max    |    min    |    max    | min |    max    |   Type  |
        +------------------------------------------------+-------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74   |encryfinal_Pipeline_VITIS_LOOP_40_1  |       25|         25|   0.250 us|   0.250 us|   25|         25|       no|
        |grp_encryfinal_Pipeline_2_fu_82                 |encryfinal_Pipeline_2                |       18|         18|   0.180 us|   0.180 us|   18|         18|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87   |encryfinal_Pipeline_VITIS_LOOP_86_1  |       26|         26|   0.260 us|   0.260 us|   26|         26|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95   |encryfinal_Pipeline_VITIS_LOOP_46_3  |       72|  536870980|   0.720 us|  5.369 sec|   72|  536870980|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103  |encryfinal_Pipeline_VITIS_LOOP_50_4  |        4|  268435457|  40.000 ns|  2.684 sec|    4|  268435457|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110  |encryfinal_Pipeline_VITIS_LOOP_64_1  |       18|         18|   0.180 us|   0.180 us|   18|         18|       no|
        +------------------------------------------------+-------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+

        * Loop: 
        +-------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |      400|  3221225844|  100 ~ 805306461|          -|          -|     4|        no|
        +-------------------+---------+------------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   14|    2073|   1893|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   14|    2112|   2154|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    5|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_encryfinal_Pipeline_2_fu_82                 |encryfinal_Pipeline_2                |        0|   0|     7|    54|    0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74   |encryfinal_Pipeline_VITIS_LOOP_40_1  |        0|   0|   187|    97|    0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95   |encryfinal_Pipeline_VITIS_LOOP_46_3  |        0|   3|  1221|  1248|    0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103  |encryfinal_Pipeline_VITIS_LOOP_50_4  |        0|   0|    13|    83|    0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110  |encryfinal_Pipeline_VITIS_LOOP_64_1  |        0|   0|    18|    96|    0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87   |encryfinal_Pipeline_VITIS_LOOP_86_1  |        2|  11|   627|   315|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        2|  14|  2073|  1893|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U               |temp_RAM_AUTO_1R1W               |        2|  0|   0|    0|    16|   64|     1|         1024|
    |multipliedSignal_U   |temp_RAM_AUTO_1R1W               |        2|  0|   0|    0|    16|   64|     1|         1024|
    |transformedSignal_U  |transformedSignal_RAM_AUTO_1R1W  |        4|  0|   0|    0|    16|   64|     1|         1024|
    +---------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                 |        8|  0|   0|    0|    48|  192|     3|         3072|
    +---------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln44_fu_135_p2  |      icmp|   0|  0|  31|          24|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  31|          24|           1|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  49|         12|    1|         12|
    |multipliedSignal_address0   |  13|          3|    4|         12|
    |multipliedSignal_ce0        |  13|          3|    1|          3|
    |multipliedSignal_we0        |   9|          2|    1|          2|
    |step_fu_58                  |   9|          2|    5|         10|
    |temp_address0               |  17|          4|    4|         16|
    |temp_ce0                    |  17|          4|    1|          4|
    |temp_d0                     |  13|          3|   64|        192|
    |temp_we0                    |  13|          3|    1|          3|
    |transformedSignal_address0  |  21|          5|    4|         20|
    |transformedSignal_ce0       |  21|          5|    1|          5|
    |transformedSignal_ce1       |   9|          2|    1|          2|
    |transformedSignal_d0        |  13|          3|   64|        192|
    |transformedSignal_we0       |  13|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 230|         54|  153|        476|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  11|   0|   11|          0|
    |grp_encryfinal_Pipeline_2_fu_82_ap_start_reg                 |   1|   0|    1|          0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74_ap_start_reg   |   1|   0|    1|          0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95_ap_start_reg   |   1|   0|    1|          0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87_ap_start_reg   |   1|   0|    1|          0|
    |step_1_reg_167                                               |   5|   0|   25|         20|
    |step_fu_58                                                   |   5|   0|   25|         20|
    |tmp_reg_172                                                  |   4|   0|   24|         20|
    |trunc_ln_reg_185                                             |   4|   0|    4|          0|
    |zext_ln46_reg_180                                            |   4|   0|   25|         21|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  39|   0|  120|         81|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       encryfinal|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       encryfinal|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       encryfinal|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       encryfinal|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       encryfinal|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       encryfinal|  return value|
|speechSignal_address0     |  out|    4|   ap_memory|     speechSignal|         array|
|speechSignal_ce0          |  out|    1|   ap_memory|     speechSignal|         array|
|speechSignal_q0           |   in|   32|   ap_memory|     speechSignal|         array|
|encryptedSignal_address0  |  out|    4|   ap_memory|  encryptedSignal|         array|
|encryptedSignal_ce0       |  out|    1|   ap_memory|  encryptedSignal|         array|
|encryptedSignal_we0       |  out|    1|   ap_memory|  encryptedSignal|         array|
|encryptedSignal_d0        |  out|   64|   ap_memory|  encryptedSignal|         array|
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 9 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%step = alloca i32 1" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 12 'alloca' 'step' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%temp = alloca i64 1" [encryptionfinale/chaotic_encrypt.cpp:45->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 13 'alloca' 'temp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%transformedSignal = alloca i64 1" [encryptionfinale/chaotic_encrypt.cpp:94]   --->   Operation 14 'alloca' 'transformedSignal' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%multipliedSignal = alloca i64 1" [encryptionfinale/chaotic_encrypt.cpp:96]   --->   Operation 15 'alloca' 'multipliedSignal' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_40_1, i32 %speechSignal, i64 %transformedSignal"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln44 = store i25 16, i25 %step" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 17 'store' 'store_ln44' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln93 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [encryptionfinale/chaotic_encrypt.cpp:93]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %speechSignal, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %speechSignal"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %encryptedSignal, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %encryptedSignal"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_40_1, i32 %speechSignal, i64 %transformedSignal"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.cond3.i" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 24 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%step_1 = load i25 %step" [encryptionfinale/chaotic_encrypt.cpp:46->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 25 'load' 'step_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i25.i32.i32, i25 %step_1, i32 1, i32 24" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.42ns)   --->   "%icmp_ln44 = icmp_eq  i24 %tmp, i24 0" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body6.i, void %for.inc.i5.preheader" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 28 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_2, i64 %temp"   --->   Operation 29 'call' 'call_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_86_1, i64 %transformedSignal, i64 %multipliedSignal, i64 %chaoticSequence"   --->   Operation 30 'call' 'call_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_2, i64 %temp"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i24 %tmp" [encryptionfinale/chaotic_encrypt.cpp:46->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 32 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i25.i32.i32, i25 %step_1, i32 1, i32 4" [encryptionfinale/chaotic_encrypt.cpp:46->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (2.45ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_46_3, i25 %zext_ln46, i64 %transformedSignal, i64 %temp, i4 %trunc_ln" [encryptionfinale/chaotic_encrypt.cpp:46->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 34 'call' 'call_ln46' <Predicate = true> <Delay = 2.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln44 = store i25 %zext_ln46, i25 %step" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 35 'store' 'store_ln44' <Predicate = true> <Delay = 1.61>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_46_3, i25 %zext_ln46, i64 %transformedSignal, i64 %temp, i4 %trunc_ln" [encryptionfinale/chaotic_encrypt.cpp:46->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 36 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.06>
ST_7 : Operation 37 [2/2] (4.06ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_50_4, i25 %step_1, i64 %temp, i64 %transformedSignal" [encryptionfinale/chaotic_encrypt.cpp:46->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 37 'call' 'call_ln46' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 39 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_50_4, i25 %step_1, i64 %temp, i64 %transformedSignal" [encryptionfinale/chaotic_encrypt.cpp:46->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 40 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.cond3.i" [encryptionfinale/chaotic_encrypt.cpp:44->encryptionfinale/chaotic_encrypt.cpp:99]   --->   Operation 41 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_86_1, i64 %transformedSignal, i64 %multipliedSignal, i64 %chaoticSequence"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_64_1, i64 %multipliedSignal, i64 %encryptedSignal"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_64_1, i64 %multipliedSignal, i64 %encryptedSignal"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [encryptionfinale/chaotic_encrypt.cpp:109]   --->   Operation 45 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ speechSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ encryptedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ chaoticSequence]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
step                  (alloca           ) [ 011111111000]
temp                  (alloca           ) [ 001111111000]
transformedSignal     (alloca           ) [ 001111111100]
multipliedSignal      (alloca           ) [ 001111111111]
store_ln44            (store            ) [ 000000000000]
spectopmodule_ln93    (spectopmodule    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
br_ln44               (br               ) [ 000000000000]
step_1                (load             ) [ 000011111000]
tmp                   (partselect       ) [ 000011000000]
icmp_ln44             (icmp             ) [ 000111111000]
br_ln44               (br               ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
zext_ln46             (zext             ) [ 000000100000]
trunc_ln              (partselect       ) [ 000000100000]
store_ln44            (store            ) [ 000000000000]
call_ln46             (call             ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specloopname_ln44     (specloopname     ) [ 000000000000]
call_ln46             (call             ) [ 000000000000]
br_ln44               (br               ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
ret_ln109             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="speechSignal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="speechSignal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="encryptedSignal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryptedSignal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="chaoticSequence">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chaoticSequence"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_86_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_50_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_64_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="step_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="step/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="temp_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="transformedSignal_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transformedSignal/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="multipliedSignal_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="multipliedSignal/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_encryfinal_Pipeline_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="3" bw="64" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="24" slack="0"/>
<pin id="98" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="4" bw="4" slack="0"/>
<pin id="101" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="25" slack="4"/>
<pin id="106" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln44_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="25" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="step_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="25" slack="2"/>
<pin id="124" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="step_1/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="0"/>
<pin id="127" dir="0" index="1" bw="25" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="0" index="3" bw="6" slack="0"/>
<pin id="130" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln44_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="0"/>
<pin id="137" dir="0" index="1" bw="24" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln46_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="2"/>
<pin id="143" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="0" index="3" bw="4" slack="0"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln44_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="0" index="1" bw="25" slack="4"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="step_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="0"/>
<pin id="162" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="167" class="1005" name="step_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="25" slack="4"/>
<pin id="169" dir="1" index="1" bw="25" slack="4"/>
</pin_list>
<bind>
<opset="step_1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="2"/>
<pin id="174" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="180" class="1005" name="zext_ln46_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="25" slack="1"/>
<pin id="182" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="185" class="1005" name="trunc_ln_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="66" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="139"><net_src comp="125" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="154"><net_src comp="145" pin="4"/><net_sink comp="95" pin=4"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="58" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="170"><net_src comp="122" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="175"><net_src comp="125" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="183"><net_src comp="141" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="188"><net_src comp="145" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="95" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encryptedSignal | {10 11 }
 - Input state : 
	Port: encryfinal : speechSignal | {1 2 }
	Port: encryfinal : chaoticSequence | {3 9 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln44 : 1
	State 2
	State 3
		tmp : 1
		icmp_ln44 : 2
		br_ln44 : 3
	State 4
	State 5
		call_ln46 : 1
		store_ln44 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |  grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74 |    0    |   1.61  |   170   |    35   |
|          |         grp_encryfinal_Pipeline_2_fu_82        |    0    |    0    |    5    |    26   |
|   call   |  grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87 |    11   |   3.22  |   612   |   262   |
|          |  grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95 |    3    |   6.44  |   1032  |   802   |
|          | grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103 |    0    |   1.61  |    73   |    54   |
|          | grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110 |    0    |   1.61  |    19   |    48   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln44_fu_135                |    0    |    0    |    0    |    31   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|partselect|                   tmp_fu_125                   |    0    |    0    |    0    |    0    |
|          |                 trunc_ln_fu_145                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln46_fu_141                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    14   |  14.49  |   1911  |   1258  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
| chaoticSequence |    2   |    0   |    0   |    -   |
| multipliedSignal|    2   |    0   |    0   |    0   |
|       temp      |    2   |    0   |    0   |    0   |
|transformedSignal|    4   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   10   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  step_1_reg_167 |   25   |
|   step_reg_160  |   25   |
|   tmp_reg_172   |   24   |
| trunc_ln_reg_185|    4   |
|zext_ln46_reg_180|   25   |
+-----------------+--------+
|      Total      |   103  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95 |  p1  |   2  |  24  |   48   ||    9    |
| grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95 |  p4  |   2  |   4  |    8   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   56   ||   3.22  ||    18   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   14   |  1911  |  1258  |    -   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   103  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   14   |   17   |  2014  |  1276  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
