/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:59 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VIDEO_ENC_BP_FIFO_0_H__
#define BCHP_VIDEO_ENC_BP_FIFO_0_H__

/***************************************************************************
 *VIDEO_ENC_BP_FIFO_0 - Bypass FIFO Registers
 ***************************************************************************/
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL 0x006a7100 /* [RW] BYPASS FIFO CONTROL REGISTER */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR 0x006a7104 /* [RW] BYPASS FIFO CONSTANT COLOR FOR OVERFLOW */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR 0x006a7108 /* [RW] BYPASS FIFO CONSTANT COLOR FOR UNDERFLOW */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR 0x006a710c /* [RW] BYPASS FIFO CONSTANT COLOR FOR FIXED COLOR ENABLE */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS 0x006a7110 /* [RO] BYPASS FIFO STATUS REGISTER */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR 0x006a7114 /* [RW] BYPASS FIFO STATUS CLEAR REGISTER */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEPTH 0x006a7118 /* [RO] BYPASS FIFO DEPTH REGISTER */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS 0x006a711c /* [RO] BVB status read Register. */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS 0x006a7120 /* [WO] BVB status clear Register. */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG 0x006a7124 /* [RO] BYPASS FIFO DEBUG REGISTER */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR 0x006a7128 /* [RW] BYPASS FIFO DEBUG CLEAR REGISTER */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1 0x006a712c /* [RO] BYPASS FIFO data monitor for ch0 and ch1 of even data path registeR */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2   0x006a7130 /* [RO] BYPASS FIFO data monitor for ch2 of even data path register */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1 0x006a7134 /* [RO] BYPASS FIFO data monitor for ch0 and ch1 of odd data path register */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2    0x006a7138 /* [RO] BYPASS FIFO data monitor for ch2 of odd data path register */
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING   0x006a713c /* [RO] BYPASS FIFO input timing monitor register */
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR 0x006a7140 /* [RW] BYPASS FIFO DEBUG CLEAR REGISTER */
#define BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID     0x006a7144 /* [RO] BYPASS FIFO REVISION ID register */

/***************************************************************************
 *BYPASS_FIFO_CONTROL - BYPASS FIFO CONTROL REGISTER
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_reserved0_MASK 0xfffff800
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_reserved0_SHIFT 11

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: RESERVED_BITS [10:10] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_RESERVED_BITS_MASK 0x00000400
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_RESERVED_BITS_SHIFT 10

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: DISABLE_HW_DRAIN [09:09] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_DRAIN_MASK 0x00000200
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_DRAIN_SHIFT 9
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_DRAIN_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_EOP_OUT [08:08] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_EOP_OUT_MASK 0x00000100
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_EOP_OUT_SHIFT 8
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_EOP_OUT_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_SOP_IN [07:07] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_SOP_IN_MASK 0x00000080
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_SOP_IN_SHIFT 7
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DISABLE_HW_FLUSH_FIFO_NOT_EMTPY_SOP_IN_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: AUTO_FULL_SCREEN_CONST_COLOR_ENABLE [06:06] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_AUTO_FULL_SCREEN_CONST_COLOR_ENABLE_MASK 0x00000040
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_AUTO_FULL_SCREEN_CONST_COLOR_ENABLE_SHIFT 6
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_AUTO_FULL_SCREEN_CONST_COLOR_ENABLE_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: FIFO_FLUSH [05:05] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_FIFO_FLUSH_MASK 0x00000020
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_FIFO_FLUSH_SHIFT 5
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_FIFO_FLUSH_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: BITS_PER_PIXEL_COMP [04:03] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_BITS_PER_PIXEL_COMP_MASK 0x00000018
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_BITS_PER_PIXEL_COMP_SHIFT 3
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_BITS_PER_PIXEL_COMP_DEFAULT 0x00000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_BITS_PER_PIXEL_COMP_8BITS_PER_COMP 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_BITS_PER_PIXEL_COMP_10BITS_PER_COMP 1
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_BITS_PER_PIXEL_COMP_12BITS_PER_COMP 2

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: DATA_FORMAT [02:01] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DATA_FORMAT_MASK 0x00000006
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DATA_FORMAT_SHIFT 1
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DATA_FORMAT_DEFAULT 0x00000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DATA_FORMAT_FORMAT_444 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DATA_FORMAT_FORMAT_422 1
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_DATA_FORMAT_FORMAT_420 2

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_CONTROL :: CONSTANT_COLOR_ENABLE [00:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_CONSTANT_COLOR_ENABLE_MASK 0x00000001
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_CONSTANT_COLOR_ENABLE_SHIFT 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_CONSTANT_COLOR_ENABLE_DEFAULT 0x00000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_CONSTANT_COLOR_ENABLE_ENABLED 1
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_CONTROL_CONSTANT_COLOR_ENABLE_DISABLED 0

/***************************************************************************
 *BYPASS_FIFO_OVF_CONST_COLOR - BYPASS FIFO CONSTANT COLOR FOR OVERFLOW
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_OVF_CONST_COLOR :: reserved_for_padding0 [31:30] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_reserved_for_padding0_MASK 0xc0000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_reserved_for_padding0_SHIFT 30

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_OVF_CONST_COLOR :: CH2_CONSTANT_COLOR [29:20] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH2_CONSTANT_COLOR_MASK 0x3ff00000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH2_CONSTANT_COLOR_SHIFT 20
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH2_CONSTANT_COLOR_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_OVF_CONST_COLOR :: CH1_CONSTANT_COLOR [19:10] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH1_CONSTANT_COLOR_MASK 0x000ffc00
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH1_CONSTANT_COLOR_SHIFT 10
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH1_CONSTANT_COLOR_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_OVF_CONST_COLOR :: CH0_CONSTANT_COLOR [09:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH0_CONSTANT_COLOR_MASK 0x000003ff
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH0_CONSTANT_COLOR_SHIFT 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_OVF_CONST_COLOR_CH0_CONSTANT_COLOR_DEFAULT 0x00000000

/***************************************************************************
 *BYPASS_FIFO_UDF_CONST_COLOR - BYPASS FIFO CONSTANT COLOR FOR UNDERFLOW
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_UDF_CONST_COLOR :: reserved_for_padding0 [31:30] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_reserved_for_padding0_MASK 0xc0000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_reserved_for_padding0_SHIFT 30

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_UDF_CONST_COLOR :: CH2_CONSTANT_COLOR [29:20] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH2_CONSTANT_COLOR_MASK 0x3ff00000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH2_CONSTANT_COLOR_SHIFT 20
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH2_CONSTANT_COLOR_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_UDF_CONST_COLOR :: CH1_CONSTANT_COLOR [19:10] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH1_CONSTANT_COLOR_MASK 0x000ffc00
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH1_CONSTANT_COLOR_SHIFT 10
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH1_CONSTANT_COLOR_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_UDF_CONST_COLOR :: CH0_CONSTANT_COLOR [09:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH0_CONSTANT_COLOR_MASK 0x000003ff
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH0_CONSTANT_COLOR_SHIFT 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_UDF_CONST_COLOR_CH0_CONSTANT_COLOR_DEFAULT 0x00000000

/***************************************************************************
 *BYPASS_FIFO_NRM_CONST_COLOR - BYPASS FIFO CONSTANT COLOR FOR FIXED COLOR ENABLE
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_NRM_CONST_COLOR :: reserved_for_padding0 [31:30] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_reserved_for_padding0_MASK 0xc0000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_reserved_for_padding0_SHIFT 30

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_NRM_CONST_COLOR :: CH2_CONSTANT_COLOR [29:20] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH2_CONSTANT_COLOR_MASK 0x3ff00000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH2_CONSTANT_COLOR_SHIFT 20
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH2_CONSTANT_COLOR_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_NRM_CONST_COLOR :: CH1_CONSTANT_COLOR [19:10] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH1_CONSTANT_COLOR_MASK 0x000ffc00
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH1_CONSTANT_COLOR_SHIFT 10
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH1_CONSTANT_COLOR_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_NRM_CONST_COLOR :: CH0_CONSTANT_COLOR [09:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH0_CONSTANT_COLOR_MASK 0x000003ff
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH0_CONSTANT_COLOR_SHIFT 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_NRM_CONST_COLOR_CH0_CONSTANT_COLOR_DEFAULT 0x00000000

/***************************************************************************
 *BYPASS_FIFO_STATUS - BYPASS FIFO STATUS REGISTER
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS :: reserved0 [31:04] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_reserved0_SHIFT 4

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS :: FIFO_OVERFLOW [03:03] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_OVERFLOW_MASK 0x00000008
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_OVERFLOW_SHIFT 3

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS :: FIFO_UNDERFLOW [02:02] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_UNDERFLOW_MASK 0x00000004
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_UNDERFLOW_SHIFT 2

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS :: FIFO_NOT_EMTPY_EOP_OUT [01:01] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_NOT_EMTPY_EOP_OUT_MASK 0x00000002
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_NOT_EMTPY_EOP_OUT_SHIFT 1

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS :: FIFO_NOT_EMTPY_SOP_IN [00:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_NOT_EMTPY_SOP_IN_MASK 0x00000001
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_FIFO_NOT_EMTPY_SOP_IN_SHIFT 0

/***************************************************************************
 *BYPASS_FIFO_STATUS_CLR - BYPASS FIFO STATUS CLEAR REGISTER
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS_CLR :: reserved0 [31:04] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_reserved0_MASK 0xfffffff0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_reserved0_SHIFT 4

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS_CLR :: CLR_FIFO_OVERFLOW [03:03] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_OVERFLOW_MASK 0x00000008
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_OVERFLOW_SHIFT 3
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_OVERFLOW_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS_CLR :: CLR_FIFO_UNDERFLOW [02:02] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_UNDERFLOW_MASK 0x00000004
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_UNDERFLOW_SHIFT 2
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS_CLR :: CLR_FIFO_NOT_EMTPY_EOP_OUT [01:01] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_NOT_EMTPY_EOP_OUT_MASK 0x00000002
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_NOT_EMTPY_EOP_OUT_SHIFT 1
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_NOT_EMTPY_EOP_OUT_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_STATUS_CLR :: CLR_FIFO_NOT_EMTPY_SOP_IN [00:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_NOT_EMTPY_SOP_IN_MASK 0x00000001
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_NOT_EMTPY_SOP_IN_SHIFT 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS_CLR_CLR_FIFO_NOT_EMTPY_SOP_IN_DEFAULT 0x00000000

/***************************************************************************
 *BYPASS_FIFO_DEPTH - BYPASS FIFO DEPTH REGISTER
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEPTH :: DEPTH_EOP_IN [31:16] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEPTH_DEPTH_EOP_IN_MASK 0xffff0000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEPTH_DEPTH_EOP_IN_SHIFT 16

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEPTH :: DEPTH_SOP_OUT [15:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEPTH_DEPTH_SOP_OUT_MASK 0x0000ffff
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEPTH_DEPTH_SOP_OUT_SHIFT 0

/***************************************************************************
 *BYPASS_FIFO_BVB_RSTATUS - BVB status read Register.
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_RSTATUS :: reserved0 [31:05] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_reserved0_MASK 0xffffffe0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_reserved0_SHIFT 5

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_RSTATUS :: MISSING_SYNC [04:04] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_MISSING_SYNC_MASK 0x00000010
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_MISSING_SYNC_SHIFT 4

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_RSTATUS :: LONG_SOURCE [03:03] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_LONG_SOURCE_MASK 0x00000008
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_LONG_SOURCE_SHIFT 3

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_RSTATUS :: SHORT_SOURCE [02:02] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_SHORT_SOURCE_MASK 0x00000004
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_SHORT_SOURCE_SHIFT 2

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_RSTATUS :: LONG_LINE [01:01] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_LONG_LINE_MASK 0x00000002
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_LONG_LINE_SHIFT 1

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_RSTATUS :: SHORT_LINE [00:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_SHORT_LINE_MASK 0x00000001
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS_SHORT_LINE_SHIFT 0

/***************************************************************************
 *BYPASS_FIFO_BVB_CSTATUS - BVB status clear Register.
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_CSTATUS :: reserved0 [31:05] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_reserved0_MASK 0xffffffe0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_reserved0_SHIFT 5

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_CSTATUS :: MISSING_SYNC [04:04] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_MISSING_SYNC_MASK 0x00000010
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_MISSING_SYNC_SHIFT 4
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_MISSING_SYNC_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_CSTATUS :: LONG_SOURCE [03:03] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_LONG_SOURCE_MASK 0x00000008
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_LONG_SOURCE_SHIFT 3
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_LONG_SOURCE_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_CSTATUS :: SHORT_SOURCE [02:02] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_SHORT_SOURCE_MASK 0x00000004
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_SHORT_SOURCE_SHIFT 2
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_SHORT_SOURCE_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_CSTATUS :: LONG_LINE [01:01] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_LONG_LINE_MASK 0x00000002
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_LONG_LINE_SHIFT 1
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_LONG_LINE_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_BVB_CSTATUS :: SHORT_LINE [00:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_SHORT_LINE_MASK 0x00000001
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_SHORT_LINE_SHIFT 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_CSTATUS_SHORT_LINE_DEFAULT 0x00000000

/***************************************************************************
 *BYPASS_FIFO_DEBUG - BYPASS FIFO DEBUG REGISTER
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: MAX_DEPTH [31:20] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_MAX_DEPTH_MASK  0xfff00000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_MAX_DEPTH_SHIFT 20

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: DRAIN_FLAG [19:19] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_DRAIN_FLAG_MASK 0x00080000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_DRAIN_FLAG_SHIFT 19

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: ERR_CONDITION [18:17] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_ERR_CONDITION_MASK 0x00060000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_ERR_CONDITION_SHIFT 17

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: ERR_SM [16:14] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_ERR_SM_MASK     0x0001c000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_ERR_SM_SHIFT    14

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: RX_EOP_BEFORE_PRE_EOP_TX [13:13] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_EOP_BEFORE_PRE_EOP_TX_MASK 0x00002000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_EOP_BEFORE_PRE_EOP_TX_SHIFT 13

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: RX_SOP_BEFORE_PRE_SOP_TX [12:12] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_SOP_BEFORE_PRE_SOP_TX_MASK 0x00001000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_SOP_BEFORE_PRE_SOP_TX_SHIFT 12

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: TX_SOP_BEFORE_EOP [11:11] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_SOP_BEFORE_EOP_MASK 0x00000800
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_SOP_BEFORE_EOP_SHIFT 11

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: TX_EOP_BEFORE_SOP [10:10] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_EOP_BEFORE_SOP_MASK 0x00000400
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_EOP_BEFORE_SOP_SHIFT 10

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: TX_SOL_BEFORE_EOL [09:09] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_SOL_BEFORE_EOL_MASK 0x00000200
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_SOL_BEFORE_EOL_SHIFT 9

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: TX_EOL_BEFORE_SOL [08:08] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_EOL_BEFORE_SOL_MASK 0x00000100
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_TX_EOL_BEFORE_SOL_SHIFT 8

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: PIC_SYNC_OUT_FLAG [07:07] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_PIC_SYNC_OUT_FLAG_MASK 0x00000080
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_PIC_SYNC_OUT_FLAG_SHIFT 7

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: LINE_SYNC_OUT_FLAG [06:06] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_LINE_SYNC_OUT_FLAG_MASK 0x00000040
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_LINE_SYNC_OUT_FLAG_SHIFT 6

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: RX_SOP_BEFORE_EOP [05:05] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_SOP_BEFORE_EOP_MASK 0x00000020
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_SOP_BEFORE_EOP_SHIFT 5

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: RX_EOP_BEFORE_SOP [04:04] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_EOP_BEFORE_SOP_MASK 0x00000010
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_EOP_BEFORE_SOP_SHIFT 4

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: RX_SOL_BEFORE_EOL [03:03] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_SOL_BEFORE_EOL_MASK 0x00000008
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_SOL_BEFORE_EOL_SHIFT 3

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: RX_EOL_BEFORE_SOL [02:02] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_EOL_BEFORE_SOL_MASK 0x00000004
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_RX_EOL_BEFORE_SOL_SHIFT 2

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: PIC_SYNC_IN_FLAG [01:01] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_PIC_SYNC_IN_FLAG_MASK 0x00000002
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_PIC_SYNC_IN_FLAG_SHIFT 1

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG :: LINE_SYNC_IN_FLAG [00:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_LINE_SYNC_IN_FLAG_MASK 0x00000001
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_LINE_SYNC_IN_FLAG_SHIFT 0

/***************************************************************************
 *BYPASS_FIFO_DEBUG_CLR - BYPASS FIFO DEBUG CLEAR REGISTER
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_reserved0_MASK 0xffffc000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_reserved0_SHIFT 14

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_RX_EOP_BEFORE_PRE_EOP_TX [13:13] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_EOP_BEFORE_PRE_EOP_TX_MASK 0x00002000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_EOP_BEFORE_PRE_EOP_TX_SHIFT 13

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_RX_SOP_BEFORE_PRE_SOP_TX [12:12] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_SOP_BEFORE_PRE_SOP_TX_MASK 0x00001000
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_SOP_BEFORE_PRE_SOP_TX_SHIFT 12

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_TX_SOP_BEFORE_EOP [11:11] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_SOP_BEFORE_EOP_MASK 0x00000800
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_SOP_BEFORE_EOP_SHIFT 11

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_TX_EOP_BEFORE_SOP [10:10] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_EOP_BEFORE_SOP_MASK 0x00000400
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_EOP_BEFORE_SOP_SHIFT 10

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_TX_SOL_BEFORE_EOL [09:09] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_SOL_BEFORE_EOL_MASK 0x00000200
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_SOL_BEFORE_EOL_SHIFT 9

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_TX_EOL_BEFORE_SOL [08:08] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_EOL_BEFORE_SOL_MASK 0x00000100
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_TX_EOL_BEFORE_SOL_SHIFT 8

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: reserved1 [07:06] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_reserved1_MASK 0x000000c0
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_reserved1_SHIFT 6

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_RX_SOP_BEFORE_EOP [05:05] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_SOP_BEFORE_EOP_MASK 0x00000020
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_SOP_BEFORE_EOP_SHIFT 5

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_RX_EOP_BEFORE_SOP [04:04] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_EOP_BEFORE_SOP_MASK 0x00000010
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_EOP_BEFORE_SOP_SHIFT 4

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_RX_SOL_BEFORE_EOL [03:03] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_SOL_BEFORE_EOL_MASK 0x00000008
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_SOL_BEFORE_EOL_SHIFT 3

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: CLR_RX_EOL_BEFORE_SOL [02:02] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_EOL_BEFORE_SOL_MASK 0x00000004
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_CLR_RX_EOL_BEFORE_SOL_SHIFT 2

/* VIDEO_ENC_BP_FIFO_0 :: BYPASS_FIFO_DEBUG_CLR :: reserved2 [01:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_reserved2_MASK 0x00000003
#define BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG_CLR_reserved2_SHIFT 0

/***************************************************************************
 *EVEN_DATA_CH0_CH1 - BYPASS FIFO data monitor for ch0 and ch1 of even data path registeR
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: EVEN_DATA_CH0_CH1 :: reserved0 [31:24] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_reserved0_MASK  0xff000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_reserved0_SHIFT 24

/* VIDEO_ENC_BP_FIFO_0 :: EVEN_DATA_CH0_CH1 :: CH1_DATA [23:12] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_CH1_DATA_MASK   0x00fff000
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_CH1_DATA_SHIFT  12
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_CH1_DATA_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: EVEN_DATA_CH0_CH1 :: CH0_DATA [11:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_CH0_DATA_MASK   0x00000fff
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_CH0_DATA_SHIFT  0
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1_CH0_DATA_DEFAULT 0x00000000

/***************************************************************************
 *EVEN_DATA_CH2 - BYPASS FIFO data monitor for ch2 of even data path register
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: EVEN_DATA_CH2 :: reserved0 [31:24] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2_reserved0_MASK      0xff000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2_reserved0_SHIFT     24

/* VIDEO_ENC_BP_FIFO_0 :: EVEN_DATA_CH2 :: reserved_for_padding1 [23:12] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2_reserved_for_padding1_MASK 0x00fff000
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2_reserved_for_padding1_SHIFT 12

/* VIDEO_ENC_BP_FIFO_0 :: EVEN_DATA_CH2 :: CH2_DATA [11:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2_CH2_DATA_MASK       0x00000fff
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2_CH2_DATA_SHIFT      0
#define BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2_CH2_DATA_DEFAULT    0x00000000

/***************************************************************************
 *ODD_DATA_CH0_CH1 - BYPASS FIFO data monitor for ch0 and ch1 of odd data path register
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: ODD_DATA_CH0_CH1 :: reserved0 [31:24] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_reserved0_MASK   0xff000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_reserved0_SHIFT  24

/* VIDEO_ENC_BP_FIFO_0 :: ODD_DATA_CH0_CH1 :: CH1_DATA [23:12] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_CH1_DATA_MASK    0x00fff000
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_CH1_DATA_SHIFT   12
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_CH1_DATA_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: ODD_DATA_CH0_CH1 :: CH0_DATA [11:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_CH0_DATA_MASK    0x00000fff
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_CH0_DATA_SHIFT   0
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1_CH0_DATA_DEFAULT 0x00000000

/***************************************************************************
 *ODD_DATA_CH2 - BYPASS FIFO data monitor for ch2 of odd data path register
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: ODD_DATA_CH2 :: reserved0 [31:24] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2_reserved0_MASK       0xff000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2_reserved0_SHIFT      24

/* VIDEO_ENC_BP_FIFO_0 :: ODD_DATA_CH2 :: reserved_for_padding1 [23:12] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2_reserved_for_padding1_MASK 0x00fff000
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2_reserved_for_padding1_SHIFT 12

/* VIDEO_ENC_BP_FIFO_0 :: ODD_DATA_CH2 :: CH2_DATA [11:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2_CH2_DATA_MASK        0x00000fff
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2_CH2_DATA_SHIFT       0
#define BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2_CH2_DATA_DEFAULT     0x00000000

/***************************************************************************
 *RASTER_TIMING - BYPASS FIFO input timing monitor register
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: RASTER_TIMING :: reserved0 [31:27] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_reserved0_MASK      0xf8000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_reserved0_SHIFT     27

/* VIDEO_ENC_BP_FIFO_0 :: RASTER_TIMING :: PIXEL_COUNT_INCONSISTENT [26:26] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_PIXEL_COUNT_INCONSISTENT_MASK 0x04000000
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_PIXEL_COUNT_INCONSISTENT_SHIFT 26
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_PIXEL_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: RASTER_TIMING :: PIXELS_PER_LINE [25:13] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_PIXELS_PER_LINE_MASK 0x03ffe000
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_PIXELS_PER_LINE_SHIFT 13
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_PIXELS_PER_LINE_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: RASTER_TIMING :: LINE_COUNT_INCONSISTENT [12:12] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_LINE_COUNT_INCONSISTENT_MASK 0x00001000
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_LINE_COUNT_INCONSISTENT_SHIFT 12
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_LINE_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: RASTER_TIMING :: NUM_LINES [11:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_NUM_LINES_MASK      0x00000fff
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_NUM_LINES_SHIFT     0
#define BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING_NUM_LINES_DEFAULT   0x00000000

/***************************************************************************
 *TIMING_MONITOR_CLR - BYPASS FIFO DEBUG CLEAR REGISTER
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: TIMING_MONITOR_CLR :: reserved0 [31:02] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_reserved0_MASK 0xfffffffc
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_reserved0_SHIFT 2

/* VIDEO_ENC_BP_FIFO_0 :: TIMING_MONITOR_CLR :: CLR_LINE_COUNT_INCONSISTENT [01:01] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_CLR_LINE_COUNT_INCONSISTENT_MASK 0x00000002
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_CLR_LINE_COUNT_INCONSISTENT_SHIFT 1
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_CLR_LINE_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VIDEO_ENC_BP_FIFO_0 :: TIMING_MONITOR_CLR :: CLR_PIXEL_COUNT_INCONSISTENT [00:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_CLR_PIXEL_COUNT_INCONSISTENT_MASK 0x00000001
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_CLR_PIXEL_COUNT_INCONSISTENT_SHIFT 0
#define BCHP_VIDEO_ENC_BP_FIFO_0_TIMING_MONITOR_CLR_CLR_PIXEL_COUNT_INCONSISTENT_DEFAULT 0x00000000

/***************************************************************************
 *REVISION_ID - BYPASS FIFO REVISION ID register
 ***************************************************************************/
/* VIDEO_ENC_BP_FIFO_0 :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID_reserved0_MASK        0xffff0000
#define BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID_reserved0_SHIFT       16

/* VIDEO_ENC_BP_FIFO_0 :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID_REVISION_ID_MASK      0x0000ffff
#define BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID_REVISION_ID_SHIFT     0
#define BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID_REVISION_ID_DEFAULT   0x00001000

#endif /* #ifndef BCHP_VIDEO_ENC_BP_FIFO_0_H__ */

/* End of File */
