<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="yavga-P1_250K.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="DCM32to50.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM32to50_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="yavga_papilio.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="yavga_papilio.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="yavga_papilio.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="yavga_papilio.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="yavga_papilio.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="yavga_papilio.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="yavga_papilio.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="yavga_papilio.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="yavga_papilio_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="yavga_papilio_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="yavga_papilio_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="yavga_papilio_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1390305450" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1390305450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390305450" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3758115242381194486" xil_pn:start_ts="1390305450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390305450" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-160590259017655384" xil_pn:start_ts="1390305450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390305450" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1390305450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390305452" xil_pn:in_ck="3597099249017301806" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3855639714208030968" xil_pn:start_ts="1390305450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM32to50.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1390305452" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1390305452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390305452" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7566319018892056462" xil_pn:start_ts="1390305452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1390354686" xil_pn:in_ck="-2765186584195628173" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7313094544498836743" xil_pn:start_ts="1390354664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
      <outfile xil_pn:name="yavga_papilio.lso"/>
      <outfile xil_pn:name="yavga_papilio.ngc"/>
      <outfile xil_pn:name="yavga_papilio.ngr"/>
      <outfile xil_pn:name="yavga_papilio.prj"/>
      <outfile xil_pn:name="yavga_papilio.stx"/>
      <outfile xil_pn:name="yavga_papilio.syr"/>
      <outfile xil_pn:name="yavga_papilio.xst"/>
      <outfile xil_pn:name="yavga_papilio_xst.xrpt"/>
    </transform>
  </transforms>

</generated_project>
