library verilog;
use verilog.vl_types.all;
entity logical_op is
end logical_op;
