# Known Issues

This document tracks known bugs and limitations in the RV32IMAFDC implementation.

## Active Issues

### Load Instruction Bug - Returns Wrong Value (Session 75) üîç

**Status**: ‚ö†Ô∏è ACTIVE (Identified Session 75, 2025-10-31 - Not yet fixed)
**Severity**: CRITICAL - Blocks FreeRTOS continuous operation
**Tests Affected**: FreeRTOS (stops at ~42K cycles after 3 ticks)
**Impact**: FreeRTOS queue overflow check fails incorrectly, execution stops

**Description**:
Load word instruction `LW a5, 60(a0)` at address 0x111e in `xQueueGenericReset` returns wrong value (10 instead of expected 1). This causes FreeRTOS queue overflow check to fail incorrectly, triggering an assertion path that stops execution.

**Evidence** (Session 75):
- Testbench debug shows `RegFile rs1 (x15) = 0x0000000a` at cycle 30143
- Expected: queueLength = 1
- Actual: a5 = 10 (0x0a)
- No instructions between LW (0x111e) and MULHU (0x1126) modify a5
- MULHU correctly computes high word of (10 √ó 84) = 0 (but input is wrong)

**Assembly Context**:
```asm
111e:  lw    a5, 60(a0)      # Load queueLength - RETURNS 10 INSTEAD OF 1 ‚ùå
1120:  mv    s0, a0          # Save base pointer
1122:  beqz  a5, 1182        # Check if queueLength == 0
1124:  lw    a4, 64(s0)      # Load itemSize = 84 ‚úì
1126:  mulhu a5, a5, a4      # High word of queueLength √ó itemSize
112a:  bnez  a5, 1182        # If overflow (high word != 0), fail
```

**Current Behavior**:
1. ‚úÖ FreeRTOS boots successfully
2. ‚úÖ Scheduler starts, tasks created
3. ‚úÖ Both tasks print "Started!" and first "Tick"
4. ‚ùå Execution stops at ~42K cycles (only 3 total "Tick" messages)
5. ‚ùå Should run indefinitely (tasks have `while(1)` loops)

**NOT a MULHU Bug**:
Initially suspected MULHU (like Sessions 44-60), but investigation proved:
- MULHU arithmetic is correct (computes high word of 10√ó84 = 0)
- Session 60 fix still in place (operand latching works)
- Input to MULHU is already wrong (a5=10 before MULHU executes)

**Possible Root Causes**:
1. **Memory corruption**: Queue structure in memory contains 10 instead of 1
2. **Load instruction bug**: LW returning wrong data from memory
3. **Data forwarding bug**: Wrong value forwarded from previous store

**Debug Information**:
- Testbench tracking in `tb/integration/tb_freertos.v:840-872, 1128-1186`
- MULHU pipeline trace shows inputs/outputs
- Queue check shows predicted assertion failure
- Load-use hazard detected (might be related)

**Next Steps** (Session 76):
1. Add load/store tracking for address `a0+60`
2. Dump memory contents at queue location
3. Trace all writes to queueLength field
4. Verify data forwarding from EX/MEM/WB stages
5. Check if memory actually contains 1 or 10

**References**:
- `docs/SESSION_75_LOAD_INSTRUCTION_BUG_INVESTIGATION.md` - Full investigation
- `docs/SESSION_60_MULHU_OPERAND_LATCH_BUG_FIXED.md` - Previous MULHU fix (still working)
- `docs/SESSION_46_MULHU_BUG_FIXED.md` - Original MULHU forwarding fix (still working)

---

## Resolved Issues

### MRET/Exception Priority Bug (RESOLVED - Session 74) ‚úÖ

**Status**: ‚úÖ RESOLVED (Session 74, 2025-10-31)
**Original Severity**: CRITICAL - Caused FreeRTOS to crash and reset
**Tests Affected**: FreeRTOS (crashed at PC=0xa5a5a5a4)
**Impact**: FreeRTOS crashed after UART output, jumped to reset vector

**Description**:
When MRET executed in MEM stage while an exception was detected, both signals (`mret_flush=1` and `exception=1`) could occur simultaneously, causing PC corruption that led to a jump to the reset vector (0x00000000). This caused startup code to re-execute with stale register values, leading to crashes.

**Root Cause** (Session 74):
Session 62's fix was incomplete. It prevented MEPC corruption in the CSR module but did not prevent exception detection when MRET was in the pipeline. The `exception_gated` signal at line 515 allowed exceptions to be detected even when MRET was executing.

**The Bug**:
```verilog
// BEFORE (BUGGY - Session 62's incomplete fix):
wire exception_gated = exception && !exception_r && !exception_taken_r;
```

This allowed `exception_gated=1` even when `mret_flush=1`, causing simultaneous pipeline flushes.

**The Fix**:
```verilog
// AFTER (FIXED - Session 74):
wire exception_gated = exception && !exception_r && !exception_taken_r && !mret_flush && !sret_flush;
```

Now exceptions are blocked when MRET/SRET is executing, ensuring MRET always has priority.

**Failure Sequence**:
1. Exception (illegal instruction) at PC=0x1f46
2. MRET executing in MEM stage simultaneously
3. Both `mret_flush=1` and `exception=1` active
4. PC corrupted ‚Üí jump to reset vector (0x00000000)
5. Startup code (.data copy, .init_array) re-executes
6. Registers contain stale FreeRTOS stack pattern (0xa5a5a5a5)
7. Init_array loads corrupted function pointer ‚Üí JALR to 0xa5a5a5a4 ‚Üí crash

**Impact on Sessions 68-73**:
All issues investigated in Sessions 68-73 were **false leads** caused by this bug:
- Session 68: JAL‚Üícompressed "bug" (no bug, just crash symptom)
- Session 69: VCD analysis of PC increment (no bug)
- Session 70: JAL debug instrumentation (no bug found)
- Session 71: FreeRTOS verification (no bugs found - correct per spec)
- Session 72: "Infinite loop" investigation (false alarm - memset is slow)
- Session 73: JALR verification (no bug - instruction works correctly)
- Session 74: Root cause found - MRET+exception priority issue

**Verification After Fix**:
- ‚úÖ Quick regression: 14/14 tests PASSED
- ‚úÖ FreeRTOS crash at PC=0xa5a5a5a4 eliminated
- ‚úÖ No more jump to reset vector (0x00000000)
- ‚úÖ Scheduler running, UART output working
- ‚úÖ All CPU hardware validated correctly

**Resolution**: One-line fix in exception gating logic (Session 74, 2025-10-31)
**Investigation Time**: 6 sessions (Sessions 68-74) investigating symptoms
**Actual Fix Time**: 1 line of code

**Files Modified**:
- `rtl/core/rv32i_core_pipelined.v` - Line 516: Added MRET/SRET blocking to exception_gated

**References**:
- `docs/SESSION_74_MRET_EXCEPTION_PRIORITY_BUG_FIXED.md` - Complete fix documentation
- `docs/SESSION_62_MRET_EXCEPTION_PRIORITY_BUG_FIXED.md` - Original incomplete fix
- `docs/SESSION_73_JALR_VERIFICATION_NO_BUG.md` - False lead (JALR works)
- `docs/SESSION_72_INFINITE_LOOP_INVESTIGATION.md` - False lead (memset is slow)
- `docs/SESSION_70_JAL_DEBUG_INSTRUMENTATION.md` - False lead (JAL works)

---

### M-Extension Data Forwarding Bug (RESOLVED - Session 46) ‚úÖ

**Status**: ‚úÖ RESOLVED (Session 46, 2025-10-28)
**Original Severity**: CRITICAL - Blocked Phase 2 OS Integration (FreeRTOS)
**Tests Affected**: FreeRTOS queue creation, scheduler startup
**Impact**: FreeRTOS failed assertion, could not start scheduler

**Description**:
M-extension instructions (MUL/MULH/MULHSU/MULHU/DIV/etc.) returned incorrect values when their results were used by subsequent instructions via data forwarding. The bug manifested as MULHU returning operand_a instead of the computed result in specific sequences.

**Root Cause** (Session 46):
The bug was **NOT in the multiplier arithmetic** - the multiplier unit correctly computed results. The issue was in the **data forwarding path** at `rtl/core/rv32i_core_pipelined.v:1295-1299`.

The `exmem_forward_data` multiplexer was missing M-extension results:
```verilog
// BEFORE (BUGGY):
assign exmem_forward_data = exmem_is_atomic ? exmem_atomic_result :
                            exmem_int_reg_write_fp ? exmem_int_result_fp :
                            (exmem_wb_sel == 3'b011) ? exmem_csr_rdata :
                            exmem_alu_result;  // ‚Üê Falls through to ALU result!
```

When `wb_sel == 3'b100` (M-extension), it would forward `exmem_alu_result` instead of `exmem_mul_div_result`, causing wrong values to propagate through the pipeline.

**Example Failure**:
```asm
1170:  mulhu a5, a5, a4     # MULHU(10, 16) ‚Üí should return 0
1174:  ... use a5 ...       # But a5 contained 10 (operand_a from ALU)
```

**The Fix**:
```verilog
// AFTER (FIXED):
assign exmem_forward_data = exmem_is_atomic ? exmem_atomic_result :
                            exmem_int_reg_write_fp ? exmem_int_result_fp :
                            (exmem_wb_sel == 3'b011) ? exmem_csr_rdata :
                            (exmem_wb_sel == 3'b100) ? exmem_mul_div_result :  // ‚Üê ADDED
                            exmem_alu_result;
```

**Verification After Fix**:
- ‚úÖ Quick regression: 14/14 tests PASSED
- ‚úÖ Official tests: 80/81 tests PASSED (98.8%)
- ‚úÖ **FreeRTOS boots successfully and starts scheduler!** üéâ

**Resolution**: One-line fix in forwarding multiplexer (Session 46, 2025-10-28)
**Actual Effort**: 2 hours (debug + fix + verification)

**Files Modified**:
- `rtl/core/rv32i_core_pipelined.v` - Fixed `exmem_forward_data` multiplexer
- `rtl/core/mul_unit.v` - Added DEBUG_MULTIPLIER tracing (diagnostic only)

**References**:
- `docs/SESSION_46_MULHU_BUG_FIXED.md` - Complete fix documentation
- `docs/SESSION_45_SUMMARY.md` - Root cause isolation
- `docs/SESSION_44_FREERTOS_ASSERTION_DEBUG.md` - Initial bug discovery

---

## Low Priority Issues

### picolibc printf() Character Duplication (WORKAROUND ACTIVE) ‚ö†Ô∏è

**Status**: ‚ö†Ô∏è **WORKED AROUND** - Not fully resolved (Session 43, 2025-10-28)
**Severity**: Medium - Limits formatted output capability
**Tests Affected**: None (CPU tests pass, simple UART tests pass)
**Impact**: Cannot use printf() with format strings, must use puts() instead

**Description**:
picolibc's `printf()` calls `_write()` twice per character, causing UART character duplication. This is a **software library issue**, not a hardware bug. The UART, bus, and CPU core all work correctly.

**Root Cause** (Session 43):
- Hardware path: Core ‚Üí Bus ‚Üí UART ‚Üí TX ‚úÖ **WORKING PERFECTLY**
- `uart_putc()`: Direct calls work perfectly ‚úÖ
- `_write()`: Syscall implementation correct ‚úÖ
- **picolibc printf()**: Calls `_write()` twice per character ‚ùå

**Evidence**:
```
Direct uart_putc('T','E','S','T'): "TEST" ‚úÖ Perfect output
printf("TEST"): "TTEESSTT" ‚ùå Every character duplicated
```

**Current Workaround** (Session 43):
‚úÖ **ACTIVE** - Replace all `printf()` calls with `puts()`:
- Simple strings: Use `puts("text")` instead of `printf("text\n")`
- Binary size: 17,672 ‚Üí 8,848 bytes (50% reduction!)
- UART output: 100% clean, zero duplication ‚úÖ

**Limitations of Workaround**:
- ‚ùå Cannot print formatted strings with variables
- ‚ùå Cannot print numbers (integers, floats, etc.)
- ‚ùå Lose debugging flexibility for task monitoring
- ‚ö†Ô∏è Will need proper printf() for real applications

**Future Fix Required** (NOT YET IMPLEMENTED):
1. Investigate picolibc FILE structure requirements
2. Test `sprintf()` + `puts()` for formatted output
3. Consider switching to newlib-nano if picolibc fundamentally incompatible
4. Submit bug report to picolibc maintainers

**‚ö†Ô∏è DO NOT CONSIDER THIS ISSUE "RESOLVED" - IT'S ONLY WORKED AROUND!**

**Current Status** (Session 47, 2025-10-28):
- Quick regression: 14/14 PASSED ‚úÖ
- FreeRTOS boot: Clean UART output ‚úÖ
- FreeRTOS execution: ‚úÖ **WORKING** (MULHU bug fixed in Session 46)
- Enhanced testing: üîÑ In Progress (Session 47)

**Fix Priority**: Low-Medium (workaround sufficient for Phase 2 testing)
- Workaround allows FreeRTOS debugging to proceed ‚úÖ
- Will need proper printf() for production/demo applications
- Not blocking current Phase 2 work

**Files Affected**:
- `software/freertos/demos/blinky/main_blinky.c` (using puts() workaround)
- `software/freertos/lib/syscalls.c` (_write implementation)

**References**:
- `docs/SESSION_43_PRINTF_DUPLICATION_DEBUG.md` - Root cause analysis & workaround

---

### FENCE.I Self-Modifying Code Support (Medium Priority)

**Status**: üêõ FAILING (Pre-existing since Session 33)
**Severity**: Medium
**Test**: `rv32ui-p-fence_i` (official compliance test)
**Introduced**: Session 33 (IMEM Bus Access changes)
**Compliance Impact**: 80/81 passing (98.8%)

**Description**:
The FENCE.I instruction synchronizes instruction and data caches after self-modifying code. The official test writes new instructions to memory and executes them after FENCE.I.

**Current Behavior**:
Test fails at test #5 with `gp=0x5`, indicating the fifth test case is not working correctly.

**Root Cause** (Hypothesis):
Likely related to Session 33's IMEM bus access changes:
- Session 33 added IMEM as read-only slave on bus for .rodata access
- IMEM writes via stores may not properly route to instruction memory
- Write path may be affected by Harvard architecture modifications

**Investigation Status**:
- Session 34/35 write pulse changes did NOT cause this (verified via git bisect)
- Test was passing before Session 33 changes
- IMEM write enable logic exists but may not work with bus architecture

**Workaround**:
None. Self-modifying code is rare in modern RISC-V software. Most use cases:
- JIT compilers (not typical in embedded systems)
- Dynamic code patching (uncommon)
- Boot loaders (can work around limitation)

**Impact Assessment**:
- **FreeRTOS**: ‚úÖ Not affected (doesn't use self-modifying code)
- **Linux**: ‚úÖ Not affected (uses proper I/D cache management)
- **Compliance**: 98.8% (80/81 tests passing)
- **Real-world**: Low impact (self-modifying code rarely used)

**Fix Priority**: Medium
- Not blocking FreeRTOS or OS integration work
- Should be fixed before claiming "full RV32I compliance"
- Low real-world impact

**Estimated Effort**: 2-4 hours
- Debug IMEM write path in Session 33 bus integration
- Verify store-to-IMEM routing through bus interconnect
- Test with fence_i compliance test

---

## Recent Fixes

### Session 43: FreeRTOS Printf Character Duplication - Software Bug (WORKED AROUND 2025-10-28)

**Status**: ‚úÖ HARDWARE WORKING + ‚ö†Ô∏è SOFTWARE WORKAROUND
**Severity**: Medium (workaround available)
**Impact**: FreeRTOS printf output (formatted strings not available)

**Problem**:
FreeRTOS printf() duplicated every character (~20 cycles apart), different from Session 34 pipeline bug (2 cycles apart).

**Investigation Approach** (Session 43):
1. Added PC-level UART write tracking to isolate software vs hardware
2. All writes from same PC (uart_putc store byte) ‚úÖ
3. Direct uart_putc() calls: Perfect output "TEST" ‚úÖ
4. printf() calls: Duplicated every character ‚ùå

**Root Cause**:
picolibc's `printf()` implementation calls `_write()` twice per character. This is a **software library bug**, not hardware.
- Hardware (UART, bus, core): ‚úÖ **100% WORKING**
- uart_putc() function: ‚úÖ **WORKING**
- _write() syscall: ‚úÖ **WORKING**
- picolibc printf(): ‚ùå **CALLS _WRITE() TWICE**

**Solution**:
Replaced all `printf()` calls with `puts()`:
- Startup banner, error messages, task output, hook functions
- Binary size reduced: 17,672 ‚Üí 8,848 bytes (50% smaller!)

**Verification**:
- UART output: 100% clean, zero duplication ‚úÖ
- Quick regression: 14/14 PASSED ‚úÖ
- FreeRTOS: Boots successfully, banner displays perfectly ‚úÖ
- Clean output: "FreeRTOS Blinky Demo", "Tasks created successfully!" ‚úÖ

**Limitations**:
‚ö†Ô∏è **This is a WORKAROUND, not a fix!**
- Cannot use printf() with format strings
- Cannot print numbers or variables
- Will need proper fix for production applications

**Future Work**:
1. Investigate picolibc FILE structure requirements
2. Test sprintf() + puts() for formatted output
3. Consider newlib-nano if picolibc incompatible
4. Submit bug report to picolibc maintainers

**Files Modified**:
- `software/freertos/demos/blinky/main_blinky.c`: All printf() ‚Üí puts()

**Reference**: `docs/SESSION_43_PRINTF_DUPLICATION_DEBUG.md`

---

### Session 42: UART Undefined Data - wbuart32 ufifo Timing Bug (RESOLVED 2025-10-28)

**Status**: FIXED ‚úÖ
**Severity**: Critical
**Impact**: All UART output (simple tests now work, FreeRTOS duplication is separate issue)

**Problem**:
UART transmitted undefined data (0xxx) instead of actual characters. Minimal test writing "ABC" produced 3 transmissions with undefined values.

**Root Cause**:
wbuart32 ufifo timing incompatibility:
- ufifo designed for single-cycle Wishbone bus reads
- UART TX state machine uses multi-cycle reads (issue read cycle 1, use data cycle 3)
- ufifo's `o_data` signal doesn't remain stable across multiple cycles
- Data becomes undefined between read request and data use

**Evidence** (Session 42 debug trace):
```
Cycle 7 (IDLE‚ÜíREAD): rdata=0x41 ‚úì (read issued, data valid)
Cycle 7 (READ‚ÜíWAIT): rdata=0xxx ‚úó (data disappeared!)
Cycle 9 (WAIT‚ÜíIDLE): tx_data=0xxx ‚úó (undefined assigned to tx_data)
```

**Solution**:
Reverted to old uart_16550.v with simple internal FIFO:
- Direct array access: `wire [7:0] fifo_data = tx_fifo[tx_fifo_rptr];`
- Data remains stable until pointer changes
- No complex bypass logic, no timing issues

**Files Modified**:
- `rtl/rv_soc.v`: Changed instantiation uart_16550_ufifo ‚Üí uart_16550
- `rtl/peripherals/uart_16550.v`: Restored from backup
- `tools/test_soc.sh`, `tools/test_freertos.sh`: Removed ufifo compilation
- `rtl/peripherals/uart_16550_ufifo.v`: Moved to .broken_backup

**Verification**:
- test_uart_abc: Outputs "ABC" correctly ‚úÖ (was "0xxx0xxx0xxx")
- Quick regression: 14/14 PASSED ‚úÖ
- FreeRTOS: Character duplication remains (different bug)

**Reference**: `docs/SESSION_42_UART_UFIFO_BUG.md`

---

### Session 36: IMEM Byte-Select for String Access (RESOLVED 2025-10-28)

**Status**: FIXED ‚úÖ
**Severity**: Critical
**Impact**: All string constant access from IMEM (.text section)

**Problem**:
FreeRTOS text output corrupted - every other character missing:
- Expected: "Tasks created successfully!"
- Actual: "Tscetdscesul!" (2-byte stride issue)
- String literals stored in .text (IMEM) instead of .rodata

**Root Cause**:
`instruction_memory` module forces halfword alignment for RVC compressed instruction support:
```verilog
wire [XLEN-1:0] halfword_addr = {masked_addr[XLEN-1:1], 1'b0};  // Drops LSB!
```

This breaks byte-level loads (LB/LBU):
- Address 0x4241 ‚Üí aligned to 0x4240 ‚Üí returns byte at offset 0 (WRONG!)
- Result: Every odd byte address returns wrong data

**Solution**:
Added byte-select logic in SoC IMEM adapter (`rtl/rv_soc.v:299-333`):
```verilog
wire [7:0] imem_byte_select;
assign imem_byte_select = (imem_req_addr[1:0] == 2'b00) ? imem_data_port_instruction[7:0] :
                          (imem_req_addr[1:0] == 2'b01) ? imem_data_port_instruction[15:8] :
                          (imem_req_addr[1:0] == 2'b10) ? imem_data_port_instruction[23:16] :
                                                           imem_data_port_instruction[31:24];
```

**Verification**:
- Quick regression: 14/14 PASSED ‚úÖ
- FreeRTOS strings: Fully readable ‚úÖ
- Output: "FATAL: Malloc failed!", "Scheduler returned!", etc.

**Files Modified**: `rtl/rv_soc.v` (lines 299-333 - added byte-select logic)
**Reference**: `docs/SESSION_36_IMEM_BYTE_SELECT_FIX.md`

---

### Session 35: Atomic Operations Write Pulse Exception (RESOLVED 2025-10-27)

**Status**: FIXED ‚úÖ
**Severity**: Critical
**Impact**: All atomic operations (LR/SC, AMO)

**Problem**:
Session 34's write pulse optimization broke atomic operations:
- `rv32ua-p-amoswap_w`: FAILED at test #7
- `rv32ua-p-lrsc`: TIMEOUT
- Quick regression: 12/14 (down from 14/14)

**Root Cause**:
One-shot write pulse logic prevented multi-cycle atomic read-modify-write sequences:
- Atomic ops stay in MEM stage for multiple cycles (same PC)
- Write pulse only triggered on FIRST cycle (`mem_stage_new_instr`)
- Subsequent atomic writes blocked ‚Üí operations incomplete

**Solution**:
Added exception for atomic operations in write pulse logic:
```verilog
wire arb_mem_write_pulse = mmu_ptw_req_valid ? 1'b0 :
                           ex_atomic_busy ? dmem_mem_write :           // Atomic: level signal
                           (dmem_mem_write && mem_stage_new_instr);    // Normal: one-shot pulse
```

**Verification**:
- Quick regression: 14/14 PASSED ‚úÖ
- Atomic suite: 10/10 PASSED ‚úÖ
- FreeRTOS UART: Clean output, no duplication ‚úÖ

**Files Modified**: `rtl/core/rv32i_core_pipelined.v` (lines 2403-2405)
**Reference**: `docs/SESSION_35_ATOMIC_FIX.md`

---

## Previous Resolved Issues

### Session 34: UART Character Duplication (RESOLVED 2025-10-27)

**Status**: FIXED ‚úÖ
**Severity**: Critical
**Impact**: All memory-mapped I/O writes (UART, GPIO, timers, etc.)

**Problem**: Every UART character transmitted exactly twice, 2 cycles apart
**Root Cause**: Bus write requests were level signals ‚Üí duplicate writes when MEM stage held
**Solution**: Convert writes to one-shot pulses (with atomic exception in Session 35)
**Reference**: `docs/SESSION_34_UART_DUPLICATION_FIX.md`

---

### Session 30: IMEM Corruption Bug (RESOLVED 2025-10-27)

---

## Resolved Issues

### 1. IMEM Corruption Bug - Unified Memory Architecture (RESOLVED 2025-10-27)

**Status**: FIXED ‚úÖ (Session 30)
**Priority**: CRITICAL - Blocked FreeRTOS execution
**Affected**: All programs using DMEM (virtually everything)

#### Description

Instruction memory was being corrupted during runtime, causing illegal instruction exceptions. Stores to data memory addresses were also writing to instruction memory at the same indices.

**Symptoms**:
- IMEM[0x210c] initialized correctly as 0x27068693 (ADDI a3,a3,624)
- Runtime fetch returned 0x00000000 (NOP) causing illegal instruction exception
- Corruption happened at cycles 292, 367, 441, 561 (during execution, not initialization)
- Values written: 0x22d2, 0x22e2, 0x22ee, 0x0000 (code addresses from data writes)

#### Root Cause

**Two-part architectural bug:**

1. **DMEM loaded from same hex file as IMEM** (`rtl/rv_soc.v:260`)
   - Both memories initialized with identical data
   - BSS section in DMEM overlapped code in IMEM at same indices
   - Example: IMEM[0x210c] = 0x93 (code), DMEM[0x210c] = 0x93 (same initial data)

2. **ALL stores wrote to BOTH DMEM and IMEM** (`rtl/core/rv32i_core_pipelined.v:681`)
   - FENCE.I self-modifying code support connected ALL stores to IMEM
   - No address filtering on IMEM write port
   - Store to DMEM 0x8000210c ‚Üí address masked to 0x210c ‚Üí corrupted IMEM[0x210c]

#### Solution

**Fix #1**: Don't load DMEM from hex file
```verilog
// rtl/rv_soc.v line 260
dmem_bus_adapter #(
  .MEM_FILE("")  // DMEM should NOT be loaded from hex file
) dmem_adapter (...);
```

**Fix #2**: Add address filtering for IMEM writes
```verilog
// rtl/core/rv32i_core_pipelined.v line 674
wire imem_write_enable = exmem_mem_write && exmem_valid && !exception &&
                         (exmem_alu_result < IMEM_SIZE);  // Only IMEM range!
```

**Files Modified**:
- `rtl/rv_soc.v` - Removed MEM_FILE from DMEM
- `rtl/core/rv32i_core_pipelined.v` - Added IMEM write address filter

#### Impact

**Critical bug affecting:**
- All programs using DMEM (BSS, data, stack, heap)
- Harvard architecture memory isolation
- Code integrity during execution
- FENCE.I self-modifying code (now properly restricted to IMEM range)

**Without fix:**
- FreeRTOS cannot execute past address 0x210c
- Any DMEM store with low 16 bits matching code addresses corrupts IMEM
- Silent memory corruption hard to debug

**With fix:**
- IMEM protected from DMEM stores ‚úÖ
- FreeRTOS boots correctly ‚úÖ
- Quick regression: 14/14 passing ‚úÖ
- Harvard architecture isolation restored ‚úÖ

#### Verification

**Before fix:**
```
[IMEM-OVERWRITE] Cycle 292: mem[0x210c] = 0xd2  ‚ùå
[IMEM-OVERWRITE] Cycle 367: mem[0x210c] = 0xe2  ‚ùå
[IMEM-OVERWRITE] Cycle 441: mem[0x210c] = 0xee  ‚ùå
[IMEM-OVERWRITE] Cycle 561: mem[0x210c] = 0x00  ‚ùå
[IMEM-FETCH] addr=0x210c, instr=0x00000000  ‚ùå
```

**After fix:**
```
[IMEM-FETCH] addr=0x210c, instr=0x27068693  ‚úÖ
  mem[0x210c]=0x93, mem[0x210d]=0x86, mem[0x210e]=0x06, mem[0x210f]=0x27
FreeRTOS executes past 0x210c without exceptions  ‚úÖ
```

**Reference**: `docs/SESSION_30_IMEM_BUG_FIX.md`

---

### 2. FreeRTOS Illegal Instruction Exceptions (RESOLVED 2025-10-27)

**Status**: ROOT CAUSE IDENTIFIED AND FIXED ‚úÖ (Sessions 28-30)
**Priority**: CRITICAL - Was blocking FreeRTOS execution
**Affected**: FreeRTOS boot process, trap handler

#### Description

FreeRTOS encountered illegal instruction exceptions at addresses 0x210c, 0x2548, etc. Only 1 UART character transmitted instead of full banner.

#### Root Causes

**Three separate bugs:**

1. **Session 28**: RVC decoder missing compressed FP instructions (C.FLDSP/C.FSDSP)
2. **Session 29**: IMEM read bug investigation - identified memory corruption
3. **Session 30**: IMEM corruption bug - stores to DMEM corrupting IMEM

**Final fix**: Session 30 unified memory architecture fixes (see above)

**References**:
- `docs/SESSION_28_RVC_FP_DECODER.md`
- `docs/SESSION_29_IMEM_BUG_INVESTIGATION.md`
- `docs/SESSION_30_IMEM_BUG_FIX.md`

---

## Resolved Issues (Continued)

### 1. WB‚ÜíID Forwarding Not Gating on memwb_valid (RESOLVED 2025-10-27)

**Status**: FIXED ‚úÖ (Session 27)
**Priority**: CRITICAL - Correctness bug affecting all programs
**Affected**: Any instruction with RAW hazard to flushed instruction

#### Description

The forwarding unit forwarded data from WB stage without checking if the instruction was valid (not flushed), causing stale/invalid data from flushed instructions to be forwarded to ID stage.

**Root Cause**:
- Register file writes gated by `memwb_valid` (line 880 of `rv32i_core_pipelined.v`)
- Forwarding unit only checked `memwb_reg_write`, NOT `memwb_valid`
- Result: Could forward garbage data from flushed instructions

**Symptoms**:
- Return address (ra) corruption: JAL writes 0x22ac, but SW saves 0x0
- Stack operations failed intermittently
- Random register data corruption

**Solution**:
- Added `memwb_valid` input to forwarding unit
- Gated all 10 WB forwarding paths with `&& memwb_valid`
- Locations: ID/EX stage integer/FP forwarding (lines 106, 127, 156, 184, 217, 236, 255, 276, 291, 306)

**Files Modified**:
- `rtl/core/forwarding_unit.v` (10 changes)
- `rtl/core/rv32i_core_pipelined.v` (1 change - wiring)

**Impact**: Affects any program that has exceptions, interrupts, or branch mispredictions that flush pipeline stages.

**Reference**: `docs/SESSION_27_CRITICAL_BUG_FIXES.md`

### 2. DMEM Address Decode Limited to 64KB (RESOLVED 2025-10-27)

**Status**: FIXED ‚úÖ (Session 27)
**Priority**: CRITICAL - Prevents use of >64KB memory
**Affected**: Any program using >64KB of DMEM

#### Description

Bus interconnect DMEM address mask was configured for 64KB range (`0xFFFF_0000`), but FreeRTOS uses 1MB of DMEM. Any stack or heap access beyond 64KB would fail address decode, causing writes/reads to go nowhere.

**Root Cause**:
- `DMEM_MASK = 0xFFFF_0000` in `simple_bus.v` (line 92)
- Address decode: `(addr & MASK) == BASE`
- Example: `0x800c_212c & 0xFFFF_0000 = 0x800c_0000 != 0x8000_0000` ‚Üí No match!

**Symptoms**:
- Memory writes appeared to execute but data was lost
- Memory reads returned 0x0 instead of written values
- Stack beyond 64KB failed (FreeRTOS stack at ~770KB)
- Heap allocations beyond 64KB failed silently

**Solution**:
- Changed `DMEM_MASK` from `0xFFFF_0000` (64KB) to `0xFFF0_0000` (1MB)
- Address decode now works: `0x800c_212c & 0xFFF0_0000 = 0x8000_0000` ‚úÖ

**Files Modified**:
- `rtl/interconnect/simple_bus.v` (1 change)

**Impact**: Prevents any program from using more than 64KB of memory. FreeRTOS requires ~1MB for heap/stack/BSS.

**Verification**: Memory operations now work correctly - write 0x22ac to 0x800c212c, read 0x22ac back (was 0x0 before fix).

**Reference**: `docs/SESSION_27_CRITICAL_BUG_FIXES.md`

### 3. Synchronous Pipeline Trap Latency - test_delegation_disable (RESOLVED 2025-10-26)

**Status**: FIXED ‚úÖ via Writeback Gating (Session 7)
**Priority**: HIGH - Was blocking Phase 6 privilege mode tests
**Affected**: `test_delegation_disable` (instruction after exception was corrupting registers)

#### Description

The `test_delegation_disable` test fails due to an inherent **1-cycle trap latency** in the synchronous pipeline design. When an exception occurs (e.g., ECALL), the instruction immediately following it in the pipeline may execute before the pipeline flush completes, causing unintended side effects.

**Root Cause - Synchronous Pipeline Limitation:**

The pipeline uses synchronous (registered) stage transitions, which creates a fundamental timing issue:

1. **Cycle N**: ECALL in IDEX stage
   - Exception detected: `exception_gated=1`, `trap_flush=1`
   - `flush_idex=1` asserted (combinational)
   - PC updates to trap vector (combinational)
   - But next instruction (`li s0, 7`) already in IFID register from previous cycle

2. **Cycle N (same cycle, later in combinational evaluation)**:
   - IFID instruction advances to IDEX on rising clock edge
   - Instruction `li s0, 7` executes and writes to register file

3. **Cycle N+1**: Flush takes effect
   - IDEX flushed to NOP
   - But `s0` was already corrupted by the `li s0, 7` instruction

**Symptoms:**
- S-mode handler sets `s0=5` before ECALL
- Instruction after ECALL (`li s0, 7`) executes before trap flush
- M-mode handler sees `s0=7` instead of `s0=5`
- Test fails because handler logic depends on preserved `s0` value

**Evidence:**
```
[EXC] Time=0 ECALL: PC=0x0000011c cause=9  # ECALL instruction
[EXC] Time=0 ECALL: PC=0x00000120 cause=9  # Next instruction (li s0, 7) incorrectly flagged
```

**Failing Tests:**
- `test_delegation_disable` - M-mode handler receives corrupted `s0=7` instead of `s0=5`

**Passing Tests:**
- 14/14 quick regression tests ‚úÖ
- 81/81 official RISC-V compliance tests ‚úÖ
- `test_delegation_to_current_mode` ‚úÖ
- `test_umode_entry_from_mmode` ‚úÖ
- `test_umode_entry_from_smode` ‚úÖ
- 22/34 privilege mode tests ‚úÖ

#### Architectural Analysis

**Why Synchronous Flush Fails:**

Pipeline stage registers update on clock edges with priority:
```verilog
always @(posedge clk) begin
  if (flush)
    valid_out <= 0;  // Insert NOP
  else
    valid_out <= valid_in;  // Advance instruction
end
```

Within a single clock cycle:
- Rising edge: Instruction advances from IFID ‚Üí IDEX
- Combinational: Exception detected, flush asserted
- Next rising edge: Flush takes effect (too late!)

**Attempted Fixes (Session 6):**

1. ‚úÖ **0-Cycle Trap Latency** (`rv32i_core_pipelined.v:565,1567`)
   - Changed `trap_flush = exception_r` ‚Üí `trap_flush = exception_gated`
   - Changed CSR trap inputs from registered to immediate signals
   - Uses current exception info for immediate trap
   - **Result**: Improved trap timing, but doesn't prevent next instruction from advancing

2. ‚ùå **Combinational Valid Gating** (attempted, reverted)
   - Tried: `idex_valid_gated = idex_valid && !flush_idex`
   - **Problem**: Creates combinational loop:
     - `exception` ‚Üí `trap_flush` ‚Üí `flush_idex` ‚Üí `idex_valid_gated` ‚Üí `exception` (oscillation!)
   - **Result**: Simulation hangs, all tests timeout

**Why It's Hard to Fix:**

The fundamental issue is that **exception detection** and **pipeline advancement** both happen on the same clock edge, and advancement happens first (it's the normal clocked behavior). To truly fix this requires:

1. **Asynchronous flush** - Make pipeline registers reset immediately (not recommended - timing issues)
2. **Bypass/gating logic** - Prevent flushed instructions from having side effects (complex)
3. **Pipeline redesign** - Separate exception detection from instruction advancement (major refactor)

#### Solution (Session 7)

**Writeback Gating** - Prevent flushed instructions from committing register writes:

```verilog
// Integer register file (rv32i_core_pipelined.v:853-856)
wire int_reg_write_enable = (memwb_reg_write | memwb_int_reg_write_fp) && memwb_valid;

// FP register file (rv32i_core_pipelined.v:937-938)
wire fp_reg_write_enable = memwb_fp_reg_write && memwb_valid;
```

**How it works:**
- Instructions that cause exceptions are invalidated via `memwb_valid=0`
- Register write enables check `memwb_valid` before committing
- Flushed instructions cannot corrupt architectural state
- Preserves 0-cycle trap latency from Session 6

**Previous Fixes (Sessions 4-6):**
- Session 6: 0-cycle trap latency using `exception_gated`
- Session 5: CSR write exception gating
- Session 4: Exception propagation gating, trap target computation

#### Test Results

**Before Session 7:**
- `test_delegation_disable`: ‚ùå FAILED (register s0 corrupted)
- Quick regression: 14/14 ‚úÖ
- Compliance: 79/79 ‚úÖ

**After Session 7:**
- `test_delegation_disable`: ‚úÖ PASSED
- Quick regression: 14/14 ‚úÖ
- Compliance: 79/79 ‚úÖ
- **Phase 6: 4/4 tests passing (100%)** ‚úÖ

---

## Resolved Issues

### 1. Privilege Mode Forwarding Bug (RESOLVED 2025-10-26)

**Status**: FIXED ‚úÖ
**Priority**: HIGH - Was blocking Phase 6 privilege mode tests
**Affected**: Pipelined core privilege mode transitions

#### Description

When `MRET` or `SRET` executes and changes the privilege mode, the next instruction may evaluate CSR access permissions using the OLD privilege mode instead of the NEW one, causing incorrect exception delegation behavior.

#### Root Cause

Pipeline hazard in privilege mode updates:

1. `MRET`/`SRET` reaches MEM stage and updates `current_priv` register
2. Next instruction already in IF/ID/EX stages uses OLD `current_priv` for CSR checks
3. CSR illegal instruction exceptions use wrong privilege mode for delegation decisions

**Example Timeline:**
```
Cycle 34: MRET in MEM stage ‚Üí current_priv = 11‚Üí01 (M‚ÜíS)
          Next instruction at EX stage checks CSR access with curr_priv=11 (stale!)
          Exception delegation fails: medeleg[2]=1 but curr_priv=11 ‚Üí trap to M-mode
```

#### Evidence

From `test_delegation_to_current_mode` debug output:
```
[PRIV] MRET: priv 11 -> 01 (from MPP) mepc=0x00000070
[CSR_DELEG] get_trap_target_priv: cause=2 curr_priv=11 medeleg=00000004 medeleg[cause]=1
[CSR_DELEG] -> M-mode (curr_priv==M)
```

Even with delegation enabled (`medeleg[2]=1`), the check sees `curr_priv=11` (M-mode), so per RISC-V spec "M-mode traps never delegate," the exception goes to M-mode instead of delegating to S-mode.

#### Impact

**Failing Tests:**
- `test_delegation_to_current_mode` - Phase 6
- `test_delegation_disable` - Phase 6
- Any test with immediate CSR access after MRET/SRET

**Passing Tests:**
- `test_umode_entry_from_mmode` - Works because next instruction is NOT a privileged CSR access
- Basic privilege transitions without CSR access work correctly

**Compliance:**
- 81/81 official RISC-V tests still PASS (they don't test this edge case)
- 19/34 privilege mode tests PASS (those not affected by this bug)

#### Solution Implemented

**1. Privilege Mode Forwarding** (`rv32i_core_pipelined.v:1839-1885`):
```verilog
// Compute new privilege mode from MRET/SRET in MEM stage
wire [1:0] mret_new_priv = mpp;
wire [1:0] sret_new_priv = {1'b0, spp};

// Forward privilege mode when MRET/SRET is in MEM stage
wire forward_priv_mode = (exmem_is_mret || exmem_is_sret) && exmem_valid && !exception;

// Effective privilege mode for EX stage
wire [1:0] effective_priv = forward_priv_mode ?
                            (exmem_is_mret ? mret_new_priv : sret_new_priv) :
                            current_priv;
```

**2. Exception Latching** (`rv32i_core_pipelined.v:447-481`):
- Latch `exception_target_priv_r` when exception first occurs
- Prevents combinational feedback loop (exception ‚Üí trap_flush ‚Üí current_priv ‚Üí trap_target_priv)

**3. Delayed Trap Flush** (`rv32i_core_pipelined.v:522`):
```verilog
// Use registered exception to break feedback loop
assign trap_flush = exception_r && !exception_r_hold;
```

**4. CSR File Updates** (`csr_file.v:46-47, 602`):
- Added `actual_priv` input for trap delegation
- Separated CSR privilege checks (uses `effective_priv`) from trap delegation (uses `actual_priv`)

**Files Modified:**
- `rtl/core/rv32i_core_pipelined.v` - Privilege forwarding, exception latching
- `rtl/core/csr_file.v` - Dual privilege inputs

#### References

- RISC-V Privileged Spec v1.12 Section 3.1.6.1 (Privilege and Global Interrupt-Enable Stack)
- Issue discovered during Phase 6 implementation (Delegation Edge Cases)
- Debug trace: `docs/debug/privilege_forwarding_trace_2025-10-26.log` (if saved)

### 2. Test Infrastructure - Hex File Management (RESOLVED 2025-10-26)

**Status**: FIXED ‚úÖ via Auto-Rebuild (Session 7)
**Priority**: HIGH - Caused frequent workflow disruptions
**Affected**: All custom tests, especially after git operations

#### Description

Hex files were build artifacts (not tracked in git), causing frequent "hex file not found" errors:
- Git operations (`checkout`, `pull`, etc.) deleted untracked hex files
- No staleness detection - stale hex caused mysterious test failures
- Manual rebuild workflow was error-prone
- 184 .s files but only 121 .hex files (63 missing)

#### Solution (Session 7)

**Auto-Rebuild in Test Runner** (`tools/test_pipelined.sh`):
- Automatically rebuilds missing hex files from source
- Timestamp-based staleness detection (source newer than hex)
- Graceful error messages for unbuildable tests

**Smart Batch Rebuild** (`Makefile`):
- `make rebuild-hex` - Only rebuilds changed/missing files
- `make rebuild-hex-force` - Force rebuild all
- Shows statistics: rebuilt/skipped/failed counts

#### Impact

**Before:**
- Tests failed after `git checkout` with "hex file not found"
- Manual `make rebuild-hex` needed frequently
- Stale hex files caused confusing test failures

**After:**
- Tests "just work" regardless of git state ‚úÖ
- Auto-rebuild only when needed (fast) ‚úÖ
- Clear error messages when tests can't be built ‚úÖ

---

## Future Enhancements

1. **Phase 3 Tests**: Interrupt handling tests (3 tests need interrupt injection capability)
2. **Phase 4 Tests**: Exception coverage (6 tests pending, some blocked by hardware limitations)
3. **Documentation**: Waveform examples for privilege mode state machine
4. **Performance**: Consider branch prediction, caching optimizations
