Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 13 16:11:42 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button0_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button1_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button2_detector/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.551        0.000                      0                  240        0.206        0.000                      0                  240        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.551        0.000                      0                  240        0.206        0.000                      0                  240        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_clk_div/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.145ns (25.624%)  route 3.323ns (74.376%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.829     6.452    U_clock_datapath/U_clock_clk_div/r_counter_reg_n_0_[17]
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.295     6.747 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.423     7.171    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.295 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.748     8.043    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.167 f  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.323     9.490    U_clock_datapath/U_clock_clk_div/r_clk_next
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.614 r  U_clock_datapath/U_clock_clk_div/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.614    U_clock_datapath/U_clock_clk_div/r_counter_next[18]
    SLICE_X60Y21         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[18]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.079    15.165    U_clock_datapath/U_clock_clk_div/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_clk_div/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.174ns (26.104%)  route 3.323ns (73.896%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.829     6.452    U_clock_datapath/U_clock_clk_div/r_counter_reg_n_0_[17]
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.295     6.747 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.423     7.171    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.295 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.748     8.043    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.167 f  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.323     9.490    U_clock_datapath/U_clock_clk_div/r_clk_next
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.153     9.643 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.643    U_clock_datapath/U_clock_clk_div/r_counter_next[19]
    SLICE_X60Y21         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[19]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.118    15.204    U_clock_datapath/U_clock_clk_div/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.251ns (29.794%)  route 2.948ns (70.206%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.621     5.142    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     5.620 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.261     6.881    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[15]
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.323     7.204 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3__2/O
                         net (fo=1, routed)           0.582     7.786    U_fnd_controller/U_clk_div/r_counter[16]_i_3__2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.326     8.112 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__2/O
                         net (fo=17, routed)          1.105     9.217    U_fnd_controller/U_clk_div/r_clk
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  U_fnd_controller/U_clk_div/r_counter[13]_i_1__2/O
                         net (fo=1, routed)           0.000     9.341    U_fnd_controller/U_clk_div/r_counter[13]
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.846    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.077    15.184    U_fnd_controller/U_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.251ns (29.808%)  route 2.946ns (70.192%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.621     5.142    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     5.620 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.261     6.881    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[15]
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.323     7.204 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3__2/O
                         net (fo=1, routed)           0.582     7.786    U_fnd_controller/U_clk_div/r_counter[16]_i_3__2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.326     8.112 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__2/O
                         net (fo=17, routed)          1.103     9.215    U_fnd_controller/U_clk_div/r_clk
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.339 r  U_fnd_controller/U_clk_div/r_counter[14]_i_1__2/O
                         net (fo=1, routed)           0.000     9.339    U_fnd_controller/U_clk_div/r_counter[14]
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.846    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.081    15.188    U_fnd_controller/U_clk_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_clk_div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.145ns (27.521%)  route 3.015ns (72.479%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.829     6.452    U_clock_datapath/U_clock_clk_div/r_counter_reg_n_0_[17]
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.295     6.747 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.423     7.171    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.295 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.748     8.043    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.167 f  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.015     9.182    U_clock_datapath/U_clock_clk_div/r_clk_next
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.306 r  U_clock_datapath/U_clock_clk_div/r_counter[10]_i_1__3/O
                         net (fo=1, routed)           0.000     9.306    U_clock_datapath/U_clock_clk_div/r_counter_next[10]
    SLICE_X60Y19         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.077    15.164    U_clock_datapath/U_clock_clk_div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.275ns (30.193%)  route 2.948ns (69.807%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.621     5.142    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     5.620 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.261     6.881    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[15]
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.323     7.204 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3__2/O
                         net (fo=1, routed)           0.582     7.786    U_fnd_controller/U_clk_div/r_counter[16]_i_3__2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.326     8.112 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__2/O
                         net (fo=17, routed)          1.105     9.217    U_fnd_controller/U_clk_div/r_clk
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.148     9.365 r  U_fnd_controller/U_clk_div/r_counter[15]_i_1__2/O
                         net (fo=1, routed)           0.000     9.365    U_fnd_controller/U_clk_div/r_counter[15]
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.846    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.118    15.225    U_fnd_controller/U_clk_div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.277ns (30.241%)  route 2.946ns (69.759%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.621     5.142    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     5.620 f  U_fnd_controller/U_clk_div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.261     6.881    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[15]
    SLICE_X62Y19         LUT5 (Prop_lut5_I1_O)        0.323     7.204 r  U_fnd_controller/U_clk_div/r_counter[16]_i_3__2/O
                         net (fo=1, routed)           0.582     7.786    U_fnd_controller/U_clk_div/r_counter[16]_i_3__2_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.326     8.112 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__2/O
                         net (fo=17, routed)          1.103     9.215    U_fnd_controller/U_clk_div/r_clk
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150     9.365 r  U_fnd_controller/U_clk_div/r_counter[16]_i_1__2/O
                         net (fo=1, routed)           0.000     9.365    U_fnd_controller/U_clk_div/r_counter[16]
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505    14.846    U_fnd_controller/U_clk_div/clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[16]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.118    15.225    U_fnd_controller/U_clk_div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.167ns (27.902%)  route 3.015ns (72.098%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.829     6.452    U_clock_datapath/U_clock_clk_div/r_counter_reg_n_0_[17]
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.295     6.747 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.423     7.171    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.295 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.748     8.043    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.167 f  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.015     9.182    U_clock_datapath/U_clock_clk_div/r_clk_next
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.146     9.328 r  U_clock_datapath/U_clock_clk_div/r_counter[13]_i_1__3/O
                         net (fo=1, routed)           0.000     9.328    U_clock_datapath/U_clock_clk_div/r_counter_next[13]
    SLICE_X60Y19         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.118    15.205    U_clock_datapath/U_clock_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 2.284ns (55.231%)  route 1.851ns (44.769%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.553     5.074    U_stopwatch_datapath/U_clk_div_stopwatch/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.478     5.552 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           1.006     6.558    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.385 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.613    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.727    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.061 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.846     8.907    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3_n_6
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.303     9.210 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.210    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[18]
    SLICE_X56Y29         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.442    14.783    U_stopwatch_datapath/U_clk_div_stopwatch/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y29         FDCE (Setup_fdce_C_D)        0.081    15.102    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_clk_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.145ns (27.850%)  route 2.966ns (72.150%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_clock_datapath/U_clock_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.829     6.452    U_clock_datapath/U_clock_clk_div/r_counter_reg_n_0_[17]
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.295     6.747 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.423     7.171    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.295 r  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.748     8.043    U_clock_datapath/U_clock_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.167 f  U_clock_datapath/U_clock_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.966     9.133    U_clock_datapath/U_clock_clk_div/r_clk_next
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.257 r  U_clock_datapath/U_clock_clk_div/r_counter[14]_i_1__3/O
                         net (fo=1, routed)           0.000     9.257    U_clock_datapath/U_clock_clk_div/r_counter_next[14]
    SLICE_X60Y20         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    U_clock_datapath/U_clock_clk_div/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_clock_datapath/U_clock_clk_div/r_counter_reg[14]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.077    15.187    U_clock_datapath/U_clock_clk_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.585%)  route 0.155ns (45.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    U_stopwatch_control_unit/clk_IBUF_BUFG
    SLICE_X58Y25         FDCE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=35, routed)          0.155     1.760    U_stopwatch_datapath/U_time_counter_sec/w_clear
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[2]_i_1__0_n_0
    SLICE_X60Y26         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.849     1.976    U_stopwatch_datapath/U_time_counter_sec/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.121     1.599    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.267%)  route 0.157ns (45.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    U_stopwatch_control_unit/clk_IBUF_BUFG
    SLICE_X58Y25         FDCE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=35, routed)          0.157     1.762    U_stopwatch_datapath/U_time_counter_sec/w_clear
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2__0_n_0
    SLICE_X60Y26         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.849     1.976    U_stopwatch_datapath/U_time_counter_sec/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.121     1.599    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_clock_datapath/U_clock_counter_min/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_counter_min/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    U_clock_datapath/U_clock_counter_min/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  U_clock_datapath/U_clock_counter_min/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_clock_datapath/U_clock_counter_min/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.132     1.741    U_clock_datapath/U_clock_counter_min/Q[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  U_clock_datapath/U_clock_counter_min/r_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    U_clock_datapath/U_clock_counter_min/r_counter_next__1[4]
    SLICE_X62Y27         FDCE                                         r  U_clock_datapath/U_clock_counter_min/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    U_clock_datapath/U_clock_counter_min/clk_IBUF_BUFG
    SLICE_X62Y27         FDCE                                         r  U_clock_datapath/U_clock_counter_min/r_counter_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.092     1.573    U_clock_datapath/U_clock_counter_min/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_clock_datapath/U_clock_counter_msec/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_counter_msec/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    U_clock_datapath/U_clock_counter_msec/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.148     1.612 r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[4]/Q
                         net (fo=6, routed)           0.100     1.712    U_clock_datapath/U_clock_counter_msec/Q[4]
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.098     1.810 r  U_clock_datapath/U_clock_counter_msec/r_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.810    U_clock_datapath/U_clock_counter_msec/r_counter_next[5]
    SLICE_X60Y24         FDCE                                         r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.848     1.975    U_clock_datapath/U_clock_counter_msec/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[5]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.121     1.585    U_clock_datapath/U_clock_counter_msec/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    U_stopwatch_datapath/U_time_counter_min/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/Q
                         net (fo=6, routed)           0.146     1.754    U_stopwatch_datapath/U_time_counter_min/w_min[3]
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__0_n_0
    SLICE_X61Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    U_stopwatch_datapath/U_time_counter_min/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092     1.559    U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_clock_datapath/U_clock_counter_sec/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_counter_sec/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.190%)  route 0.192ns (50.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    U_clock_datapath/U_clock_counter_sec/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  U_clock_datapath/U_clock_counter_sec/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_clock_datapath/U_clock_counter_sec/r_counter_reg[5]/Q
                         net (fo=4, routed)           0.192     1.797    U_clock_datapath/U_clock_counter_sec/Q[5]
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  U_clock_datapath/U_clock_counter_sec/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    U_clock_datapath/U_clock_counter_sec/r_tick_next
    SLICE_X60Y25         FDCE                                         r  U_clock_datapath/U_clock_counter_sec/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.848     1.975    U_clock_datapath/U_clock_counter_sec/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  U_clock_datapath/U_clock_counter_sec/r_tick_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.121     1.598    U_clock_datapath/U_clock_counter_sec/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_clock_datapath/U_clock_counter_msec/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_datapath/U_clock_counter_msec/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    U_clock_datapath/U_clock_counter_msec/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.166     1.798    U_clock_datapath/U_clock_counter_msec/Q[0]
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  U_clock_datapath/U_clock_counter_msec/r_counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.843    U_clock_datapath/U_clock_counter_msec/r_counter_next[1]
    SLICE_X60Y23         FDCE                                         r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.849     1.976    U_clock_datapath/U_clock_counter_msec/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_clock_datapath/U_clock_counter_msec/r_counter_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120     1.598    U_clock_datapath/U_clock_counter_msec/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    U_stopwatch_datapath/U_time_counter_sec/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/Q
                         net (fo=2, routed)           0.163     1.794    U_stopwatch_datapath/U_time_counter_min/w_sec_tick
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.839 r  U_stopwatch_datapath/U_time_counter_min/time_tick_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    U_stopwatch_datapath/U_time_counter_min/time_tick_next
    SLICE_X62Y26         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    U_stopwatch_datapath/U_time_counter_min/clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.092     1.592    U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.582     1.465    U_stopwatch_datapath/U_time_counter_10ms/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.155     1.761    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[1]
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.806    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__2_n_0
    SLICE_X61Y23         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.849     1.976    U_stopwatch_datapath/U_time_counter_10ms/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092     1.557    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    U_stopwatch_datapath/U_clk_div_stopwatch/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.161     1.765    U_stopwatch_control_unit/r_counter_reg_reg[0][0]
    SLICE_X56Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  U_stopwatch_control_unit/r_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]_0[0]
    SLICE_X56Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.822     1.949    U_stopwatch_datapath/U_clk_div_stopwatch/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.121     1.560    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U_button0_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   U_button0_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   U_button0_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   U_button0_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   U_button0_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   U_button0_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   U_button0_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_button1_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   U_button1_detector/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_button1_detector/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_button1_detector/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_button1_detector/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clock_datapath/U_clock_clk_div/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clock_datapath/U_clock_clk_div/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clock_datapath/U_clock_clk_div/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clock_datapath/U_clock_clk_div/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_clock_datapath/U_clock_clk_div/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_clock_datapath/U_clock_clk_div/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_clock_datapath/U_clock_clk_div/r_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_button0_detector/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   U_button0_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   U_button0_detector/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   U_button0_detector/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_button2_detector/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_button2_detector/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_button2_detector/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   U_button2_detector/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_button2_detector/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_button2_detector/r_counter_reg[2]/C



