#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000202a0b59ca0 .scope module, "Parameterized_Ping_Pong_Counter_t" "Parameterized_Ping_Pong_Counter_t" 2 4;
 .timescale -9 -12;
v00000202a0bb33b0_0 .net "AN", 3 0, v00000202a0bb4530_0;  1 drivers
v00000202a0bb3ef0_0 .var "clk", 0 0;
v00000202a0bb34f0_0 .var "enable", 0 0;
v00000202a0bb3810_0 .var "flip", 0 0;
v00000202a0bb36d0_0 .var "max", 3 0;
v00000202a0bb3310_0 .var "min", 3 0;
v00000202a0bb42b0_0 .var "rst_n", 0 0;
v00000202a0bb4670_0 .net "segs", 6 0, v00000202a0bb3e50_0;  1 drivers
S_00000202a0b59e30 .scope module, "uut" "Parameterized_Ping_Pong_Counter_FPGA" 2 14, 3 99 0, S_00000202a0b59ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "flip";
    .port_info 4 /INPUT 4 "max";
    .port_info 5 /INPUT 4 "min";
    .port_info 6 /OUTPUT 4 "AN";
    .port_info 7 /OUTPUT 7 "segs";
L_00000202a0b53640 .functor NOT 1, v00000202a0bb42b0_0, C4<0>, C4<0>, C4<0>;
L_00000202a0b53410 .functor NOT 1, v00000202a0b2d970_0, C4<0>, C4<0>, C4<0>;
v00000202a0bb3f90_0 .net "AN", 3 0, v00000202a0bb4530_0;  alias, 1 drivers
v00000202a0bb4350_0 .net "clk", 0 0, v00000202a0bb3ef0_0;  1 drivers
v00000202a0bb40d0_0 .net "clk_s", 0 0, v00000202a0b2d010_0;  1 drivers
v00000202a0bb47b0_0 .var "direction", 0 0;
v00000202a0bb48f0_0 .net "enable", 0 0, v00000202a0bb34f0_0;  1 drivers
v00000202a0bb4490_0 .net "flip", 0 0, v00000202a0bb3810_0;  1 drivers
v00000202a0bb39f0_0 .net "flip_debounced", 0 0, L_00000202a0b53db0;  1 drivers
v00000202a0bb4030_0 .net "flip_enable", 0 0, v00000202a0bb3bd0_0;  1 drivers
v00000202a0bb3d10_0 .net "max", 3 0, v00000202a0bb36d0_0;  1 drivers
v00000202a0bb4170_0 .net "min", 3 0, v00000202a0bb3310_0;  1 drivers
v00000202a0bb4210_0 .net "not_rst", 0 0, L_00000202a0b53640;  1 drivers
v00000202a0bb3130_0 .net "not_rst_debounced", 0 0, L_00000202a0b53d40;  1 drivers
v00000202a0bb45d0_0 .net "not_rst_enable", 0 0, v00000202a0b2d970_0;  1 drivers
v00000202a0bb3270_0 .var "out", 3 0;
v00000202a0bb3630_0 .net "real_rst", 0 0, L_00000202a0b53410;  1 drivers
v00000202a0bb3c70_0 .net "rst_n", 0 0, v00000202a0bb42b0_0;  1 drivers
v00000202a0bb4990_0 .net "segs", 6 0, v00000202a0bb3e50_0;  alias, 1 drivers
S_00000202a0b56f90 .scope module, "cd" "clock_divider" 3 116, 3 3 0, S_00000202a0b59e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_out";
v00000202a0b2cf70_0 .net "clk", 0 0, v00000202a0bb3ef0_0;  alias, 1 drivers
v00000202a0b2d010_0 .var "clk_out", 0 0;
v00000202a0b2d3d0_0 .var "counter", 26 0;
E_00000202a0b32860 .event posedge, v00000202a0b2cf70_0;
S_00000202a0b57120 .scope module, "db" "debounce" 3 117, 3 22 0, S_00000202a0b59e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "button";
    .port_info 2 /OUTPUT 1 "button_debounced";
L_00000202a0b53d40 .functor AND 1, L_00000202a0bb4710, L_00000202a0bb31d0, L_00000202a0bb4a30, L_00000202a0bb4ad0;
v00000202a0b2d1f0_0 .net *"_ivl_1", 0 0, L_00000202a0bb4710;  1 drivers
v00000202a0b2ccf0_0 .net *"_ivl_3", 0 0, L_00000202a0bb31d0;  1 drivers
v00000202a0b2cd90_0 .net *"_ivl_5", 0 0, L_00000202a0bb4a30;  1 drivers
v00000202a0b2d290_0 .net *"_ivl_7", 0 0, L_00000202a0bb4ad0;  1 drivers
v00000202a0b2d0b0_0 .net "button", 0 0, L_00000202a0b53640;  alias, 1 drivers
v00000202a0b2d470_0 .net "button_debounced", 0 0, L_00000202a0b53d40;  alias, 1 drivers
v00000202a0b2d830_0 .net "clk", 0 0, v00000202a0bb3ef0_0;  alias, 1 drivers
v00000202a0b2ced0_0 .var "counter", 3 0;
L_00000202a0bb4710 .part v00000202a0b2ced0_0, 0, 1;
L_00000202a0bb31d0 .part v00000202a0b2ced0_0, 1, 1;
L_00000202a0bb4a30 .part v00000202a0b2ced0_0, 2, 1;
L_00000202a0bb4ad0 .part v00000202a0b2ced0_0, 3, 1;
S_00000202a0aee440 .scope module, "db2" "debounce" 3 118, 3 22 0, S_00000202a0b59e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "button";
    .port_info 2 /OUTPUT 1 "button_debounced";
L_00000202a0b53db0 .functor AND 1, L_00000202a0bb4b70, L_00000202a0bb4cb0, L_00000202a0bb4d50, L_00000202a0bb4df0;
v00000202a0b2d5b0_0 .net *"_ivl_1", 0 0, L_00000202a0bb4b70;  1 drivers
v00000202a0b2dab0_0 .net *"_ivl_3", 0 0, L_00000202a0bb4cb0;  1 drivers
v00000202a0b2d650_0 .net *"_ivl_5", 0 0, L_00000202a0bb4d50;  1 drivers
v00000202a0b2d510_0 .net *"_ivl_7", 0 0, L_00000202a0bb4df0;  1 drivers
v00000202a0b2d330_0 .net "button", 0 0, v00000202a0bb3810_0;  alias, 1 drivers
v00000202a0b2ce30_0 .net "button_debounced", 0 0, L_00000202a0b53db0;  alias, 1 drivers
v00000202a0b2d150_0 .net "clk", 0 0, v00000202a0bb3ef0_0;  alias, 1 drivers
v00000202a0b2d8d0_0 .var "counter", 3 0;
L_00000202a0bb4b70 .part v00000202a0b2d8d0_0, 0, 1;
L_00000202a0bb4cb0 .part v00000202a0b2d8d0_0, 1, 1;
L_00000202a0bb4d50 .part v00000202a0b2d8d0_0, 2, 1;
L_00000202a0bb4df0 .part v00000202a0b2d8d0_0, 3, 1;
S_00000202a0aee5d0 .scope module, "op" "one_pulse" 3 119, 3 35 0, S_00000202a0b59e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "signal";
    .port_info 2 /OUTPUT 1 "pulse";
v00000202a0b2d790_0 .var "A", 0 0;
v00000202a0b2d6f0_0 .net "clk", 0 0, v00000202a0b2d010_0;  alias, 1 drivers
v00000202a0b2d970_0 .var "pulse", 0 0;
v00000202a0b2db50_0 .net "signal", 0 0, L_00000202a0b53d40;  alias, 1 drivers
E_00000202a0b32ba0 .event posedge, v00000202a0b2d010_0;
S_00000202a0aee760 .scope module, "op2" "one_pulse" 3 120, 3 35 0, S_00000202a0b59e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "signal";
    .port_info 2 /OUTPUT 1 "pulse";
v00000202a0bb4c10_0 .var "A", 0 0;
v00000202a0bb3950_0 .net "clk", 0 0, v00000202a0b2d010_0;  alias, 1 drivers
v00000202a0bb3bd0_0 .var "pulse", 0 0;
v00000202a0bb3090_0 .net "signal", 0 0, L_00000202a0b53db0;  alias, 1 drivers
S_00000202a0b363b0 .scope module, "ss" "seven_segment" 3 121, 3 48 0, S_00000202a0b59e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "num";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /OUTPUT 4 "AN";
    .port_info 4 /OUTPUT 7 "out";
v00000202a0bb4530_0 .var "AN", 3 0;
v00000202a0bb3590_0 .net "clk", 0 0, v00000202a0bb3ef0_0;  alias, 1 drivers
v00000202a0bb4850_0 .var "counter", 3 0;
v00000202a0bb43f0_0 .net "direction", 0 0, v00000202a0bb47b0_0;  1 drivers
v00000202a0bb38b0_0 .net "num", 3 0, v00000202a0bb3270_0;  1 drivers
v00000202a0bb3e50_0 .var "out", 6 0;
E_00000202a0b333a0 .event anyedge, v00000202a0bb43f0_0, v00000202a0bb38b0_0;
    .scope S_00000202a0b56f90;
T_0 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v00000202a0b2d3d0_0, 0, 27;
    %end;
    .thread T_0;
    .scope S_00000202a0b56f90;
T_1 ;
    %wait E_00000202a0b32860;
    %load/vec4 v00000202a0b2d3d0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v00000202a0b2d3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000202a0b2d010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000202a0b2d3d0_0;
    %addi 1, 0, 27;
    %assign/vec4 v00000202a0b2d3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000202a0b2d010_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000202a0b57120;
T_2 ;
    %wait E_00000202a0b32860;
    %load/vec4 v00000202a0b2ced0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000202a0b2ced0_0, 4, 5;
    %load/vec4 v00000202a0b2d0b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000202a0b2ced0_0, 4, 5;
    %jmp T_2;
    .thread T_2;
    .scope S_00000202a0aee440;
T_3 ;
    %wait E_00000202a0b32860;
    %load/vec4 v00000202a0b2d8d0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000202a0b2d8d0_0, 4, 5;
    %load/vec4 v00000202a0b2d330_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000202a0b2d8d0_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_00000202a0aee5d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0b2d790_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000202a0aee5d0;
T_5 ;
    %wait E_00000202a0b32ba0;
    %load/vec4 v00000202a0b2db50_0;
    %assign/vec4 v00000202a0b2d790_0, 0;
    %load/vec4 v00000202a0b2db50_0;
    %load/vec4 v00000202a0b2d790_0;
    %inv;
    %and;
    %assign/vec4 v00000202a0b2d970_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000202a0aee760;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0bb4c10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000202a0aee760;
T_7 ;
    %wait E_00000202a0b32ba0;
    %load/vec4 v00000202a0bb3090_0;
    %assign/vec4 v00000202a0bb4c10_0, 0;
    %load/vec4 v00000202a0bb3090_0;
    %load/vec4 v00000202a0bb4c10_0;
    %inv;
    %and;
    %assign/vec4 v00000202a0bb3bd0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000202a0b363b0;
T_8 ;
    %wait E_00000202a0b333a0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000202a0bb4850_0, 0, 4;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000202a0b363b0;
T_9 ;
    %wait E_00000202a0b32860;
    %load/vec4 v00000202a0bb4850_0;
    %inv;
    %assign/vec4 v00000202a0bb4530_0, 0;
    %load/vec4 v00000202a0bb4850_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000202a0bb4850_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000202a0bb4850_0, 4, 5;
    %load/vec4 v00000202a0bb4850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %load/vec4 v00000202a0bb4850_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.0, 9;
    %load/vec4 v00000202a0bb43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 99, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 88, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000202a0bb4850_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000202a0bb38b0_0;
    %pad/u 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %jmp T_9.23;
T_9.6 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.7 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.8 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.9 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.10 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.11 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.12 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.13 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.14 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.15 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.16 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.17 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.18 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.19 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.21 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000202a0bb4850_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v00000202a0bb38b0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.26, 5;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v00000202a0bb3e50_0, 0;
T_9.27 ;
T_9.24 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000202a0b59e30;
T_10 ;
    %wait E_00000202a0b32ba0;
    %load/vec4 v00000202a0bb3630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000202a0bb4170_0;
    %assign/vec4 v00000202a0bb3270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000202a0bb47b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000202a0bb48f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000202a0bb3d10_0;
    %load/vec4 v00000202a0bb3270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %load/vec4 v00000202a0bb3270_0;
    %load/vec4 v00000202a0bb4170_0;
    %cmp/u;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %load/vec4 v00000202a0bb3270_0;
    %load/vec4 v00000202a0bb3d10_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000202a0bb3270_0;
    %load/vec4 v00000202a0bb4170_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.4, 9;
    %load/vec4 v00000202a0bb3270_0;
    %assign/vec4 v00000202a0bb3270_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v00000202a0bb4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v00000202a0bb47b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %load/vec4 v00000202a0bb3270_0;
    %subi 1, 0, 4;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v00000202a0bb3270_0;
    %addi 1, 0, 4;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v00000202a0bb3270_0, 0;
    %load/vec4 v00000202a0bb47b0_0;
    %inv;
    %assign/vec4 v00000202a0bb47b0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v00000202a0bb3270_0;
    %load/vec4 v00000202a0bb3d10_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 6;
    %load/vec4 v00000202a0bb3270_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000202a0bb3270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000202a0bb47b0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v00000202a0bb3270_0;
    %load/vec4 v00000202a0bb4170_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v00000202a0bb3270_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000202a0bb3270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000202a0bb47b0_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v00000202a0bb47b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v00000202a0bb3270_0;
    %addi 1, 0, 4;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v00000202a0bb3270_0;
    %subi 1, 0, 4;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %assign/vec4 v00000202a0bb3270_0, 0;
T_10.13 ;
T_10.11 ;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000202a0b59ca0;
T_11 ;
    %vpi_call 2 26 "$dumpfile", "Parameterized_Ping_Pong_Counter.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000202a0b59ca0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0bb42b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0bb3ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202a0bb34f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0bb3810_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000202a0bb36d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000202a0bb3310_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202a0bb42b0_0, 0, 1;
    %delay 900000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0bb42b0_0, 0, 1;
    %vpi_call 2 36 "$finish" {0 0 0};
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202a0bb42b0_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202a0bb3810_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0bb3810_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202a0bb42b0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_11;
    .scope S_00000202a0b59ca0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v00000202a0bb3ef0_0;
    %inv;
    %store/vec4 v00000202a0bb3ef0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Lab3_111062109_Parameterized_Ping_Pong_Counter_fpga_t.v";
    "./Lab3_111062109_Parameterized_Ping_Pong_Counter_fpga.v";
