
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27889 
WARNING: [Synth 8-2611] redeclaration of ansi port ib_ram_addr is not allowed [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_lut_ram.v:41]
WARNING: [Synth 8-976] ib_ram_addr has already been declared [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_lut_ram.v:41]
WARNING: [Synth 8-2654] second declaration of ib_ram_addr ignored [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_lut_ram.v:41]
INFO: [Synth 8-994] ib_ram_addr is declared here [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_lut_ram.v:37]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.855 ; gain = 124.508 ; free physical = 1158 ; free virtual = 18426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/top.v:27]
INFO: [Synth 8-6157] synthesizing module 'reconf_ib_lut2' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/reconf_ib_lut2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'reconf_ib_lut2' (1#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/reconf_ib_lut2.v:27]
INFO: [Synth 8-6157] synthesizing module 'ib_lut_ram' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_lut_ram.v:27]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (2#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank__parameterized0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000000010001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000000010010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000000010011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M__parameterized0' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000010001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000010010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000010011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M__parameterized0' (3#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank__parameterized0' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank__parameterized1' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000000100000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000000100001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000000100010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000000100011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M__parameterized1' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000100000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000100001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000100010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000100011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M__parameterized1' (3#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank__parameterized1' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank__parameterized2' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000000110000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000000110001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000000110010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000000110011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M__parameterized2' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000110000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000110001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000110010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000110011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M__parameterized2' (3#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank__parameterized2' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank__parameterized3' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000001000010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000001000011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M__parameterized3' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000001000010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000001000011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M__parameterized3' (3#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank__parameterized3' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank__parameterized4' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000001010000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000001010001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000001010010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000001010011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M__parameterized4' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000001010000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000001010001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000001010010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000001010011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M__parameterized4' (3#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank__parameterized4' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank__parameterized5' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000001100000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000001100001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000001100010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000001100011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M__parameterized5' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000001100000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000001100001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000001100010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000001100011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M__parameterized5' (3#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank__parameterized5' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6157] synthesizing module 'ib_distributed_ram_bank__parameterized6' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
	Parameter inputA bound to: 64'b0000000000000000000000000000000000000000000000000000000001110000 
	Parameter inputB bound to: 64'b0000000000000000000000000000000000000000000000000000000001110001 
	Parameter inputC bound to: 64'b0000000000000000000000000000000000000000000000000000000001110010 
	Parameter inputD bound to: 64'b0000000000000000000000000000000000000000000000000000000001110011 
INFO: [Synth 8-6157] synthesizing module 'RAM32M__parameterized6' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000001110000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000001110001 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000001110010 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000001110011 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M__parameterized6' (3#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'ib_distributed_ram_bank__parameterized6' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_distributed_ram_bank.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ib_lut_ram' (4#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/ib_lut_ram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3331] design reconf_ib_lut2 has unconnected port sys_clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1768.773 ; gain = 161.426 ; free physical = 1199 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1786.578 ; gain = 179.230 ; free physical = 1196 ; free virtual = 18464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1794.582 ; gain = 187.234 ; free physical = 1196 ; free virtual = 18464
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1804.500 ; gain = 197.152 ; free physical = 1194 ; free virtual = 18463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design reconf_ib_lut2 has unconnected port sys_clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 953 ; free virtual = 18224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 954 ; free virtual = 18224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 953 ; free virtual = 18224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 952 ; free virtual = 18223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 952 ; free virtual = 18223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 952 ; free virtual = 18223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 952 ; free virtual = 18223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 952 ; free virtual = 18223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 952 ; free virtual = 18223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT6   |    32|
|3     |MUXF7  |    16|
|4     |RAM32M |    64|
|5     |IBUF   |    21|
|6     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------------------------------------+------+
|      |Instance     |Module                                     |Cells |
+------+-------------+-------------------------------------------+------+
|1     |top          |                                           |   138|
|2     |  func_ram_0 |ib_lut_ram                                 |    28|
|3     |    bank_0   |ib_distributed_ram_bank_19                 |     2|
|4     |    bank_1   |ib_distributed_ram_bank__parameterized0_20 |     6|
|5     |    bank_2   |ib_distributed_ram_bank__parameterized1_21 |     2|
|6     |    bank_3   |ib_distributed_ram_bank__parameterized2_22 |     6|
|7     |    bank_4   |ib_distributed_ram_bank__parameterized3_23 |     2|
|8     |    bank_5   |ib_distributed_ram_bank__parameterized4_24 |     4|
|9     |    bank_6   |ib_distributed_ram_bank__parameterized5_25 |     2|
|10    |    bank_7   |ib_distributed_ram_bank__parameterized6_26 |     4|
|11    |  func_ram_1 |ib_lut_ram_0                               |    28|
|12    |    bank_0   |ib_distributed_ram_bank_11                 |     2|
|13    |    bank_1   |ib_distributed_ram_bank__parameterized0_12 |     6|
|14    |    bank_2   |ib_distributed_ram_bank__parameterized1_13 |     2|
|15    |    bank_3   |ib_distributed_ram_bank__parameterized2_14 |     2|
|16    |    bank_4   |ib_distributed_ram_bank__parameterized3_15 |     2|
|17    |    bank_5   |ib_distributed_ram_bank__parameterized4_16 |    10|
|18    |    bank_6   |ib_distributed_ram_bank__parameterized5_17 |     2|
|19    |    bank_7   |ib_distributed_ram_bank__parameterized6_18 |     2|
|20    |  func_ram_2 |ib_lut_ram_1                               |    28|
|21    |    bank_0   |ib_distributed_ram_bank_3                  |     6|
|22    |    bank_1   |ib_distributed_ram_bank__parameterized0_4  |     2|
|23    |    bank_2   |ib_distributed_ram_bank__parameterized1_5  |     2|
|24    |    bank_3   |ib_distributed_ram_bank__parameterized2_6  |     2|
|25    |    bank_4   |ib_distributed_ram_bank__parameterized3_7  |    10|
|26    |    bank_5   |ib_distributed_ram_bank__parameterized4_8  |     2|
|27    |    bank_6   |ib_distributed_ram_bank__parameterized5_9  |     2|
|28    |    bank_7   |ib_distributed_ram_bank__parameterized6_10 |     2|
|29    |  func_ram_3 |ib_lut_ram_2                               |    28|
|30    |    bank_0   |ib_distributed_ram_bank                    |     6|
|31    |    bank_1   |ib_distributed_ram_bank__parameterized0    |     2|
|32    |    bank_2   |ib_distributed_ram_bank__parameterized1    |     2|
|33    |    bank_3   |ib_distributed_ram_bank__parameterized2    |     2|
|34    |    bank_4   |ib_distributed_ram_bank__parameterized3    |    10|
|35    |    bank_5   |ib_distributed_ram_bank__parameterized4    |     2|
|36    |    bank_6   |ib_distributed_ram_bank__parameterized5    |     2|
|37    |    bank_7   |ib_distributed_ram_bank__parameterized6    |     2|
+------+-------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 952 ; free virtual = 18223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 956 ; free virtual = 18227
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1988.910 ; gain = 381.562 ; free physical = 956 ; free virtual = 18227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1995.992 ; gain = 0.000 ; free physical = 1025 ; free virtual = 18296
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.805 ; gain = 0.000 ; free physical = 943 ; free virtual = 18214
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2035.805 ; gain = 428.602 ; free physical = 1068 ; free virtual = 18338
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.805 ; gain = 0.000 ; free physical = 1068 ; free virtual = 18338
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/Reconf_LUT.beta/RTL/reconfigurable_mux/reconfigurable_mux.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 00:31:08 2020...
