Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Write_Width_A: Value '8' is out of range '[32..1024]'.
ERROR:sim - The Memory Initialization vector can contain between 1 to Write
Resolving generics for 'BROM_Sin'...
Applying external generics to 'BROM_Sin'...
Delivering associated files for 'BROM_Sin'...
Delivering EJava files for 'BROM_Sin'...
Generating implementation netlist for 'BROM_Sin'...
INFO:sim - Pre-processing HDL files for 'BROM_Sin'...
Running synthesis for 'BROM_Sin'
Running ngcbuild...
Writing VEO instantiation template for 'BROM_Sin'...
Writing Verilog behavioral simulation model for 'BROM_Sin'...
WARNING:sim - Overwriting existing file
   /home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin/doc/blk_mem_gen_v7_
   3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'BROM_Sin'...
Generating ISE project...
XCO file found: BROM_Sin.xco
XMDF file found: BROM_Sin_xmdf.tcl
Adding /home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin.asy -view all
-origin_type imported
Adding /home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin.ngc -view all
-origin_type created
Checking file "/home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin.ngc"
for project device match ...
File "/home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin.ngc" device
information matches project device.
Adding /home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/bluelabuser/Desktop/DDS/ipcore_dir/tmp/_cg/BROM_Sin.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/BROM_Sin"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
