vendor_name = ModelSim
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/InstructionMemory.qip
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/InstructionMemory.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/DataMemory.qip
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/DataMemory.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/XnorGate.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/SignExtend.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/RegFile.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/Mux5to1.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/Mux3to1.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/mux2to1.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/MEM_WB_inst2Pipe.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/MEM_WB_inst1Pipe.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/IF_ID1_Pipe.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/ID_EX_inst2Pipe.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/ID_EX_inst1Pipe.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/Hazard_Detection_Unit.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/gshare_branch_predictor.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/ForwardingUnit.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/EX_MEM_inst2Pipe.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/EX_MEM_inst1Pipe.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/dual_issue_processor.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/ControlUnit.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/check_outer_dep.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/BranchCmpUnit.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/ANDGate.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/ALU.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/Adder.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/testbench.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/mini_Control_Unit.v
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/BPU.v
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/quartusprime/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/db/altsyncram_kr82.tdf
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/instructionmemoryinitializationfile.mif
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/db/altsyncram_8qo2.tdf
source_file = 1, C:/Users/Windows/Desktop/dual-old/dual_issue_git/datamemoryinitializationfile.mif
design_name = dual_issue_processor
instance = comp, \PC[0]~output , PC[0]~output, dual_issue_processor, 1
instance = comp, \PC[1]~output , PC[1]~output, dual_issue_processor, 1
instance = comp, \PC[2]~output , PC[2]~output, dual_issue_processor, 1
instance = comp, \PC[3]~output , PC[3]~output, dual_issue_processor, 1
instance = comp, \PC[4]~output , PC[4]~output, dual_issue_processor, 1
instance = comp, \PC[5]~output , PC[5]~output, dual_issue_processor, 1
instance = comp, \PC[6]~output , PC[6]~output, dual_issue_processor, 1
instance = comp, \PC[7]~output , PC[7]~output, dual_issue_processor, 1
instance = comp, \clk~input , clk~input, dual_issue_processor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, dual_issue_processor, 1
instance = comp, \~GND , ~GND, dual_issue_processor, 1
instance = comp, \pcF_inst1[1]~0 , pcF_inst1[1]~0, dual_issue_processor, 1
instance = comp, \reset~input , reset~input, dual_issue_processor, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, dual_issue_processor, 1
instance = comp, \pcF_inst1[1] , pcF_inst1[1], dual_issue_processor, 1
instance = comp, \pcPlus1F[0]~0 , pcPlus1F[0]~0, dual_issue_processor, 1
instance = comp, \pcPlus1F[1]~2 , pcPlus1F[1]~2, dual_issue_processor, 1
instance = comp, \flush_F_1~1 , flush_F_1~1, dual_issue_processor, 1
instance = comp, \pcF_inst1[5]~4 , pcF_inst1[5]~4, dual_issue_processor, 1
instance = comp, \pcF_inst1[5] , pcF_inst1[5], dual_issue_processor, 1
instance = comp, \pcF_inst1[4]~3 , pcF_inst1[4]~3, dual_issue_processor, 1
instance = comp, \pcF_inst1[4] , pcF_inst1[4], dual_issue_processor, 1
instance = comp, \pcF_inst1[2]~1 , pcF_inst1[2]~1, dual_issue_processor, 1
instance = comp, \pcF_inst1[2] , pcF_inst1[2], dual_issue_processor, 1
instance = comp, \pcPlus1F[2]~4 , pcPlus1F[2]~4, dual_issue_processor, 1
instance = comp, \pcPlus1F[3]~6 , pcPlus1F[3]~6, dual_issue_processor, 1
instance = comp, \pcPlus1F[4]~8 , pcPlus1F[4]~8, dual_issue_processor, 1
instance = comp, \pcPlus1F[5]~10 , pcPlus1F[5]~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~5 , FETCH_DECODE1_PIPE|pcD_inst2~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[5] , FETCH_DECODE1_PIPE|pcD_inst2[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~5 , FETCH_DECODE1_PIPE|pcD~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[5] , FETCH_DECODE1_PIPE|pcD[5], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~5 , ID_EX_INST1_PIPE|pc_EX~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[5] , ID_EX_INST1_PIPE|pc_EX[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~4 , FETCH_DECODE1_PIPE|pcD_inst2~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[4] , FETCH_DECODE1_PIPE|pcD_inst2[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~4 , FETCH_DECODE1_PIPE|pcD~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[4] , FETCH_DECODE1_PIPE|pcD[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~4 , ID_EX_INST1_PIPE|pc_EX~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[4] , ID_EX_INST1_PIPE|pc_EX[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~2 , FETCH_DECODE1_PIPE|pcD_inst2~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[2] , FETCH_DECODE1_PIPE|pcD_inst2[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~2 , FETCH_DECODE1_PIPE|pcD~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[2] , FETCH_DECODE1_PIPE|pcD[2], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~2 , ID_EX_INST1_PIPE|pc_EX~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[2] , ID_EX_INST1_PIPE|pc_EX[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~1 , FETCH_DECODE1_PIPE|pcD~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[1] , FETCH_DECODE1_PIPE|pcD[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~1 , ID_EX_INST1_PIPE|pc_EX~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[1] , ID_EX_INST1_PIPE|pc_EX[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~0 , FETCH_DECODE1_PIPE|pcD_inst2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[0] , FETCH_DECODE1_PIPE|pcD_inst2[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~0 , FETCH_DECODE1_PIPE|pcD~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[0] , FETCH_DECODE1_PIPE|pcD[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~0 , ID_EX_INST1_PIPE|pc_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[0] , ID_EX_INST1_PIPE|pc_EX[0], dual_issue_processor, 1
instance = comp, \Add5~0 , Add5~0, dual_issue_processor, 1
instance = comp, \Add5~2 , Add5~2, dual_issue_processor, 1
instance = comp, \Add5~4 , Add5~4, dual_issue_processor, 1
instance = comp, \Add5~6 , Add5~6, dual_issue_processor, 1
instance = comp, \Add5~8 , Add5~8, dual_issue_processor, 1
instance = comp, \Add5~10 , Add5~10, dual_issue_processor, 1
instance = comp, \pcF_inst1[7]~6 , pcF_inst1[7]~6, dual_issue_processor, 1
instance = comp, \pcF_inst1[7] , pcF_inst1[7], dual_issue_processor, 1
instance = comp, \pcF_inst1[6]~5 , pcF_inst1[6]~5, dual_issue_processor, 1
instance = comp, \pcF_inst1[6] , pcF_inst1[6], dual_issue_processor, 1
instance = comp, \pcPlus1F[6]~12 , pcPlus1F[6]~12, dual_issue_processor, 1
instance = comp, \pcPlus1F[7]~14 , pcPlus1F[7]~14, dual_issue_processor, 1
instance = comp, \Add0~0 , Add0~0, dual_issue_processor, 1
instance = comp, \Add0~2 , Add0~2, dual_issue_processor, 1
instance = comp, \Add0~4 , Add0~4, dual_issue_processor, 1
instance = comp, \Add0~6 , Add0~6, dual_issue_processor, 1
instance = comp, \Add0~8 , Add0~8, dual_issue_processor, 1
instance = comp, \Add0~10 , Add0~10, dual_issue_processor, 1
instance = comp, \Add0~12 , Add0~12, dual_issue_processor, 1
instance = comp, \Add0~14 , Add0~14, dual_issue_processor, 1
instance = comp, \IM|altsyncram_component|auto_generated|ram_block1a0 , IM|altsyncram_component|auto_generated|ram_block1a0, dual_issue_processor, 1
instance = comp, \pcBranchF[0]~0 , pcBranchF[0]~0, dual_issue_processor, 1
instance = comp, \pcBranchF[1]~2 , pcBranchF[1]~2, dual_issue_processor, 1
instance = comp, \pcBranchF[2]~4 , pcBranchF[2]~4, dual_issue_processor, 1
instance = comp, \pcBranchF[3]~6 , pcBranchF[3]~6, dual_issue_processor, 1
instance = comp, \pcBranchF[4]~8 , pcBranchF[4]~8, dual_issue_processor, 1
instance = comp, \pcBranchF[5]~10 , pcBranchF[5]~10, dual_issue_processor, 1
instance = comp, \pcBranchF[6]~12 , pcBranchF[6]~12, dual_issue_processor, 1
instance = comp, \pcBranchF[7]~14 , pcBranchF[7]~14, dual_issue_processor, 1
instance = comp, \pcPlus2F[1]~0 , pcPlus2F[1]~0, dual_issue_processor, 1
instance = comp, \pcPlus2F[2]~2 , pcPlus2F[2]~2, dual_issue_processor, 1
instance = comp, \pcPlus2F[3]~4 , pcPlus2F[3]~4, dual_issue_processor, 1
instance = comp, \pcPlus2F[4]~6 , pcPlus2F[4]~6, dual_issue_processor, 1
instance = comp, \pcPlus2F[5]~8 , pcPlus2F[5]~8, dual_issue_processor, 1
instance = comp, \pcPlus2F[6]~10 , pcPlus2F[6]~10, dual_issue_processor, 1
instance = comp, \pcPlus2F[7]~12 , pcPlus2F[7]~12, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[0]~0 , pcBranchF_inst2[0]~0, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[1]~2 , pcBranchF_inst2[1]~2, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[2]~4 , pcBranchF_inst2[2]~4, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[3]~6 , pcBranchF_inst2[3]~6, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[4]~8 , pcBranchF_inst2[4]~8, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[5]~10 , pcBranchF_inst2[5]~10, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[6]~12 , pcBranchF_inst2[6]~12, dual_issue_processor, 1
instance = comp, \pcBranchF_inst2[7]~14 , pcBranchF_inst2[7]~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~7 , FETCH_DECODE1_PIPE|pcBranchD_inst2~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[7] , FETCH_DECODE1_PIPE|pcBranchD_inst2[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~7 , FETCH_DECODE1_PIPE|pcBranchD~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[7] , FETCH_DECODE1_PIPE|pcBranchD[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~7 , ID_EX_INST1_PIPE|pcBranch_EX~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[7] , ID_EX_INST1_PIPE|pcBranch_EX[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Branch_inst1_EX~0 , ID_EX_INST1_PIPE|Branch_inst1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Branch_inst1_EX , ID_EX_INST1_PIPE|Branch_inst1_EX, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~15 , FETCH_DECODE1_PIPE|inst2_Decode~15, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[30] , FETCH_DECODE1_PIPE|inst2_Decode[30], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~15 , FETCH_DECODE1_PIPE|inst1_Decode~15, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[30] , FETCH_DECODE1_PIPE|inst1_Decode[30], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~13 , FETCH_DECODE1_PIPE|inst1_Decode~13, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[28] , FETCH_DECODE1_PIPE|inst1_Decode[28], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~10 , FETCH_DECODE1_PIPE|inst2_Decode~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[31] , FETCH_DECODE1_PIPE|inst2_Decode[31], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~12 , FETCH_DECODE1_PIPE|inst1_Decode~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[31] , FETCH_DECODE1_PIPE|inst1_Decode[31], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~10 , FETCH_DECODE1_PIPE|inst1_Decode~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[27]~feeder , FETCH_DECODE1_PIPE|inst1_Decode[27]~feeder, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[27] , FETCH_DECODE1_PIPE|inst1_Decode[27], dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~0 , CU_inst1|Decoder1~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~3 , CU_inst1|Decoder1~3, dual_issue_processor, 1
instance = comp, \CU_inst1|JUMP~0_RTM0147 , CU_inst1|JUMP~0_RTM0147, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~1 , CU_inst1|Decoder1~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~1_NEW_REG2484 , CU_inst1|Decoder1~1_NEW_REG2484, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|MemtoReg_inst1_EX~0 , ID_EX_INST1_PIPE|MemtoReg_inst1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|MemtoReg_inst1_EX[1] , ID_EX_INST1_PIPE|MemtoReg_inst1_EX[1], dual_issue_processor, 1
instance = comp, \IM|altsyncram_component|auto_generated|ram_block1a8 , IM|altsyncram_component|auto_generated|ram_block1a8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~25 , FETCH_DECODE1_PIPE|inst2_Decode~25, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[12] , FETCH_DECODE1_PIPE|inst2_Decode[12], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~22 , FETCH_DECODE1_PIPE|inst1_Decode~22, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[12] , FETCH_DECODE1_PIPE|inst1_Decode[12], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~0 , ID_EX_INST1_PIPE|Imm_EX_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[12] , ID_EX_INST1_PIPE|Imm_EX_inst1[12], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~5 , FETCH_DECODE1_PIPE|inst2_Decode~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[17] , FETCH_DECODE1_PIPE|inst2_Decode[17], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~6 , FETCH_DECODE1_PIPE|inst1_Decode~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[17] , FETCH_DECODE1_PIPE|inst1_Decode[17], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~1 , ID_EX_INST1_PIPE|Rt_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[1] , ID_EX_INST1_PIPE|Rt_EX_inst1[1], dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~2_RTM02483 , CU_inst1|Decoder1~2_RTM02483, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~2_NEW_REG2480 , CU_inst1|Decoder1~2_NEW_REG2480, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegDst_inst1_EX~0 , ID_EX_INST1_PIPE|RegDst_inst1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegDst_inst1_EX[0] , ID_EX_INST1_PIPE|RegDst_inst1_EX[0], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux3~0 , regDstEMux_inst1|Mux3~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~7 , FETCH_DECODE1_PIPE|inst1_Decode~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[18] , FETCH_DECODE1_PIPE|inst1_Decode[18], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~2 , ID_EX_INST1_PIPE|Rt_EX_inst1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[2] , ID_EX_INST1_PIPE|Rt_EX_inst1[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~26 , FETCH_DECODE1_PIPE|inst2_Decode~26, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[13] , FETCH_DECODE1_PIPE|inst2_Decode[13], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~25 , FETCH_DECODE1_PIPE|inst1_Decode~25, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[13] , FETCH_DECODE1_PIPE|inst1_Decode[13], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~3 , ID_EX_INST1_PIPE|Imm_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[13] , ID_EX_INST1_PIPE|Imm_EX_inst1[13], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux2~0 , regDstEMux_inst1|Mux2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~7 , FETCH_DECODE1_PIPE|inst2_Decode~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[19] , FETCH_DECODE1_PIPE|inst2_Decode[19], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~8 , FETCH_DECODE1_PIPE|inst1_Decode~8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[19] , FETCH_DECODE1_PIPE|inst1_Decode[19], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~3 , ID_EX_INST1_PIPE|Rt_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[3] , ID_EX_INST1_PIPE|Rt_EX_inst1[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~27 , FETCH_DECODE1_PIPE|inst2_Decode~27, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[14] , FETCH_DECODE1_PIPE|inst2_Decode[14], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~26 , FETCH_DECODE1_PIPE|inst1_Decode~26, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[14] , FETCH_DECODE1_PIPE|inst1_Decode[14], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~2 , ID_EX_INST1_PIPE|Imm_EX_inst1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[14] , ID_EX_INST1_PIPE|Imm_EX_inst1[14], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux1~0 , regDstEMux_inst1|Mux1~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~24 , FETCH_DECODE1_PIPE|inst2_Decode~24, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[11] , FETCH_DECODE1_PIPE|inst2_Decode[11], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~23 , FETCH_DECODE1_PIPE|inst1_Decode~23, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[11] , FETCH_DECODE1_PIPE|inst1_Decode[11], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~1 , ID_EX_INST1_PIPE|Imm_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[11] , ID_EX_INST1_PIPE|Imm_EX_inst1[11], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~6 , FETCH_DECODE1_PIPE|inst2_Decode~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[16] , FETCH_DECODE1_PIPE|inst2_Decode[16], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~5 , FETCH_DECODE1_PIPE|inst1_Decode~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[16] , FETCH_DECODE1_PIPE|inst1_Decode[16], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~0 , ID_EX_INST1_PIPE|Rt_EX_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[0] , ID_EX_INST1_PIPE|Rt_EX_inst1[0], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux4~0 , regDstEMux_inst1|Mux4~0, dual_issue_processor, 1
instance = comp, \Equal7~0 , Equal7~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~9 , FETCH_DECODE1_PIPE|inst1_Decode~9, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[20] , FETCH_DECODE1_PIPE|inst1_Decode[20], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~4 , ID_EX_INST1_PIPE|Rt_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[4] , ID_EX_INST1_PIPE|Rt_EX_inst1[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~28 , FETCH_DECODE1_PIPE|inst2_Decode~28, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[15] , FETCH_DECODE1_PIPE|inst2_Decode[15], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~24 , FETCH_DECODE1_PIPE|inst1_Decode~24, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[15] , FETCH_DECODE1_PIPE|inst1_Decode[15], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~4 , ID_EX_INST1_PIPE|Imm_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[15] , ID_EX_INST1_PIPE|Imm_EX_inst1[15], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux0~0 , regDstEMux_inst1|Mux0~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~4 , FETCH_DECODE1_PIPE|inst2_Decode~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[25] , FETCH_DECODE1_PIPE|inst2_Decode[25], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~3 , FETCH_DECODE1_PIPE|inst2_Decode~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[23] , FETCH_DECODE1_PIPE|inst2_Decode[23], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~2 , FETCH_DECODE1_PIPE|inst2_Decode~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[24] , FETCH_DECODE1_PIPE|inst2_Decode[24], dual_issue_processor, 1
instance = comp, \outer_depend~24 , outer_depend~24, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~0 , FETCH_DECODE1_PIPE|inst2_Decode~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[22] , FETCH_DECODE1_PIPE|inst2_Decode[22], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~1 , FETCH_DECODE1_PIPE|inst2_Decode~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[21] , FETCH_DECODE1_PIPE|inst2_Decode[21], dual_issue_processor, 1
instance = comp, \outer_depend~23 , outer_depend~23, dual_issue_processor, 1
instance = comp, \outer_depend~25 , outer_depend~25, dual_issue_processor, 1
instance = comp, \outer_depend~26 , outer_depend~26, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr9~0 , CU_inst2|WideOr9~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~0 , CU_inst2|Decoder1~0, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr9~1 , CU_inst2|WideOr9~1, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr9~1_NEW_REG2622 , CU_inst2|WideOr9~1_NEW_REG2622, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr9~2 , CU_inst2|WideOr9~2, dual_issue_processor, 1
instance = comp, \outer_depend~27 , outer_depend~27, dual_issue_processor, 1
instance = comp, \outer_depend~28 , outer_depend~28, dual_issue_processor, 1
instance = comp, \outer_depend~29 , outer_depend~29, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr9~0 , CU_inst1|WideOr9~0, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr9~1 , CU_inst1|WideOr9~1, dual_issue_processor, 1
instance = comp, \outer_depend~19 , outer_depend~19, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~4 , FETCH_DECODE1_PIPE|inst1_Decode~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[25] , FETCH_DECODE1_PIPE|inst1_Decode[25], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~3 , FETCH_DECODE1_PIPE|inst1_Decode~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[23] , FETCH_DECODE1_PIPE|inst1_Decode[23], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~2 , FETCH_DECODE1_PIPE|inst1_Decode~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[24] , FETCH_DECODE1_PIPE|inst1_Decode[24], dual_issue_processor, 1
instance = comp, \outer_depend~17 , outer_depend~17, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~1 , FETCH_DECODE1_PIPE|inst1_Decode~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[21] , FETCH_DECODE1_PIPE|inst1_Decode[21], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~0 , FETCH_DECODE1_PIPE|inst1_Decode~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[22] , FETCH_DECODE1_PIPE|inst1_Decode[22], dual_issue_processor, 1
instance = comp, \outer_depend~16 , outer_depend~16, dual_issue_processor, 1
instance = comp, \outer_depend~18 , outer_depend~18, dual_issue_processor, 1
instance = comp, \outer_depend~20 , outer_depend~20, dual_issue_processor, 1
instance = comp, \outer_depend~21 , outer_depend~21, dual_issue_processor, 1
instance = comp, \outer_depend~22 , outer_depend~22, dual_issue_processor, 1
instance = comp, \outer_depend~30 , outer_depend~30, dual_issue_processor, 1
instance = comp, \outer_depend~31 , outer_depend~31, dual_issue_processor, 1
instance = comp, \Add6~92 , Add6~92, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|MemReadEn_inst1_EX , ID_EX_INST1_PIPE|MemReadEn_inst1_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemReadEn_inst1_Mem , EX_MEM_INST1_PIPE|MemReadEn_inst1_Mem, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~2 , CU_inst1|Selector2~2, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~2_RTM02479 , CU_inst1|Selector3~2_RTM02479, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~2_NEW_REG2476 , CU_inst1|Selector3~2_NEW_REG2476, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~21 , FETCH_DECODE1_PIPE|inst2_Decode~21, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[4] , FETCH_DECODE1_PIPE|inst2_Decode[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~21 , FETCH_DECODE1_PIPE|inst1_Decode~21, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[4] , FETCH_DECODE1_PIPE|inst1_Decode[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~18 , FETCH_DECODE1_PIPE|inst2_Decode~18, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[1] , FETCH_DECODE1_PIPE|inst2_Decode[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~18 , FETCH_DECODE1_PIPE|inst1_Decode~18, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~17 , FETCH_DECODE1_PIPE|inst2_Decode~17, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[2] , FETCH_DECODE1_PIPE|inst2_Decode[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~17 , FETCH_DECODE1_PIPE|inst1_Decode~17, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~19 , FETCH_DECODE1_PIPE|inst2_Decode~19, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[0] , FETCH_DECODE1_PIPE|inst2_Decode[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~19 , FETCH_DECODE1_PIPE|inst1_Decode~19, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~16 , FETCH_DECODE1_PIPE|inst2_Decode~16, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[5] , FETCH_DECODE1_PIPE|inst2_Decode[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~16 , FETCH_DECODE1_PIPE|inst1_Decode~16, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder0~0_RTM0161 , CU_inst1|Decoder0~0_RTM0161, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder0~0_NEW_REG158 , CU_inst1|Decoder0~0_NEW_REG158, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~20 , FETCH_DECODE1_PIPE|inst2_Decode~20, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[3] , FETCH_DECODE1_PIPE|inst2_Decode[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~20 , FETCH_DECODE1_PIPE|inst1_Decode~20, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[3] , FETCH_DECODE1_PIPE|inst1_Decode[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[0] , FETCH_DECODE1_PIPE|inst1_Decode[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[1] , FETCH_DECODE1_PIPE|inst1_Decode[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[2] , FETCH_DECODE1_PIPE|inst1_Decode[2], dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr2~0 , CU_inst1|WideOr2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[5] , FETCH_DECODE1_PIPE|inst1_Decode[5], dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~0 , CU_inst1|Selector2~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~1 , CU_inst1|Selector2~1, dual_issue_processor, 1
instance = comp, \inst1_imm|extendedImmediate[16]~0 , inst1_imm|extendedImmediate[16]~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~3 , CU_inst1|Selector2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[0] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[0], dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~3 , CU_inst1|Selector0~3, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr0~0 , CU_inst1|WideOr0~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~2 , CU_inst1|Selector0~2, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~4 , CU_inst1|Selector0~4, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~5 , CU_inst1|Selector0~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[2] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[2], dual_issue_processor, 1
instance = comp, \CU_inst1|Selector1~0 , CU_inst1|Selector1~0, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr1~0 , CU_inst1|WideOr1~0, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr1~1 , CU_inst1|WideOr1~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector1~1 , CU_inst1|Selector1~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector1~2 , CU_inst1|Selector1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[1] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[1], dual_issue_processor, 1
instance = comp, \CU_inst1|ALUOp~0 , CU_inst1|ALUOp~0, dual_issue_processor, 1
instance = comp, \CU_inst1|ALUOp[3]~1 , CU_inst1|ALUOp[3]~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[3] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[3], dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~4 , ALU_1|Mux4~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~30 , FETCH_DECODE1_PIPE|inst2_Decode~30, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[9] , FETCH_DECODE1_PIPE|inst2_Decode[9], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~31 , FETCH_DECODE1_PIPE|inst1_Decode~31, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[9] , FETCH_DECODE1_PIPE|inst1_Decode[9], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~10 , ID_EX_INST1_PIPE|Imm_EX_inst1~10, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[9] , ID_EX_INST1_PIPE|Imm_EX_inst1[9], dual_issue_processor, 1
instance = comp, \inst1_imm|extendedImmediate[16]~1 , inst1_imm|extendedImmediate[16]~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[16] , ID_EX_INST1_PIPE|Imm_EX_inst1[16], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUSrc_inst1_EX~0 , ID_EX_INST1_PIPE|ALUSrc_inst1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUSrc_inst1_EX , ID_EX_INST1_PIPE|ALUSrc_inst1_EX, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~33 , ALU_1|ShiftRight0~33, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~23 , FETCH_DECODE1_PIPE|inst2_Decode~23, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[7] , FETCH_DECODE1_PIPE|inst2_Decode[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~28 , FETCH_DECODE1_PIPE|inst1_Decode~28, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[7] , FETCH_DECODE1_PIPE|inst1_Decode[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~8 , ID_EX_INST1_PIPE|Imm_EX_inst1~8, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[7] , ID_EX_INST1_PIPE|Imm_EX_inst1[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~22 , FETCH_DECODE1_PIPE|inst2_Decode~22, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[6] , FETCH_DECODE1_PIPE|inst2_Decode[6], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~27 , FETCH_DECODE1_PIPE|inst1_Decode~27, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[6] , FETCH_DECODE1_PIPE|inst1_Decode[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~6 , ID_EX_INST1_PIPE|Imm_EX_inst1~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[6] , ID_EX_INST1_PIPE|Imm_EX_inst1[6], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~2 , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~3 , ID_EX_INST2_PIPE|Imm_EX_inst2~3, dual_issue_processor, 1
instance = comp, \CU_inst2|JUMP~0 , CU_inst2|JUMP~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegDst_inst2_EX~0 , ID_EX_INST2_PIPE|RegDst_inst2_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegDst_inst2_EX~1 , ID_EX_INST2_PIPE|RegDst_inst2_EX~1, dual_issue_processor, 1
instance = comp, \flush_D_2~1 , flush_D_2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1]_NEW2486 , ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1]_NEW2486, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~3 , ID_EX_INST2_PIPE|Rt_EX_inst2~3, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux1~0 , regDstEMux_inst2|Mux1~0, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux1~0_NEW_REG2630 , regDstEMux_inst2|Mux1~0_NEW_REG2630, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~0 , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \FU|always0~44_RTM0141 , FU|always0~44_RTM0141, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~1 , ID_EX_INST2_PIPE|Rt_EX_inst2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~1 , ID_EX_INST2_PIPE|Imm_EX_inst2~1, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux3~0 , regDstEMux_inst2|Mux3~0, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux3~0_NEW_REG2626 , regDstEMux_inst2|Mux3~0_NEW_REG2626, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~3 , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~3, dual_issue_processor, 1
instance = comp, \FU|always0~2 , FU|always0~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~0 , ID_EX_INST2_PIPE|Rt_EX_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~0 , ID_EX_INST2_PIPE|Imm_EX_inst2~0, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux4~0 , regDstEMux_inst2|Mux4~0, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux4~0_NEW_REG2624 , regDstEMux_inst2|Mux4~0_NEW_REG2624, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~4 , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~4, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~3 , CU_inst2|Decoder1~3, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder0~1_RESYN2784 , CU_inst2|Decoder0~1_RESYN2784, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder0~1 , CU_inst2|Decoder0~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~1 , CU_inst2|Selector3~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~0 , CU_inst2|Selector3~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~2 , CU_inst2|Selector3~2, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~3 , CU_inst2|Selector3~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegWriteEn_inst2_EX , ID_EX_INST2_PIPE|RegWriteEn_inst2_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem~0 , EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \FU|always0~42_RTM0121 , FU|always0~42_RTM0121, dual_issue_processor, 1
instance = comp, \FU|always0~43 , FU|always0~43, dual_issue_processor, 1
instance = comp, \FU|always0~45 , FU|always0~45, dual_issue_processor, 1
instance = comp, \FU|always0~45_NEW_REG2254 , FU|always0~45_NEW_REG2254, dual_issue_processor, 1
instance = comp, \FU|Equal2~0_RTM031 , FU|Equal2~0_RTM031, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~0 , CU_inst1|Selector3~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~0_NEW_REG2474 , CU_inst1|Selector3~0_NEW_REG2474, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder0~1 , CU_inst1|Decoder0~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~1 , CU_inst1|Selector3~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~3_RTM02665 , CU_inst1|Selector3~3_RTM02665, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~3_NEW_REG2662 , CU_inst1|Selector3~3_NEW_REG2662, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~4 , CU_inst1|Selector3~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegWriteEn_inst1_EX~0 , ID_EX_INST1_PIPE|RegWriteEn_inst1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegWriteEn_inst1_EX , ID_EX_INST1_PIPE|RegWriteEn_inst1_EX, dual_issue_processor, 1
instance = comp, \FU|always0~38_RTM051 , FU|always0~38_RTM051, dual_issue_processor, 1
instance = comp, \FU|always0~39 , FU|always0~39, dual_issue_processor, 1
instance = comp, \FU|always0~40_RTM067 , FU|always0~40_RTM067, dual_issue_processor, 1
instance = comp, \FU|always0~41 , FU|always0~41, dual_issue_processor, 1
instance = comp, \FU|always0~41_NEW_REG2234 , FU|always0~41_NEW_REG2234, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[0] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[0], dual_issue_processor, 1
instance = comp, \RF|Decoder0~0_RTM035 , RF|Decoder0~0_RTM035, dual_issue_processor, 1
instance = comp, \RF|Decoder0~0_NEW_REG32 , RF|Decoder0~0_NEW_REG32, dual_issue_processor, 1
instance = comp, \FU|always0~48_RTM02193 , FU|always0~48_RTM02193, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[1] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem , EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[0] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[0], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[1] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[4] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[4] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[4], dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~1 , NEWRegWriteEn_inst1~1, dual_issue_processor, 1
instance = comp, \FU|Equal2~0_NEW_REG28 , FU|Equal2~0_NEW_REG28, dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~2 , NEWRegWriteEn_inst1~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|RegWriteEn_inst1_Mem , EX_MEM_INST1_PIPE|RegWriteEn_inst1_Mem, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[3] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[2] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[3] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[2] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[2], dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~0 , NEWRegWriteEn_inst1~0, dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~3 , NEWRegWriteEn_inst1~3, dual_issue_processor, 1
instance = comp, \FU|always0~46_RTM019 , FU|always0~46_RTM019, dual_issue_processor, 1
instance = comp, \FU|always0~47 , FU|always0~47, dual_issue_processor, 1
instance = comp, \FU|always0~49 , FU|always0~49, dual_issue_processor, 1
instance = comp, \FU|always0~49_NEW_REG2498 , FU|always0~49_NEW_REG2498, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~6 , FU|forwardB_inst1[2]~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~4 , ALU_1|Mux8~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~4 , ID_EX_INST1_PIPE|Rs_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~3 , ID_EX_INST1_PIPE|Rs_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~2 , ID_EX_INST1_PIPE|Rs_EX_inst1~2, dual_issue_processor, 1
instance = comp, \FU|always0~36_RTM0117 , FU|always0~36_RTM0117, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~1 , ID_EX_INST1_PIPE|Rs_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~0 , ID_EX_INST1_PIPE|Rs_EX_inst1~0, dual_issue_processor, 1
instance = comp, \FU|always0~34_RTM0113 , FU|always0~34_RTM0113, dual_issue_processor, 1
instance = comp, \FU|always0~35 , FU|always0~35, dual_issue_processor, 1
instance = comp, \FU|always0~37 , FU|always0~37, dual_issue_processor, 1
instance = comp, \FU|always0~37_NEW_REG2250 , FU|always0~37_NEW_REG2250, dual_issue_processor, 1
instance = comp, \FU|always0~26_RTM02197 , FU|always0~26_RTM02197, dual_issue_processor, 1
instance = comp, \FU|always0~27 , FU|always0~27, dual_issue_processor, 1
instance = comp, \FU|always0~27_NEW_REG2496 , FU|always0~27_NEW_REG2496, dual_issue_processor, 1
instance = comp, \FU|always0~32_RTM063 , FU|always0~32_RTM063, dual_issue_processor, 1
instance = comp, \FU|always0~30_RTM047 , FU|always0~30_RTM047, dual_issue_processor, 1
instance = comp, \FU|always0~31 , FU|always0~31, dual_issue_processor, 1
instance = comp, \FU|always0~33 , FU|always0~33, dual_issue_processor, 1
instance = comp, \FU|always0~33_NEW_REG2232 , FU|always0~33_NEW_REG2232, dual_issue_processor, 1
instance = comp, \FU|always0~28_RTM015 , FU|always0~28_RTM015, dual_issue_processor, 1
instance = comp, \FU|always0~29_RTM02217 , FU|always0~29_RTM02217, dual_issue_processor, 1
instance = comp, \FU|always0~29_NEW_REG2214 , FU|always0~29_NEW_REG2214, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~0 , FU|forwardA_inst1[2]~0, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~3_RTM099 , FU|forwardA_inst1~3_RTM099, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~4_RTM02245 , FU|forwardA_inst1~4_RTM02245, dual_issue_processor, 1
instance = comp, \RF|Decoder1~46_RTM0129 , RF|Decoder1~46_RTM0129, dual_issue_processor, 1
instance = comp, \RF|Decoder1~46_NEW_REG126 , RF|Decoder1~46_NEW_REG126, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~1_RTM083 , FU|forwardA_inst1~1_RTM083, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~2 , FU|forwardA_inst1~2, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~5 , FU|forwardA_inst1~5, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[1]~7 , FU|forwardA_inst1[1]~7, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[1]~7_NEW_REG2646 , FU|forwardA_inst1[1]~7_NEW_REG2646, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~0_NEW_REG178 , CU_inst2|Decoder1~0_NEW_REG178, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~2 , CU_inst2|Decoder1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemReadEn_inst2_EX , ID_EX_INST2_PIPE|MemReadEn_inst2_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem~0 , EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem , EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder0~0 , CU_inst2|Decoder0~0, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr0~0 , CU_inst2|WideOr0~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~3 , CU_inst2|Selector0~3, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~2 , CU_inst2|Selector0~2, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~4 , CU_inst2|Selector0~4, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~5 , CU_inst2|Selector0~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[2] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[2], dual_issue_processor, 1
instance = comp, \CU_inst2|ALUOp~0 , CU_inst2|ALUOp~0, dual_issue_processor, 1
instance = comp, \CU_inst2|ALUOp[3]~1 , CU_inst2|ALUOp[3]~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[3] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~79 , EX_MEM_INST2_PIPE|AluOutMem_inst2~79, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~6 , ID_EX_INST2_PIPE|Imm_EX_inst2~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[9] , ID_EX_INST2_PIPE|Imm_EX_inst2[9], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~29 , FETCH_DECODE1_PIPE|inst2_Decode~29, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[10] , FETCH_DECODE1_PIPE|inst2_Decode[10], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~5 , ID_EX_INST2_PIPE|Imm_EX_inst2~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[10] , ID_EX_INST2_PIPE|Imm_EX_inst2[10], dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~28 , ALU_2|ShiftLeft0~28, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~0 , CU_inst2|Selector1~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~2 , CU_inst2|Selector2~2, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr2~0 , CU_inst2|WideOr2~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~0 , CU_inst2|Selector2~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~1 , CU_inst2|Selector2~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~3 , CU_inst2|Selector2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[0] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[0], dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr1~0 , CU_inst2|WideOr1~0, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr1~1 , CU_inst2|WideOr1~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~2 , CU_inst2|Selector1~2, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~1 , CU_inst2|Selector1~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~3 , CU_inst2|Selector1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[1] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[1], dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~0 , ALU_2|Mux11~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~4 , ID_EX_INST2_PIPE|Rs_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~3 , ID_EX_INST2_PIPE|Rs_EX_inst2~3, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~1_RTM075 , FU|forwardA_inst2~1_RTM075, dual_issue_processor, 1
instance = comp, \FU|always0~12 , FU|always0~12, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~2 , ID_EX_INST2_PIPE|Rs_EX_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~0 , ID_EX_INST2_PIPE|Rs_EX_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~1 , ID_EX_INST2_PIPE|Rs_EX_inst2~1, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~2_RTM091 , FU|forwardA_inst2~2_RTM091, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~3_RTM02259 , FU|forwardA_inst2~3_RTM02259, dual_issue_processor, 1
instance = comp, \FU|always0~5_RTM023 , FU|always0~5_RTM023, dual_issue_processor, 1
instance = comp, \FU|always0~6_RTM03 , FU|always0~6_RTM03, dual_issue_processor, 1
instance = comp, \FU|always0~7 , FU|always0~7, dual_issue_processor, 1
instance = comp, \FU|always0~8 , FU|always0~8, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~6 , FU|forwardA_inst2~6, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~6_NEW_REG2490 , FU|forwardA_inst2~6_NEW_REG2490, dual_issue_processor, 1
instance = comp, \FU|always0~9_RTM039 , FU|always0~9_RTM039, dual_issue_processor, 1
instance = comp, \FU|always0~10 , FU|always0~10, dual_issue_processor, 1
instance = comp, \FU|always0~11_RTM055 , FU|always0~11_RTM055, dual_issue_processor, 1
instance = comp, \FU|always0~13 , FU|always0~13, dual_issue_processor, 1
instance = comp, \FU|always0~13_OTERM2221feeder , FU|always0~13_OTERM2221feeder, dual_issue_processor, 1
instance = comp, \FU|always0~13_NEW_REG2220 , FU|always0~13_NEW_REG2220, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[1]~8 , FU|forwardA_inst2[1]~8, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[0]~4 , FU|forwardA_inst2[0]~4, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[0]~0_RTM02225 , FU|forwardA_inst2[0]~0_RTM02225, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[0]~5 , FU|forwardA_inst2[0]~5, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[0]~5_NEW_REG2660 , FU|forwardA_inst2[0]~5_NEW_REG2660, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux8~2_RESYN2752 , Forward_A_inst2|Mux8~2_RESYN2752, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[3] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[3], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[0] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[0], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[2] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[2], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[4]~feeder , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[4]~feeder, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[4] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[4], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|RegWriteEn_inst2_WB , MEM_WB_INST2_PIPE|RegWriteEn_inst2_WB, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[1] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[1], dual_issue_processor, 1
instance = comp, \RF|Decoder1~68 , RF|Decoder1~68, dual_issue_processor, 1
instance = comp, \RF|Decoder1~87 , RF|Decoder1~87, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|RegWriteEn_inst1_WB , MEM_WB_INST1_PIPE|RegWriteEn_inst1_WB, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[0] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[0], dual_issue_processor, 1
instance = comp, \RF|Decoder0~0_OTERM5feeder , RF|Decoder0~0_OTERM5feeder, dual_issue_processor, 1
instance = comp, \RF|Decoder0~0_NEW_REG4 , RF|Decoder0~0_NEW_REG4, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[1] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[1], dual_issue_processor, 1
instance = comp, \RF|Decoder0~34 , RF|Decoder0~34, dual_issue_processor, 1
instance = comp, \RF|registers[2][23]~722 , RF|registers[2][23]~722, dual_issue_processor, 1
instance = comp, \RF|registers[2][23]_NEW710 , RF|registers[2][23]_NEW710, dual_issue_processor, 1
instance = comp, \RF|registers[2][23] , RF|registers[2][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~48 , RF|Decoder1~48, dual_issue_processor, 1
instance = comp, \RF|Decoder1~51 , RF|Decoder1~51, dual_issue_processor, 1
instance = comp, \RF|Decoder1~72 , RF|Decoder1~72, dual_issue_processor, 1
instance = comp, \RF|Decoder0~33 , RF|Decoder0~33, dual_issue_processor, 1
instance = comp, \RF|registers[1][23]~721 , RF|registers[1][23]~721, dual_issue_processor, 1
instance = comp, \RF|registers[1][23]_NEW712 , RF|registers[1][23]_NEW712, dual_issue_processor, 1
instance = comp, \RF|registers[1][23] , RF|registers[1][23], dual_issue_processor, 1
instance = comp, \RF|Decoder0~32 , RF|Decoder0~32, dual_issue_processor, 1
instance = comp, \RF|registers[3][23]~723 , RF|registers[3][23]~723, dual_issue_processor, 1
instance = comp, \RF|Decoder1~86 , RF|Decoder1~86, dual_issue_processor, 1
instance = comp, \RF|registers[3][23]_NEW714 , RF|registers[3][23]_NEW714, dual_issue_processor, 1
instance = comp, \RF|registers[3][23] , RF|registers[3][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~14 , RF|Mux72~14, dual_issue_processor, 1
instance = comp, \RF|Mux72~15 , RF|Mux72~15, dual_issue_processor, 1
instance = comp, \RF|Decoder1~69 , RF|Decoder1~69, dual_issue_processor, 1
instance = comp, \RF|Decoder1~70 , RF|Decoder1~70, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[4] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[4], dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[2] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[2], dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[3] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[3], dual_issue_processor, 1
instance = comp, \RF|Decoder0~3 , RF|Decoder0~3, dual_issue_processor, 1
instance = comp, \RF|Decoder0~29 , RF|Decoder0~29, dual_issue_processor, 1
instance = comp, \RF|registers[5][23]~718 , RF|registers[5][23]~718, dual_issue_processor, 1
instance = comp, \RF|registers[5][23]_NEW720 , RF|registers[5][23]_NEW720, dual_issue_processor, 1
instance = comp, \RF|registers[5][23] , RF|registers[5][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~71 , RF|Decoder1~71, dual_issue_processor, 1
instance = comp, \RF|Decoder0~30 , RF|Decoder0~30, dual_issue_processor, 1
instance = comp, \RF|registers[4][23]~719 , RF|registers[4][23]~719, dual_issue_processor, 1
instance = comp, \RF|registers[4][23]_NEW718 , RF|registers[4][23]_NEW718, dual_issue_processor, 1
instance = comp, \RF|registers[4][23] , RF|registers[4][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~12 , RF|Mux72~12, dual_issue_processor, 1
instance = comp, \RF|Decoder1~84 , RF|Decoder1~84, dual_issue_processor, 1
instance = comp, \RF|Decoder0~9 , RF|Decoder0~9, dual_issue_processor, 1
instance = comp, \RF|Decoder0~28 , RF|Decoder0~28, dual_issue_processor, 1
instance = comp, \RF|registers[6][23]~717 , RF|registers[6][23]~717, dual_issue_processor, 1
instance = comp, \RF|registers[6][23]_NEW722 , RF|registers[6][23]_NEW722, dual_issue_processor, 1
instance = comp, \RF|registers[6][23] , RF|registers[6][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~85 , RF|Decoder1~85, dual_issue_processor, 1
instance = comp, \RF|Decoder0~31 , RF|Decoder0~31, dual_issue_processor, 1
instance = comp, \RF|registers[7][23]~720 , RF|registers[7][23]~720, dual_issue_processor, 1
instance = comp, \RF|registers[7][23]_NEW716 , RF|registers[7][23]_NEW716, dual_issue_processor, 1
instance = comp, \RF|registers[7][23] , RF|registers[7][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~13 , RF|Mux72~13, dual_issue_processor, 1
instance = comp, \RF|Mux72~16 , RF|Mux72~16, dual_issue_processor, 1
instance = comp, \RF|Decoder1~65 , RF|Decoder1~65, dual_issue_processor, 1
instance = comp, \RF|Decoder1~90 , RF|Decoder1~90, dual_issue_processor, 1
instance = comp, \RF|Decoder0~35 , RF|Decoder0~35, dual_issue_processor, 1
instance = comp, \RF|Decoder0~39 , RF|Decoder0~39, dual_issue_processor, 1
instance = comp, \RF|registers[15][23]~727 , RF|registers[15][23]~727, dual_issue_processor, 1
instance = comp, \RF|registers[15][23]_NEW702 , RF|registers[15][23]_NEW702, dual_issue_processor, 1
instance = comp, \RF|registers[15][23] , RF|registers[15][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~88 , RF|Decoder1~88, dual_issue_processor, 1
instance = comp, \RF|Decoder0~36 , RF|Decoder0~36, dual_issue_processor, 1
instance = comp, \RF|registers[14][23]~724 , RF|registers[14][23]~724, dual_issue_processor, 1
instance = comp, \RF|registers[14][23]_NEW708 , RF|registers[14][23]_NEW708, dual_issue_processor, 1
instance = comp, \RF|registers[14][23] , RF|registers[14][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~89 , RF|Decoder1~89, dual_issue_processor, 1
instance = comp, \RF|Decoder0~38 , RF|Decoder0~38, dual_issue_processor, 1
instance = comp, \RF|registers[12][23]~726 , RF|registers[12][23]~726, dual_issue_processor, 1
instance = comp, \RF|registers[12][23]_NEW704 , RF|registers[12][23]_NEW704, dual_issue_processor, 1
instance = comp, \RF|registers[12][23] , RF|registers[12][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~63 , RF|Decoder1~63, dual_issue_processor, 1
instance = comp, \RF|Decoder1~73 , RF|Decoder1~73, dual_issue_processor, 1
instance = comp, \RF|Decoder0~37 , RF|Decoder0~37, dual_issue_processor, 1
instance = comp, \RF|registers[13][23]~725 , RF|registers[13][23]~725, dual_issue_processor, 1
instance = comp, \RF|registers[13][23]_NEW706 , RF|registers[13][23]_NEW706, dual_issue_processor, 1
instance = comp, \RF|registers[13][23] , RF|registers[13][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~17 , RF|Mux72~17, dual_issue_processor, 1
instance = comp, \RF|Mux72~18 , RF|Mux72~18, dual_issue_processor, 1
instance = comp, \RF|Decoder1~55 , RF|Decoder1~55, dual_issue_processor, 1
instance = comp, \RF|Decoder1~66 , RF|Decoder1~66, dual_issue_processor, 1
instance = comp, \RF|Decoder0~23 , RF|Decoder0~23, dual_issue_processor, 1
instance = comp, \RF|Decoder0~26 , RF|Decoder0~26, dual_issue_processor, 1
instance = comp, \RF|registers[8][23]~715 , RF|registers[8][23]~715, dual_issue_processor, 1
instance = comp, \RF|registers[8][23]_NEW726 , RF|registers[8][23]_NEW726, dual_issue_processor, 1
instance = comp, \RF|registers[8][23] , RF|registers[8][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~83 , RF|Decoder1~83, dual_issue_processor, 1
instance = comp, \RF|Decoder0~25 , RF|Decoder0~25, dual_issue_processor, 1
instance = comp, \RF|registers[10][23]~714 , RF|registers[10][23]~714, dual_issue_processor, 1
instance = comp, \RF|registers[10][23]_NEW728 , RF|registers[10][23]_NEW728, dual_issue_processor, 1
instance = comp, \RF|registers[10][23] , RF|registers[10][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~10 , RF|Mux72~10, dual_issue_processor, 1
instance = comp, \RF|Decoder1~67 , RF|Decoder1~67, dual_issue_processor, 1
instance = comp, \RF|Decoder0~27 , RF|Decoder0~27, dual_issue_processor, 1
instance = comp, \RF|registers[11][23]~716 , RF|registers[11][23]~716, dual_issue_processor, 1
instance = comp, \RF|registers[11][23]_NEW724 , RF|registers[11][23]_NEW724, dual_issue_processor, 1
instance = comp, \RF|registers[11][23] , RF|registers[11][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~64 , RF|Decoder1~64, dual_issue_processor, 1
instance = comp, \RF|Decoder0~24 , RF|Decoder0~24, dual_issue_processor, 1
instance = comp, \RF|registers[9][23]~713 , RF|registers[9][23]~713, dual_issue_processor, 1
instance = comp, \RF|registers[9][23]_NEW730 , RF|registers[9][23]_NEW730, dual_issue_processor, 1
instance = comp, \RF|registers[9][23] , RF|registers[9][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~11 , RF|Mux72~11, dual_issue_processor, 1
instance = comp, \RF|Mux72~19 , RF|Mux72~19, dual_issue_processor, 1
instance = comp, \RF|Decoder1~54 , RF|Decoder1~54, dual_issue_processor, 1
instance = comp, \RF|Decoder1~79 , RF|Decoder1~79, dual_issue_processor, 1
instance = comp, \RF|Decoder0~15 , RF|Decoder0~15, dual_issue_processor, 1
instance = comp, \RF|registers[20][23]~736 , RF|registers[20][23]~736, dual_issue_processor, 1
instance = comp, \RF|registers[20][23]_NEW746 , RF|registers[20][23]_NEW746, dual_issue_processor, 1
instance = comp, \RF|registers[20][23] , RF|registers[20][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~57 , RF|Decoder1~57, dual_issue_processor, 1
instance = comp, \RF|Decoder1~47 , RF|Decoder1~47, dual_issue_processor, 1
instance = comp, \RF|Decoder1~59 , RF|Decoder1~59, dual_issue_processor, 1
instance = comp, \RF|Decoder0~7 , RF|Decoder0~7, dual_issue_processor, 1
instance = comp, \RF|Decoder0~18 , RF|Decoder0~18, dual_issue_processor, 1
instance = comp, \RF|registers[28][23]~739 , RF|registers[28][23]~739, dual_issue_processor, 1
instance = comp, \RF|registers[28][23]_NEW740 , RF|registers[28][23]_NEW740, dual_issue_processor, 1
instance = comp, \RF|registers[28][23] , RF|registers[28][23], dual_issue_processor, 1
instance = comp, \RF|Decoder0~1 , RF|Decoder0~1, dual_issue_processor, 1
instance = comp, \RF|Decoder0~16 , RF|Decoder0~16, dual_issue_processor, 1
instance = comp, \RF|registers[24][23]~737 , RF|registers[24][23]~737, dual_issue_processor, 1
instance = comp, \RF|Decoder1~58 , RF|Decoder1~58, dual_issue_processor, 1
instance = comp, \RF|registers[24][23]_NEW744 , RF|registers[24][23]_NEW744, dual_issue_processor, 1
instance = comp, \RF|registers[24][23] , RF|registers[24][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~56 , RF|Decoder1~56, dual_issue_processor, 1
instance = comp, \RF|Decoder1~80 , RF|Decoder1~80, dual_issue_processor, 1
instance = comp, \RF|Decoder0~5 , RF|Decoder0~5, dual_issue_processor, 1
instance = comp, \RF|Decoder0~17 , RF|Decoder0~17, dual_issue_processor, 1
instance = comp, \RF|registers[16][23]~738 , RF|registers[16][23]~738, dual_issue_processor, 1
instance = comp, \RF|registers[16][23]_NEW742 , RF|registers[16][23]_NEW742, dual_issue_processor, 1
instance = comp, \RF|registers[16][23] , RF|registers[16][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~4 , RF|Mux72~4, dual_issue_processor, 1
instance = comp, \RF|Mux72~5 , RF|Mux72~5, dual_issue_processor, 1
instance = comp, \RF|Decoder0~10 , RF|Decoder0~10, dual_issue_processor, 1
instance = comp, \RF|registers[22][23]~732 , RF|registers[22][23]~732, dual_issue_processor, 1
instance = comp, \RF|Decoder1~75 , RF|Decoder1~75, dual_issue_processor, 1
instance = comp, \RF|registers[22][23]_NEW754 , RF|registers[22][23]_NEW754, dual_issue_processor, 1
instance = comp, \RF|registers[22][23] , RF|registers[22][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~53 , RF|Decoder1~53, dual_issue_processor, 1
instance = comp, \RF|Decoder1~77 , RF|Decoder1~77, dual_issue_processor, 1
instance = comp, \RF|Decoder0~12 , RF|Decoder0~12, dual_issue_processor, 1
instance = comp, \RF|Decoder0~13 , RF|Decoder0~13, dual_issue_processor, 1
instance = comp, \RF|registers[18][23]~734 , RF|registers[18][23]~734, dual_issue_processor, 1
instance = comp, \RF|registers[18][23]_NEW750 , RF|registers[18][23]_NEW750, dual_issue_processor, 1
instance = comp, \RF|registers[18][23] , RF|registers[18][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~76 , RF|Decoder1~76, dual_issue_processor, 1
instance = comp, \RF|Decoder0~11 , RF|Decoder0~11, dual_issue_processor, 1
instance = comp, \RF|registers[26][23]~733 , RF|registers[26][23]~733, dual_issue_processor, 1
instance = comp, \RF|registers[26][23]_NEW752 , RF|registers[26][23]_NEW752, dual_issue_processor, 1
instance = comp, \RF|registers[26][23] , RF|registers[26][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~2 , RF|Mux72~2, dual_issue_processor, 1
instance = comp, \RF|Decoder1~78 , RF|Decoder1~78, dual_issue_processor, 1
instance = comp, \RF|Decoder0~14 , RF|Decoder0~14, dual_issue_processor, 1
instance = comp, \RF|registers[30][23]~735 , RF|registers[30][23]~735, dual_issue_processor, 1
instance = comp, \RF|registers[30][23]_NEW748 , RF|registers[30][23]_NEW748, dual_issue_processor, 1
instance = comp, \RF|registers[30][23] , RF|registers[30][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~3 , RF|Mux72~3, dual_issue_processor, 1
instance = comp, \RF|Mux72~6 , RF|Mux72~6, dual_issue_processor, 1
instance = comp, \RF|Decoder1~49 , RF|Decoder1~49, dual_issue_processor, 1
instance = comp, \RF|Decoder0~2 , RF|Decoder0~2, dual_issue_processor, 1
instance = comp, \RF|registers[25][23]~728 , RF|registers[25][23]~728, dual_issue_processor, 1
instance = comp, \RF|registers[25][23]_NEW762 , RF|registers[25][23]_NEW762, dual_issue_processor, 1
instance = comp, \RF|registers[25][23] , RF|registers[25][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~52 , RF|Decoder1~52, dual_issue_processor, 1
instance = comp, \RF|Decoder0~8 , RF|Decoder0~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][23]~731 , RF|registers[29][23]~731, dual_issue_processor, 1
instance = comp, \RF|registers[29][23]_NEW756 , RF|registers[29][23]_NEW756, dual_issue_processor, 1
instance = comp, \RF|registers[29][23] , RF|registers[29][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~50 , RF|Decoder1~50, dual_issue_processor, 1
instance = comp, \RF|Decoder0~4 , RF|Decoder0~4, dual_issue_processor, 1
instance = comp, \RF|registers[21][23]~729 , RF|registers[21][23]~729, dual_issue_processor, 1
instance = comp, \RF|registers[21][23]_NEW760 , RF|registers[21][23]_NEW760, dual_issue_processor, 1
instance = comp, \RF|registers[21][23] , RF|registers[21][23], dual_issue_processor, 1
instance = comp, \RF|Decoder0~6 , RF|Decoder0~6, dual_issue_processor, 1
instance = comp, \RF|registers[17][23]~730 , RF|registers[17][23]~730, dual_issue_processor, 1
instance = comp, \RF|Decoder1~74 , RF|Decoder1~74, dual_issue_processor, 1
instance = comp, \RF|registers[17][23]_NEW758 , RF|registers[17][23]_NEW758, dual_issue_processor, 1
instance = comp, \RF|registers[17][23] , RF|registers[17][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~0 , RF|Mux72~0, dual_issue_processor, 1
instance = comp, \RF|Mux72~1 , RF|Mux72~1, dual_issue_processor, 1
instance = comp, \RF|Decoder0~19 , RF|Decoder0~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][23]~740 , RF|registers[27][23]~740, dual_issue_processor, 1
instance = comp, \RF|Decoder1~60 , RF|Decoder1~60, dual_issue_processor, 1
instance = comp, \RF|registers[27][23]_NEW738 , RF|registers[27][23]_NEW738, dual_issue_processor, 1
instance = comp, \RF|registers[27][23] , RF|registers[27][23], dual_issue_processor, 1
instance = comp, \RF|Decoder1~61 , RF|Decoder1~61, dual_issue_processor, 1
instance = comp, \RF|Decoder1~62 , RF|Decoder1~62, dual_issue_processor, 1
instance = comp, \RF|Decoder0~20 , RF|Decoder0~20, dual_issue_processor, 1
instance = comp, \RF|registers[23][23]~741 , RF|registers[23][23]~741, dual_issue_processor, 1
instance = comp, \RF|registers[23][23]_NEW736 , RF|registers[23][23]_NEW736, dual_issue_processor, 1
instance = comp, \RF|registers[23][23] , RF|registers[23][23], dual_issue_processor, 1
instance = comp, \RF|Decoder0~21 , RF|Decoder0~21, dual_issue_processor, 1
instance = comp, \RF|registers[19][23]~742 , RF|registers[19][23]~742, dual_issue_processor, 1
instance = comp, \RF|Decoder1~81 , RF|Decoder1~81, dual_issue_processor, 1
instance = comp, \RF|registers[19][23]_NEW734 , RF|registers[19][23]_NEW734, dual_issue_processor, 1
instance = comp, \RF|registers[19][23] , RF|registers[19][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~7 , RF|Mux72~7, dual_issue_processor, 1
instance = comp, \RF|Decoder1~82 , RF|Decoder1~82, dual_issue_processor, 1
instance = comp, \RF|Decoder0~22 , RF|Decoder0~22, dual_issue_processor, 1
instance = comp, \RF|registers[31][23]~743 , RF|registers[31][23]~743, dual_issue_processor, 1
instance = comp, \RF|registers[31][23]_NEW732 , RF|registers[31][23]_NEW732, dual_issue_processor, 1
instance = comp, \RF|registers[31][23] , RF|registers[31][23], dual_issue_processor, 1
instance = comp, \RF|Mux72~8 , RF|Mux72~8, dual_issue_processor, 1
instance = comp, \RF|Mux72~9 , RF|Mux72~9, dual_issue_processor, 1
instance = comp, \RF|Mux72~20 , RF|Mux72~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[23] , ID_EX_INST2_PIPE|readData1_EX_inst2[23], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux8~2_RESYN2754 , Forward_A_inst2|Mux8~2_RESYN2754, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux8~2_RESYN2756 , Forward_A_inst2|Mux8~2_RESYN2756, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux8~2 , Forward_A_inst2|Mux8~2, dual_issue_processor, 1
instance = comp, \FU|always0~14_RTM043 , FU|always0~14_RTM043, dual_issue_processor, 1
instance = comp, \FU|always0~15 , FU|always0~15, dual_issue_processor, 1
instance = comp, \FU|always0~16_RTM059 , FU|always0~16_RTM059, dual_issue_processor, 1
instance = comp, \FU|always0~17 , FU|always0~17, dual_issue_processor, 1
instance = comp, \FU|always0~17_NEW_REG2230 , FU|always0~17_NEW_REG2230, dual_issue_processor, 1
instance = comp, \FU|always0~20_RTM0137 , FU|always0~20_RTM0137, dual_issue_processor, 1
instance = comp, \FU|always0~18_RTM0125 , FU|always0~18_RTM0125, dual_issue_processor, 1
instance = comp, \FU|always0~19 , FU|always0~19, dual_issue_processor, 1
instance = comp, \FU|always0~21 , FU|always0~21, dual_issue_processor, 1
instance = comp, \FU|always0~21_NEW_REG2252 , FU|always0~21_NEW_REG2252, dual_issue_processor, 1
instance = comp, \FU|always0~24 , FU|always0~24, dual_issue_processor, 1
instance = comp, \FU|always0~22_RTM011 , FU|always0~22_RTM011, dual_issue_processor, 1
instance = comp, \FU|always0~23_RTM027 , FU|always0~23_RTM027, dual_issue_processor, 1
instance = comp, \FU|always0~25 , FU|always0~25, dual_issue_processor, 1
instance = comp, \FU|always0~25_NEW_REG2266 , FU|always0~25_NEW_REG2266, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~7 , FU|forwardB_inst2[2]~7, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~0_RTM079 , FU|forwardB_inst2~0_RTM079, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~1_RTM095 , FU|forwardB_inst2~1_RTM095, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~2_RTM02263 , FU|forwardB_inst2~2_RTM02263, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[1]~3 , FU|forwardB_inst2[1]~3, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[1]~4 , FU|forwardB_inst2[1]~4, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[1]~4_NEW_REG2656 , FU|forwardB_inst2[1]~4_NEW_REG2656, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[0]~5_RTM02229 , FU|forwardB_inst2[0]~5_RTM02229, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[0]~6 , FU|forwardB_inst2[0]~6, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[0]~6_NEW_REG2658 , FU|forwardB_inst2[0]~6_NEW_REG2658, dual_issue_processor, 1
instance = comp, \RF|Mux104~7 , RF|Mux104~7, dual_issue_processor, 1
instance = comp, \RF|Mux104~8 , RF|Mux104~8, dual_issue_processor, 1
instance = comp, \RF|Mux104~2 , RF|Mux104~2, dual_issue_processor, 1
instance = comp, \RF|Mux104~3 , RF|Mux104~3, dual_issue_processor, 1
instance = comp, \RF|Mux104~4 , RF|Mux104~4, dual_issue_processor, 1
instance = comp, \RF|Mux104~5 , RF|Mux104~5, dual_issue_processor, 1
instance = comp, \RF|Mux104~6 , RF|Mux104~6, dual_issue_processor, 1
instance = comp, \RF|Mux104~0 , RF|Mux104~0, dual_issue_processor, 1
instance = comp, \RF|Mux104~1 , RF|Mux104~1, dual_issue_processor, 1
instance = comp, \RF|Mux104~9 , RF|Mux104~9, dual_issue_processor, 1
instance = comp, \RF|Mux104~10 , RF|Mux104~10, dual_issue_processor, 1
instance = comp, \RF|Mux104~11 , RF|Mux104~11, dual_issue_processor, 1
instance = comp, \RF|Mux104~14 , RF|Mux104~14, dual_issue_processor, 1
instance = comp, \RF|Mux104~15 , RF|Mux104~15, dual_issue_processor, 1
instance = comp, \RF|Mux104~12 , RF|Mux104~12, dual_issue_processor, 1
instance = comp, \RF|Mux104~13 , RF|Mux104~13, dual_issue_processor, 1
instance = comp, \RF|Mux104~16 , RF|Mux104~16, dual_issue_processor, 1
instance = comp, \RF|Mux104~17 , RF|Mux104~17, dual_issue_processor, 1
instance = comp, \RF|Mux104~18 , RF|Mux104~18, dual_issue_processor, 1
instance = comp, \RF|Mux104~19 , RF|Mux104~19, dual_issue_processor, 1
instance = comp, \RF|Mux104~20 , RF|Mux104~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[23] , ID_EX_INST2_PIPE|readData2_EX_inst2[23], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux8~0 , Forward_B_inst2|Mux8~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux8~1 , Forward_B_inst2|Mux8~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux8~2 , Forward_B_inst2|Mux8~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUSrc_inst2_EX~0 , ID_EX_INST2_PIPE|ALUSrc_inst2_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUSrc_inst2_EX , ID_EX_INST2_PIPE|ALUSrc_inst2_EX, dual_issue_processor, 1
instance = comp, \inst2_imm|extendedImmediate[16]~0 , inst2_imm|extendedImmediate[16]~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[16] , ID_EX_INST2_PIPE|Imm_EX_inst2[16], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[23]~62 , Final_Alu_inst2_B_Src|out[23]~62, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~3 , ALU_2|Mux8~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~8 , ID_EX_INST2_PIPE|Imm_EX_inst2~8, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[7] , ID_EX_INST2_PIPE|Imm_EX_inst2[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~9 , ID_EX_INST2_PIPE|Imm_EX_inst2~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[6] , ID_EX_INST2_PIPE|Imm_EX_inst2[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~10 , ID_EX_INST2_PIPE|Imm_EX_inst2~10, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[5] , ID_EX_INST2_PIPE|Imm_EX_inst2[5], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemtoReg_inst1_Mem[1] , EX_MEM_INST1_PIPE|MemtoReg_inst1_Mem[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[5] , EX_MEM_INST1_PIPE|pcM[5], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[4] , EX_MEM_INST1_PIPE|pcM[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[3] , EX_MEM_INST1_PIPE|pcM[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[2] , EX_MEM_INST1_PIPE|pcM[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[1] , EX_MEM_INST1_PIPE|pcM[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[0] , EX_MEM_INST1_PIPE|pcM[0], dual_issue_processor, 1
instance = comp, \Add9~0 , Add9~0, dual_issue_processor, 1
instance = comp, \Add9~2 , Add9~2, dual_issue_processor, 1
instance = comp, \Add9~4 , Add9~4, dual_issue_processor, 1
instance = comp, \Add9~6 , Add9~6, dual_issue_processor, 1
instance = comp, \Add9~8 , Add9~8, dual_issue_processor, 1
instance = comp, \Add9~10 , Add9~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~30 , FETCH_DECODE1_PIPE|inst1_Decode~30, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[10] , FETCH_DECODE1_PIPE|inst1_Decode[10], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~9 , ID_EX_INST1_PIPE|Imm_EX_inst1~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[10] , ID_EX_INST1_PIPE|Imm_EX_inst1[10], dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~4 , CU_inst1|Decoder1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|MemWriteEn_inst1_EX , ID_EX_INST1_PIPE|MemWriteEn_inst1_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem~feeder , EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem , EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~4 , CU_inst2|Decoder1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemWriteEn_inst2_EX , ID_EX_INST2_PIPE|MemWriteEn_inst2_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem~0 , EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem , EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~0 , ALU_1|Mux0~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~31 , FETCH_DECODE1_PIPE|inst2_Decode~31, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[8] , FETCH_DECODE1_PIPE|inst2_Decode[8], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~29 , FETCH_DECODE1_PIPE|inst1_Decode~29, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[8] , FETCH_DECODE1_PIPE|inst1_Decode[8], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~7 , ID_EX_INST1_PIPE|Imm_EX_inst1~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[8] , ID_EX_INST1_PIPE|Imm_EX_inst1[8], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~15 , ID_EX_INST1_PIPE|Imm_EX_inst1~15, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[1] , ID_EX_INST1_PIPE|Imm_EX_inst1[1], dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~14 , ALU_1|Mux31~14, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~5 , ID_EX_INST1_PIPE|Imm_EX_inst1~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[0] , ID_EX_INST1_PIPE|Imm_EX_inst1[0], dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~12 , ALU_1|ShiftLeft0~12, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~32 , ALU_1|ShiftRight0~32, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8_RESYN2676 , ALU_1|Mux31~8_RESYN2676, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8_RESYN2680 , ALU_1|Mux31~8_RESYN2680, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~1_RTM0103 , FU|forwardB_inst1~1_RTM0103, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~2_RTM02249 , FU|forwardB_inst1~2_RTM02249, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~0_RTM087 , FU|forwardB_inst1~0_RTM087, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[1]~3 , FU|forwardB_inst1[1]~3, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[0]~5 , FU|forwardB_inst1[0]~5, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[0]~5_NEW_REG2654 , FU|forwardB_inst1[0]~5_NEW_REG2654, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~0 , ID_EX_INST2_PIPE|pcE_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[0] , ID_EX_INST2_PIPE|pcE_inst2[0], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~0 , EX_MEM_INST2_PIPE|pcM_inst2~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[0] , EX_MEM_INST2_PIPE|pcM_inst2[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1]~feeder , ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1]~feeder, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1] , ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem~0 , EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem[1] , EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~3 , FETCH_DECODE1_PIPE|pcD_inst2~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[3] , FETCH_DECODE1_PIPE|pcD_inst2[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~3 , ID_EX_INST2_PIPE|pcE_inst2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[3] , ID_EX_INST2_PIPE|pcE_inst2[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~3 , EX_MEM_INST2_PIPE|pcM_inst2~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[3] , EX_MEM_INST2_PIPE|pcM_inst2[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~2 , ID_EX_INST2_PIPE|pcE_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[2] , ID_EX_INST2_PIPE|pcE_inst2[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~2 , EX_MEM_INST2_PIPE|pcM_inst2~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[2] , EX_MEM_INST2_PIPE|pcM_inst2[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~1 , EX_MEM_INST2_PIPE|pcM_inst2~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[1] , EX_MEM_INST2_PIPE|pcM_inst2[1], dual_issue_processor, 1
instance = comp, \Add10~0 , Add10~0, dual_issue_processor, 1
instance = comp, \Add10~2 , Add10~2, dual_issue_processor, 1
instance = comp, \Add10~4 , Add10~4, dual_issue_processor, 1
instance = comp, \Add10~6 , Add10~6, dual_issue_processor, 1
instance = comp, \RF|registers[14][2]~73 , RF|registers[14][2]~73, dual_issue_processor, 1
instance = comp, \RF|registers[14][2]_NEW2010 , RF|registers[14][2]_NEW2010, dual_issue_processor, 1
instance = comp, \RF|registers[14][2] , RF|registers[14][2], dual_issue_processor, 1
instance = comp, \RF|registers[12][2]~75 , RF|registers[12][2]~75, dual_issue_processor, 1
instance = comp, \RF|registers[12][2]_NEW2006 , RF|registers[12][2]_NEW2006, dual_issue_processor, 1
instance = comp, \RF|registers[12][2] , RF|registers[12][2], dual_issue_processor, 1
instance = comp, \RF|registers[13][2]~74 , RF|registers[13][2]~74, dual_issue_processor, 1
instance = comp, \RF|registers[13][2]_NEW2008 , RF|registers[13][2]_NEW2008, dual_issue_processor, 1
instance = comp, \RF|registers[13][2] , RF|registers[13][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~17 , RF|Mux125~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][2]~76 , RF|registers[15][2]~76, dual_issue_processor, 1
instance = comp, \RF|registers[15][2]_NEW2004 , RF|registers[15][2]_NEW2004, dual_issue_processor, 1
instance = comp, \RF|registers[15][2] , RF|registers[15][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~18 , RF|Mux125~18, dual_issue_processor, 1
instance = comp, \RF|registers[10][2]~63 , RF|registers[10][2]~63, dual_issue_processor, 1
instance = comp, \RF|registers[10][2]_NEW2030 , RF|registers[10][2]_NEW2030, dual_issue_processor, 1
instance = comp, \RF|registers[10][2] , RF|registers[10][2], dual_issue_processor, 1
instance = comp, \RF|registers[8][2]~64 , RF|registers[8][2]~64, dual_issue_processor, 1
instance = comp, \RF|registers[8][2]_NEW2028 , RF|registers[8][2]_NEW2028, dual_issue_processor, 1
instance = comp, \RF|registers[8][2] , RF|registers[8][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~12 , RF|Mux125~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][2]~65 , RF|registers[11][2]~65, dual_issue_processor, 1
instance = comp, \RF|registers[11][2]_NEW2026 , RF|registers[11][2]_NEW2026, dual_issue_processor, 1
instance = comp, \RF|registers[11][2] , RF|registers[11][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~13 , RF|Mux125~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][2]~71 , RF|registers[2][2]~71, dual_issue_processor, 1
instance = comp, \RF|registers[2][2]_NEW2012 , RF|registers[2][2]_NEW2012, dual_issue_processor, 1
instance = comp, \RF|registers[2][2] , RF|registers[2][2], dual_issue_processor, 1
instance = comp, \RF|registers[1][2]~70 , RF|registers[1][2]~70, dual_issue_processor, 1
instance = comp, \RF|registers[1][2]_NEW2014 , RF|registers[1][2]_NEW2014, dual_issue_processor, 1
instance = comp, \RF|registers[1][2] , RF|registers[1][2], dual_issue_processor, 1
instance = comp, \RF|registers[3][2]~72 , RF|registers[3][2]~72, dual_issue_processor, 1
instance = comp, \RF|registers[3][2]_NEW2016 , RF|registers[3][2]_NEW2016, dual_issue_processor, 1
instance = comp, \RF|registers[3][2] , RF|registers[3][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~14 , RF|Mux125~14, dual_issue_processor, 1
instance = comp, \RF|Mux125~15 , RF|Mux125~15, dual_issue_processor, 1
instance = comp, \RF|Mux125~16 , RF|Mux125~16, dual_issue_processor, 1
instance = comp, \RF|registers[5][2]~67 , RF|registers[5][2]~67, dual_issue_processor, 1
instance = comp, \RF|registers[5][2]_NEW2022 , RF|registers[5][2]_NEW2022, dual_issue_processor, 1
instance = comp, \RF|registers[5][2] , RF|registers[5][2], dual_issue_processor, 1
instance = comp, \RF|registers[4][2]~68 , RF|registers[4][2]~68, dual_issue_processor, 1
instance = comp, \RF|registers[4][2]_NEW2020 , RF|registers[4][2]_NEW2020, dual_issue_processor, 1
instance = comp, \RF|registers[4][2] , RF|registers[4][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~10 , RF|Mux125~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][2]~66 , RF|registers[6][2]~66, dual_issue_processor, 1
instance = comp, \RF|registers[6][2]_NEW2024 , RF|registers[6][2]_NEW2024, dual_issue_processor, 1
instance = comp, \RF|registers[6][2] , RF|registers[6][2], dual_issue_processor, 1
instance = comp, \RF|registers[7][2]~69 , RF|registers[7][2]~69, dual_issue_processor, 1
instance = comp, \RF|registers[7][2]_NEW2018 , RF|registers[7][2]_NEW2018, dual_issue_processor, 1
instance = comp, \RF|registers[7][2] , RF|registers[7][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~11 , RF|Mux125~11, dual_issue_processor, 1
instance = comp, \RF|Mux125~19 , RF|Mux125~19, dual_issue_processor, 1
instance = comp, \RF|registers[28][2]~88 , RF|registers[28][2]~88, dual_issue_processor, 1
instance = comp, \RF|registers[28][2]_NEW2042 , RF|registers[28][2]_NEW2042, dual_issue_processor, 1
instance = comp, \RF|registers[28][2] , RF|registers[28][2], dual_issue_processor, 1
instance = comp, \RF|registers[16][2]~87 , RF|registers[16][2]~87, dual_issue_processor, 1
instance = comp, \RF|registers[16][2]_NEW2044 , RF|registers[16][2]_NEW2044, dual_issue_processor, 1
instance = comp, \RF|registers[16][2] , RF|registers[16][2], dual_issue_processor, 1
instance = comp, \RF|registers[20][2]~85 , RF|registers[20][2]~85, dual_issue_processor, 1
instance = comp, \RF|registers[20][2]_NEW2048 , RF|registers[20][2]_NEW2048, dual_issue_processor, 1
instance = comp, \RF|registers[20][2] , RF|registers[20][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~4 , RF|Mux125~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][2]~86 , RF|registers[24][2]~86, dual_issue_processor, 1
instance = comp, \RF|registers[24][2]_NEW2046 , RF|registers[24][2]_NEW2046, dual_issue_processor, 1
instance = comp, \RF|registers[24][2] , RF|registers[24][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~5 , RF|Mux125~5, dual_issue_processor, 1
instance = comp, \RF|registers[26][2]~82 , RF|registers[26][2]~82, dual_issue_processor, 1
instance = comp, \RF|registers[26][2]_NEW2054 , RF|registers[26][2]_NEW2054, dual_issue_processor, 1
instance = comp, \RF|registers[26][2] , RF|registers[26][2], dual_issue_processor, 1
instance = comp, \RF|registers[18][2]~83 , RF|registers[18][2]~83, dual_issue_processor, 1
instance = comp, \RF|registers[18][2]_NEW2052 , RF|registers[18][2]_NEW2052, dual_issue_processor, 1
instance = comp, \RF|registers[18][2] , RF|registers[18][2], dual_issue_processor, 1
instance = comp, \RF|registers[22][2]~81 , RF|registers[22][2]~81, dual_issue_processor, 1
instance = comp, \RF|registers[22][2]_NEW2056 , RF|registers[22][2]_NEW2056, dual_issue_processor, 1
instance = comp, \RF|registers[22][2] , RF|registers[22][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~2 , RF|Mux125~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][2]~84 , RF|registers[30][2]~84, dual_issue_processor, 1
instance = comp, \RF|registers[30][2]_NEW2050 , RF|registers[30][2]_NEW2050, dual_issue_processor, 1
instance = comp, \RF|registers[30][2] , RF|registers[30][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~3 , RF|Mux125~3, dual_issue_processor, 1
instance = comp, \RF|Mux125~6 , RF|Mux125~6, dual_issue_processor, 1
instance = comp, \RF|registers[31][2]~92 , RF|registers[31][2]~92, dual_issue_processor, 1
instance = comp, \RF|registers[31][2]_NEW2034 , RF|registers[31][2]_NEW2034, dual_issue_processor, 1
instance = comp, \RF|registers[31][2] , RF|registers[31][2], dual_issue_processor, 1
instance = comp, \RF|registers[27][2]~89 , RF|registers[27][2]~89, dual_issue_processor, 1
instance = comp, \RF|registers[27][2]_NEW2040 , RF|registers[27][2]_NEW2040, dual_issue_processor, 1
instance = comp, \RF|registers[27][2] , RF|registers[27][2], dual_issue_processor, 1
instance = comp, \RF|registers[19][2]~91 , RF|registers[19][2]~91, dual_issue_processor, 1
instance = comp, \RF|registers[19][2]_NEW2036 , RF|registers[19][2]_NEW2036, dual_issue_processor, 1
instance = comp, \RF|registers[19][2] , RF|registers[19][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~7 , RF|Mux125~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][2]~90 , RF|registers[23][2]~90, dual_issue_processor, 1
instance = comp, \RF|registers[23][2]_NEW2038 , RF|registers[23][2]_NEW2038, dual_issue_processor, 1
instance = comp, \RF|registers[23][2] , RF|registers[23][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~8 , RF|Mux125~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][2]~80 , RF|registers[29][2]~80, dual_issue_processor, 1
instance = comp, \RF|registers[29][2]_NEW2058 , RF|registers[29][2]_NEW2058, dual_issue_processor, 1
instance = comp, \RF|registers[29][2] , RF|registers[29][2], dual_issue_processor, 1
instance = comp, \RF|registers[17][2]~79 , RF|registers[17][2]~79, dual_issue_processor, 1
instance = comp, \RF|registers[17][2]_NEW2060 , RF|registers[17][2]_NEW2060, dual_issue_processor, 1
instance = comp, \RF|registers[17][2] , RF|registers[17][2], dual_issue_processor, 1
instance = comp, \RF|registers[25][2]~77 , RF|registers[25][2]~77, dual_issue_processor, 1
instance = comp, \RF|registers[25][2]_NEW2064 , RF|registers[25][2]_NEW2064, dual_issue_processor, 1
instance = comp, \RF|registers[25][2] , RF|registers[25][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~0 , RF|Mux125~0, dual_issue_processor, 1
instance = comp, \RF|registers[21][2]~78 , RF|registers[21][2]~78, dual_issue_processor, 1
instance = comp, \RF|registers[21][2]_NEW2062 , RF|registers[21][2]_NEW2062, dual_issue_processor, 1
instance = comp, \RF|registers[21][2] , RF|registers[21][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~1 , RF|Mux125~1, dual_issue_processor, 1
instance = comp, \RF|Mux125~9 , RF|Mux125~9, dual_issue_processor, 1
instance = comp, \RF|Mux125~20 , RF|Mux125~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[2] , ID_EX_INST2_PIPE|readData2_EX_inst2[2], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux29~0 , Forward_B_inst2|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux29~1 , Forward_B_inst2|Mux29~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~13 , ID_EX_INST2_PIPE|Imm_EX_inst2~13, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[2] , ID_EX_INST2_PIPE|Imm_EX_inst2[2], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[2]~48 , Final_Alu_inst2_B_Src|out[2]~48, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[2]~49 , Final_Alu_inst2_B_Src|out[2]~49, dual_issue_processor, 1
instance = comp, \RF|Mux93~0 , RF|Mux93~0, dual_issue_processor, 1
instance = comp, \RF|Mux93~1 , RF|Mux93~1, dual_issue_processor, 1
instance = comp, \RF|Mux93~7 , RF|Mux93~7, dual_issue_processor, 1
instance = comp, \RF|Mux93~8 , RF|Mux93~8, dual_issue_processor, 1
instance = comp, \RF|Mux93~2 , RF|Mux93~2, dual_issue_processor, 1
instance = comp, \RF|Mux93~3 , RF|Mux93~3, dual_issue_processor, 1
instance = comp, \RF|Mux93~4 , RF|Mux93~4, dual_issue_processor, 1
instance = comp, \RF|Mux93~5 , RF|Mux93~5, dual_issue_processor, 1
instance = comp, \RF|Mux93~6 , RF|Mux93~6, dual_issue_processor, 1
instance = comp, \RF|Mux93~9 , RF|Mux93~9, dual_issue_processor, 1
instance = comp, \RF|Mux93~10 , RF|Mux93~10, dual_issue_processor, 1
instance = comp, \RF|Mux93~11 , RF|Mux93~11, dual_issue_processor, 1
instance = comp, \RF|Mux93~17 , RF|Mux93~17, dual_issue_processor, 1
instance = comp, \RF|Mux93~18 , RF|Mux93~18, dual_issue_processor, 1
instance = comp, \RF|Mux93~12 , RF|Mux93~12, dual_issue_processor, 1
instance = comp, \RF|Mux93~13 , RF|Mux93~13, dual_issue_processor, 1
instance = comp, \RF|Mux93~14 , RF|Mux93~14, dual_issue_processor, 1
instance = comp, \RF|Mux93~15 , RF|Mux93~15, dual_issue_processor, 1
instance = comp, \RF|Mux93~16 , RF|Mux93~16, dual_issue_processor, 1
instance = comp, \RF|Mux93~19 , RF|Mux93~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~2 , ID_EX_INST2_PIPE|readData1_EX_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[2] , ID_EX_INST2_PIPE|readData1_EX_inst2[2], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux29~0 , Forward_A_inst2|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux29~1 , Forward_A_inst2|Mux29~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux29~2 , Forward_A_inst2|Mux29~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~51 , EX_MEM_INST2_PIPE|AluOutMem_inst2~51, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~44 , EX_MEM_INST2_PIPE|AluOutMem_inst2~44, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~41 , EX_MEM_INST2_PIPE|AluOutMem_inst2~41, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[25]~60 , Final_Alu_inst1_B_Src|out[25]~60, dual_issue_processor, 1
instance = comp, \RF|registers[19][25]~804 , RF|registers[19][25]~804, dual_issue_processor, 1
instance = comp, \RF|registers[19][25]_NEW610 , RF|registers[19][25]_NEW610, dual_issue_processor, 1
instance = comp, \RF|registers[19][25] , RF|registers[19][25], dual_issue_processor, 1
instance = comp, \RF|registers[23][25]~803 , RF|registers[23][25]~803, dual_issue_processor, 1
instance = comp, \RF|registers[23][25]_NEW612 , RF|registers[23][25]_NEW612, dual_issue_processor, 1
instance = comp, \RF|registers[23][25] , RF|registers[23][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~7 , RF|Mux102~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][25]~802 , RF|registers[27][25]~802, dual_issue_processor, 1
instance = comp, \RF|registers[27][25]_NEW614 , RF|registers[27][25]_NEW614, dual_issue_processor, 1
instance = comp, \RF|registers[27][25] , RF|registers[27][25], dual_issue_processor, 1
instance = comp, \RF|registers[31][25]~805 , RF|registers[31][25]~805, dual_issue_processor, 1
instance = comp, \RF|registers[31][25]_NEW608 , RF|registers[31][25]_NEW608, dual_issue_processor, 1
instance = comp, \RF|registers[31][25] , RF|registers[31][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~8 , RF|Mux102~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][25]~793 , RF|registers[29][25]~793, dual_issue_processor, 1
instance = comp, \RF|registers[29][25]_NEW632 , RF|registers[29][25]_NEW632, dual_issue_processor, 1
instance = comp, \RF|registers[29][25] , RF|registers[29][25], dual_issue_processor, 1
instance = comp, \RF|registers[21][25]~791 , RF|registers[21][25]~791, dual_issue_processor, 1
instance = comp, \RF|registers[21][25]_NEW636 , RF|registers[21][25]_NEW636, dual_issue_processor, 1
instance = comp, \RF|registers[21][25] , RF|registers[21][25], dual_issue_processor, 1
instance = comp, \RF|registers[17][25]~792 , RF|registers[17][25]~792, dual_issue_processor, 1
instance = comp, \RF|registers[17][25]_NEW634 , RF|registers[17][25]_NEW634, dual_issue_processor, 1
instance = comp, \RF|registers[17][25] , RF|registers[17][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~0 , RF|Mux102~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][25]~790 , RF|registers[25][25]~790, dual_issue_processor, 1
instance = comp, \RF|registers[25][25]_NEW638 , RF|registers[25][25]_NEW638, dual_issue_processor, 1
instance = comp, \RF|registers[25][25] , RF|registers[25][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~1 , RF|Mux102~1, dual_issue_processor, 1
instance = comp, \RF|registers[30][25]~797 , RF|registers[30][25]~797, dual_issue_processor, 1
instance = comp, \RF|registers[30][25]_NEW624 , RF|registers[30][25]_NEW624, dual_issue_processor, 1
instance = comp, \RF|registers[30][25] , RF|registers[30][25], dual_issue_processor, 1
instance = comp, \RF|registers[26][25]~795 , RF|registers[26][25]~795, dual_issue_processor, 1
instance = comp, \RF|registers[26][25]_NEW628 , RF|registers[26][25]_NEW628, dual_issue_processor, 1
instance = comp, \RF|registers[26][25] , RF|registers[26][25], dual_issue_processor, 1
instance = comp, \RF|registers[18][25]~796 , RF|registers[18][25]~796, dual_issue_processor, 1
instance = comp, \RF|registers[18][25]_NEW626 , RF|registers[18][25]_NEW626, dual_issue_processor, 1
instance = comp, \RF|registers[18][25] , RF|registers[18][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~2 , RF|Mux102~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][25]~794 , RF|registers[22][25]~794, dual_issue_processor, 1
instance = comp, \RF|registers[22][25]_NEW630 , RF|registers[22][25]_NEW630, dual_issue_processor, 1
instance = comp, \RF|registers[22][25] , RF|registers[22][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~3 , RF|Mux102~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][25]~801 , RF|registers[28][25]~801, dual_issue_processor, 1
instance = comp, \RF|registers[28][25]_NEW616 , RF|registers[28][25]_NEW616, dual_issue_processor, 1
instance = comp, \RF|registers[28][25] , RF|registers[28][25], dual_issue_processor, 1
instance = comp, \RF|registers[24][25]~799 , RF|registers[24][25]~799, dual_issue_processor, 1
instance = comp, \RF|registers[24][25]_NEW620 , RF|registers[24][25]_NEW620, dual_issue_processor, 1
instance = comp, \RF|registers[24][25] , RF|registers[24][25], dual_issue_processor, 1
instance = comp, \RF|registers[16][25]~800 , RF|registers[16][25]~800, dual_issue_processor, 1
instance = comp, \RF|registers[16][25]_NEW618 , RF|registers[16][25]_NEW618, dual_issue_processor, 1
instance = comp, \RF|registers[16][25] , RF|registers[16][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~4 , RF|Mux102~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][25]~798 , RF|registers[20][25]~798, dual_issue_processor, 1
instance = comp, \RF|registers[20][25]_NEW622 , RF|registers[20][25]_NEW622, dual_issue_processor, 1
instance = comp, \RF|registers[20][25] , RF|registers[20][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~5 , RF|Mux102~5, dual_issue_processor, 1
instance = comp, \RF|Mux102~6 , RF|Mux102~6, dual_issue_processor, 1
instance = comp, \RF|Mux102~9 , RF|Mux102~9, dual_issue_processor, 1
instance = comp, \RF|registers[14][25]~786 , RF|registers[14][25]~786, dual_issue_processor, 1
instance = comp, \RF|registers[14][25]_NEW584 , RF|registers[14][25]_NEW584, dual_issue_processor, 1
instance = comp, \RF|registers[14][25] , RF|registers[14][25], dual_issue_processor, 1
instance = comp, \RF|registers[15][25]~789 , RF|registers[15][25]~789, dual_issue_processor, 1
instance = comp, \RF|registers[15][25]_NEW578 , RF|registers[15][25]_NEW578, dual_issue_processor, 1
instance = comp, \RF|registers[15][25] , RF|registers[15][25], dual_issue_processor, 1
instance = comp, \RF|registers[12][25]~788 , RF|registers[12][25]~788, dual_issue_processor, 1
instance = comp, \RF|registers[12][25]_NEW580 , RF|registers[12][25]_NEW580, dual_issue_processor, 1
instance = comp, \RF|registers[12][25] , RF|registers[12][25], dual_issue_processor, 1
instance = comp, \RF|registers[13][25]~787 , RF|registers[13][25]~787, dual_issue_processor, 1
instance = comp, \RF|registers[13][25]_NEW582 , RF|registers[13][25]_NEW582, dual_issue_processor, 1
instance = comp, \RF|registers[13][25] , RF|registers[13][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~17 , RF|Mux102~17, dual_issue_processor, 1
instance = comp, \RF|Mux102~18 , RF|Mux102~18, dual_issue_processor, 1
instance = comp, \RF|registers[3][25]~785 , RF|registers[3][25]~785, dual_issue_processor, 1
instance = comp, \RF|registers[3][25]_NEW590 , RF|registers[3][25]_NEW590, dual_issue_processor, 1
instance = comp, \RF|registers[3][25] , RF|registers[3][25], dual_issue_processor, 1
instance = comp, \RF|registers[1][25]~783 , RF|registers[1][25]~783, dual_issue_processor, 1
instance = comp, \RF|registers[1][25]_NEW588 , RF|registers[1][25]_NEW588, dual_issue_processor, 1
instance = comp, \RF|registers[1][25] , RF|registers[1][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~14 , RF|Mux102~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][25]~784 , RF|registers[2][25]~784, dual_issue_processor, 1
instance = comp, \RF|registers[2][25]_NEW586 , RF|registers[2][25]_NEW586, dual_issue_processor, 1
instance = comp, \RF|registers[2][25] , RF|registers[2][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~15 , RF|Mux102~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][25]~782 , RF|registers[7][25]~782, dual_issue_processor, 1
instance = comp, \RF|registers[7][25]_NEW592 , RF|registers[7][25]_NEW592, dual_issue_processor, 1
instance = comp, \RF|registers[7][25] , RF|registers[7][25], dual_issue_processor, 1
instance = comp, \RF|registers[6][25]~779 , RF|registers[6][25]~779, dual_issue_processor, 1
instance = comp, \RF|registers[6][25]_NEW598 , RF|registers[6][25]_NEW598, dual_issue_processor, 1
instance = comp, \RF|registers[6][25] , RF|registers[6][25], dual_issue_processor, 1
instance = comp, \RF|registers[4][25]~781 , RF|registers[4][25]~781, dual_issue_processor, 1
instance = comp, \RF|registers[4][25]_NEW594 , RF|registers[4][25]_NEW594, dual_issue_processor, 1
instance = comp, \RF|registers[4][25] , RF|registers[4][25], dual_issue_processor, 1
instance = comp, \RF|registers[5][25]~780 , RF|registers[5][25]~780, dual_issue_processor, 1
instance = comp, \RF|registers[5][25]_NEW596 , RF|registers[5][25]_NEW596, dual_issue_processor, 1
instance = comp, \RF|registers[5][25] , RF|registers[5][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~12 , RF|Mux102~12, dual_issue_processor, 1
instance = comp, \RF|Mux102~13 , RF|Mux102~13, dual_issue_processor, 1
instance = comp, \RF|Mux102~16 , RF|Mux102~16, dual_issue_processor, 1
instance = comp, \RF|registers[11][25]~778 , RF|registers[11][25]~778, dual_issue_processor, 1
instance = comp, \RF|registers[11][25]_NEW600 , RF|registers[11][25]_NEW600, dual_issue_processor, 1
instance = comp, \RF|registers[11][25] , RF|registers[11][25], dual_issue_processor, 1
instance = comp, \RF|registers[10][25]~776 , RF|registers[10][25]~776, dual_issue_processor, 1
instance = comp, \RF|registers[10][25]_NEW604 , RF|registers[10][25]_NEW604, dual_issue_processor, 1
instance = comp, \RF|registers[10][25] , RF|registers[10][25], dual_issue_processor, 1
instance = comp, \RF|registers[8][25]~777 , RF|registers[8][25]~777, dual_issue_processor, 1
instance = comp, \RF|registers[8][25]_NEW602 , RF|registers[8][25]_NEW602, dual_issue_processor, 1
instance = comp, \RF|registers[8][25] , RF|registers[8][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~10 , RF|Mux102~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][25]~775 , RF|registers[9][25]~775, dual_issue_processor, 1
instance = comp, \RF|registers[9][25]_NEW606 , RF|registers[9][25]_NEW606, dual_issue_processor, 1
instance = comp, \RF|registers[9][25] , RF|registers[9][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~11 , RF|Mux102~11, dual_issue_processor, 1
instance = comp, \RF|Mux102~19 , RF|Mux102~19, dual_issue_processor, 1
instance = comp, \RF|Mux102~20 , RF|Mux102~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[25] , ID_EX_INST2_PIPE|readData2_EX_inst2[25], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux6~0 , Forward_B_inst2|Mux6~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux6~1 , Forward_B_inst2|Mux6~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux6~2 , Forward_B_inst2|Mux6~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[25]~60 , Final_Alu_inst2_B_Src|out[25]~60, dual_issue_processor, 1
instance = comp, \RF|Mux70~7 , RF|Mux70~7, dual_issue_processor, 1
instance = comp, \RF|Mux70~8 , RF|Mux70~8, dual_issue_processor, 1
instance = comp, \RF|Mux70~0 , RF|Mux70~0, dual_issue_processor, 1
instance = comp, \RF|Mux70~1 , RF|Mux70~1, dual_issue_processor, 1
instance = comp, \RF|Mux70~2 , RF|Mux70~2, dual_issue_processor, 1
instance = comp, \RF|Mux70~3 , RF|Mux70~3, dual_issue_processor, 1
instance = comp, \RF|Mux70~4 , RF|Mux70~4, dual_issue_processor, 1
instance = comp, \RF|Mux70~5 , RF|Mux70~5, dual_issue_processor, 1
instance = comp, \RF|Mux70~6 , RF|Mux70~6, dual_issue_processor, 1
instance = comp, \RF|Mux70~9 , RF|Mux70~9, dual_issue_processor, 1
instance = comp, \RF|Mux70~14 , RF|Mux70~14, dual_issue_processor, 1
instance = comp, \RF|Mux70~15 , RF|Mux70~15, dual_issue_processor, 1
instance = comp, \RF|Mux70~12 , RF|Mux70~12, dual_issue_processor, 1
instance = comp, \RF|Mux70~13 , RF|Mux70~13, dual_issue_processor, 1
instance = comp, \RF|Mux70~16 , RF|Mux70~16, dual_issue_processor, 1
instance = comp, \RF|Mux70~17 , RF|Mux70~17, dual_issue_processor, 1
instance = comp, \RF|Mux70~18 , RF|Mux70~18, dual_issue_processor, 1
instance = comp, \RF|Mux70~10 , RF|Mux70~10, dual_issue_processor, 1
instance = comp, \RF|Mux70~11 , RF|Mux70~11, dual_issue_processor, 1
instance = comp, \RF|Mux70~19 , RF|Mux70~19, dual_issue_processor, 1
instance = comp, \RF|Mux70~20 , RF|Mux70~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[25] , ID_EX_INST2_PIPE|readData1_EX_inst2[25], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux6~2_RESYN2760 , Forward_A_inst2|Mux6~2_RESYN2760, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux6~2_RESYN2758 , Forward_A_inst2|Mux6~2_RESYN2758, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux6~2_RESYN2762 , Forward_A_inst2|Mux6~2_RESYN2762, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux6~2 , Forward_A_inst2|Mux6~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~82 , EX_MEM_INST2_PIPE|AluOutMem_inst2~82, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux4~2_RESYN2764 , Forward_A_inst2|Mux4~2_RESYN2764, dual_issue_processor, 1
instance = comp, \RF|registers[31][27]~867 , RF|registers[31][27]~867, dual_issue_processor, 1
instance = comp, \RF|registers[31][27]_NEW484 , RF|registers[31][27]_NEW484, dual_issue_processor, 1
instance = comp, \RF|registers[31][27] , RF|registers[31][27], dual_issue_processor, 1
instance = comp, \RF|registers[27][27]~864 , RF|registers[27][27]~864, dual_issue_processor, 1
instance = comp, \RF|registers[27][27]_NEW490 , RF|registers[27][27]_NEW490, dual_issue_processor, 1
instance = comp, \RF|registers[27][27] , RF|registers[27][27], dual_issue_processor, 1
instance = comp, \RF|registers[19][27]~866 , RF|registers[19][27]~866, dual_issue_processor, 1
instance = comp, \RF|registers[19][27]_NEW486 , RF|registers[19][27]_NEW486, dual_issue_processor, 1
instance = comp, \RF|registers[19][27] , RF|registers[19][27], dual_issue_processor, 1
instance = comp, \RF|registers[23][27]~865 , RF|registers[23][27]~865, dual_issue_processor, 1
instance = comp, \RF|registers[23][27]_NEW488 , RF|registers[23][27]_NEW488, dual_issue_processor, 1
instance = comp, \RF|registers[23][27] , RF|registers[23][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~7 , RF|Mux68~7, dual_issue_processor, 1
instance = comp, \RF|Mux68~8 , RF|Mux68~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][27]~855 , RF|registers[29][27]~855, dual_issue_processor, 1
instance = comp, \RF|registers[29][27]_NEW508 , RF|registers[29][27]_NEW508, dual_issue_processor, 1
instance = comp, \RF|registers[29][27] , RF|registers[29][27], dual_issue_processor, 1
instance = comp, \RF|registers[25][27]~852 , RF|registers[25][27]~852, dual_issue_processor, 1
instance = comp, \RF|registers[25][27]_NEW514 , RF|registers[25][27]_NEW514, dual_issue_processor, 1
instance = comp, \RF|registers[25][27] , RF|registers[25][27], dual_issue_processor, 1
instance = comp, \RF|registers[17][27]~854 , RF|registers[17][27]~854, dual_issue_processor, 1
instance = comp, \RF|registers[17][27]_NEW510 , RF|registers[17][27]_NEW510, dual_issue_processor, 1
instance = comp, \RF|registers[17][27] , RF|registers[17][27], dual_issue_processor, 1
instance = comp, \RF|registers[21][27]~853 , RF|registers[21][27]~853, dual_issue_processor, 1
instance = comp, \RF|registers[21][27]_NEW512 , RF|registers[21][27]_NEW512, dual_issue_processor, 1
instance = comp, \RF|registers[21][27] , RF|registers[21][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~0 , RF|Mux68~0, dual_issue_processor, 1
instance = comp, \RF|Mux68~1 , RF|Mux68~1, dual_issue_processor, 1
instance = comp, \RF|registers[16][27]~862 , RF|registers[16][27]~862, dual_issue_processor, 1
instance = comp, \RF|registers[16][27]_NEW494 , RF|registers[16][27]_NEW494, dual_issue_processor, 1
instance = comp, \RF|registers[16][27] , RF|registers[16][27], dual_issue_processor, 1
instance = comp, \RF|registers[24][27]~861 , RF|registers[24][27]~861, dual_issue_processor, 1
instance = comp, \RF|registers[24][27]_NEW496 , RF|registers[24][27]_NEW496, dual_issue_processor, 1
instance = comp, \RF|registers[24][27] , RF|registers[24][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~4 , RF|Mux68~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][27]~860 , RF|registers[20][27]~860, dual_issue_processor, 1
instance = comp, \RF|registers[20][27]_NEW498 , RF|registers[20][27]_NEW498, dual_issue_processor, 1
instance = comp, \RF|registers[20][27] , RF|registers[20][27], dual_issue_processor, 1
instance = comp, \RF|registers[28][27]~863 , RF|registers[28][27]~863, dual_issue_processor, 1
instance = comp, \RF|registers[28][27]_NEW492 , RF|registers[28][27]_NEW492, dual_issue_processor, 1
instance = comp, \RF|registers[28][27] , RF|registers[28][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~5 , RF|Mux68~5, dual_issue_processor, 1
instance = comp, \RF|registers[18][27]~858 , RF|registers[18][27]~858, dual_issue_processor, 1
instance = comp, \RF|registers[18][27]_NEW502 , RF|registers[18][27]_NEW502, dual_issue_processor, 1
instance = comp, \RF|registers[18][27] , RF|registers[18][27], dual_issue_processor, 1
instance = comp, \RF|registers[26][27]~857 , RF|registers[26][27]~857, dual_issue_processor, 1
instance = comp, \RF|registers[26][27]_NEW504 , RF|registers[26][27]_NEW504, dual_issue_processor, 1
instance = comp, \RF|registers[26][27] , RF|registers[26][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~2 , RF|Mux68~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][27]~859 , RF|registers[30][27]~859, dual_issue_processor, 1
instance = comp, \RF|registers[30][27]_NEW500 , RF|registers[30][27]_NEW500, dual_issue_processor, 1
instance = comp, \RF|registers[30][27] , RF|registers[30][27], dual_issue_processor, 1
instance = comp, \RF|registers[22][27]~856 , RF|registers[22][27]~856, dual_issue_processor, 1
instance = comp, \RF|registers[22][27]_NEW506 , RF|registers[22][27]_NEW506, dual_issue_processor, 1
instance = comp, \RF|registers[22][27] , RF|registers[22][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~3 , RF|Mux68~3, dual_issue_processor, 1
instance = comp, \RF|Mux68~6 , RF|Mux68~6, dual_issue_processor, 1
instance = comp, \RF|Mux68~9 , RF|Mux68~9, dual_issue_processor, 1
instance = comp, \RF|registers[13][27]~849 , RF|registers[13][27]~849, dual_issue_processor, 1
instance = comp, \RF|registers[13][27]_NEW458 , RF|registers[13][27]_NEW458, dual_issue_processor, 1
instance = comp, \RF|registers[13][27] , RF|registers[13][27], dual_issue_processor, 1
instance = comp, \RF|registers[12][27]~850 , RF|registers[12][27]~850, dual_issue_processor, 1
instance = comp, \RF|registers[12][27]_NEW456 , RF|registers[12][27]_NEW456, dual_issue_processor, 1
instance = comp, \RF|registers[12][27] , RF|registers[12][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~17 , RF|Mux68~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][27]~848 , RF|registers[14][27]~848, dual_issue_processor, 1
instance = comp, \RF|registers[14][27]_NEW460 , RF|registers[14][27]_NEW460, dual_issue_processor, 1
instance = comp, \RF|registers[14][27] , RF|registers[14][27], dual_issue_processor, 1
instance = comp, \RF|registers[15][27]~851 , RF|registers[15][27]~851, dual_issue_processor, 1
instance = comp, \RF|registers[15][27]_NEW454 , RF|registers[15][27]_NEW454, dual_issue_processor, 1
instance = comp, \RF|registers[15][27] , RF|registers[15][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~18 , RF|Mux68~18, dual_issue_processor, 1
instance = comp, \RF|registers[11][27]~840 , RF|registers[11][27]~840, dual_issue_processor, 1
instance = comp, \RF|registers[11][27]_NEW476 , RF|registers[11][27]_NEW476, dual_issue_processor, 1
instance = comp, \RF|registers[11][27] , RF|registers[11][27], dual_issue_processor, 1
instance = comp, \RF|registers[9][27]~837 , RF|registers[9][27]~837, dual_issue_processor, 1
instance = comp, \RF|registers[9][27]_NEW482 , RF|registers[9][27]_NEW482, dual_issue_processor, 1
instance = comp, \RF|registers[9][27] , RF|registers[9][27], dual_issue_processor, 1
instance = comp, \RF|registers[10][27]~838 , RF|registers[10][27]~838, dual_issue_processor, 1
instance = comp, \RF|registers[10][27]_NEW480 , RF|registers[10][27]_NEW480, dual_issue_processor, 1
instance = comp, \RF|registers[10][27] , RF|registers[10][27], dual_issue_processor, 1
instance = comp, \RF|registers[8][27]~839 , RF|registers[8][27]~839, dual_issue_processor, 1
instance = comp, \RF|registers[8][27]_NEW478 , RF|registers[8][27]_NEW478, dual_issue_processor, 1
instance = comp, \RF|registers[8][27] , RF|registers[8][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~10 , RF|Mux68~10, dual_issue_processor, 1
instance = comp, \RF|Mux68~11 , RF|Mux68~11, dual_issue_processor, 1
instance = comp, \RF|registers[6][27]~841 , RF|registers[6][27]~841, dual_issue_processor, 1
instance = comp, \RF|registers[6][27]_NEW474 , RF|registers[6][27]_NEW474, dual_issue_processor, 1
instance = comp, \RF|registers[6][27] , RF|registers[6][27], dual_issue_processor, 1
instance = comp, \RF|registers[7][27]~844 , RF|registers[7][27]~844, dual_issue_processor, 1
instance = comp, \RF|registers[7][27]_NEW468 , RF|registers[7][27]_NEW468, dual_issue_processor, 1
instance = comp, \RF|registers[7][27] , RF|registers[7][27], dual_issue_processor, 1
instance = comp, \RF|registers[4][27]~843 , RF|registers[4][27]~843, dual_issue_processor, 1
instance = comp, \RF|registers[4][27]_NEW470 , RF|registers[4][27]_NEW470, dual_issue_processor, 1
instance = comp, \RF|registers[4][27] , RF|registers[4][27], dual_issue_processor, 1
instance = comp, \RF|registers[5][27]~842 , RF|registers[5][27]~842, dual_issue_processor, 1
instance = comp, \RF|registers[5][27]_NEW472 , RF|registers[5][27]_NEW472, dual_issue_processor, 1
instance = comp, \RF|registers[5][27] , RF|registers[5][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~12 , RF|Mux68~12, dual_issue_processor, 1
instance = comp, \RF|Mux68~13 , RF|Mux68~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][27]~846 , RF|registers[2][27]~846, dual_issue_processor, 1
instance = comp, \RF|registers[2][27]_NEW462 , RF|registers[2][27]_NEW462, dual_issue_processor, 1
instance = comp, \RF|registers[2][27] , RF|registers[2][27], dual_issue_processor, 1
instance = comp, \RF|registers[1][27]~845 , RF|registers[1][27]~845, dual_issue_processor, 1
instance = comp, \RF|registers[1][27]_NEW464 , RF|registers[1][27]_NEW464, dual_issue_processor, 1
instance = comp, \RF|registers[1][27] , RF|registers[1][27], dual_issue_processor, 1
instance = comp, \RF|registers[3][27]~847 , RF|registers[3][27]~847, dual_issue_processor, 1
instance = comp, \RF|registers[3][27]_NEW466 , RF|registers[3][27]_NEW466, dual_issue_processor, 1
instance = comp, \RF|registers[3][27] , RF|registers[3][27], dual_issue_processor, 1
instance = comp, \RF|Mux68~14 , RF|Mux68~14, dual_issue_processor, 1
instance = comp, \RF|Mux68~15 , RF|Mux68~15, dual_issue_processor, 1
instance = comp, \RF|Mux68~16 , RF|Mux68~16, dual_issue_processor, 1
instance = comp, \RF|Mux68~19 , RF|Mux68~19, dual_issue_processor, 1
instance = comp, \RF|Mux68~20 , RF|Mux68~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[27] , ID_EX_INST2_PIPE|readData1_EX_inst2[27], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux4~2_RESYN2766 , Forward_A_inst2|Mux4~2_RESYN2766, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux4~2_RESYN2768 , Forward_A_inst2|Mux4~2_RESYN2768, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux4~2 , Forward_A_inst2|Mux4~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~7 , ID_EX_INST2_PIPE|Imm_EX_inst2~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[8] , ID_EX_INST2_PIPE|Imm_EX_inst2[8], dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[1]~4 , FU|forwardB_inst1[1]~4, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[1]~4_NEW_REG2652 , FU|forwardB_inst1[1]~4_NEW_REG2652, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~113 , EX_MEM_INST2_PIPE|AluOutMem_inst2~113, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~6 , FETCH_DECODE1_PIPE|pcD_inst2~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[6] , FETCH_DECODE1_PIPE|pcD_inst2[6], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~6 , FETCH_DECODE1_PIPE|pcD~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[6] , FETCH_DECODE1_PIPE|pcD[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~6 , ID_EX_INST1_PIPE|pc_EX~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[6] , ID_EX_INST1_PIPE|pc_EX[6], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[6] , EX_MEM_INST1_PIPE|pcM[6], dual_issue_processor, 1
instance = comp, \Add9~12 , Add9~12, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~59 , EX_MEM_INST2_PIPE|AluOutMem_inst2~59, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~6 , ID_EX_INST2_PIPE|pcE_inst2~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[6] , ID_EX_INST2_PIPE|pcE_inst2[6], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~6 , EX_MEM_INST2_PIPE|pcM_inst2~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[6] , EX_MEM_INST2_PIPE|pcM_inst2[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~5 , ID_EX_INST2_PIPE|pcE_inst2~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[5] , ID_EX_INST2_PIPE|pcE_inst2[5], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~5 , EX_MEM_INST2_PIPE|pcM_inst2~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[5] , EX_MEM_INST2_PIPE|pcM_inst2[5], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~4 , ID_EX_INST2_PIPE|pcE_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[4] , ID_EX_INST2_PIPE|pcE_inst2[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~4 , EX_MEM_INST2_PIPE|pcM_inst2~4, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[4] , EX_MEM_INST2_PIPE|pcM_inst2[4], dual_issue_processor, 1
instance = comp, \Add10~8 , Add10~8, dual_issue_processor, 1
instance = comp, \Add10~10 , Add10~10, dual_issue_processor, 1
instance = comp, \Add10~12 , Add10~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~5 , ALU_1|Mux27~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~7 , FETCH_DECODE1_PIPE|pcD_inst2~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[7] , FETCH_DECODE1_PIPE|pcD_inst2[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~7 , FETCH_DECODE1_PIPE|pcD~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[7] , FETCH_DECODE1_PIPE|pcD[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~7 , ID_EX_INST1_PIPE|pc_EX~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[7] , ID_EX_INST1_PIPE|pc_EX[7], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcM[7] , EX_MEM_INST1_PIPE|pcM[7], dual_issue_processor, 1
instance = comp, \Add9~14 , Add9~14, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~11 , ID_EX_INST1_PIPE|Imm_EX_inst1~11, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[5] , ID_EX_INST1_PIPE|Imm_EX_inst1[5], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[5]~44 , Final_Alu_inst1_B_Src|out[5]~44, dual_issue_processor, 1
instance = comp, \RF|registers[7][5]~158 , RF|registers[7][5]~158, dual_issue_processor, 1
instance = comp, \RF|registers[7][5]_NEW1840 , RF|registers[7][5]_NEW1840, dual_issue_processor, 1
instance = comp, \RF|registers[7][5] , RF|registers[7][5], dual_issue_processor, 1
instance = comp, \RF|registers[6][5]~155 , RF|registers[6][5]~155, dual_issue_processor, 1
instance = comp, \RF|registers[6][5]_NEW1846 , RF|registers[6][5]_NEW1846, dual_issue_processor, 1
instance = comp, \RF|registers[6][5] , RF|registers[6][5], dual_issue_processor, 1
instance = comp, \RF|registers[4][5]~157 , RF|registers[4][5]~157, dual_issue_processor, 1
instance = comp, \RF|registers[4][5]_NEW1842 , RF|registers[4][5]_NEW1842, dual_issue_processor, 1
instance = comp, \RF|registers[4][5] , RF|registers[4][5], dual_issue_processor, 1
instance = comp, \RF|registers[5][5]~156 , RF|registers[5][5]~156, dual_issue_processor, 1
instance = comp, \RF|registers[5][5]_NEW1844 , RF|registers[5][5]_NEW1844, dual_issue_processor, 1
instance = comp, \RF|registers[5][5] , RF|registers[5][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~10 , RF|Mux90~10, dual_issue_processor, 1
instance = comp, \RF|Mux90~11 , RF|Mux90~11, dual_issue_processor, 1
instance = comp, \RF|registers[3][5]~165 , RF|registers[3][5]~165, dual_issue_processor, 1
instance = comp, \RF|registers[3][5]_NEW1830 , RF|registers[3][5]_NEW1830, dual_issue_processor, 1
instance = comp, \RF|registers[3][5] , RF|registers[3][5], dual_issue_processor, 1
instance = comp, \RF|registers[2][5]~164 , RF|registers[2][5]~164, dual_issue_processor, 1
instance = comp, \RF|registers[2][5]_NEW1826 , RF|registers[2][5]_NEW1826, dual_issue_processor, 1
instance = comp, \RF|registers[2][5] , RF|registers[2][5], dual_issue_processor, 1
instance = comp, \RF|registers[1][5]~163 , RF|registers[1][5]~163, dual_issue_processor, 1
instance = comp, \RF|registers[1][5]_NEW1828 , RF|registers[1][5]_NEW1828, dual_issue_processor, 1
instance = comp, \RF|registers[1][5] , RF|registers[1][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~14 , RF|Mux90~14, dual_issue_processor, 1
instance = comp, \RF|Mux90~15 , RF|Mux90~15, dual_issue_processor, 1
instance = comp, \RF|registers[11][5]~162 , RF|registers[11][5]~162, dual_issue_processor, 1
instance = comp, \RF|registers[11][5]_NEW1832 , RF|registers[11][5]_NEW1832, dual_issue_processor, 1
instance = comp, \RF|registers[11][5] , RF|registers[11][5], dual_issue_processor, 1
instance = comp, \RF|registers[9][5]~159 , RF|registers[9][5]~159, dual_issue_processor, 1
instance = comp, \RF|registers[9][5]_NEW1838 , RF|registers[9][5]_NEW1838, dual_issue_processor, 1
instance = comp, \RF|registers[9][5] , RF|registers[9][5], dual_issue_processor, 1
instance = comp, \RF|registers[10][5]~160 , RF|registers[10][5]~160, dual_issue_processor, 1
instance = comp, \RF|registers[10][5]_NEW1836 , RF|registers[10][5]_NEW1836, dual_issue_processor, 1
instance = comp, \RF|registers[10][5] , RF|registers[10][5], dual_issue_processor, 1
instance = comp, \RF|registers[8][5]~161 , RF|registers[8][5]~161, dual_issue_processor, 1
instance = comp, \RF|registers[8][5]_NEW1834 , RF|registers[8][5]_NEW1834, dual_issue_processor, 1
instance = comp, \RF|registers[8][5] , RF|registers[8][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~12 , RF|Mux90~12, dual_issue_processor, 1
instance = comp, \RF|Mux90~13 , RF|Mux90~13, dual_issue_processor, 1
instance = comp, \RF|Mux90~16 , RF|Mux90~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][5]~166 , RF|registers[14][5]~166, dual_issue_processor, 1
instance = comp, \RF|registers[14][5]_NEW1824 , RF|registers[14][5]_NEW1824, dual_issue_processor, 1
instance = comp, \RF|registers[14][5] , RF|registers[14][5], dual_issue_processor, 1
instance = comp, \RF|registers[15][5]~169 , RF|registers[15][5]~169, dual_issue_processor, 1
instance = comp, \RF|registers[15][5]_NEW1818 , RF|registers[15][5]_NEW1818, dual_issue_processor, 1
instance = comp, \RF|registers[15][5] , RF|registers[15][5], dual_issue_processor, 1
instance = comp, \RF|registers[13][5]~167 , RF|registers[13][5]~167, dual_issue_processor, 1
instance = comp, \RF|registers[13][5]_NEW1822 , RF|registers[13][5]_NEW1822, dual_issue_processor, 1
instance = comp, \RF|registers[13][5] , RF|registers[13][5], dual_issue_processor, 1
instance = comp, \RF|registers[12][5]~168 , RF|registers[12][5]~168, dual_issue_processor, 1
instance = comp, \RF|registers[12][5]_NEW1820 , RF|registers[12][5]_NEW1820, dual_issue_processor, 1
instance = comp, \RF|registers[12][5] , RF|registers[12][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~17 , RF|Mux90~17, dual_issue_processor, 1
instance = comp, \RF|Mux90~18 , RF|Mux90~18, dual_issue_processor, 1
instance = comp, \RF|Mux90~19 , RF|Mux90~19, dual_issue_processor, 1
instance = comp, \RF|registers[21][5]~170 , RF|registers[21][5]~170, dual_issue_processor, 1
instance = comp, \RF|registers[21][5]_NEW1878 , RF|registers[21][5]_NEW1878, dual_issue_processor, 1
instance = comp, \RF|registers[21][5] , RF|registers[21][5], dual_issue_processor, 1
instance = comp, \RF|registers[29][5]~173 , RF|registers[29][5]~173, dual_issue_processor, 1
instance = comp, \RF|registers[29][5]_NEW1872 , RF|registers[29][5]_NEW1872, dual_issue_processor, 1
instance = comp, \RF|registers[29][5] , RF|registers[29][5], dual_issue_processor, 1
instance = comp, \RF|registers[17][5]~172 , RF|registers[17][5]~172, dual_issue_processor, 1
instance = comp, \RF|registers[17][5]_NEW1874 , RF|registers[17][5]_NEW1874, dual_issue_processor, 1
instance = comp, \RF|registers[17][5] , RF|registers[17][5], dual_issue_processor, 1
instance = comp, \RF|registers[25][5]~171 , RF|registers[25][5]~171, dual_issue_processor, 1
instance = comp, \RF|registers[25][5]_NEW1876 , RF|registers[25][5]_NEW1876, dual_issue_processor, 1
instance = comp, \RF|registers[25][5] , RF|registers[25][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~0 , RF|Mux90~0, dual_issue_processor, 1
instance = comp, \RF|Mux90~1 , RF|Mux90~1, dual_issue_processor, 1
instance = comp, \RF|registers[23][5]~182 , RF|registers[23][5]~182, dual_issue_processor, 1
instance = comp, \RF|registers[23][5]_NEW1854 , RF|registers[23][5]_NEW1854, dual_issue_processor, 1
instance = comp, \RF|registers[23][5] , RF|registers[23][5], dual_issue_processor, 1
instance = comp, \RF|registers[31][5]~185 , RF|registers[31][5]~185, dual_issue_processor, 1
instance = comp, \RF|registers[31][5]_NEW1848 , RF|registers[31][5]_NEW1848, dual_issue_processor, 1
instance = comp, \RF|registers[31][5] , RF|registers[31][5], dual_issue_processor, 1
instance = comp, \RF|registers[19][5]~184 , RF|registers[19][5]~184, dual_issue_processor, 1
instance = comp, \RF|registers[19][5]_NEW1850 , RF|registers[19][5]_NEW1850, dual_issue_processor, 1
instance = comp, \RF|registers[19][5] , RF|registers[19][5], dual_issue_processor, 1
instance = comp, \RF|registers[27][5]~183 , RF|registers[27][5]~183, dual_issue_processor, 1
instance = comp, \RF|registers[27][5]_NEW1852 , RF|registers[27][5]_NEW1852, dual_issue_processor, 1
instance = comp, \RF|registers[27][5] , RF|registers[27][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~7 , RF|Mux90~7, dual_issue_processor, 1
instance = comp, \RF|Mux90~8 , RF|Mux90~8, dual_issue_processor, 1
instance = comp, \RF|registers[26][5]~174 , RF|registers[26][5]~174, dual_issue_processor, 1
instance = comp, \RF|registers[26][5]_NEW1870 , RF|registers[26][5]_NEW1870, dual_issue_processor, 1
instance = comp, \RF|registers[26][5] , RF|registers[26][5], dual_issue_processor, 1
instance = comp, \RF|registers[30][5]~177 , RF|registers[30][5]~177, dual_issue_processor, 1
instance = comp, \RF|registers[30][5]_NEW1864 , RF|registers[30][5]_NEW1864, dual_issue_processor, 1
instance = comp, \RF|registers[30][5] , RF|registers[30][5], dual_issue_processor, 1
instance = comp, \RF|registers[22][5]~175 , RF|registers[22][5]~175, dual_issue_processor, 1
instance = comp, \RF|registers[22][5]_NEW1868 , RF|registers[22][5]_NEW1868, dual_issue_processor, 1
instance = comp, \RF|registers[22][5] , RF|registers[22][5], dual_issue_processor, 1
instance = comp, \RF|registers[18][5]~176 , RF|registers[18][5]~176, dual_issue_processor, 1
instance = comp, \RF|registers[18][5]_NEW1866 , RF|registers[18][5]_NEW1866, dual_issue_processor, 1
instance = comp, \RF|registers[18][5] , RF|registers[18][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~2 , RF|Mux90~2, dual_issue_processor, 1
instance = comp, \RF|Mux90~3 , RF|Mux90~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][5]~181 , RF|registers[28][5]~181, dual_issue_processor, 1
instance = comp, \RF|registers[28][5]_NEW1856 , RF|registers[28][5]_NEW1856, dual_issue_processor, 1
instance = comp, \RF|registers[28][5] , RF|registers[28][5], dual_issue_processor, 1
instance = comp, \RF|registers[24][5]~178 , RF|registers[24][5]~178, dual_issue_processor, 1
instance = comp, \RF|registers[24][5]_NEW1862 , RF|registers[24][5]_NEW1862, dual_issue_processor, 1
instance = comp, \RF|registers[24][5] , RF|registers[24][5], dual_issue_processor, 1
instance = comp, \RF|registers[20][5]~179 , RF|registers[20][5]~179, dual_issue_processor, 1
instance = comp, \RF|registers[20][5]_NEW1860 , RF|registers[20][5]_NEW1860, dual_issue_processor, 1
instance = comp, \RF|registers[20][5] , RF|registers[20][5], dual_issue_processor, 1
instance = comp, \RF|registers[16][5]~180 , RF|registers[16][5]~180, dual_issue_processor, 1
instance = comp, \RF|registers[16][5]_NEW1858 , RF|registers[16][5]_NEW1858, dual_issue_processor, 1
instance = comp, \RF|registers[16][5] , RF|registers[16][5], dual_issue_processor, 1
instance = comp, \RF|Mux90~4 , RF|Mux90~4, dual_issue_processor, 1
instance = comp, \RF|Mux90~5 , RF|Mux90~5, dual_issue_processor, 1
instance = comp, \RF|Mux90~6 , RF|Mux90~6, dual_issue_processor, 1
instance = comp, \RF|Mux90~9 , RF|Mux90~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~5 , ID_EX_INST2_PIPE|readData1_EX_inst2~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[5] , ID_EX_INST2_PIPE|readData1_EX_inst2[5], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux26~2_RESYN2700 , Forward_A_inst2|Mux26~2_RESYN2700, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux26~2_RESYN2698 , Forward_A_inst2|Mux26~2_RESYN2698, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux26~2_RESYN2702 , Forward_A_inst2|Mux26~2_RESYN2702, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux26~2 , Forward_A_inst2|Mux26~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~11 , ID_EX_INST2_PIPE|Imm_EX_inst2~11, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[4] , ID_EX_INST2_PIPE|Imm_EX_inst2[4], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[4]~44 , Final_Alu_inst2_B_Src|out[4]~44, dual_issue_processor, 1
instance = comp, \RF|registers[27][4]~151 , RF|registers[27][4]~151, dual_issue_processor, 1
instance = comp, \RF|registers[27][4]_NEW1916 , RF|registers[27][4]_NEW1916, dual_issue_processor, 1
instance = comp, \RF|registers[27][4] , RF|registers[27][4], dual_issue_processor, 1
instance = comp, \RF|registers[31][4]~154 , RF|registers[31][4]~154, dual_issue_processor, 1
instance = comp, \RF|registers[31][4]_NEW1910 , RF|registers[31][4]_NEW1910, dual_issue_processor, 1
instance = comp, \RF|registers[31][4] , RF|registers[31][4], dual_issue_processor, 1
instance = comp, \RF|registers[23][4]~152 , RF|registers[23][4]~152, dual_issue_processor, 1
instance = comp, \RF|registers[23][4]_NEW1914 , RF|registers[23][4]_NEW1914, dual_issue_processor, 1
instance = comp, \RF|registers[23][4] , RF|registers[23][4], dual_issue_processor, 1
instance = comp, \RF|registers[19][4]~153 , RF|registers[19][4]~153, dual_issue_processor, 1
instance = comp, \RF|registers[19][4]_NEW1912 , RF|registers[19][4]_NEW1912, dual_issue_processor, 1
instance = comp, \RF|registers[19][4] , RF|registers[19][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~7 , RF|Mux91~7, dual_issue_processor, 1
instance = comp, \RF|Mux91~8 , RF|Mux91~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][4]~139 , RF|registers[25][4]~139, dual_issue_processor, 1
instance = comp, \RF|registers[25][4]_NEW1940 , RF|registers[25][4]_NEW1940, dual_issue_processor, 1
instance = comp, \RF|registers[25][4] , RF|registers[25][4], dual_issue_processor, 1
instance = comp, \RF|registers[21][4]~140 , RF|registers[21][4]~140, dual_issue_processor, 1
instance = comp, \RF|registers[21][4]_NEW1938 , RF|registers[21][4]_NEW1938, dual_issue_processor, 1
instance = comp, \RF|registers[21][4] , RF|registers[21][4], dual_issue_processor, 1
instance = comp, \RF|registers[17][4]~141 , RF|registers[17][4]~141, dual_issue_processor, 1
instance = comp, \RF|registers[17][4]_NEW1936 , RF|registers[17][4]_NEW1936, dual_issue_processor, 1
instance = comp, \RF|registers[17][4] , RF|registers[17][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~0 , RF|Mux91~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][4]~142 , RF|registers[29][4]~142, dual_issue_processor, 1
instance = comp, \RF|registers[29][4]_NEW1934 , RF|registers[29][4]_NEW1934, dual_issue_processor, 1
instance = comp, \RF|registers[29][4] , RF|registers[29][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~1 , RF|Mux91~1, dual_issue_processor, 1
instance = comp, \RF|registers[28][4]~150 , RF|registers[28][4]~150, dual_issue_processor, 1
instance = comp, \RF|registers[28][4]_NEW1918 , RF|registers[28][4]_NEW1918, dual_issue_processor, 1
instance = comp, \RF|registers[28][4] , RF|registers[28][4], dual_issue_processor, 1
instance = comp, \RF|registers[20][4]~147 , RF|registers[20][4]~147, dual_issue_processor, 1
instance = comp, \RF|registers[20][4]_NEW1924 , RF|registers[20][4]_NEW1924, dual_issue_processor, 1
instance = comp, \RF|registers[20][4] , RF|registers[20][4], dual_issue_processor, 1
instance = comp, \RF|registers[16][4]~149 , RF|registers[16][4]~149, dual_issue_processor, 1
instance = comp, \RF|registers[16][4]_NEW1920 , RF|registers[16][4]_NEW1920, dual_issue_processor, 1
instance = comp, \RF|registers[16][4] , RF|registers[16][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~4 , RF|Mux91~4, dual_issue_processor, 1
instance = comp, \RF|Mux91~5 , RF|Mux91~5, dual_issue_processor, 1
instance = comp, \RF|registers[22][4]~143 , RF|registers[22][4]~143, dual_issue_processor, 1
instance = comp, \RF|registers[22][4]_NEW1932 , RF|registers[22][4]_NEW1932, dual_issue_processor, 1
instance = comp, \RF|registers[22][4] , RF|registers[22][4], dual_issue_processor, 1
instance = comp, \RF|registers[30][4]~146 , RF|registers[30][4]~146, dual_issue_processor, 1
instance = comp, \RF|registers[30][4]_NEW1926 , RF|registers[30][4]_NEW1926, dual_issue_processor, 1
instance = comp, \RF|registers[30][4] , RF|registers[30][4], dual_issue_processor, 1
instance = comp, \RF|registers[18][4]~145 , RF|registers[18][4]~145, dual_issue_processor, 1
instance = comp, \RF|registers[18][4]_NEW1928 , RF|registers[18][4]_NEW1928, dual_issue_processor, 1
instance = comp, \RF|registers[18][4] , RF|registers[18][4], dual_issue_processor, 1
instance = comp, \RF|registers[26][4]~144 , RF|registers[26][4]~144, dual_issue_processor, 1
instance = comp, \RF|registers[26][4]_NEW1930 , RF|registers[26][4]_NEW1930, dual_issue_processor, 1
instance = comp, \RF|registers[26][4] , RF|registers[26][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~2 , RF|Mux91~2, dual_issue_processor, 1
instance = comp, \RF|Mux91~3 , RF|Mux91~3, dual_issue_processor, 1
instance = comp, \RF|Mux91~6 , RF|Mux91~6, dual_issue_processor, 1
instance = comp, \RF|Mux91~9 , RF|Mux91~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][4]~138 , RF|registers[15][4]~138, dual_issue_processor, 1
instance = comp, \RF|registers[15][4]_NEW1880 , RF|registers[15][4]_NEW1880, dual_issue_processor, 1
instance = comp, \RF|registers[15][4] , RF|registers[15][4], dual_issue_processor, 1
instance = comp, \RF|registers[12][4]~137 , RF|registers[12][4]~137, dual_issue_processor, 1
instance = comp, \RF|registers[12][4]_NEW1882 , RF|registers[12][4]_NEW1882, dual_issue_processor, 1
instance = comp, \RF|registers[12][4] , RF|registers[12][4], dual_issue_processor, 1
instance = comp, \RF|registers[13][4]~136 , RF|registers[13][4]~136, dual_issue_processor, 1
instance = comp, \RF|registers[13][4]_NEW1884 , RF|registers[13][4]_NEW1884, dual_issue_processor, 1
instance = comp, \RF|registers[13][4] , RF|registers[13][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~17 , RF|Mux91~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][4]~135 , RF|registers[14][4]~135, dual_issue_processor, 1
instance = comp, \RF|registers[14][4]_NEW1886 , RF|registers[14][4]_NEW1886, dual_issue_processor, 1
instance = comp, \RF|registers[14][4] , RF|registers[14][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~18 , RF|Mux91~18, dual_issue_processor, 1
instance = comp, \RF|registers[11][4]~127 , RF|registers[11][4]~127, dual_issue_processor, 1
instance = comp, \RF|registers[11][4]_NEW1902 , RF|registers[11][4]_NEW1902, dual_issue_processor, 1
instance = comp, \RF|registers[11][4] , RF|registers[11][4], dual_issue_processor, 1
instance = comp, \RF|registers[8][4]~126 , RF|registers[8][4]~126, dual_issue_processor, 1
instance = comp, \RF|registers[8][4]_NEW1904 , RF|registers[8][4]_NEW1904, dual_issue_processor, 1
instance = comp, \RF|registers[8][4] , RF|registers[8][4], dual_issue_processor, 1
instance = comp, \RF|registers[10][4]~125 , RF|registers[10][4]~125, dual_issue_processor, 1
instance = comp, \RF|registers[10][4]_NEW1906 , RF|registers[10][4]_NEW1906, dual_issue_processor, 1
instance = comp, \RF|registers[10][4] , RF|registers[10][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~10 , RF|Mux91~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][4]~124 , RF|registers[9][4]~124, dual_issue_processor, 1
instance = comp, \RF|registers[9][4]_NEW1908 , RF|registers[9][4]_NEW1908, dual_issue_processor, 1
instance = comp, \RF|registers[9][4] , RF|registers[9][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~11 , RF|Mux91~11, dual_issue_processor, 1
instance = comp, \RF|registers[3][4]~134 , RF|registers[3][4]~134, dual_issue_processor, 1
instance = comp, \RF|registers[3][4]_NEW1892 , RF|registers[3][4]_NEW1892, dual_issue_processor, 1
instance = comp, \RF|registers[3][4] , RF|registers[3][4], dual_issue_processor, 1
instance = comp, \RF|registers[1][4]~132 , RF|registers[1][4]~132, dual_issue_processor, 1
instance = comp, \RF|registers[1][4]_NEW1890 , RF|registers[1][4]_NEW1890, dual_issue_processor, 1
instance = comp, \RF|registers[1][4] , RF|registers[1][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~14 , RF|Mux91~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][4]~133 , RF|registers[2][4]~133, dual_issue_processor, 1
instance = comp, \RF|registers[2][4]_NEW1888 , RF|registers[2][4]_NEW1888, dual_issue_processor, 1
instance = comp, \RF|registers[2][4] , RF|registers[2][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~15 , RF|Mux91~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][4]~131 , RF|registers[7][4]~131, dual_issue_processor, 1
instance = comp, \RF|registers[7][4]_NEW1894 , RF|registers[7][4]_NEW1894, dual_issue_processor, 1
instance = comp, \RF|registers[7][4] , RF|registers[7][4], dual_issue_processor, 1
instance = comp, \RF|registers[6][4]~128 , RF|registers[6][4]~128, dual_issue_processor, 1
instance = comp, \RF|registers[6][4]_NEW1900 , RF|registers[6][4]_NEW1900, dual_issue_processor, 1
instance = comp, \RF|registers[6][4] , RF|registers[6][4], dual_issue_processor, 1
instance = comp, \RF|registers[4][4]~130 , RF|registers[4][4]~130, dual_issue_processor, 1
instance = comp, \RF|registers[4][4]_NEW1896 , RF|registers[4][4]_NEW1896, dual_issue_processor, 1
instance = comp, \RF|registers[4][4] , RF|registers[4][4], dual_issue_processor, 1
instance = comp, \RF|registers[5][4]~129 , RF|registers[5][4]~129, dual_issue_processor, 1
instance = comp, \RF|registers[5][4]_NEW1898 , RF|registers[5][4]_NEW1898, dual_issue_processor, 1
instance = comp, \RF|registers[5][4] , RF|registers[5][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~12 , RF|Mux91~12, dual_issue_processor, 1
instance = comp, \RF|Mux91~13 , RF|Mux91~13, dual_issue_processor, 1
instance = comp, \RF|Mux91~16 , RF|Mux91~16, dual_issue_processor, 1
instance = comp, \RF|Mux91~19 , RF|Mux91~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~4 , ID_EX_INST2_PIPE|readData1_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[4] , ID_EX_INST2_PIPE|readData1_EX_inst2[4], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux27~0 , Forward_A_inst2|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux27~1 , Forward_A_inst2|Mux27~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux27~2 , Forward_A_inst2|Mux27~2, dual_issue_processor, 1
instance = comp, \RF|registers[14][3]~104 , RF|registers[14][3]~104, dual_issue_processor, 1
instance = comp, \RF|registers[14][3]_NEW1948 , RF|registers[14][3]_NEW1948, dual_issue_processor, 1
instance = comp, \RF|registers[14][3] , RF|registers[14][3], dual_issue_processor, 1
instance = comp, \RF|registers[15][3]~107 , RF|registers[15][3]~107, dual_issue_processor, 1
instance = comp, \RF|registers[15][3]_NEW1942 , RF|registers[15][3]_NEW1942, dual_issue_processor, 1
instance = comp, \RF|registers[15][3] , RF|registers[15][3], dual_issue_processor, 1
instance = comp, \RF|registers[12][3]~106 , RF|registers[12][3]~106, dual_issue_processor, 1
instance = comp, \RF|registers[12][3]_NEW1944 , RF|registers[12][3]_NEW1944, dual_issue_processor, 1
instance = comp, \RF|registers[12][3] , RF|registers[12][3], dual_issue_processor, 1
instance = comp, \RF|registers[13][3]~105 , RF|registers[13][3]~105, dual_issue_processor, 1
instance = comp, \RF|registers[13][3]_NEW1946 , RF|registers[13][3]_NEW1946, dual_issue_processor, 1
instance = comp, \RF|registers[13][3] , RF|registers[13][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~17 , RF|Mux124~17, dual_issue_processor, 1
instance = comp, \RF|Mux124~18 , RF|Mux124~18, dual_issue_processor, 1
instance = comp, \RF|registers[11][3]~100 , RF|registers[11][3]~100, dual_issue_processor, 1
instance = comp, \RF|registers[11][3]_NEW1956 , RF|registers[11][3]_NEW1956, dual_issue_processor, 1
instance = comp, \RF|registers[11][3] , RF|registers[11][3], dual_issue_processor, 1
instance = comp, \RF|registers[10][3]~98 , RF|registers[10][3]~98, dual_issue_processor, 1
instance = comp, \RF|registers[10][3]_NEW1960 , RF|registers[10][3]_NEW1960, dual_issue_processor, 1
instance = comp, \RF|registers[10][3] , RF|registers[10][3], dual_issue_processor, 1
instance = comp, \RF|registers[8][3]~99 , RF|registers[8][3]~99, dual_issue_processor, 1
instance = comp, \RF|registers[8][3]_NEW1958 , RF|registers[8][3]_NEW1958, dual_issue_processor, 1
instance = comp, \RF|registers[8][3] , RF|registers[8][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~10 , RF|Mux124~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][3]~97 , RF|registers[9][3]~97, dual_issue_processor, 1
instance = comp, \RF|registers[9][3]_NEW1962 , RF|registers[9][3]_NEW1962, dual_issue_processor, 1
instance = comp, \RF|registers[9][3] , RF|registers[9][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~11 , RF|Mux124~11, dual_issue_processor, 1
instance = comp, \RF|registers[4][3]~95 , RF|registers[4][3]~95, dual_issue_processor, 1
instance = comp, \RF|registers[4][3]_NEW1966 , RF|registers[4][3]_NEW1966, dual_issue_processor, 1
instance = comp, \RF|registers[4][3] , RF|registers[4][3], dual_issue_processor, 1
instance = comp, \RF|registers[5][3]~94 , RF|registers[5][3]~94, dual_issue_processor, 1
instance = comp, \RF|registers[5][3]_NEW1968 , RF|registers[5][3]_NEW1968, dual_issue_processor, 1
instance = comp, \RF|registers[5][3] , RF|registers[5][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~12 , RF|Mux124~12, dual_issue_processor, 1
instance = comp, \RF|registers[6][3]~93 , RF|registers[6][3]~93, dual_issue_processor, 1
instance = comp, \RF|registers[6][3]_NEW1970 , RF|registers[6][3]_NEW1970, dual_issue_processor, 1
instance = comp, \RF|registers[6][3] , RF|registers[6][3], dual_issue_processor, 1
instance = comp, \RF|registers[7][3]~96 , RF|registers[7][3]~96, dual_issue_processor, 1
instance = comp, \RF|registers[7][3]_NEW1964 , RF|registers[7][3]_NEW1964, dual_issue_processor, 1
instance = comp, \RF|registers[7][3] , RF|registers[7][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~13 , RF|Mux124~13, dual_issue_processor, 1
instance = comp, \RF|registers[3][3]~103 , RF|registers[3][3]~103, dual_issue_processor, 1
instance = comp, \RF|registers[3][3]_NEW1954 , RF|registers[3][3]_NEW1954, dual_issue_processor, 1
instance = comp, \RF|registers[3][3] , RF|registers[3][3], dual_issue_processor, 1
instance = comp, \RF|registers[1][3]~101 , RF|registers[1][3]~101, dual_issue_processor, 1
instance = comp, \RF|registers[1][3]_NEW1952 , RF|registers[1][3]_NEW1952, dual_issue_processor, 1
instance = comp, \RF|registers[1][3] , RF|registers[1][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~14 , RF|Mux124~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][3]~102 , RF|registers[2][3]~102, dual_issue_processor, 1
instance = comp, \RF|registers[2][3]_NEW1950 , RF|registers[2][3]_NEW1950, dual_issue_processor, 1
instance = comp, \RF|registers[2][3] , RF|registers[2][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~15 , RF|Mux124~15, dual_issue_processor, 1
instance = comp, \RF|Mux124~16 , RF|Mux124~16, dual_issue_processor, 1
instance = comp, \RF|Mux124~19 , RF|Mux124~19, dual_issue_processor, 1
instance = comp, \RF|registers[29][3]~111 , RF|registers[29][3]~111, dual_issue_processor, 1
instance = comp, \RF|registers[29][3]_NEW1996 , RF|registers[29][3]_NEW1996, dual_issue_processor, 1
instance = comp, \RF|registers[29][3] , RF|registers[29][3], dual_issue_processor, 1
instance = comp, \RF|registers[17][3]~110 , RF|registers[17][3]~110, dual_issue_processor, 1
instance = comp, \RF|registers[17][3]_NEW1998 , RF|registers[17][3]_NEW1998, dual_issue_processor, 1
instance = comp, \RF|registers[17][3] , RF|registers[17][3], dual_issue_processor, 1
instance = comp, \RF|registers[21][3]~108 , RF|registers[21][3]~108, dual_issue_processor, 1
instance = comp, \RF|registers[21][3]_NEW2002 , RF|registers[21][3]_NEW2002, dual_issue_processor, 1
instance = comp, \RF|registers[21][3] , RF|registers[21][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~0 , RF|Mux124~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][3]~109 , RF|registers[25][3]~109, dual_issue_processor, 1
instance = comp, \RF|registers[25][3]_NEW2000 , RF|registers[25][3]_NEW2000, dual_issue_processor, 1
instance = comp, \RF|registers[25][3] , RF|registers[25][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~1 , RF|Mux124~1, dual_issue_processor, 1
instance = comp, \RF|registers[18][3]~114 , RF|registers[18][3]~114, dual_issue_processor, 1
instance = comp, \RF|registers[18][3]_NEW1990 , RF|registers[18][3]_NEW1990, dual_issue_processor, 1
instance = comp, \RF|registers[18][3] , RF|registers[18][3], dual_issue_processor, 1
instance = comp, \RF|registers[26][3]~112 , RF|registers[26][3]~112, dual_issue_processor, 1
instance = comp, \RF|registers[26][3]_NEW1994 , RF|registers[26][3]_NEW1994, dual_issue_processor, 1
instance = comp, \RF|registers[26][3] , RF|registers[26][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~2 , RF|Mux124~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][3]~115 , RF|registers[30][3]~115, dual_issue_processor, 1
instance = comp, \RF|registers[30][3]_NEW1988 , RF|registers[30][3]_NEW1988, dual_issue_processor, 1
instance = comp, \RF|registers[30][3] , RF|registers[30][3], dual_issue_processor, 1
instance = comp, \RF|registers[22][3]~113 , RF|registers[22][3]~113, dual_issue_processor, 1
instance = comp, \RF|registers[22][3]_NEW1992 , RF|registers[22][3]_NEW1992, dual_issue_processor, 1
instance = comp, \RF|registers[22][3] , RF|registers[22][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~3 , RF|Mux124~3, dual_issue_processor, 1
instance = comp, \RF|registers[16][3]~118 , RF|registers[16][3]~118, dual_issue_processor, 1
instance = comp, \RF|registers[16][3]_NEW1982 , RF|registers[16][3]_NEW1982, dual_issue_processor, 1
instance = comp, \RF|registers[16][3] , RF|registers[16][3], dual_issue_processor, 1
instance = comp, \RF|registers[24][3]~116 , RF|registers[24][3]~116, dual_issue_processor, 1
instance = comp, \RF|registers[24][3]_NEW1986 , RF|registers[24][3]_NEW1986, dual_issue_processor, 1
instance = comp, \RF|registers[24][3] , RF|registers[24][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~4 , RF|Mux124~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][3]~119 , RF|registers[28][3]~119, dual_issue_processor, 1
instance = comp, \RF|registers[28][3]_NEW1980 , RF|registers[28][3]_NEW1980, dual_issue_processor, 1
instance = comp, \RF|registers[28][3] , RF|registers[28][3], dual_issue_processor, 1
instance = comp, \RF|registers[20][3]~117 , RF|registers[20][3]~117, dual_issue_processor, 1
instance = comp, \RF|registers[20][3]_NEW1984 , RF|registers[20][3]_NEW1984, dual_issue_processor, 1
instance = comp, \RF|registers[20][3] , RF|registers[20][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~5 , RF|Mux124~5, dual_issue_processor, 1
instance = comp, \RF|Mux124~6 , RF|Mux124~6, dual_issue_processor, 1
instance = comp, \RF|registers[19][3]~122 , RF|registers[19][3]~122, dual_issue_processor, 1
instance = comp, \RF|registers[19][3]_NEW1974 , RF|registers[19][3]_NEW1974, dual_issue_processor, 1
instance = comp, \RF|registers[19][3] , RF|registers[19][3], dual_issue_processor, 1
instance = comp, \RF|registers[23][3]~120 , RF|registers[23][3]~120, dual_issue_processor, 1
instance = comp, \RF|registers[23][3]_NEW1978 , RF|registers[23][3]_NEW1978, dual_issue_processor, 1
instance = comp, \RF|registers[23][3] , RF|registers[23][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~7 , RF|Mux124~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][3]~121 , RF|registers[27][3]~121, dual_issue_processor, 1
instance = comp, \RF|registers[27][3]_NEW1976 , RF|registers[27][3]_NEW1976, dual_issue_processor, 1
instance = comp, \RF|registers[27][3] , RF|registers[27][3], dual_issue_processor, 1
instance = comp, \RF|registers[31][3]~123 , RF|registers[31][3]~123, dual_issue_processor, 1
instance = comp, \RF|registers[31][3]_NEW1972 , RF|registers[31][3]_NEW1972, dual_issue_processor, 1
instance = comp, \RF|registers[31][3] , RF|registers[31][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~8 , RF|Mux124~8, dual_issue_processor, 1
instance = comp, \RF|Mux124~9 , RF|Mux124~9, dual_issue_processor, 1
instance = comp, \RF|Mux124~20 , RF|Mux124~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[3] , ID_EX_INST2_PIPE|readData2_EX_inst2[3], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux28~0 , Forward_B_inst2|Mux28~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux28~1 , Forward_B_inst2|Mux28~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~12 , ID_EX_INST2_PIPE|Imm_EX_inst2~12, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[3] , ID_EX_INST2_PIPE|Imm_EX_inst2[3], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[3]~46 , Final_Alu_inst2_B_Src|out[3]~46, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[3]~47 , Final_Alu_inst2_B_Src|out[3]~47, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~55 , EX_MEM_INST2_PIPE|AluOutMem_inst2~55, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~15 , ID_EX_INST2_PIPE|Imm_EX_inst2~15, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[0] , ID_EX_INST2_PIPE|Imm_EX_inst2[0], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[0]~52 , Final_Alu_inst2_B_Src|out[0]~52, dual_issue_processor, 1
instance = comp, \RF|registers[18][0]~21 , RF|registers[18][0]~21, dual_issue_processor, 1
instance = comp, \RF|registers[18][0]_NEW2176 , RF|registers[18][0]_NEW2176, dual_issue_processor, 1
instance = comp, \RF|registers[18][0] , RF|registers[18][0], dual_issue_processor, 1
instance = comp, \RF|registers[22][0]~19 , RF|registers[22][0]~19, dual_issue_processor, 1
instance = comp, \RF|registers[22][0]_NEW2180 , RF|registers[22][0]_NEW2180, dual_issue_processor, 1
instance = comp, \RF|registers[22][0] , RF|registers[22][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~2 , RF|Mux127~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][0]~20 , RF|registers[26][0]~20, dual_issue_processor, 1
instance = comp, \RF|registers[26][0]_NEW2178 , RF|registers[26][0]_NEW2178, dual_issue_processor, 1
instance = comp, \RF|registers[26][0] , RF|registers[26][0], dual_issue_processor, 1
instance = comp, \RF|registers[30][0]~22 , RF|registers[30][0]~22, dual_issue_processor, 1
instance = comp, \RF|registers[30][0]_NEW2174 , RF|registers[30][0]_NEW2174, dual_issue_processor, 1
instance = comp, \RF|registers[30][0] , RF|registers[30][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~3 , RF|Mux127~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][0]~24 , RF|registers[24][0]~24, dual_issue_processor, 1
instance = comp, \RF|registers[24][0]_NEW2170 , RF|registers[24][0]_NEW2170, dual_issue_processor, 1
instance = comp, \RF|registers[24][0] , RF|registers[24][0], dual_issue_processor, 1
instance = comp, \RF|registers[28][0]~26 , RF|registers[28][0]~26, dual_issue_processor, 1
instance = comp, \RF|registers[28][0]_NEW2166 , RF|registers[28][0]_NEW2166, dual_issue_processor, 1
instance = comp, \RF|registers[28][0] , RF|registers[28][0], dual_issue_processor, 1
instance = comp, \RF|registers[16][0]~25 , RF|registers[16][0]~25, dual_issue_processor, 1
instance = comp, \RF|registers[16][0]_NEW2168 , RF|registers[16][0]_NEW2168, dual_issue_processor, 1
instance = comp, \RF|registers[16][0] , RF|registers[16][0], dual_issue_processor, 1
instance = comp, \RF|registers[20][0]~23 , RF|registers[20][0]~23, dual_issue_processor, 1
instance = comp, \RF|registers[20][0]_NEW2172 , RF|registers[20][0]_NEW2172, dual_issue_processor, 1
instance = comp, \RF|registers[20][0] , RF|registers[20][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~4 , RF|Mux127~4, dual_issue_processor, 1
instance = comp, \RF|Mux127~5 , RF|Mux127~5, dual_issue_processor, 1
instance = comp, \RF|Mux127~6 , RF|Mux127~6, dual_issue_processor, 1
instance = comp, \RF|registers[25][0]~15 , RF|registers[25][0]~15, dual_issue_processor, 1
instance = comp, \RF|registers[25][0]_NEW2188 , RF|registers[25][0]_NEW2188, dual_issue_processor, 1
instance = comp, \RF|registers[25][0] , RF|registers[25][0], dual_issue_processor, 1
instance = comp, \RF|registers[17][0]~17 , RF|registers[17][0]~17, dual_issue_processor, 1
instance = comp, \RF|registers[17][0]_NEW2184 , RF|registers[17][0]_NEW2184, dual_issue_processor, 1
instance = comp, \RF|registers[17][0] , RF|registers[17][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~0 , RF|Mux127~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][0]~18 , RF|registers[29][0]~18, dual_issue_processor, 1
instance = comp, \RF|registers[29][0]_NEW2182 , RF|registers[29][0]_NEW2182, dual_issue_processor, 1
instance = comp, \RF|registers[29][0] , RF|registers[29][0], dual_issue_processor, 1
instance = comp, \RF|registers[21][0]~16 , RF|registers[21][0]~16, dual_issue_processor, 1
instance = comp, \RF|registers[21][0]_NEW2186 , RF|registers[21][0]_NEW2186, dual_issue_processor, 1
instance = comp, \RF|registers[21][0] , RF|registers[21][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~1 , RF|Mux127~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][0]~30 , RF|registers[31][0]~30, dual_issue_processor, 1
instance = comp, \RF|registers[31][0]_NEW2158 , RF|registers[31][0]_NEW2158, dual_issue_processor, 1
instance = comp, \RF|registers[31][0] , RF|registers[31][0], dual_issue_processor, 1
instance = comp, \RF|registers[27][0]~27 , RF|registers[27][0]~27, dual_issue_processor, 1
instance = comp, \RF|registers[27][0]_NEW2164 , RF|registers[27][0]_NEW2164, dual_issue_processor, 1
instance = comp, \RF|registers[27][0] , RF|registers[27][0], dual_issue_processor, 1
instance = comp, \RF|registers[19][0]~29 , RF|registers[19][0]~29, dual_issue_processor, 1
instance = comp, \RF|registers[19][0]_NEW2160 , RF|registers[19][0]_NEW2160, dual_issue_processor, 1
instance = comp, \RF|registers[19][0] , RF|registers[19][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~7 , RF|Mux127~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][0]~28 , RF|registers[23][0]~28, dual_issue_processor, 1
instance = comp, \RF|registers[23][0]_NEW2162 , RF|registers[23][0]_NEW2162, dual_issue_processor, 1
instance = comp, \RF|registers[23][0] , RF|registers[23][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~8 , RF|Mux127~8, dual_issue_processor, 1
instance = comp, \RF|Mux127~9 , RF|Mux127~9, dual_issue_processor, 1
instance = comp, \RF|registers[6][0]~4 , RF|registers[6][0]~4, dual_issue_processor, 1
instance = comp, \RF|registers[6][0]_NEW2148 , RF|registers[6][0]_NEW2148, dual_issue_processor, 1
instance = comp, \RF|registers[6][0] , RF|registers[6][0], dual_issue_processor, 1
instance = comp, \RF|registers[4][0]~6 , RF|registers[4][0]~6, dual_issue_processor, 1
instance = comp, \RF|registers[4][0]_NEW2144 , RF|registers[4][0]_NEW2144, dual_issue_processor, 1
instance = comp, \RF|registers[4][0] , RF|registers[4][0], dual_issue_processor, 1
instance = comp, \RF|registers[5][0]~5 , RF|registers[5][0]~5, dual_issue_processor, 1
instance = comp, \RF|registers[5][0]_NEW2146 , RF|registers[5][0]_NEW2146, dual_issue_processor, 1
instance = comp, \RF|registers[5][0] , RF|registers[5][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~10 , RF|Mux127~10, dual_issue_processor, 1
instance = comp, \RF|registers[7][0]~7 , RF|registers[7][0]~7, dual_issue_processor, 1
instance = comp, \RF|registers[7][0]_NEW2142 , RF|registers[7][0]_NEW2142, dual_issue_processor, 1
instance = comp, \RF|registers[7][0] , RF|registers[7][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~11 , RF|Mux127~11, dual_issue_processor, 1
instance = comp, \RF|registers[13][0]~12 , RF|registers[13][0]~12, dual_issue_processor, 1
instance = comp, \RF|registers[13][0]_NEW2132 , RF|registers[13][0]_NEW2132, dual_issue_processor, 1
instance = comp, \RF|registers[13][0] , RF|registers[13][0], dual_issue_processor, 1
instance = comp, \RF|registers[12][0]~13 , RF|registers[12][0]~13, dual_issue_processor, 1
instance = comp, \RF|registers[12][0]_NEW2130 , RF|registers[12][0]_NEW2130, dual_issue_processor, 1
instance = comp, \RF|registers[12][0] , RF|registers[12][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~17 , RF|Mux127~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][0]~11 , RF|registers[14][0]~11, dual_issue_processor, 1
instance = comp, \RF|registers[14][0]_NEW2134 , RF|registers[14][0]_NEW2134, dual_issue_processor, 1
instance = comp, \RF|registers[14][0] , RF|registers[14][0], dual_issue_processor, 1
instance = comp, \RF|registers[15][0]~14 , RF|registers[15][0]~14, dual_issue_processor, 1
instance = comp, \RF|registers[15][0]_NEW2128 , RF|registers[15][0]_NEW2128, dual_issue_processor, 1
instance = comp, \RF|registers[15][0] , RF|registers[15][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~18 , RF|Mux127~18, dual_issue_processor, 1
instance = comp, \RF|registers[2][0]~9 , RF|registers[2][0]~9, dual_issue_processor, 1
instance = comp, \RF|registers[2][0]_NEW2136 , RF|registers[2][0]_NEW2136, dual_issue_processor, 1
instance = comp, \RF|registers[2][0] , RF|registers[2][0], dual_issue_processor, 1
instance = comp, \RF|registers[3][0]~10 , RF|registers[3][0]~10, dual_issue_processor, 1
instance = comp, \RF|registers[3][0]_NEW2140 , RF|registers[3][0]_NEW2140, dual_issue_processor, 1
instance = comp, \RF|registers[3][0] , RF|registers[3][0], dual_issue_processor, 1
instance = comp, \RF|registers[1][0]~8 , RF|registers[1][0]~8, dual_issue_processor, 1
instance = comp, \RF|registers[1][0]_NEW2138 , RF|registers[1][0]_NEW2138, dual_issue_processor, 1
instance = comp, \RF|registers[1][0] , RF|registers[1][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~14 , RF|Mux127~14, dual_issue_processor, 1
instance = comp, \RF|Mux127~15 , RF|Mux127~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][0]~0 , RF|registers[9][0]~0, dual_issue_processor, 1
instance = comp, \RF|registers[9][0]_NEW2156 , RF|registers[9][0]_NEW2156, dual_issue_processor, 1
instance = comp, \RF|registers[9][0] , RF|registers[9][0], dual_issue_processor, 1
instance = comp, \RF|registers[11][0]~3 , RF|registers[11][0]~3, dual_issue_processor, 1
instance = comp, \RF|registers[11][0]_NEW2150 , RF|registers[11][0]_NEW2150, dual_issue_processor, 1
instance = comp, \RF|registers[11][0] , RF|registers[11][0], dual_issue_processor, 1
instance = comp, \RF|registers[8][0]~2 , RF|registers[8][0]~2, dual_issue_processor, 1
instance = comp, \RF|registers[8][0]_NEW2152 , RF|registers[8][0]_NEW2152, dual_issue_processor, 1
instance = comp, \RF|registers[8][0] , RF|registers[8][0], dual_issue_processor, 1
instance = comp, \RF|registers[10][0]~1 , RF|registers[10][0]~1, dual_issue_processor, 1
instance = comp, \RF|registers[10][0]_NEW2154 , RF|registers[10][0]_NEW2154, dual_issue_processor, 1
instance = comp, \RF|registers[10][0] , RF|registers[10][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~12 , RF|Mux127~12, dual_issue_processor, 1
instance = comp, \RF|Mux127~13 , RF|Mux127~13, dual_issue_processor, 1
instance = comp, \RF|Mux127~16 , RF|Mux127~16, dual_issue_processor, 1
instance = comp, \RF|Mux127~19 , RF|Mux127~19, dual_issue_processor, 1
instance = comp, \RF|Mux127~20 , RF|Mux127~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[0] , ID_EX_INST2_PIPE|readData2_EX_inst2[0], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux31~0 , Forward_B_inst2|Mux31~0, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[0]~6 , FU|forwardA_inst1[0]~6, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[0]~6_NEW_REG2644 , FU|forwardA_inst1[0]~6_NEW_REG2644, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[10]~32 , Final_Alu_inst2_B_Src|out[10]~32, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[10]~33 , Final_Alu_inst2_B_Src|out[10]~33, dual_issue_processor, 1
instance = comp, \RF|registers[23][9]~307 , RF|registers[23][9]~307, dual_issue_processor, 1
instance = comp, \RF|registers[23][9]_NEW1604 , RF|registers[23][9]_NEW1604, dual_issue_processor, 1
instance = comp, \RF|registers[23][9] , RF|registers[23][9], dual_issue_processor, 1
instance = comp, \RF|registers[19][9]~308 , RF|registers[19][9]~308, dual_issue_processor, 1
instance = comp, \RF|registers[19][9]_NEW1602 , RF|registers[19][9]_NEW1602, dual_issue_processor, 1
instance = comp, \RF|registers[19][9] , RF|registers[19][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~7 , RF|Mux86~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][9]~306 , RF|registers[27][9]~306, dual_issue_processor, 1
instance = comp, \RF|registers[27][9]_NEW1606 , RF|registers[27][9]_NEW1606, dual_issue_processor, 1
instance = comp, \RF|registers[27][9] , RF|registers[27][9], dual_issue_processor, 1
instance = comp, \RF|registers[31][9]~309 , RF|registers[31][9]~309, dual_issue_processor, 1
instance = comp, \RF|registers[31][9]_NEW1600 , RF|registers[31][9]_NEW1600, dual_issue_processor, 1
instance = comp, \RF|registers[31][9] , RF|registers[31][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~8 , RF|Mux86~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][9]~294 , RF|registers[25][9]~294, dual_issue_processor, 1
instance = comp, \RF|registers[25][9]_NEW1630 , RF|registers[25][9]_NEW1630, dual_issue_processor, 1
instance = comp, \RF|registers[25][9] , RF|registers[25][9], dual_issue_processor, 1
instance = comp, \RF|registers[17][9]~296 , RF|registers[17][9]~296, dual_issue_processor, 1
instance = comp, \RF|registers[17][9]_NEW1626 , RF|registers[17][9]_NEW1626, dual_issue_processor, 1
instance = comp, \RF|registers[17][9] , RF|registers[17][9], dual_issue_processor, 1
instance = comp, \RF|registers[21][9]~295 , RF|registers[21][9]~295, dual_issue_processor, 1
instance = comp, \RF|registers[21][9]_NEW1628 , RF|registers[21][9]_NEW1628, dual_issue_processor, 1
instance = comp, \RF|registers[21][9] , RF|registers[21][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~0 , RF|Mux86~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][9]~297 , RF|registers[29][9]~297, dual_issue_processor, 1
instance = comp, \RF|registers[29][9]_NEW1624 , RF|registers[29][9]_NEW1624, dual_issue_processor, 1
instance = comp, \RF|registers[29][9] , RF|registers[29][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~1 , RF|Mux86~1, dual_issue_processor, 1
instance = comp, \RF|registers[20][9]~302 , RF|registers[20][9]~302, dual_issue_processor, 1
instance = comp, \RF|registers[20][9]_NEW1614 , RF|registers[20][9]_NEW1614, dual_issue_processor, 1
instance = comp, \RF|registers[20][9] , RF|registers[20][9], dual_issue_processor, 1
instance = comp, \RF|registers[24][9]~303 , RF|registers[24][9]~303, dual_issue_processor, 1
instance = comp, \RF|registers[24][9]_NEW1612 , RF|registers[24][9]_NEW1612, dual_issue_processor, 1
instance = comp, \RF|registers[24][9] , RF|registers[24][9], dual_issue_processor, 1
instance = comp, \RF|registers[16][9]~304 , RF|registers[16][9]~304, dual_issue_processor, 1
instance = comp, \RF|registers[16][9]_NEW1610 , RF|registers[16][9]_NEW1610, dual_issue_processor, 1
instance = comp, \RF|registers[16][9] , RF|registers[16][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~4 , RF|Mux86~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][9]~305 , RF|registers[28][9]~305, dual_issue_processor, 1
instance = comp, \RF|registers[28][9]_NEW1608 , RF|registers[28][9]_NEW1608, dual_issue_processor, 1
instance = comp, \RF|registers[28][9] , RF|registers[28][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~5 , RF|Mux86~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][9]~301 , RF|registers[30][9]~301, dual_issue_processor, 1
instance = comp, \RF|registers[30][9]_NEW1616 , RF|registers[30][9]_NEW1616, dual_issue_processor, 1
instance = comp, \RF|registers[30][9] , RF|registers[30][9], dual_issue_processor, 1
instance = comp, \RF|registers[22][9]~298 , RF|registers[22][9]~298, dual_issue_processor, 1
instance = comp, \RF|registers[22][9]_NEW1622 , RF|registers[22][9]_NEW1622, dual_issue_processor, 1
instance = comp, \RF|registers[22][9] , RF|registers[22][9], dual_issue_processor, 1
instance = comp, \RF|registers[18][9]~300 , RF|registers[18][9]~300, dual_issue_processor, 1
instance = comp, \RF|registers[18][9]_NEW1618 , RF|registers[18][9]_NEW1618, dual_issue_processor, 1
instance = comp, \RF|registers[18][9] , RF|registers[18][9], dual_issue_processor, 1
instance = comp, \RF|registers[26][9]~299 , RF|registers[26][9]~299, dual_issue_processor, 1
instance = comp, \RF|registers[26][9]_NEW1620 , RF|registers[26][9]_NEW1620, dual_issue_processor, 1
instance = comp, \RF|registers[26][9] , RF|registers[26][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~2 , RF|Mux86~2, dual_issue_processor, 1
instance = comp, \RF|Mux86~3 , RF|Mux86~3, dual_issue_processor, 1
instance = comp, \RF|Mux86~6 , RF|Mux86~6, dual_issue_processor, 1
instance = comp, \RF|Mux86~9 , RF|Mux86~9, dual_issue_processor, 1
instance = comp, \RF|registers[4][9]~285 , RF|registers[4][9]~285, dual_issue_processor, 1
instance = comp, \RF|registers[4][9]_NEW1586 , RF|registers[4][9]_NEW1586, dual_issue_processor, 1
instance = comp, \RF|registers[4][9] , RF|registers[4][9], dual_issue_processor, 1
instance = comp, \RF|registers[5][9]~284 , RF|registers[5][9]~284, dual_issue_processor, 1
instance = comp, \RF|registers[5][9]_NEW1588 , RF|registers[5][9]_NEW1588, dual_issue_processor, 1
instance = comp, \RF|registers[5][9] , RF|registers[5][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~12 , RF|Mux86~12, dual_issue_processor, 1
instance = comp, \RF|registers[6][9]~283 , RF|registers[6][9]~283, dual_issue_processor, 1
instance = comp, \RF|registers[6][9]_NEW1590 , RF|registers[6][9]_NEW1590, dual_issue_processor, 1
instance = comp, \RF|registers[6][9] , RF|registers[6][9], dual_issue_processor, 1
instance = comp, \RF|registers[7][9]~286 , RF|registers[7][9]~286, dual_issue_processor, 1
instance = comp, \RF|registers[7][9]_NEW1584 , RF|registers[7][9]_NEW1584, dual_issue_processor, 1
instance = comp, \RF|registers[7][9] , RF|registers[7][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~13 , RF|Mux86~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][9]~288 , RF|registers[2][9]~288, dual_issue_processor, 1
instance = comp, \RF|registers[2][9]_NEW1578 , RF|registers[2][9]_NEW1578, dual_issue_processor, 1
instance = comp, \RF|registers[2][9] , RF|registers[2][9], dual_issue_processor, 1
instance = comp, \RF|registers[3][9]~289 , RF|registers[3][9]~289, dual_issue_processor, 1
instance = comp, \RF|registers[3][9]_NEW1582 , RF|registers[3][9]_NEW1582, dual_issue_processor, 1
instance = comp, \RF|registers[3][9] , RF|registers[3][9], dual_issue_processor, 1
instance = comp, \RF|registers[1][9]~287 , RF|registers[1][9]~287, dual_issue_processor, 1
instance = comp, \RF|registers[1][9]_NEW1580 , RF|registers[1][9]_NEW1580, dual_issue_processor, 1
instance = comp, \RF|registers[1][9] , RF|registers[1][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~14 , RF|Mux86~14, dual_issue_processor, 1
instance = comp, \RF|Mux86~15 , RF|Mux86~15, dual_issue_processor, 1
instance = comp, \RF|Mux86~16 , RF|Mux86~16, dual_issue_processor, 1
instance = comp, \RF|registers[11][9]~282 , RF|registers[11][9]~282, dual_issue_processor, 1
instance = comp, \RF|registers[11][9]_NEW1592 , RF|registers[11][9]_NEW1592, dual_issue_processor, 1
instance = comp, \RF|registers[11][9] , RF|registers[11][9], dual_issue_processor, 1
instance = comp, \RF|registers[9][9]~279 , RF|registers[9][9]~279, dual_issue_processor, 1
instance = comp, \RF|registers[9][9]_NEW1598 , RF|registers[9][9]_NEW1598, dual_issue_processor, 1
instance = comp, \RF|registers[9][9] , RF|registers[9][9], dual_issue_processor, 1
instance = comp, \RF|registers[8][9]~281 , RF|registers[8][9]~281, dual_issue_processor, 1
instance = comp, \RF|registers[8][9]_NEW1594 , RF|registers[8][9]_NEW1594, dual_issue_processor, 1
instance = comp, \RF|registers[8][9] , RF|registers[8][9], dual_issue_processor, 1
instance = comp, \RF|registers[10][9]~280 , RF|registers[10][9]~280, dual_issue_processor, 1
instance = comp, \RF|registers[10][9]_NEW1596 , RF|registers[10][9]_NEW1596, dual_issue_processor, 1
instance = comp, \RF|registers[10][9] , RF|registers[10][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~10 , RF|Mux86~10, dual_issue_processor, 1
instance = comp, \RF|Mux86~11 , RF|Mux86~11, dual_issue_processor, 1
instance = comp, \RF|registers[15][9]~293 , RF|registers[15][9]~293, dual_issue_processor, 1
instance = comp, \RF|registers[15][9]_NEW1570 , RF|registers[15][9]_NEW1570, dual_issue_processor, 1
instance = comp, \RF|registers[15][9] , RF|registers[15][9], dual_issue_processor, 1
instance = comp, \RF|registers[12][9]~292 , RF|registers[12][9]~292, dual_issue_processor, 1
instance = comp, \RF|registers[12][9]_NEW1572 , RF|registers[12][9]_NEW1572, dual_issue_processor, 1
instance = comp, \RF|registers[12][9] , RF|registers[12][9], dual_issue_processor, 1
instance = comp, \RF|registers[13][9]~291 , RF|registers[13][9]~291, dual_issue_processor, 1
instance = comp, \RF|registers[13][9]_NEW1574 , RF|registers[13][9]_NEW1574, dual_issue_processor, 1
instance = comp, \RF|registers[13][9] , RF|registers[13][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~17 , RF|Mux86~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][9]~290 , RF|registers[14][9]~290, dual_issue_processor, 1
instance = comp, \RF|registers[14][9]_NEW1576 , RF|registers[14][9]_NEW1576, dual_issue_processor, 1
instance = comp, \RF|registers[14][9] , RF|registers[14][9], dual_issue_processor, 1
instance = comp, \RF|Mux86~18 , RF|Mux86~18, dual_issue_processor, 1
instance = comp, \RF|Mux86~19 , RF|Mux86~19, dual_issue_processor, 1
instance = comp, \RF|Mux86~20 , RF|Mux86~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[9] , ID_EX_INST2_PIPE|readData1_EX_inst2[9], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux22~2_RESYN2712 , Forward_A_inst2|Mux22~2_RESYN2712, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux22~2_RESYN2710 , Forward_A_inst2|Mux22~2_RESYN2710, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux22~2_RESYN2714 , Forward_A_inst2|Mux22~2_RESYN2714, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux22~2 , Forward_A_inst2|Mux22~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[8]~36 , Final_Alu_inst2_B_Src|out[8]~36, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~57 , ALU_2|ShiftRight0~57, dual_issue_processor, 1
instance = comp, \RF|Mux100~7 , RF|Mux100~7, dual_issue_processor, 1
instance = comp, \RF|Mux100~8 , RF|Mux100~8, dual_issue_processor, 1
instance = comp, \RF|Mux100~4 , RF|Mux100~4, dual_issue_processor, 1
instance = comp, \RF|Mux100~5 , RF|Mux100~5, dual_issue_processor, 1
instance = comp, \RF|Mux100~2 , RF|Mux100~2, dual_issue_processor, 1
instance = comp, \RF|Mux100~3 , RF|Mux100~3, dual_issue_processor, 1
instance = comp, \RF|Mux100~6 , RF|Mux100~6, dual_issue_processor, 1
instance = comp, \RF|Mux100~0 , RF|Mux100~0, dual_issue_processor, 1
instance = comp, \RF|Mux100~1 , RF|Mux100~1, dual_issue_processor, 1
instance = comp, \RF|Mux100~9 , RF|Mux100~9, dual_issue_processor, 1
instance = comp, \RF|Mux100~12 , RF|Mux100~12, dual_issue_processor, 1
instance = comp, \RF|Mux100~13 , RF|Mux100~13, dual_issue_processor, 1
instance = comp, \RF|Mux100~14 , RF|Mux100~14, dual_issue_processor, 1
instance = comp, \RF|Mux100~15 , RF|Mux100~15, dual_issue_processor, 1
instance = comp, \RF|Mux100~16 , RF|Mux100~16, dual_issue_processor, 1
instance = comp, \RF|Mux100~17 , RF|Mux100~17, dual_issue_processor, 1
instance = comp, \RF|Mux100~18 , RF|Mux100~18, dual_issue_processor, 1
instance = comp, \RF|Mux100~10 , RF|Mux100~10, dual_issue_processor, 1
instance = comp, \RF|Mux100~11 , RF|Mux100~11, dual_issue_processor, 1
instance = comp, \RF|Mux100~19 , RF|Mux100~19, dual_issue_processor, 1
instance = comp, \RF|Mux100~20 , RF|Mux100~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[27] , ID_EX_INST2_PIPE|readData2_EX_inst2[27], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux4~0 , Forward_B_inst2|Mux4~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux4~1 , Forward_B_inst2|Mux4~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux4~2 , Forward_B_inst2|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~5 , ALU_1|Mux30~5, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[18]~24 , Final_Alu_inst2_B_Src|out[18]~24, dual_issue_processor, 1
instance = comp, \RF|registers[29][18]~576 , RF|registers[29][18]~576, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[18] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[18], dual_issue_processor, 1
instance = comp, \RF|registers[1][18]~566 , RF|registers[1][18]~566, dual_issue_processor, 1
instance = comp, \RF|registers[1][18]_NEW1022 , RF|registers[1][18]_NEW1022, dual_issue_processor, 1
instance = comp, \RF|registers[1][18] , RF|registers[1][18], dual_issue_processor, 1
instance = comp, \RF|registers[3][18]~568 , RF|registers[3][18]~568, dual_issue_processor, 1
instance = comp, \RF|registers[3][18]_NEW1024 , RF|registers[3][18]_NEW1024, dual_issue_processor, 1
instance = comp, \RF|registers[3][18] , RF|registers[3][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~14 , RF|Mux109~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][18]~567 , RF|registers[2][18]~567, dual_issue_processor, 1
instance = comp, \RF|registers[2][18]_NEW1020 , RF|registers[2][18]_NEW1020, dual_issue_processor, 1
instance = comp, \RF|registers[2][18] , RF|registers[2][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~15 , RF|Mux109~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][18]~562 , RF|registers[9][18]~562, dual_issue_processor, 1
instance = comp, \RF|registers[9][18]_NEW1032 , RF|registers[9][18]_NEW1032, dual_issue_processor, 1
instance = comp, \RF|registers[9][18] , RF|registers[9][18], dual_issue_processor, 1
instance = comp, \RF|registers[8][18]~564 , RF|registers[8][18]~564, dual_issue_processor, 1
instance = comp, \RF|registers[8][18]_NEW1028 , RF|registers[8][18]_NEW1028, dual_issue_processor, 1
instance = comp, \RF|registers[8][18] , RF|registers[8][18], dual_issue_processor, 1
instance = comp, \RF|registers[10][18]~563 , RF|registers[10][18]~563, dual_issue_processor, 1
instance = comp, \RF|registers[10][18]_NEW1030 , RF|registers[10][18]_NEW1030, dual_issue_processor, 1
instance = comp, \RF|registers[10][18] , RF|registers[10][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~12 , RF|Mux109~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][18]~565 , RF|registers[11][18]~565, dual_issue_processor, 1
instance = comp, \RF|registers[11][18]_NEW1026 , RF|registers[11][18]_NEW1026, dual_issue_processor, 1
instance = comp, \RF|registers[11][18] , RF|registers[11][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~13 , RF|Mux109~13, dual_issue_processor, 1
instance = comp, \RF|Mux109~16 , RF|Mux109~16, dual_issue_processor, 1
instance = comp, \RF|registers[5][18]~559 , RF|registers[5][18]~559, dual_issue_processor, 1
instance = comp, \RF|registers[5][18]_NEW1038 , RF|registers[5][18]_NEW1038, dual_issue_processor, 1
instance = comp, \RF|registers[5][18] , RF|registers[5][18], dual_issue_processor, 1
instance = comp, \RF|registers[4][18]~560 , RF|registers[4][18]~560, dual_issue_processor, 1
instance = comp, \RF|registers[4][18]_NEW1036 , RF|registers[4][18]_NEW1036, dual_issue_processor, 1
instance = comp, \RF|registers[4][18] , RF|registers[4][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~10 , RF|Mux109~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][18]~558 , RF|registers[6][18]~558, dual_issue_processor, 1
instance = comp, \RF|registers[6][18]_NEW1040 , RF|registers[6][18]_NEW1040, dual_issue_processor, 1
instance = comp, \RF|registers[6][18] , RF|registers[6][18], dual_issue_processor, 1
instance = comp, \RF|registers[7][18]~561 , RF|registers[7][18]~561, dual_issue_processor, 1
instance = comp, \RF|registers[7][18]_NEW1034 , RF|registers[7][18]_NEW1034, dual_issue_processor, 1
instance = comp, \RF|registers[7][18] , RF|registers[7][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~11 , RF|Mux109~11, dual_issue_processor, 1
instance = comp, \RF|registers[15][18]~572 , RF|registers[15][18]~572, dual_issue_processor, 1
instance = comp, \RF|registers[15][18]_NEW1012 , RF|registers[15][18]_NEW1012, dual_issue_processor, 1
instance = comp, \RF|registers[15][18] , RF|registers[15][18], dual_issue_processor, 1
instance = comp, \RF|registers[14][18]~569 , RF|registers[14][18]~569, dual_issue_processor, 1
instance = comp, \RF|registers[14][18]_NEW1018 , RF|registers[14][18]_NEW1018, dual_issue_processor, 1
instance = comp, \RF|registers[14][18] , RF|registers[14][18], dual_issue_processor, 1
instance = comp, \RF|registers[12][18]~571 , RF|registers[12][18]~571, dual_issue_processor, 1
instance = comp, \RF|registers[12][18]_NEW1014 , RF|registers[12][18]_NEW1014, dual_issue_processor, 1
instance = comp, \RF|registers[12][18] , RF|registers[12][18], dual_issue_processor, 1
instance = comp, \RF|registers[13][18]~570 , RF|registers[13][18]~570, dual_issue_processor, 1
instance = comp, \RF|registers[13][18]_NEW1016 , RF|registers[13][18]_NEW1016, dual_issue_processor, 1
instance = comp, \RF|registers[13][18] , RF|registers[13][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~17 , RF|Mux109~17, dual_issue_processor, 1
instance = comp, \RF|Mux109~18 , RF|Mux109~18, dual_issue_processor, 1
instance = comp, \RF|Mux109~19 , RF|Mux109~19, dual_issue_processor, 1
instance = comp, \RF|registers[21][18]~573 , RF|registers[21][18]~573, dual_issue_processor, 1
instance = comp, \RF|registers[21][18]_NEW1072 , RF|registers[21][18]_NEW1072, dual_issue_processor, 1
instance = comp, \RF|registers[21][18] , RF|registers[21][18], dual_issue_processor, 1
instance = comp, \RF|registers[17][18]~575 , RF|registers[17][18]~575, dual_issue_processor, 1
instance = comp, \RF|registers[17][18]_NEW1068 , RF|registers[17][18]_NEW1068, dual_issue_processor, 1
instance = comp, \RF|registers[17][18] , RF|registers[17][18], dual_issue_processor, 1
instance = comp, \RF|registers[25][18]~574 , RF|registers[25][18]~574, dual_issue_processor, 1
instance = comp, \RF|registers[25][18]_NEW1070 , RF|registers[25][18]_NEW1070, dual_issue_processor, 1
instance = comp, \RF|registers[25][18] , RF|registers[25][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~0 , RF|Mux109~0, dual_issue_processor, 1
instance = comp, \RF|Mux109~1 , RF|Mux109~1, dual_issue_processor, 1
instance = comp, \RF|registers[28][18]~584 , RF|registers[28][18]~584, dual_issue_processor, 1
instance = comp, \RF|registers[28][18]_NEW1050 , RF|registers[28][18]_NEW1050, dual_issue_processor, 1
instance = comp, \RF|registers[28][18] , RF|registers[28][18], dual_issue_processor, 1
instance = comp, \RF|registers[20][18]~582 , RF|registers[20][18]~582, dual_issue_processor, 1
instance = comp, \RF|registers[20][18]_NEW1054 , RF|registers[20][18]_NEW1054, dual_issue_processor, 1
instance = comp, \RF|registers[20][18] , RF|registers[20][18], dual_issue_processor, 1
instance = comp, \RF|registers[16][18]~583 , RF|registers[16][18]~583, dual_issue_processor, 1
instance = comp, \RF|registers[16][18]_NEW1052 , RF|registers[16][18]_NEW1052, dual_issue_processor, 1
instance = comp, \RF|registers[16][18] , RF|registers[16][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~4 , RF|Mux109~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][18]~581 , RF|registers[24][18]~581, dual_issue_processor, 1
instance = comp, \RF|registers[24][18]_NEW1056 , RF|registers[24][18]_NEW1056, dual_issue_processor, 1
instance = comp, \RF|registers[24][18] , RF|registers[24][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~5 , RF|Mux109~5, dual_issue_processor, 1
instance = comp, \RF|registers[18][18]~579 , RF|registers[18][18]~579, dual_issue_processor, 1
instance = comp, \RF|registers[18][18]_NEW1060 , RF|registers[18][18]_NEW1060, dual_issue_processor, 1
instance = comp, \RF|registers[18][18] , RF|registers[18][18], dual_issue_processor, 1
instance = comp, \RF|registers[22][18]~578 , RF|registers[22][18]~578, dual_issue_processor, 1
instance = comp, \RF|registers[22][18]_NEW1062 , RF|registers[22][18]_NEW1062, dual_issue_processor, 1
instance = comp, \RF|registers[22][18] , RF|registers[22][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~2 , RF|Mux109~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][18]~580 , RF|registers[30][18]~580, dual_issue_processor, 1
instance = comp, \RF|registers[30][18]_NEW1058 , RF|registers[30][18]_NEW1058, dual_issue_processor, 1
instance = comp, \RF|registers[30][18] , RF|registers[30][18], dual_issue_processor, 1
instance = comp, \RF|registers[26][18]~577 , RF|registers[26][18]~577, dual_issue_processor, 1
instance = comp, \RF|registers[26][18]_NEW1064 , RF|registers[26][18]_NEW1064, dual_issue_processor, 1
instance = comp, \RF|registers[26][18] , RF|registers[26][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~3 , RF|Mux109~3, dual_issue_processor, 1
instance = comp, \RF|Mux109~6 , RF|Mux109~6, dual_issue_processor, 1
instance = comp, \RF|registers[19][18]~587 , RF|registers[19][18]~587, dual_issue_processor, 1
instance = comp, \RF|registers[19][18]_NEW1044 , RF|registers[19][18]_NEW1044, dual_issue_processor, 1
instance = comp, \RF|registers[19][18] , RF|registers[19][18], dual_issue_processor, 1
instance = comp, \RF|registers[27][18]~586 , RF|registers[27][18]~586, dual_issue_processor, 1
instance = comp, \RF|registers[27][18]_NEW1046 , RF|registers[27][18]_NEW1046, dual_issue_processor, 1
instance = comp, \RF|registers[27][18] , RF|registers[27][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~7 , RF|Mux109~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][18]~585 , RF|registers[23][18]~585, dual_issue_processor, 1
instance = comp, \RF|registers[23][18]_NEW1048 , RF|registers[23][18]_NEW1048, dual_issue_processor, 1
instance = comp, \RF|registers[23][18] , RF|registers[23][18], dual_issue_processor, 1
instance = comp, \RF|registers[31][18]~588 , RF|registers[31][18]~588, dual_issue_processor, 1
instance = comp, \RF|registers[31][18]_NEW1042 , RF|registers[31][18]_NEW1042, dual_issue_processor, 1
instance = comp, \RF|registers[31][18] , RF|registers[31][18], dual_issue_processor, 1
instance = comp, \RF|Mux109~8 , RF|Mux109~8, dual_issue_processor, 1
instance = comp, \RF|Mux109~9 , RF|Mux109~9, dual_issue_processor, 1
instance = comp, \RF|Mux109~20 , RF|Mux109~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[18] , ID_EX_INST2_PIPE|readData2_EX_inst2[18], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux13~0 , Forward_B_inst2|Mux13~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux13~1 , Forward_B_inst2|Mux13~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~82 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~82, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[18] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[18], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[19] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[19], dual_issue_processor, 1
instance = comp, \RF|registers[30][19]~611 , RF|registers[30][19]~611, dual_issue_processor, 1
instance = comp, \RF|registers[30][19]_NEW996 , RF|registers[30][19]_NEW996, dual_issue_processor, 1
instance = comp, \RF|registers[30][19] , RF|registers[30][19], dual_issue_processor, 1
instance = comp, \RF|registers[22][19]~608 , RF|registers[22][19]~608, dual_issue_processor, 1
instance = comp, \RF|registers[22][19]_NEW1002 , RF|registers[22][19]_NEW1002, dual_issue_processor, 1
instance = comp, \RF|registers[22][19] , RF|registers[22][19], dual_issue_processor, 1
instance = comp, \RF|registers[18][19]~610 , RF|registers[18][19]~610, dual_issue_processor, 1
instance = comp, \RF|registers[18][19]_NEW998 , RF|registers[18][19]_NEW998, dual_issue_processor, 1
instance = comp, \RF|registers[18][19] , RF|registers[18][19], dual_issue_processor, 1
instance = comp, \RF|registers[26][19]~609 , RF|registers[26][19]~609, dual_issue_processor, 1
instance = comp, \RF|registers[26][19]_NEW1000 , RF|registers[26][19]_NEW1000, dual_issue_processor, 1
instance = comp, \RF|registers[26][19] , RF|registers[26][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~2 , RF|Mux108~2, dual_issue_processor, 1
instance = comp, \RF|Mux108~3 , RF|Mux108~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][19]~615 , RF|registers[28][19]~615, dual_issue_processor, 1
instance = comp, \RF|registers[28][19]_NEW988 , RF|registers[28][19]_NEW988, dual_issue_processor, 1
instance = comp, \RF|registers[28][19] , RF|registers[28][19], dual_issue_processor, 1
instance = comp, \RF|registers[16][19]~614 , RF|registers[16][19]~614, dual_issue_processor, 1
instance = comp, \RF|registers[16][19]_NEW990 , RF|registers[16][19]_NEW990, dual_issue_processor, 1
instance = comp, \RF|registers[16][19] , RF|registers[16][19], dual_issue_processor, 1
instance = comp, \RF|registers[24][19]~613 , RF|registers[24][19]~613, dual_issue_processor, 1
instance = comp, \RF|registers[24][19]_NEW992 , RF|registers[24][19]_NEW992, dual_issue_processor, 1
instance = comp, \RF|registers[24][19] , RF|registers[24][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~4 , RF|Mux108~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][19]~612 , RF|registers[20][19]~612, dual_issue_processor, 1
instance = comp, \RF|registers[20][19]_NEW994 , RF|registers[20][19]_NEW994, dual_issue_processor, 1
instance = comp, \RF|registers[20][19] , RF|registers[20][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~5 , RF|Mux108~5, dual_issue_processor, 1
instance = comp, \RF|Mux108~6 , RF|Mux108~6, dual_issue_processor, 1
instance = comp, \RF|registers[31][19]~619 , RF|registers[31][19]~619, dual_issue_processor, 1
instance = comp, \RF|registers[31][19]_NEW980 , RF|registers[31][19]_NEW980, dual_issue_processor, 1
instance = comp, \RF|registers[31][19] , RF|registers[31][19], dual_issue_processor, 1
instance = comp, \RF|registers[27][19]~616 , RF|registers[27][19]~616, dual_issue_processor, 1
instance = comp, \RF|registers[27][19]_NEW986 , RF|registers[27][19]_NEW986, dual_issue_processor, 1
instance = comp, \RF|registers[27][19] , RF|registers[27][19], dual_issue_processor, 1
instance = comp, \RF|registers[19][19]~618 , RF|registers[19][19]~618, dual_issue_processor, 1
instance = comp, \RF|registers[19][19]_NEW982 , RF|registers[19][19]_NEW982, dual_issue_processor, 1
instance = comp, \RF|registers[19][19] , RF|registers[19][19], dual_issue_processor, 1
instance = comp, \RF|registers[23][19]~617 , RF|registers[23][19]~617, dual_issue_processor, 1
instance = comp, \RF|registers[23][19]_NEW984 , RF|registers[23][19]_NEW984, dual_issue_processor, 1
instance = comp, \RF|registers[23][19] , RF|registers[23][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~7 , RF|Mux108~7, dual_issue_processor, 1
instance = comp, \RF|Mux108~8 , RF|Mux108~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][19]~607 , RF|registers[29][19]~607, dual_issue_processor, 1
instance = comp, \RF|registers[29][19]_NEW1004 , RF|registers[29][19]_NEW1004, dual_issue_processor, 1
instance = comp, \RF|registers[29][19] , RF|registers[29][19], dual_issue_processor, 1
instance = comp, \RF|registers[25][19]~604 , RF|registers[25][19]~604, dual_issue_processor, 1
instance = comp, \RF|registers[25][19]_NEW1010 , RF|registers[25][19]_NEW1010, dual_issue_processor, 1
instance = comp, \RF|registers[25][19] , RF|registers[25][19], dual_issue_processor, 1
instance = comp, \RF|registers[17][19]~606 , RF|registers[17][19]~606, dual_issue_processor, 1
instance = comp, \RF|registers[17][19]_NEW1006 , RF|registers[17][19]_NEW1006, dual_issue_processor, 1
instance = comp, \RF|registers[17][19] , RF|registers[17][19], dual_issue_processor, 1
instance = comp, \RF|registers[21][19]~605 , RF|registers[21][19]~605, dual_issue_processor, 1
instance = comp, \RF|registers[21][19]_NEW1008 , RF|registers[21][19]_NEW1008, dual_issue_processor, 1
instance = comp, \RF|registers[21][19] , RF|registers[21][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~0 , RF|Mux108~0, dual_issue_processor, 1
instance = comp, \RF|Mux108~1 , RF|Mux108~1, dual_issue_processor, 1
instance = comp, \RF|Mux108~9 , RF|Mux108~9, dual_issue_processor, 1
instance = comp, \RF|registers[13][19]~601 , RF|registers[13][19]~601, dual_issue_processor, 1
instance = comp, \RF|registers[13][19]_NEW954 , RF|registers[13][19]_NEW954, dual_issue_processor, 1
instance = comp, \RF|registers[13][19] , RF|registers[13][19], dual_issue_processor, 1
instance = comp, \RF|registers[12][19]~602 , RF|registers[12][19]~602, dual_issue_processor, 1
instance = comp, \RF|registers[12][19]_NEW952 , RF|registers[12][19]_NEW952, dual_issue_processor, 1
instance = comp, \RF|registers[12][19] , RF|registers[12][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~17 , RF|Mux108~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][19]~603 , RF|registers[15][19]~603, dual_issue_processor, 1
instance = comp, \RF|registers[15][19]_NEW950 , RF|registers[15][19]_NEW950, dual_issue_processor, 1
instance = comp, \RF|registers[15][19] , RF|registers[15][19], dual_issue_processor, 1
instance = comp, \RF|registers[14][19]~600 , RF|registers[14][19]~600, dual_issue_processor, 1
instance = comp, \RF|registers[14][19]_NEW956 , RF|registers[14][19]_NEW956, dual_issue_processor, 1
instance = comp, \RF|registers[14][19] , RF|registers[14][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~18 , RF|Mux108~18, dual_issue_processor, 1
instance = comp, \RF|registers[9][19]~589 , RF|registers[9][19]~589, dual_issue_processor, 1
instance = comp, \RF|registers[9][19]_NEW978 , RF|registers[9][19]_NEW978, dual_issue_processor, 1
instance = comp, \RF|registers[9][19] , RF|registers[9][19], dual_issue_processor, 1
instance = comp, \RF|registers[8][19]~591 , RF|registers[8][19]~591, dual_issue_processor, 1
instance = comp, \RF|registers[8][19]_NEW974 , RF|registers[8][19]_NEW974, dual_issue_processor, 1
instance = comp, \RF|registers[8][19] , RF|registers[8][19], dual_issue_processor, 1
instance = comp, \RF|registers[10][19]~590 , RF|registers[10][19]~590, dual_issue_processor, 1
instance = comp, \RF|registers[10][19]_NEW976 , RF|registers[10][19]_NEW976, dual_issue_processor, 1
instance = comp, \RF|registers[10][19] , RF|registers[10][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~10 , RF|Mux108~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][19]~592 , RF|registers[11][19]~592, dual_issue_processor, 1
instance = comp, \RF|registers[11][19]_NEW972 , RF|registers[11][19]_NEW972, dual_issue_processor, 1
instance = comp, \RF|registers[11][19] , RF|registers[11][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~11 , RF|Mux108~11, dual_issue_processor, 1
instance = comp, \RF|registers[1][19]~597 , RF|registers[1][19]~597, dual_issue_processor, 1
instance = comp, \RF|registers[1][19]_NEW960 , RF|registers[1][19]_NEW960, dual_issue_processor, 1
instance = comp, \RF|registers[1][19] , RF|registers[1][19], dual_issue_processor, 1
instance = comp, \RF|registers[3][19]~599 , RF|registers[3][19]~599, dual_issue_processor, 1
instance = comp, \RF|registers[3][19]_NEW962 , RF|registers[3][19]_NEW962, dual_issue_processor, 1
instance = comp, \RF|registers[3][19] , RF|registers[3][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~14 , RF|Mux108~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][19]~598 , RF|registers[2][19]~598, dual_issue_processor, 1
instance = comp, \RF|registers[2][19]_NEW958 , RF|registers[2][19]_NEW958, dual_issue_processor, 1
instance = comp, \RF|registers[2][19] , RF|registers[2][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~15 , RF|Mux108~15, dual_issue_processor, 1
instance = comp, \RF|registers[6][19]~593 , RF|registers[6][19]~593, dual_issue_processor, 1
instance = comp, \RF|registers[6][19]_NEW970 , RF|registers[6][19]_NEW970, dual_issue_processor, 1
instance = comp, \RF|registers[6][19] , RF|registers[6][19], dual_issue_processor, 1
instance = comp, \RF|registers[7][19]~596 , RF|registers[7][19]~596, dual_issue_processor, 1
instance = comp, \RF|registers[7][19]_NEW964 , RF|registers[7][19]_NEW964, dual_issue_processor, 1
instance = comp, \RF|registers[7][19] , RF|registers[7][19], dual_issue_processor, 1
instance = comp, \RF|registers[4][19]~595 , RF|registers[4][19]~595, dual_issue_processor, 1
instance = comp, \RF|registers[4][19]_NEW966 , RF|registers[4][19]_NEW966, dual_issue_processor, 1
instance = comp, \RF|registers[4][19] , RF|registers[4][19], dual_issue_processor, 1
instance = comp, \RF|registers[5][19]~594 , RF|registers[5][19]~594, dual_issue_processor, 1
instance = comp, \RF|registers[5][19]_NEW968 , RF|registers[5][19]_NEW968, dual_issue_processor, 1
instance = comp, \RF|registers[5][19] , RF|registers[5][19], dual_issue_processor, 1
instance = comp, \RF|Mux108~12 , RF|Mux108~12, dual_issue_processor, 1
instance = comp, \RF|Mux108~13 , RF|Mux108~13, dual_issue_processor, 1
instance = comp, \RF|Mux108~16 , RF|Mux108~16, dual_issue_processor, 1
instance = comp, \RF|Mux108~19 , RF|Mux108~19, dual_issue_processor, 1
instance = comp, \RF|Mux108~20 , RF|Mux108~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[19] , ID_EX_INST2_PIPE|readData2_EX_inst2[19], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux12~0 , Forward_B_inst2|Mux12~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux12~1 , Forward_B_inst2|Mux12~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~83 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~83, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[19] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[19], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a18 , DM|altsyncram_component|auto_generated|ram_block1a18, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux13~0 , WRITE_BACK_MUX_INST2|Mux13~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[18] , MEM_WB_INST2_PIPE|writeData_inst2_WB[18], dual_issue_processor, 1
instance = comp, \RF|registers[29][18]_NEW1066 , RF|registers[29][18]_NEW1066, dual_issue_processor, 1
instance = comp, \RF|registers[29][18] , RF|registers[29][18], dual_issue_processor, 1
instance = comp, \RF|Mux77~0 , RF|Mux77~0, dual_issue_processor, 1
instance = comp, \RF|Mux77~1 , RF|Mux77~1, dual_issue_processor, 1
instance = comp, \RF|Mux77~7 , RF|Mux77~7, dual_issue_processor, 1
instance = comp, \RF|Mux77~8 , RF|Mux77~8, dual_issue_processor, 1
instance = comp, \RF|Mux77~2 , RF|Mux77~2, dual_issue_processor, 1
instance = comp, \RF|Mux77~3 , RF|Mux77~3, dual_issue_processor, 1
instance = comp, \RF|Mux77~4 , RF|Mux77~4, dual_issue_processor, 1
instance = comp, \RF|Mux77~5 , RF|Mux77~5, dual_issue_processor, 1
instance = comp, \RF|Mux77~6 , RF|Mux77~6, dual_issue_processor, 1
instance = comp, \RF|Mux77~9 , RF|Mux77~9, dual_issue_processor, 1
instance = comp, \RF|Mux77~14 , RF|Mux77~14, dual_issue_processor, 1
instance = comp, \RF|Mux77~15 , RF|Mux77~15, dual_issue_processor, 1
instance = comp, \RF|Mux77~12 , RF|Mux77~12, dual_issue_processor, 1
instance = comp, \RF|Mux77~13 , RF|Mux77~13, dual_issue_processor, 1
instance = comp, \RF|Mux77~16 , RF|Mux77~16, dual_issue_processor, 1
instance = comp, \RF|Mux77~17 , RF|Mux77~17, dual_issue_processor, 1
instance = comp, \RF|Mux77~18 , RF|Mux77~18, dual_issue_processor, 1
instance = comp, \RF|Mux77~10 , RF|Mux77~10, dual_issue_processor, 1
instance = comp, \RF|Mux77~11 , RF|Mux77~11, dual_issue_processor, 1
instance = comp, \RF|Mux77~19 , RF|Mux77~19, dual_issue_processor, 1
instance = comp, \RF|Mux77~20 , RF|Mux77~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[18] , ID_EX_INST2_PIPE|readData1_EX_inst2[18], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux13~0 , Forward_A_inst2|Mux13~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux13~1 , Forward_A_inst2|Mux13~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux13~2 , Forward_A_inst2|Mux13~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~126 , EX_MEM_INST2_PIPE|AluOutMem_inst2~126, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~4 , ID_EX_INST2_PIPE|Imm_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[15] , ID_EX_INST2_PIPE|Imm_EX_inst2[15], dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~170 , ALU_2|ShiftRight0~170, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~112 , ALU_2|ShiftRight0~112, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~42 , ALU_2|ShiftRight0~42, dual_issue_processor, 1
instance = comp, \RF|registers[31][16]~526 , RF|registers[31][16]~526, dual_issue_processor, 1
instance = comp, \RF|registers[31][16]_NEW1166 , RF|registers[31][16]_NEW1166, dual_issue_processor, 1
instance = comp, \RF|registers[31][16] , RF|registers[31][16], dual_issue_processor, 1
instance = comp, \RF|registers[19][16]~525 , RF|registers[19][16]~525, dual_issue_processor, 1
instance = comp, \RF|registers[19][16]_NEW1168 , RF|registers[19][16]_NEW1168, dual_issue_processor, 1
instance = comp, \RF|registers[19][16] , RF|registers[19][16], dual_issue_processor, 1
instance = comp, \RF|registers[27][16]~524 , RF|registers[27][16]~524, dual_issue_processor, 1
instance = comp, \RF|registers[27][16]_NEW1170 , RF|registers[27][16]_NEW1170, dual_issue_processor, 1
instance = comp, \RF|registers[27][16] , RF|registers[27][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~7 , RF|Mux111~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][16]~523 , RF|registers[23][16]~523, dual_issue_processor, 1
instance = comp, \RF|registers[23][16]_NEW1172 , RF|registers[23][16]_NEW1172, dual_issue_processor, 1
instance = comp, \RF|registers[23][16] , RF|registers[23][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~8 , RF|Mux111~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][16]~512 , RF|registers[25][16]~512, dual_issue_processor, 1
instance = comp, \RF|registers[25][16]_NEW1194 , RF|registers[25][16]_NEW1194, dual_issue_processor, 1
instance = comp, \RF|registers[25][16] , RF|registers[25][16], dual_issue_processor, 1
instance = comp, \RF|registers[17][16]~513 , RF|registers[17][16]~513, dual_issue_processor, 1
instance = comp, \RF|registers[17][16]_NEW1192 , RF|registers[17][16]_NEW1192, dual_issue_processor, 1
instance = comp, \RF|registers[17][16] , RF|registers[17][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~0 , RF|Mux111~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][16]~514 , RF|registers[29][16]~514, dual_issue_processor, 1
instance = comp, \RF|registers[29][16]_NEW1190 , RF|registers[29][16]_NEW1190, dual_issue_processor, 1
instance = comp, \RF|registers[29][16] , RF|registers[29][16], dual_issue_processor, 1
instance = comp, \RF|registers[21][16]~511 , RF|registers[21][16]~511, dual_issue_processor, 1
instance = comp, \RF|registers[21][16]_NEW1196 , RF|registers[21][16]_NEW1196, dual_issue_processor, 1
instance = comp, \RF|registers[21][16] , RF|registers[21][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~1 , RF|Mux111~1, dual_issue_processor, 1
instance = comp, \RF|registers[18][16]~517 , RF|registers[18][16]~517, dual_issue_processor, 1
instance = comp, \RF|registers[18][16]_NEW1184 , RF|registers[18][16]_NEW1184, dual_issue_processor, 1
instance = comp, \RF|registers[18][16] , RF|registers[18][16], dual_issue_processor, 1
instance = comp, \RF|registers[22][16]~516 , RF|registers[22][16]~516, dual_issue_processor, 1
instance = comp, \RF|registers[22][16]_NEW1186 , RF|registers[22][16]_NEW1186, dual_issue_processor, 1
instance = comp, \RF|registers[22][16] , RF|registers[22][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~2 , RF|Mux111~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][16]~515 , RF|registers[26][16]~515, dual_issue_processor, 1
instance = comp, \RF|registers[26][16]_NEW1188 , RF|registers[26][16]_NEW1188, dual_issue_processor, 1
instance = comp, \RF|registers[26][16] , RF|registers[26][16], dual_issue_processor, 1
instance = comp, \RF|registers[30][16]~518 , RF|registers[30][16]~518, dual_issue_processor, 1
instance = comp, \RF|registers[30][16]_NEW1182 , RF|registers[30][16]_NEW1182, dual_issue_processor, 1
instance = comp, \RF|registers[30][16] , RF|registers[30][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~3 , RF|Mux111~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][16]~522 , RF|registers[28][16]~522, dual_issue_processor, 1
instance = comp, \RF|registers[28][16]_NEW1174 , RF|registers[28][16]_NEW1174, dual_issue_processor, 1
instance = comp, \RF|registers[28][16] , RF|registers[28][16], dual_issue_processor, 1
instance = comp, \RF|registers[24][16]~519 , RF|registers[24][16]~519, dual_issue_processor, 1
instance = comp, \RF|registers[24][16]_NEW1180 , RF|registers[24][16]_NEW1180, dual_issue_processor, 1
instance = comp, \RF|registers[24][16] , RF|registers[24][16], dual_issue_processor, 1
instance = comp, \RF|registers[20][16]~520 , RF|registers[20][16]~520, dual_issue_processor, 1
instance = comp, \RF|registers[20][16]_NEW1178 , RF|registers[20][16]_NEW1178, dual_issue_processor, 1
instance = comp, \RF|registers[20][16] , RF|registers[20][16], dual_issue_processor, 1
instance = comp, \RF|registers[16][16]~521 , RF|registers[16][16]~521, dual_issue_processor, 1
instance = comp, \RF|registers[16][16]_NEW1176 , RF|registers[16][16]_NEW1176, dual_issue_processor, 1
instance = comp, \RF|registers[16][16] , RF|registers[16][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~4 , RF|Mux111~4, dual_issue_processor, 1
instance = comp, \RF|Mux111~5 , RF|Mux111~5, dual_issue_processor, 1
instance = comp, \RF|Mux111~6 , RF|Mux111~6, dual_issue_processor, 1
instance = comp, \RF|Mux111~9 , RF|Mux111~9, dual_issue_processor, 1
instance = comp, \RF|registers[14][16]~507 , RF|registers[14][16]~507, dual_issue_processor, 1
instance = comp, \RF|registers[14][16]_NEW1142 , RF|registers[14][16]_NEW1142, dual_issue_processor, 1
instance = comp, \RF|registers[14][16] , RF|registers[14][16], dual_issue_processor, 1
instance = comp, \RF|registers[15][16]~510 , RF|registers[15][16]~510, dual_issue_processor, 1
instance = comp, \RF|registers[15][16]_NEW1136 , RF|registers[15][16]_NEW1136, dual_issue_processor, 1
instance = comp, \RF|registers[15][16] , RF|registers[15][16], dual_issue_processor, 1
instance = comp, \RF|registers[12][16]~509 , RF|registers[12][16]~509, dual_issue_processor, 1
instance = comp, \RF|registers[12][16]_NEW1138 , RF|registers[12][16]_NEW1138, dual_issue_processor, 1
instance = comp, \RF|registers[12][16] , RF|registers[12][16], dual_issue_processor, 1
instance = comp, \RF|registers[13][16]~508 , RF|registers[13][16]~508, dual_issue_processor, 1
instance = comp, \RF|registers[13][16]_NEW1140 , RF|registers[13][16]_NEW1140, dual_issue_processor, 1
instance = comp, \RF|registers[13][16] , RF|registers[13][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~17 , RF|Mux111~17, dual_issue_processor, 1
instance = comp, \RF|Mux111~18 , RF|Mux111~18, dual_issue_processor, 1
instance = comp, \RF|registers[9][16]~500 , RF|registers[9][16]~500, dual_issue_processor, 1
instance = comp, \RF|registers[9][16]_NEW1156 , RF|registers[9][16]_NEW1156, dual_issue_processor, 1
instance = comp, \RF|registers[9][16] , RF|registers[9][16], dual_issue_processor, 1
instance = comp, \RF|registers[8][16]~502 , RF|registers[8][16]~502, dual_issue_processor, 1
instance = comp, \RF|registers[8][16]_NEW1152 , RF|registers[8][16]_NEW1152, dual_issue_processor, 1
instance = comp, \RF|registers[8][16] , RF|registers[8][16], dual_issue_processor, 1
instance = comp, \RF|registers[10][16]~501 , RF|registers[10][16]~501, dual_issue_processor, 1
instance = comp, \RF|registers[10][16]_NEW1154 , RF|registers[10][16]_NEW1154, dual_issue_processor, 1
instance = comp, \RF|registers[10][16] , RF|registers[10][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~12 , RF|Mux111~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][16]~503 , RF|registers[11][16]~503, dual_issue_processor, 1
instance = comp, \RF|registers[11][16]_NEW1150 , RF|registers[11][16]_NEW1150, dual_issue_processor, 1
instance = comp, \RF|registers[11][16] , RF|registers[11][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~13 , RF|Mux111~13, dual_issue_processor, 1
instance = comp, \RF|registers[3][16]~506 , RF|registers[3][16]~506, dual_issue_processor, 1
instance = comp, \RF|registers[3][16]_NEW1148 , RF|registers[3][16]_NEW1148, dual_issue_processor, 1
instance = comp, \RF|registers[3][16] , RF|registers[3][16], dual_issue_processor, 1
instance = comp, \RF|registers[1][16]~504 , RF|registers[1][16]~504, dual_issue_processor, 1
instance = comp, \RF|registers[1][16]_NEW1146 , RF|registers[1][16]_NEW1146, dual_issue_processor, 1
instance = comp, \RF|registers[1][16] , RF|registers[1][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~14 , RF|Mux111~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][16]~505 , RF|registers[2][16]~505, dual_issue_processor, 1
instance = comp, \RF|registers[2][16]_NEW1144 , RF|registers[2][16]_NEW1144, dual_issue_processor, 1
instance = comp, \RF|registers[2][16] , RF|registers[2][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~15 , RF|Mux111~15, dual_issue_processor, 1
instance = comp, \RF|Mux111~16 , RF|Mux111~16, dual_issue_processor, 1
instance = comp, \RF|registers[6][16]~496 , RF|registers[6][16]~496, dual_issue_processor, 1
instance = comp, \RF|registers[6][16]_NEW1164 , RF|registers[6][16]_NEW1164, dual_issue_processor, 1
instance = comp, \RF|registers[6][16] , RF|registers[6][16], dual_issue_processor, 1
instance = comp, \RF|registers[7][16]~499 , RF|registers[7][16]~499, dual_issue_processor, 1
instance = comp, \RF|registers[7][16]_NEW1158 , RF|registers[7][16]_NEW1158, dual_issue_processor, 1
instance = comp, \RF|registers[7][16] , RF|registers[7][16], dual_issue_processor, 1
instance = comp, \RF|registers[4][16]~498 , RF|registers[4][16]~498, dual_issue_processor, 1
instance = comp, \RF|registers[4][16]_NEW1160 , RF|registers[4][16]_NEW1160, dual_issue_processor, 1
instance = comp, \RF|registers[4][16] , RF|registers[4][16], dual_issue_processor, 1
instance = comp, \RF|registers[5][16]~497 , RF|registers[5][16]~497, dual_issue_processor, 1
instance = comp, \RF|registers[5][16]_NEW1162 , RF|registers[5][16]_NEW1162, dual_issue_processor, 1
instance = comp, \RF|registers[5][16] , RF|registers[5][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~10 , RF|Mux111~10, dual_issue_processor, 1
instance = comp, \RF|Mux111~11 , RF|Mux111~11, dual_issue_processor, 1
instance = comp, \RF|Mux111~19 , RF|Mux111~19, dual_issue_processor, 1
instance = comp, \RF|Mux111~20 , RF|Mux111~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[16] , ID_EX_INST2_PIPE|readData2_EX_inst2[16], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux15~0 , Forward_B_inst2|Mux15~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux15~1 , Forward_B_inst2|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux15~2 , Forward_B_inst2|Mux15~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[16]~26 , Final_Alu_inst2_B_Src|out[16]~26, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~69 , ALU_2|ShiftRight0~69, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~113 , ALU_2|ShiftRight0~113, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[20]~22 , Final_Alu_inst2_B_Src|out[20]~22, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[20] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[20], dual_issue_processor, 1
instance = comp, \RF|registers[16][20]~645 , RF|registers[16][20]~645, dual_issue_processor, 1
instance = comp, \RF|registers[16][20]_NEW928 , RF|registers[16][20]_NEW928, dual_issue_processor, 1
instance = comp, \RF|registers[16][20] , RF|registers[16][20], dual_issue_processor, 1
instance = comp, \RF|registers[20][20]~644 , RF|registers[20][20]~644, dual_issue_processor, 1
instance = comp, \RF|registers[20][20]_NEW930 , RF|registers[20][20]_NEW930, dual_issue_processor, 1
instance = comp, \RF|registers[20][20] , RF|registers[20][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~4 , RF|Mux107~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][20]~643 , RF|registers[24][20]~643, dual_issue_processor, 1
instance = comp, \RF|registers[24][20]_NEW932 , RF|registers[24][20]_NEW932, dual_issue_processor, 1
instance = comp, \RF|registers[24][20] , RF|registers[24][20], dual_issue_processor, 1
instance = comp, \RF|registers[28][20]~646 , RF|registers[28][20]~646, dual_issue_processor, 1
instance = comp, \RF|registers[28][20]_NEW926 , RF|registers[28][20]_NEW926, dual_issue_processor, 1
instance = comp, \RF|registers[28][20] , RF|registers[28][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~5 , RF|Mux107~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][20]~642 , RF|registers[30][20]~642, dual_issue_processor, 1
instance = comp, \RF|registers[30][20]_NEW934 , RF|registers[30][20]_NEW934, dual_issue_processor, 1
instance = comp, \RF|registers[30][20] , RF|registers[30][20], dual_issue_processor, 1
instance = comp, \RF|registers[22][20]~640 , RF|registers[22][20]~640, dual_issue_processor, 1
instance = comp, \RF|registers[22][20]_NEW938 , RF|registers[22][20]_NEW938, dual_issue_processor, 1
instance = comp, \RF|registers[22][20] , RF|registers[22][20], dual_issue_processor, 1
instance = comp, \RF|registers[18][20]~641 , RF|registers[18][20]~641, dual_issue_processor, 1
instance = comp, \RF|registers[18][20]_NEW936 , RF|registers[18][20]_NEW936, dual_issue_processor, 1
instance = comp, \RF|registers[18][20] , RF|registers[18][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~2 , RF|Mux107~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][20]~639 , RF|registers[26][20]~639, dual_issue_processor, 1
instance = comp, \RF|registers[26][20]_NEW940 , RF|registers[26][20]_NEW940, dual_issue_processor, 1
instance = comp, \RF|registers[26][20] , RF|registers[26][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~3 , RF|Mux107~3, dual_issue_processor, 1
instance = comp, \RF|Mux107~6 , RF|Mux107~6, dual_issue_processor, 1
instance = comp, \RF|registers[21][20]~635 , RF|registers[21][20]~635, dual_issue_processor, 1
instance = comp, \RF|registers[21][20]_NEW948 , RF|registers[21][20]_NEW948, dual_issue_processor, 1
instance = comp, \RF|registers[21][20] , RF|registers[21][20], dual_issue_processor, 1
instance = comp, \RF|registers[29][20]~638 , RF|registers[29][20]~638, dual_issue_processor, 1
instance = comp, \RF|registers[29][20]_NEW942 , RF|registers[29][20]_NEW942, dual_issue_processor, 1
instance = comp, \RF|registers[29][20] , RF|registers[29][20], dual_issue_processor, 1
instance = comp, \RF|registers[17][20]~637 , RF|registers[17][20]~637, dual_issue_processor, 1
instance = comp, \RF|registers[17][20]_NEW944 , RF|registers[17][20]_NEW944, dual_issue_processor, 1
instance = comp, \RF|registers[17][20] , RF|registers[17][20], dual_issue_processor, 1
instance = comp, \RF|registers[25][20]~636 , RF|registers[25][20]~636, dual_issue_processor, 1
instance = comp, \RF|registers[25][20]_NEW946 , RF|registers[25][20]_NEW946, dual_issue_processor, 1
instance = comp, \RF|registers[25][20] , RF|registers[25][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~0 , RF|Mux107~0, dual_issue_processor, 1
instance = comp, \RF|Mux107~1 , RF|Mux107~1, dual_issue_processor, 1
instance = comp, \RF|registers[27][20]~648 , RF|registers[27][20]~648, dual_issue_processor, 1
instance = comp, \RF|registers[27][20]_NEW922 , RF|registers[27][20]_NEW922, dual_issue_processor, 1
instance = comp, \RF|registers[27][20] , RF|registers[27][20], dual_issue_processor, 1
instance = comp, \RF|registers[19][20]~649 , RF|registers[19][20]~649, dual_issue_processor, 1
instance = comp, \RF|registers[19][20]_NEW920 , RF|registers[19][20]_NEW920, dual_issue_processor, 1
instance = comp, \RF|registers[19][20] , RF|registers[19][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~7 , RF|Mux107~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][20]~647 , RF|registers[23][20]~647, dual_issue_processor, 1
instance = comp, \RF|registers[23][20]_NEW924 , RF|registers[23][20]_NEW924, dual_issue_processor, 1
instance = comp, \RF|registers[23][20] , RF|registers[23][20], dual_issue_processor, 1
instance = comp, \RF|registers[31][20]~650 , RF|registers[31][20]~650, dual_issue_processor, 1
instance = comp, \RF|registers[31][20]_NEW918 , RF|registers[31][20]_NEW918, dual_issue_processor, 1
instance = comp, \RF|registers[31][20] , RF|registers[31][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~8 , RF|Mux107~8, dual_issue_processor, 1
instance = comp, \RF|Mux107~9 , RF|Mux107~9, dual_issue_processor, 1
instance = comp, \RF|registers[2][20]~629 , RF|registers[2][20]~629, dual_issue_processor, 1
instance = comp, \RF|registers[2][20]_NEW896 , RF|registers[2][20]_NEW896, dual_issue_processor, 1
instance = comp, \RF|registers[2][20] , RF|registers[2][20], dual_issue_processor, 1
instance = comp, \RF|registers[3][20]~630 , RF|registers[3][20]~630, dual_issue_processor, 1
instance = comp, \RF|registers[3][20]_NEW900 , RF|registers[3][20]_NEW900, dual_issue_processor, 1
instance = comp, \RF|registers[3][20] , RF|registers[3][20], dual_issue_processor, 1
instance = comp, \RF|registers[1][20]~628 , RF|registers[1][20]~628, dual_issue_processor, 1
instance = comp, \RF|registers[1][20]_NEW898 , RF|registers[1][20]_NEW898, dual_issue_processor, 1
instance = comp, \RF|registers[1][20] , RF|registers[1][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~14 , RF|Mux107~14, dual_issue_processor, 1
instance = comp, \RF|Mux107~15 , RF|Mux107~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][20]~624 , RF|registers[9][20]~624, dual_issue_processor, 1
instance = comp, \RF|registers[9][20]_NEW908 , RF|registers[9][20]_NEW908, dual_issue_processor, 1
instance = comp, \RF|registers[9][20] , RF|registers[9][20], dual_issue_processor, 1
instance = comp, \RF|registers[11][20]~627 , RF|registers[11][20]~627, dual_issue_processor, 1
instance = comp, \RF|registers[11][20]_NEW902 , RF|registers[11][20]_NEW902, dual_issue_processor, 1
instance = comp, \RF|registers[11][20] , RF|registers[11][20], dual_issue_processor, 1
instance = comp, \RF|registers[8][20]~626 , RF|registers[8][20]~626, dual_issue_processor, 1
instance = comp, \RF|registers[8][20]_NEW904 , RF|registers[8][20]_NEW904, dual_issue_processor, 1
instance = comp, \RF|registers[8][20] , RF|registers[8][20], dual_issue_processor, 1
instance = comp, \RF|registers[10][20]~625 , RF|registers[10][20]~625, dual_issue_processor, 1
instance = comp, \RF|registers[10][20]_NEW906 , RF|registers[10][20]_NEW906, dual_issue_processor, 1
instance = comp, \RF|registers[10][20] , RF|registers[10][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~12 , RF|Mux107~12, dual_issue_processor, 1
instance = comp, \RF|Mux107~13 , RF|Mux107~13, dual_issue_processor, 1
instance = comp, \RF|Mux107~16 , RF|Mux107~16, dual_issue_processor, 1
instance = comp, \RF|registers[4][20]~622 , RF|registers[4][20]~622, dual_issue_processor, 1
instance = comp, \RF|registers[4][20]_NEW912 , RF|registers[4][20]_NEW912, dual_issue_processor, 1
instance = comp, \RF|registers[4][20] , RF|registers[4][20], dual_issue_processor, 1
instance = comp, \RF|registers[5][20]~621 , RF|registers[5][20]~621, dual_issue_processor, 1
instance = comp, \RF|registers[5][20]_NEW914 , RF|registers[5][20]_NEW914, dual_issue_processor, 1
instance = comp, \RF|registers[5][20] , RF|registers[5][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~10 , RF|Mux107~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][20]~620 , RF|registers[6][20]~620, dual_issue_processor, 1
instance = comp, \RF|registers[6][20]_NEW916 , RF|registers[6][20]_NEW916, dual_issue_processor, 1
instance = comp, \RF|registers[6][20] , RF|registers[6][20], dual_issue_processor, 1
instance = comp, \RF|registers[7][20]~623 , RF|registers[7][20]~623, dual_issue_processor, 1
instance = comp, \RF|registers[7][20]_NEW910 , RF|registers[7][20]_NEW910, dual_issue_processor, 1
instance = comp, \RF|registers[7][20] , RF|registers[7][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~11 , RF|Mux107~11, dual_issue_processor, 1
instance = comp, \RF|registers[15][20]~634 , RF|registers[15][20]~634, dual_issue_processor, 1
instance = comp, \RF|registers[15][20]_NEW888 , RF|registers[15][20]_NEW888, dual_issue_processor, 1
instance = comp, \RF|registers[15][20] , RF|registers[15][20], dual_issue_processor, 1
instance = comp, \RF|registers[13][20]~632 , RF|registers[13][20]~632, dual_issue_processor, 1
instance = comp, \RF|registers[13][20]_NEW892 , RF|registers[13][20]_NEW892, dual_issue_processor, 1
instance = comp, \RF|registers[13][20] , RF|registers[13][20], dual_issue_processor, 1
instance = comp, \RF|registers[12][20]~633 , RF|registers[12][20]~633, dual_issue_processor, 1
instance = comp, \RF|registers[12][20]_NEW890 , RF|registers[12][20]_NEW890, dual_issue_processor, 1
instance = comp, \RF|registers[12][20] , RF|registers[12][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~17 , RF|Mux107~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][20]~631 , RF|registers[14][20]~631, dual_issue_processor, 1
instance = comp, \RF|registers[14][20]_NEW894 , RF|registers[14][20]_NEW894, dual_issue_processor, 1
instance = comp, \RF|registers[14][20] , RF|registers[14][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~18 , RF|Mux107~18, dual_issue_processor, 1
instance = comp, \RF|Mux107~19 , RF|Mux107~19, dual_issue_processor, 1
instance = comp, \RF|Mux107~20 , RF|Mux107~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[20] , ID_EX_INST2_PIPE|readData2_EX_inst2[20], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux11~0 , Forward_B_inst2|Mux11~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux11~1 , Forward_B_inst2|Mux11~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~84 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~84, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[20]~feeder , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[20]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[20] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[20], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux10~2_RESYN2746 , Forward_A_inst2|Mux10~2_RESYN2746, dual_issue_processor, 1
instance = comp, \RF|registers[11][21]~654 , RF|registers[11][21]~654, dual_issue_processor, 1
instance = comp, \RF|registers[11][21]_NEW848 , RF|registers[11][21]_NEW848, dual_issue_processor, 1
instance = comp, \RF|registers[11][21] , RF|registers[11][21], dual_issue_processor, 1
instance = comp, \RF|registers[9][21]~651 , RF|registers[9][21]~651, dual_issue_processor, 1
instance = comp, \RF|registers[9][21]_NEW854 , RF|registers[9][21]_NEW854, dual_issue_processor, 1
instance = comp, \RF|registers[9][21] , RF|registers[9][21], dual_issue_processor, 1
instance = comp, \RF|registers[10][21]~652 , RF|registers[10][21]~652, dual_issue_processor, 1
instance = comp, \RF|registers[10][21]_NEW852 , RF|registers[10][21]_NEW852, dual_issue_processor, 1
instance = comp, \RF|registers[10][21] , RF|registers[10][21], dual_issue_processor, 1
instance = comp, \RF|registers[8][21]~653 , RF|registers[8][21]~653, dual_issue_processor, 1
instance = comp, \RF|registers[8][21]_NEW850 , RF|registers[8][21]_NEW850, dual_issue_processor, 1
instance = comp, \RF|registers[8][21] , RF|registers[8][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~10 , RF|Mux74~10, dual_issue_processor, 1
instance = comp, \RF|Mux74~11 , RF|Mux74~11, dual_issue_processor, 1
instance = comp, \RF|registers[2][21]~660 , RF|registers[2][21]~660, dual_issue_processor, 1
instance = comp, \RF|registers[2][21]_NEW834 , RF|registers[2][21]_NEW834, dual_issue_processor, 1
instance = comp, \RF|registers[2][21] , RF|registers[2][21], dual_issue_processor, 1
instance = comp, \RF|registers[3][21]~661 , RF|registers[3][21]~661, dual_issue_processor, 1
instance = comp, \RF|registers[3][21]_NEW838 , RF|registers[3][21]_NEW838, dual_issue_processor, 1
instance = comp, \RF|registers[3][21] , RF|registers[3][21], dual_issue_processor, 1
instance = comp, \RF|registers[1][21]~659 , RF|registers[1][21]~659, dual_issue_processor, 1
instance = comp, \RF|registers[1][21]_NEW836 , RF|registers[1][21]_NEW836, dual_issue_processor, 1
instance = comp, \RF|registers[1][21] , RF|registers[1][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~14 , RF|Mux74~14, dual_issue_processor, 1
instance = comp, \RF|Mux74~15 , RF|Mux74~15, dual_issue_processor, 1
instance = comp, \RF|registers[6][21]~655 , RF|registers[6][21]~655, dual_issue_processor, 1
instance = comp, \RF|registers[6][21]_NEW846 , RF|registers[6][21]_NEW846, dual_issue_processor, 1
instance = comp, \RF|registers[6][21] , RF|registers[6][21], dual_issue_processor, 1
instance = comp, \RF|registers[7][21]~658 , RF|registers[7][21]~658, dual_issue_processor, 1
instance = comp, \RF|registers[7][21]_NEW840 , RF|registers[7][21]_NEW840, dual_issue_processor, 1
instance = comp, \RF|registers[7][21] , RF|registers[7][21], dual_issue_processor, 1
instance = comp, \RF|registers[4][21]~657 , RF|registers[4][21]~657, dual_issue_processor, 1
instance = comp, \RF|registers[4][21]_NEW842 , RF|registers[4][21]_NEW842, dual_issue_processor, 1
instance = comp, \RF|registers[4][21] , RF|registers[4][21], dual_issue_processor, 1
instance = comp, \RF|registers[5][21]~656 , RF|registers[5][21]~656, dual_issue_processor, 1
instance = comp, \RF|registers[5][21]_NEW844 , RF|registers[5][21]_NEW844, dual_issue_processor, 1
instance = comp, \RF|registers[5][21] , RF|registers[5][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~12 , RF|Mux74~12, dual_issue_processor, 1
instance = comp, \RF|Mux74~13 , RF|Mux74~13, dual_issue_processor, 1
instance = comp, \RF|Mux74~16 , RF|Mux74~16, dual_issue_processor, 1
instance = comp, \RF|registers[15][21]~665 , RF|registers[15][21]~665, dual_issue_processor, 1
instance = comp, \RF|registers[15][21]_NEW826 , RF|registers[15][21]_NEW826, dual_issue_processor, 1
instance = comp, \RF|registers[15][21] , RF|registers[15][21], dual_issue_processor, 1
instance = comp, \RF|registers[14][21]~662 , RF|registers[14][21]~662, dual_issue_processor, 1
instance = comp, \RF|registers[14][21]_NEW832 , RF|registers[14][21]_NEW832, dual_issue_processor, 1
instance = comp, \RF|registers[14][21] , RF|registers[14][21], dual_issue_processor, 1
instance = comp, \RF|registers[12][21]~664 , RF|registers[12][21]~664, dual_issue_processor, 1
instance = comp, \RF|registers[12][21]_NEW828 , RF|registers[12][21]_NEW828, dual_issue_processor, 1
instance = comp, \RF|registers[12][21] , RF|registers[12][21], dual_issue_processor, 1
instance = comp, \RF|registers[13][21]~663 , RF|registers[13][21]~663, dual_issue_processor, 1
instance = comp, \RF|registers[13][21]_NEW830 , RF|registers[13][21]_NEW830, dual_issue_processor, 1
instance = comp, \RF|registers[13][21] , RF|registers[13][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~17 , RF|Mux74~17, dual_issue_processor, 1
instance = comp, \RF|Mux74~18 , RF|Mux74~18, dual_issue_processor, 1
instance = comp, \RF|Mux74~19 , RF|Mux74~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][21]~678 , RF|registers[27][21]~678, dual_issue_processor, 1
instance = comp, \RF|registers[27][21]_NEW862 , RF|registers[27][21]_NEW862, dual_issue_processor, 1
instance = comp, \RF|registers[27][21] , RF|registers[27][21], dual_issue_processor, 1
instance = comp, \RF|registers[31][21]~681 , RF|registers[31][21]~681, dual_issue_processor, 1
instance = comp, \RF|registers[31][21]_NEW856 , RF|registers[31][21]_NEW856, dual_issue_processor, 1
instance = comp, \RF|registers[31][21] , RF|registers[31][21], dual_issue_processor, 1
instance = comp, \RF|registers[23][21]~679 , RF|registers[23][21]~679, dual_issue_processor, 1
instance = comp, \RF|registers[23][21]_NEW860 , RF|registers[23][21]_NEW860, dual_issue_processor, 1
instance = comp, \RF|registers[23][21] , RF|registers[23][21], dual_issue_processor, 1
instance = comp, \RF|registers[19][21]~680 , RF|registers[19][21]~680, dual_issue_processor, 1
instance = comp, \RF|registers[19][21]_NEW858 , RF|registers[19][21]_NEW858, dual_issue_processor, 1
instance = comp, \RF|registers[19][21] , RF|registers[19][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~7 , RF|Mux74~7, dual_issue_processor, 1
instance = comp, \RF|Mux74~8 , RF|Mux74~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][21]~669 , RF|registers[29][21]~669, dual_issue_processor, 1
instance = comp, \RF|registers[29][21]_NEW880 , RF|registers[29][21]_NEW880, dual_issue_processor, 1
instance = comp, \RF|registers[29][21] , RF|registers[29][21], dual_issue_processor, 1
instance = comp, \RF|registers[17][21]~668 , RF|registers[17][21]~668, dual_issue_processor, 1
instance = comp, \RF|registers[17][21]_NEW882 , RF|registers[17][21]_NEW882, dual_issue_processor, 1
instance = comp, \RF|registers[17][21] , RF|registers[17][21], dual_issue_processor, 1
instance = comp, \RF|registers[21][21]~667 , RF|registers[21][21]~667, dual_issue_processor, 1
instance = comp, \RF|registers[21][21]_NEW884 , RF|registers[21][21]_NEW884, dual_issue_processor, 1
instance = comp, \RF|registers[21][21] , RF|registers[21][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~0 , RF|Mux74~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][21]~666 , RF|registers[25][21]~666, dual_issue_processor, 1
instance = comp, \RF|registers[25][21]_NEW886 , RF|registers[25][21]_NEW886, dual_issue_processor, 1
instance = comp, \RF|registers[25][21] , RF|registers[25][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~1 , RF|Mux74~1, dual_issue_processor, 1
instance = comp, \RF|registers[30][21]~673 , RF|registers[30][21]~673, dual_issue_processor, 1
instance = comp, \RF|registers[30][21]_NEW872 , RF|registers[30][21]_NEW872, dual_issue_processor, 1
instance = comp, \RF|registers[30][21] , RF|registers[30][21], dual_issue_processor, 1
instance = comp, \RF|registers[26][21]~671 , RF|registers[26][21]~671, dual_issue_processor, 1
instance = comp, \RF|registers[26][21]_NEW876 , RF|registers[26][21]_NEW876, dual_issue_processor, 1
instance = comp, \RF|registers[26][21] , RF|registers[26][21], dual_issue_processor, 1
instance = comp, \RF|registers[18][21]~672 , RF|registers[18][21]~672, dual_issue_processor, 1
instance = comp, \RF|registers[18][21]_NEW874 , RF|registers[18][21]_NEW874, dual_issue_processor, 1
instance = comp, \RF|registers[18][21] , RF|registers[18][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~2 , RF|Mux74~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][21]~670 , RF|registers[22][21]~670, dual_issue_processor, 1
instance = comp, \RF|registers[22][21]_NEW878 , RF|registers[22][21]_NEW878, dual_issue_processor, 1
instance = comp, \RF|registers[22][21] , RF|registers[22][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~3 , RF|Mux74~3, dual_issue_processor, 1
instance = comp, \RF|registers[20][21]~674 , RF|registers[20][21]~674, dual_issue_processor, 1
instance = comp, \RF|registers[20][21]_NEW870 , RF|registers[20][21]_NEW870, dual_issue_processor, 1
instance = comp, \RF|registers[20][21] , RF|registers[20][21], dual_issue_processor, 1
instance = comp, \RF|registers[28][21]~677 , RF|registers[28][21]~677, dual_issue_processor, 1
instance = comp, \RF|registers[28][21]_NEW864 , RF|registers[28][21]_NEW864, dual_issue_processor, 1
instance = comp, \RF|registers[28][21] , RF|registers[28][21], dual_issue_processor, 1
instance = comp, \RF|registers[24][21]~675 , RF|registers[24][21]~675, dual_issue_processor, 1
instance = comp, \RF|registers[24][21]_NEW868 , RF|registers[24][21]_NEW868, dual_issue_processor, 1
instance = comp, \RF|registers[24][21] , RF|registers[24][21], dual_issue_processor, 1
instance = comp, \RF|registers[16][21]~676 , RF|registers[16][21]~676, dual_issue_processor, 1
instance = comp, \RF|registers[16][21]_NEW866 , RF|registers[16][21]_NEW866, dual_issue_processor, 1
instance = comp, \RF|registers[16][21] , RF|registers[16][21], dual_issue_processor, 1
instance = comp, \RF|Mux74~4 , RF|Mux74~4, dual_issue_processor, 1
instance = comp, \RF|Mux74~5 , RF|Mux74~5, dual_issue_processor, 1
instance = comp, \RF|Mux74~6 , RF|Mux74~6, dual_issue_processor, 1
instance = comp, \RF|Mux74~9 , RF|Mux74~9, dual_issue_processor, 1
instance = comp, \RF|Mux74~20 , RF|Mux74~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[21] , ID_EX_INST2_PIPE|readData1_EX_inst2[21], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux10~2_RESYN2748 , Forward_A_inst2|Mux10~2_RESYN2748, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux10~2_RESYN2750 , Forward_A_inst2|Mux10~2_RESYN2750, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux10~2 , Forward_A_inst2|Mux10~2, dual_issue_processor, 1
instance = comp, \RF|Mux106~7 , RF|Mux106~7, dual_issue_processor, 1
instance = comp, \RF|Mux106~8 , RF|Mux106~8, dual_issue_processor, 1
instance = comp, \RF|Mux106~4 , RF|Mux106~4, dual_issue_processor, 1
instance = comp, \RF|Mux106~5 , RF|Mux106~5, dual_issue_processor, 1
instance = comp, \RF|Mux106~2 , RF|Mux106~2, dual_issue_processor, 1
instance = comp, \RF|Mux106~3 , RF|Mux106~3, dual_issue_processor, 1
instance = comp, \RF|Mux106~6 , RF|Mux106~6, dual_issue_processor, 1
instance = comp, \RF|Mux106~0 , RF|Mux106~0, dual_issue_processor, 1
instance = comp, \RF|Mux106~1 , RF|Mux106~1, dual_issue_processor, 1
instance = comp, \RF|Mux106~9 , RF|Mux106~9, dual_issue_processor, 1
instance = comp, \RF|Mux106~10 , RF|Mux106~10, dual_issue_processor, 1
instance = comp, \RF|Mux106~11 , RF|Mux106~11, dual_issue_processor, 1
instance = comp, \RF|Mux106~14 , RF|Mux106~14, dual_issue_processor, 1
instance = comp, \RF|Mux106~15 , RF|Mux106~15, dual_issue_processor, 1
instance = comp, \RF|Mux106~12 , RF|Mux106~12, dual_issue_processor, 1
instance = comp, \RF|Mux106~13 , RF|Mux106~13, dual_issue_processor, 1
instance = comp, \RF|Mux106~16 , RF|Mux106~16, dual_issue_processor, 1
instance = comp, \RF|Mux106~17 , RF|Mux106~17, dual_issue_processor, 1
instance = comp, \RF|Mux106~18 , RF|Mux106~18, dual_issue_processor, 1
instance = comp, \RF|Mux106~19 , RF|Mux106~19, dual_issue_processor, 1
instance = comp, \RF|Mux106~20 , RF|Mux106~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[21] , ID_EX_INST2_PIPE|readData2_EX_inst2[21], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux10~0 , Forward_B_inst2|Mux10~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux10~1 , Forward_B_inst2|Mux10~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux10~2 , Forward_B_inst2|Mux10~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[21]~64 , Final_Alu_inst2_B_Src|out[21]~64, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~1 , ALU_2|Mux10~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~13 , ALU_2|ShiftLeft0~13, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~20 , ALU_2|ShiftLeft0~20, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~21 , ALU_2|ShiftLeft0~21, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~2 , ALU_2|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~69 , ALU_2|ShiftLeft0~69, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[14] , ID_EX_INST2_PIPE|Imm_EX_inst2[14], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[14] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[14], dual_issue_processor, 1
instance = comp, \RF|registers[1][14]~442 , RF|registers[1][14]~442, dual_issue_processor, 1
instance = comp, \RF|registers[1][14]_NEW1270 , RF|registers[1][14]_NEW1270, dual_issue_processor, 1
instance = comp, \RF|registers[1][14] , RF|registers[1][14], dual_issue_processor, 1
instance = comp, \RF|registers[3][14]~444 , RF|registers[3][14]~444, dual_issue_processor, 1
instance = comp, \RF|registers[3][14]_NEW1272 , RF|registers[3][14]_NEW1272, dual_issue_processor, 1
instance = comp, \RF|registers[3][14] , RF|registers[3][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~14 , RF|Mux81~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][14]~443 , RF|registers[2][14]~443, dual_issue_processor, 1
instance = comp, \RF|registers[2][14]_NEW1268 , RF|registers[2][14]_NEW1268, dual_issue_processor, 1
instance = comp, \RF|registers[2][14] , RF|registers[2][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~15 , RF|Mux81~15, dual_issue_processor, 1
instance = comp, \RF|registers[10][14]~439 , RF|registers[10][14]~439, dual_issue_processor, 1
instance = comp, \RF|registers[10][14]_NEW1278 , RF|registers[10][14]_NEW1278, dual_issue_processor, 1
instance = comp, \RF|registers[10][14] , RF|registers[10][14], dual_issue_processor, 1
instance = comp, \RF|registers[8][14]~440 , RF|registers[8][14]~440, dual_issue_processor, 1
instance = comp, \RF|registers[8][14]_NEW1276 , RF|registers[8][14]_NEW1276, dual_issue_processor, 1
instance = comp, \RF|registers[8][14] , RF|registers[8][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~12 , RF|Mux81~12, dual_issue_processor, 1
instance = comp, \RF|registers[9][14]~438 , RF|registers[9][14]~438, dual_issue_processor, 1
instance = comp, \RF|registers[9][14]_NEW1280 , RF|registers[9][14]_NEW1280, dual_issue_processor, 1
instance = comp, \RF|registers[9][14] , RF|registers[9][14], dual_issue_processor, 1
instance = comp, \RF|registers[11][14]~441 , RF|registers[11][14]~441, dual_issue_processor, 1
instance = comp, \RF|registers[11][14]_NEW1274 , RF|registers[11][14]_NEW1274, dual_issue_processor, 1
instance = comp, \RF|registers[11][14] , RF|registers[11][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~13 , RF|Mux81~13, dual_issue_processor, 1
instance = comp, \RF|Mux81~16 , RF|Mux81~16, dual_issue_processor, 1
instance = comp, \RF|registers[12][14]~447 , RF|registers[12][14]~447, dual_issue_processor, 1
instance = comp, \RF|registers[12][14]_NEW1262 , RF|registers[12][14]_NEW1262, dual_issue_processor, 1
instance = comp, \RF|registers[12][14] , RF|registers[12][14], dual_issue_processor, 1
instance = comp, \RF|registers[13][14]~446 , RF|registers[13][14]~446, dual_issue_processor, 1
instance = comp, \RF|registers[13][14]_NEW1264 , RF|registers[13][14]_NEW1264, dual_issue_processor, 1
instance = comp, \RF|registers[13][14] , RF|registers[13][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~17 , RF|Mux81~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][14]~448 , RF|registers[15][14]~448, dual_issue_processor, 1
instance = comp, \RF|registers[15][14]_NEW1260 , RF|registers[15][14]_NEW1260, dual_issue_processor, 1
instance = comp, \RF|registers[15][14] , RF|registers[15][14], dual_issue_processor, 1
instance = comp, \RF|registers[14][14]~445 , RF|registers[14][14]~445, dual_issue_processor, 1
instance = comp, \RF|registers[14][14]_NEW1266 , RF|registers[14][14]_NEW1266, dual_issue_processor, 1
instance = comp, \RF|registers[14][14] , RF|registers[14][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~18 , RF|Mux81~18, dual_issue_processor, 1
instance = comp, \RF|registers[6][14]~434 , RF|registers[6][14]~434, dual_issue_processor, 1
instance = comp, \RF|registers[6][14]_NEW1288 , RF|registers[6][14]_NEW1288, dual_issue_processor, 1
instance = comp, \RF|registers[6][14] , RF|registers[6][14], dual_issue_processor, 1
instance = comp, \RF|registers[7][14]~437 , RF|registers[7][14]~437, dual_issue_processor, 1
instance = comp, \RF|registers[7][14]_NEW1282 , RF|registers[7][14]_NEW1282, dual_issue_processor, 1
instance = comp, \RF|registers[7][14] , RF|registers[7][14], dual_issue_processor, 1
instance = comp, \RF|registers[4][14]~436 , RF|registers[4][14]~436, dual_issue_processor, 1
instance = comp, \RF|registers[4][14]_NEW1284 , RF|registers[4][14]_NEW1284, dual_issue_processor, 1
instance = comp, \RF|registers[4][14] , RF|registers[4][14], dual_issue_processor, 1
instance = comp, \RF|registers[5][14]~435 , RF|registers[5][14]~435, dual_issue_processor, 1
instance = comp, \RF|registers[5][14]_NEW1286 , RF|registers[5][14]_NEW1286, dual_issue_processor, 1
instance = comp, \RF|registers[5][14] , RF|registers[5][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~10 , RF|Mux81~10, dual_issue_processor, 1
instance = comp, \RF|Mux81~11 , RF|Mux81~11, dual_issue_processor, 1
instance = comp, \RF|Mux81~19 , RF|Mux81~19, dual_issue_processor, 1
instance = comp, \RF|registers[23][14]~461 , RF|registers[23][14]~461, dual_issue_processor, 1
instance = comp, \RF|registers[23][14]_NEW1296 , RF|registers[23][14]_NEW1296, dual_issue_processor, 1
instance = comp, \RF|registers[23][14] , RF|registers[23][14], dual_issue_processor, 1
instance = comp, \RF|registers[31][14]~464 , RF|registers[31][14]~464, dual_issue_processor, 1
instance = comp, \RF|registers[31][14]_NEW1290 , RF|registers[31][14]_NEW1290, dual_issue_processor, 1
instance = comp, \RF|registers[31][14] , RF|registers[31][14], dual_issue_processor, 1
instance = comp, \RF|registers[19][14]~463 , RF|registers[19][14]~463, dual_issue_processor, 1
instance = comp, \RF|registers[19][14]_NEW1292 , RF|registers[19][14]_NEW1292, dual_issue_processor, 1
instance = comp, \RF|registers[19][14] , RF|registers[19][14], dual_issue_processor, 1
instance = comp, \RF|registers[27][14]~462 , RF|registers[27][14]~462, dual_issue_processor, 1
instance = comp, \RF|registers[27][14]_NEW1294 , RF|registers[27][14]_NEW1294, dual_issue_processor, 1
instance = comp, \RF|registers[27][14] , RF|registers[27][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~7 , RF|Mux81~7, dual_issue_processor, 1
instance = comp, \RF|Mux81~8 , RF|Mux81~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][14]~452 , RF|registers[29][14]~452, dual_issue_processor, 1
instance = comp, \RF|registers[29][14]_NEW1314 , RF|registers[29][14]_NEW1314, dual_issue_processor, 1
instance = comp, \RF|registers[29][14] , RF|registers[29][14], dual_issue_processor, 1
instance = comp, \RF|registers[21][14]~449 , RF|registers[21][14]~449, dual_issue_processor, 1
instance = comp, \RF|registers[21][14]_NEW1320 , RF|registers[21][14]_NEW1320, dual_issue_processor, 1
instance = comp, \RF|registers[21][14] , RF|registers[21][14], dual_issue_processor, 1
instance = comp, \RF|registers[17][14]~451 , RF|registers[17][14]~451, dual_issue_processor, 1
instance = comp, \RF|registers[17][14]_NEW1316 , RF|registers[17][14]_NEW1316, dual_issue_processor, 1
instance = comp, \RF|registers[17][14] , RF|registers[17][14], dual_issue_processor, 1
instance = comp, \RF|registers[25][14]~450 , RF|registers[25][14]~450, dual_issue_processor, 1
instance = comp, \RF|registers[25][14]_NEW1318 , RF|registers[25][14]_NEW1318, dual_issue_processor, 1
instance = comp, \RF|registers[25][14] , RF|registers[25][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~0 , RF|Mux81~0, dual_issue_processor, 1
instance = comp, \RF|Mux81~1 , RF|Mux81~1, dual_issue_processor, 1
instance = comp, \RF|registers[28][14]~460 , RF|registers[28][14]~460, dual_issue_processor, 1
instance = comp, \RF|registers[28][14]_NEW1298 , RF|registers[28][14]_NEW1298, dual_issue_processor, 1
instance = comp, \RF|registers[28][14] , RF|registers[28][14], dual_issue_processor, 1
instance = comp, \RF|registers[24][14]~457 , RF|registers[24][14]~457, dual_issue_processor, 1
instance = comp, \RF|registers[24][14]_NEW1304 , RF|registers[24][14]_NEW1304, dual_issue_processor, 1
instance = comp, \RF|registers[24][14] , RF|registers[24][14], dual_issue_processor, 1
instance = comp, \RF|registers[16][14]~459 , RF|registers[16][14]~459, dual_issue_processor, 1
instance = comp, \RF|registers[16][14]_NEW1300 , RF|registers[16][14]_NEW1300, dual_issue_processor, 1
instance = comp, \RF|registers[16][14] , RF|registers[16][14], dual_issue_processor, 1
instance = comp, \RF|registers[20][14]~458 , RF|registers[20][14]~458, dual_issue_processor, 1
instance = comp, \RF|registers[20][14]_NEW1302 , RF|registers[20][14]_NEW1302, dual_issue_processor, 1
instance = comp, \RF|registers[20][14] , RF|registers[20][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~4 , RF|Mux81~4, dual_issue_processor, 1
instance = comp, \RF|Mux81~5 , RF|Mux81~5, dual_issue_processor, 1
instance = comp, \RF|registers[26][14]~453 , RF|registers[26][14]~453, dual_issue_processor, 1
instance = comp, \RF|registers[26][14]_NEW1312 , RF|registers[26][14]_NEW1312, dual_issue_processor, 1
instance = comp, \RF|registers[26][14] , RF|registers[26][14], dual_issue_processor, 1
instance = comp, \RF|registers[18][14]~455 , RF|registers[18][14]~455, dual_issue_processor, 1
instance = comp, \RF|registers[18][14]_NEW1308 , RF|registers[18][14]_NEW1308, dual_issue_processor, 1
instance = comp, \RF|registers[18][14] , RF|registers[18][14], dual_issue_processor, 1
instance = comp, \RF|registers[22][14]~454 , RF|registers[22][14]~454, dual_issue_processor, 1
instance = comp, \RF|registers[22][14]_NEW1310 , RF|registers[22][14]_NEW1310, dual_issue_processor, 1
instance = comp, \RF|registers[22][14] , RF|registers[22][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~2 , RF|Mux81~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][14]~456 , RF|registers[30][14]~456, dual_issue_processor, 1
instance = comp, \RF|registers[30][14]_NEW1306 , RF|registers[30][14]_NEW1306, dual_issue_processor, 1
instance = comp, \RF|registers[30][14] , RF|registers[30][14], dual_issue_processor, 1
instance = comp, \RF|Mux81~3 , RF|Mux81~3, dual_issue_processor, 1
instance = comp, \RF|Mux81~6 , RF|Mux81~6, dual_issue_processor, 1
instance = comp, \RF|Mux81~9 , RF|Mux81~9, dual_issue_processor, 1
instance = comp, \RF|Mux81~20 , RF|Mux81~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[14] , ID_EX_INST2_PIPE|readData1_EX_inst2[14], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux17~0 , Forward_A_inst2|Mux17~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux17~1 , Forward_A_inst2|Mux17~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux17~2 , Forward_A_inst2|Mux17~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~2 , ID_EX_INST2_PIPE|Imm_EX_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[13] , ID_EX_INST2_PIPE|Imm_EX_inst2[13], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[26] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[26], dual_issue_processor, 1
instance = comp, \RF|registers[17][26]~823 , RF|registers[17][26]~823, dual_issue_processor, 1
instance = comp, \RF|registers[17][26]_NEW572 , RF|registers[17][26]_NEW572, dual_issue_processor, 1
instance = comp, \RF|registers[17][26] , RF|registers[17][26], dual_issue_processor, 1
instance = comp, \RF|registers[25][26]~822 , RF|registers[25][26]~822, dual_issue_processor, 1
instance = comp, \RF|registers[25][26]_NEW574 , RF|registers[25][26]_NEW574, dual_issue_processor, 1
instance = comp, \RF|registers[25][26] , RF|registers[25][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~0 , RF|Mux101~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][26]~824 , RF|registers[29][26]~824, dual_issue_processor, 1
instance = comp, \RF|registers[29][26]_NEW570 , RF|registers[29][26]_NEW570, dual_issue_processor, 1
instance = comp, \RF|registers[29][26] , RF|registers[29][26], dual_issue_processor, 1
instance = comp, \RF|registers[21][26]~821 , RF|registers[21][26]~821, dual_issue_processor, 1
instance = comp, \RF|registers[21][26]_NEW576 , RF|registers[21][26]_NEW576, dual_issue_processor, 1
instance = comp, \RF|registers[21][26] , RF|registers[21][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~1 , RF|Mux101~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][26]~836 , RF|registers[31][26]~836, dual_issue_processor, 1
instance = comp, \RF|registers[31][26]_NEW546 , RF|registers[31][26]_NEW546, dual_issue_processor, 1
instance = comp, \RF|registers[31][26] , RF|registers[31][26], dual_issue_processor, 1
instance = comp, \RF|registers[19][26]~835 , RF|registers[19][26]~835, dual_issue_processor, 1
instance = comp, \RF|registers[19][26]_NEW548 , RF|registers[19][26]_NEW548, dual_issue_processor, 1
instance = comp, \RF|registers[19][26] , RF|registers[19][26], dual_issue_processor, 1
instance = comp, \RF|registers[27][26]~834 , RF|registers[27][26]~834, dual_issue_processor, 1
instance = comp, \RF|registers[27][26]_NEW550 , RF|registers[27][26]_NEW550, dual_issue_processor, 1
instance = comp, \RF|registers[27][26] , RF|registers[27][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~7 , RF|Mux101~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][26]~833 , RF|registers[23][26]~833, dual_issue_processor, 1
instance = comp, \RF|registers[23][26]_NEW552 , RF|registers[23][26]_NEW552, dual_issue_processor, 1
instance = comp, \RF|registers[23][26] , RF|registers[23][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~8 , RF|Mux101~8, dual_issue_processor, 1
instance = comp, \RF|registers[24][26]~829 , RF|registers[24][26]~829, dual_issue_processor, 1
instance = comp, \RF|registers[24][26]_NEW560 , RF|registers[24][26]_NEW560, dual_issue_processor, 1
instance = comp, \RF|registers[24][26] , RF|registers[24][26], dual_issue_processor, 1
instance = comp, \RF|registers[28][26]~832 , RF|registers[28][26]~832, dual_issue_processor, 1
instance = comp, \RF|registers[28][26]_NEW554 , RF|registers[28][26]_NEW554, dual_issue_processor, 1
instance = comp, \RF|registers[28][26] , RF|registers[28][26], dual_issue_processor, 1
instance = comp, \RF|registers[16][26]~831 , RF|registers[16][26]~831, dual_issue_processor, 1
instance = comp, \RF|registers[16][26]_NEW556 , RF|registers[16][26]_NEW556, dual_issue_processor, 1
instance = comp, \RF|registers[16][26] , RF|registers[16][26], dual_issue_processor, 1
instance = comp, \RF|registers[20][26]~830 , RF|registers[20][26]~830, dual_issue_processor, 1
instance = comp, \RF|registers[20][26]_NEW558 , RF|registers[20][26]_NEW558, dual_issue_processor, 1
instance = comp, \RF|registers[20][26] , RF|registers[20][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~4 , RF|Mux101~4, dual_issue_processor, 1
instance = comp, \RF|Mux101~5 , RF|Mux101~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][26]~828 , RF|registers[30][26]~828, dual_issue_processor, 1
instance = comp, \RF|registers[30][26]_NEW562 , RF|registers[30][26]_NEW562, dual_issue_processor, 1
instance = comp, \RF|registers[30][26] , RF|registers[30][26], dual_issue_processor, 1
instance = comp, \RF|registers[18][26]~827 , RF|registers[18][26]~827, dual_issue_processor, 1
instance = comp, \RF|registers[18][26]_NEW564 , RF|registers[18][26]_NEW564, dual_issue_processor, 1
instance = comp, \RF|registers[18][26] , RF|registers[18][26], dual_issue_processor, 1
instance = comp, \RF|registers[22][26]~826 , RF|registers[22][26]~826, dual_issue_processor, 1
instance = comp, \RF|registers[22][26]_NEW566 , RF|registers[22][26]_NEW566, dual_issue_processor, 1
instance = comp, \RF|registers[22][26] , RF|registers[22][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~2 , RF|Mux101~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][26]~825 , RF|registers[26][26]~825, dual_issue_processor, 1
instance = comp, \RF|registers[26][26]_NEW568 , RF|registers[26][26]_NEW568, dual_issue_processor, 1
instance = comp, \RF|registers[26][26] , RF|registers[26][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~3 , RF|Mux101~3, dual_issue_processor, 1
instance = comp, \RF|Mux101~6 , RF|Mux101~6, dual_issue_processor, 1
instance = comp, \RF|Mux101~9 , RF|Mux101~9, dual_issue_processor, 1
instance = comp, \RF|registers[7][26]~809 , RF|registers[7][26]~809, dual_issue_processor, 1
instance = comp, \RF|registers[7][26]_NEW538 , RF|registers[7][26]_NEW538, dual_issue_processor, 1
instance = comp, \RF|registers[7][26] , RF|registers[7][26], dual_issue_processor, 1
instance = comp, \RF|registers[6][26]~806 , RF|registers[6][26]~806, dual_issue_processor, 1
instance = comp, \RF|registers[6][26]_NEW544 , RF|registers[6][26]_NEW544, dual_issue_processor, 1
instance = comp, \RF|registers[6][26] , RF|registers[6][26], dual_issue_processor, 1
instance = comp, \RF|registers[5][26]~807 , RF|registers[5][26]~807, dual_issue_processor, 1
instance = comp, \RF|registers[5][26]_NEW542 , RF|registers[5][26]_NEW542, dual_issue_processor, 1
instance = comp, \RF|registers[5][26] , RF|registers[5][26], dual_issue_processor, 1
instance = comp, \RF|registers[4][26]~808 , RF|registers[4][26]~808, dual_issue_processor, 1
instance = comp, \RF|registers[4][26]_NEW540 , RF|registers[4][26]_NEW540, dual_issue_processor, 1
instance = comp, \RF|registers[4][26] , RF|registers[4][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~10 , RF|Mux101~10, dual_issue_processor, 1
instance = comp, \RF|Mux101~11 , RF|Mux101~11, dual_issue_processor, 1
instance = comp, \RF|registers[2][26]~815 , RF|registers[2][26]~815, dual_issue_processor, 1
instance = comp, \RF|registers[2][26]_NEW524 , RF|registers[2][26]_NEW524, dual_issue_processor, 1
instance = comp, \RF|registers[2][26] , RF|registers[2][26], dual_issue_processor, 1
instance = comp, \RF|registers[3][26]~816 , RF|registers[3][26]~816, dual_issue_processor, 1
instance = comp, \RF|registers[3][26]_NEW528 , RF|registers[3][26]_NEW528, dual_issue_processor, 1
instance = comp, \RF|registers[3][26] , RF|registers[3][26], dual_issue_processor, 1
instance = comp, \RF|registers[1][26]~814 , RF|registers[1][26]~814, dual_issue_processor, 1
instance = comp, \RF|registers[1][26]_NEW526 , RF|registers[1][26]_NEW526, dual_issue_processor, 1
instance = comp, \RF|registers[1][26] , RF|registers[1][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~14 , RF|Mux101~14, dual_issue_processor, 1
instance = comp, \RF|Mux101~15 , RF|Mux101~15, dual_issue_processor, 1
instance = comp, \RF|registers[10][26]~811 , RF|registers[10][26]~811, dual_issue_processor, 1
instance = comp, \RF|registers[10][26]_NEW534 , RF|registers[10][26]_NEW534, dual_issue_processor, 1
instance = comp, \RF|registers[10][26] , RF|registers[10][26], dual_issue_processor, 1
instance = comp, \RF|registers[8][26]~812 , RF|registers[8][26]~812, dual_issue_processor, 1
instance = comp, \RF|registers[8][26]_NEW532 , RF|registers[8][26]_NEW532, dual_issue_processor, 1
instance = comp, \RF|registers[8][26] , RF|registers[8][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~12 , RF|Mux101~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][26]~813 , RF|registers[11][26]~813, dual_issue_processor, 1
instance = comp, \RF|registers[11][26]_NEW530 , RF|registers[11][26]_NEW530, dual_issue_processor, 1
instance = comp, \RF|registers[11][26] , RF|registers[11][26], dual_issue_processor, 1
instance = comp, \RF|registers[9][26]~810 , RF|registers[9][26]~810, dual_issue_processor, 1
instance = comp, \RF|registers[9][26]_NEW536 , RF|registers[9][26]_NEW536, dual_issue_processor, 1
instance = comp, \RF|registers[9][26] , RF|registers[9][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~13 , RF|Mux101~13, dual_issue_processor, 1
instance = comp, \RF|Mux101~16 , RF|Mux101~16, dual_issue_processor, 1
instance = comp, \RF|registers[15][26]~820 , RF|registers[15][26]~820, dual_issue_processor, 1
instance = comp, \RF|registers[15][26]_NEW516 , RF|registers[15][26]_NEW516, dual_issue_processor, 1
instance = comp, \RF|registers[15][26] , RF|registers[15][26], dual_issue_processor, 1
instance = comp, \RF|registers[14][26]~817 , RF|registers[14][26]~817, dual_issue_processor, 1
instance = comp, \RF|registers[14][26]_NEW522 , RF|registers[14][26]_NEW522, dual_issue_processor, 1
instance = comp, \RF|registers[14][26] , RF|registers[14][26], dual_issue_processor, 1
instance = comp, \RF|registers[13][26]~818 , RF|registers[13][26]~818, dual_issue_processor, 1
instance = comp, \RF|registers[13][26]_NEW520 , RF|registers[13][26]_NEW520, dual_issue_processor, 1
instance = comp, \RF|registers[13][26] , RF|registers[13][26], dual_issue_processor, 1
instance = comp, \RF|registers[12][26]~819 , RF|registers[12][26]~819, dual_issue_processor, 1
instance = comp, \RF|registers[12][26]_NEW518 , RF|registers[12][26]_NEW518, dual_issue_processor, 1
instance = comp, \RF|registers[12][26] , RF|registers[12][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~17 , RF|Mux101~17, dual_issue_processor, 1
instance = comp, \RF|Mux101~18 , RF|Mux101~18, dual_issue_processor, 1
instance = comp, \RF|Mux101~19 , RF|Mux101~19, dual_issue_processor, 1
instance = comp, \RF|Mux101~20 , RF|Mux101~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[26] , ID_EX_INST2_PIPE|readData2_EX_inst2[26], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux5~0 , Forward_B_inst2|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux5~1 , Forward_B_inst2|Mux5~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~90 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~90, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[26] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[26], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[27]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[27]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[27] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[27], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~91 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~91, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[27] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[27], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a26 , DM|altsyncram_component|auto_generated|ram_block1a26, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux5~0 , WRITE_BACK_MUX_INST2|Mux5~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[26] , MEM_WB_INST2_PIPE|writeData_inst2_WB[26], dual_issue_processor, 1
instance = comp, \RF|Mux69~4 , RF|Mux69~4, dual_issue_processor, 1
instance = comp, \RF|Mux69~5 , RF|Mux69~5, dual_issue_processor, 1
instance = comp, \RF|Mux69~2 , RF|Mux69~2, dual_issue_processor, 1
instance = comp, \RF|Mux69~3 , RF|Mux69~3, dual_issue_processor, 1
instance = comp, \RF|Mux69~6 , RF|Mux69~6, dual_issue_processor, 1
instance = comp, \RF|Mux69~0 , RF|Mux69~0, dual_issue_processor, 1
instance = comp, \RF|Mux69~1 , RF|Mux69~1, dual_issue_processor, 1
instance = comp, \RF|Mux69~7 , RF|Mux69~7, dual_issue_processor, 1
instance = comp, \RF|Mux69~8 , RF|Mux69~8, dual_issue_processor, 1
instance = comp, \RF|Mux69~9 , RF|Mux69~9, dual_issue_processor, 1
instance = comp, \RF|Mux69~10 , RF|Mux69~10, dual_issue_processor, 1
instance = comp, \RF|Mux69~11 , RF|Mux69~11, dual_issue_processor, 1
instance = comp, \RF|Mux69~14 , RF|Mux69~14, dual_issue_processor, 1
instance = comp, \RF|Mux69~15 , RF|Mux69~15, dual_issue_processor, 1
instance = comp, \RF|Mux69~12 , RF|Mux69~12, dual_issue_processor, 1
instance = comp, \RF|Mux69~13 , RF|Mux69~13, dual_issue_processor, 1
instance = comp, \RF|Mux69~16 , RF|Mux69~16, dual_issue_processor, 1
instance = comp, \RF|Mux69~17 , RF|Mux69~17, dual_issue_processor, 1
instance = comp, \RF|Mux69~18 , RF|Mux69~18, dual_issue_processor, 1
instance = comp, \RF|Mux69~19 , RF|Mux69~19, dual_issue_processor, 1
instance = comp, \RF|Mux69~20 , RF|Mux69~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[26] , ID_EX_INST2_PIPE|readData1_EX_inst2[26], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux5~0 , Forward_A_inst2|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux5~1 , Forward_A_inst2|Mux5~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux5~2 , Forward_A_inst2|Mux5~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[26]~59 , Final_Alu_inst2_B_Src|out[26]~59, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~0 , ALU_2|Mux5~0, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~50 , ALU_2|Add0~50, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~52 , ALU_2|Add0~52, dual_issue_processor, 1
instance = comp, \RF|registers[28][22]~708 , RF|registers[28][22]~708, dual_issue_processor, 1
instance = comp, \RF|registers[15][22]~696 , RF|registers[15][22]~696, dual_issue_processor, 1
instance = comp, \RF|registers[15][22]_NEW764 , RF|registers[15][22]_NEW764, dual_issue_processor, 1
instance = comp, \RF|registers[15][22] , RF|registers[15][22], dual_issue_processor, 1
instance = comp, \RF|registers[12][22]~695 , RF|registers[12][22]~695, dual_issue_processor, 1
instance = comp, \RF|registers[12][22]_NEW766 , RF|registers[12][22]_NEW766, dual_issue_processor, 1
instance = comp, \RF|registers[12][22] , RF|registers[12][22], dual_issue_processor, 1
instance = comp, \RF|registers[13][22]~694 , RF|registers[13][22]~694, dual_issue_processor, 1
instance = comp, \RF|registers[13][22]_NEW768 , RF|registers[13][22]_NEW768, dual_issue_processor, 1
instance = comp, \RF|registers[13][22] , RF|registers[13][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~17 , RF|Mux41~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][22]~693 , RF|registers[14][22]~693, dual_issue_processor, 1
instance = comp, \RF|registers[14][22]_NEW770 , RF|registers[14][22]_NEW770, dual_issue_processor, 1
instance = comp, \RF|registers[14][22] , RF|registers[14][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~18 , RF|Mux41~18, dual_issue_processor, 1
instance = comp, \RF|registers[4][22]~684 , RF|registers[4][22]~684, dual_issue_processor, 1
instance = comp, \RF|registers[4][22]_NEW788 , RF|registers[4][22]_NEW788, dual_issue_processor, 1
instance = comp, \RF|registers[4][22] , RF|registers[4][22], dual_issue_processor, 1
instance = comp, \RF|registers[5][22]~683 , RF|registers[5][22]~683, dual_issue_processor, 1
instance = comp, \RF|registers[5][22]_NEW790 , RF|registers[5][22]_NEW790, dual_issue_processor, 1
instance = comp, \RF|registers[5][22] , RF|registers[5][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~10 , RF|Mux41~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][22]~682 , RF|registers[6][22]~682, dual_issue_processor, 1
instance = comp, \RF|registers[6][22]_NEW792 , RF|registers[6][22]_NEW792, dual_issue_processor, 1
instance = comp, \RF|registers[6][22] , RF|registers[6][22], dual_issue_processor, 1
instance = comp, \RF|registers[7][22]~685 , RF|registers[7][22]~685, dual_issue_processor, 1
instance = comp, \RF|registers[7][22]_NEW786 , RF|registers[7][22]_NEW786, dual_issue_processor, 1
instance = comp, \RF|registers[7][22] , RF|registers[7][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~11 , RF|Mux41~11, dual_issue_processor, 1
instance = comp, \RF|registers[2][22]~691 , RF|registers[2][22]~691, dual_issue_processor, 1
instance = comp, \RF|registers[2][22]_NEW772 , RF|registers[2][22]_NEW772, dual_issue_processor, 1
instance = comp, \RF|registers[2][22] , RF|registers[2][22], dual_issue_processor, 1
instance = comp, \RF|registers[1][22]~690 , RF|registers[1][22]~690, dual_issue_processor, 1
instance = comp, \RF|registers[1][22]_NEW774 , RF|registers[1][22]_NEW774, dual_issue_processor, 1
instance = comp, \RF|registers[1][22] , RF|registers[1][22], dual_issue_processor, 1
instance = comp, \RF|registers[3][22]~692 , RF|registers[3][22]~692, dual_issue_processor, 1
instance = comp, \RF|registers[3][22]_NEW776 , RF|registers[3][22]_NEW776, dual_issue_processor, 1
instance = comp, \RF|registers[3][22] , RF|registers[3][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~14 , RF|Mux41~14, dual_issue_processor, 1
instance = comp, \RF|Mux41~15 , RF|Mux41~15, dual_issue_processor, 1
instance = comp, \RF|registers[11][22]~689 , RF|registers[11][22]~689, dual_issue_processor, 1
instance = comp, \RF|registers[11][22]_NEW778 , RF|registers[11][22]_NEW778, dual_issue_processor, 1
instance = comp, \RF|registers[11][22] , RF|registers[11][22], dual_issue_processor, 1
instance = comp, \RF|registers[8][22]~688 , RF|registers[8][22]~688, dual_issue_processor, 1
instance = comp, \RF|registers[8][22]_NEW780 , RF|registers[8][22]_NEW780, dual_issue_processor, 1
instance = comp, \RF|registers[8][22] , RF|registers[8][22], dual_issue_processor, 1
instance = comp, \RF|registers[10][22]~687 , RF|registers[10][22]~687, dual_issue_processor, 1
instance = comp, \RF|registers[10][22]_NEW782 , RF|registers[10][22]_NEW782, dual_issue_processor, 1
instance = comp, \RF|registers[10][22] , RF|registers[10][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~12 , RF|Mux41~12, dual_issue_processor, 1
instance = comp, \RF|registers[9][22]~686 , RF|registers[9][22]~686, dual_issue_processor, 1
instance = comp, \RF|registers[9][22]_NEW784 , RF|registers[9][22]_NEW784, dual_issue_processor, 1
instance = comp, \RF|registers[9][22] , RF|registers[9][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~13 , RF|Mux41~13, dual_issue_processor, 1
instance = comp, \RF|Mux41~16 , RF|Mux41~16, dual_issue_processor, 1
instance = comp, \RF|Mux41~19 , RF|Mux41~19, dual_issue_processor, 1
instance = comp, \RF|registers[31][22]~712 , RF|registers[31][22]~712, dual_issue_processor, 1
instance = comp, \RF|registers[31][22]_NEW794 , RF|registers[31][22]_NEW794, dual_issue_processor, 1
instance = comp, \RF|registers[31][22] , RF|registers[31][22], dual_issue_processor, 1
instance = comp, \RF|registers[27][22]~710 , RF|registers[27][22]~710, dual_issue_processor, 1
instance = comp, \RF|registers[27][22]_NEW798 , RF|registers[27][22]_NEW798, dual_issue_processor, 1
instance = comp, \RF|registers[27][22] , RF|registers[27][22], dual_issue_processor, 1
instance = comp, \RF|registers[19][22]~711 , RF|registers[19][22]~711, dual_issue_processor, 1
instance = comp, \RF|registers[19][22]_NEW796 , RF|registers[19][22]_NEW796, dual_issue_processor, 1
instance = comp, \RF|registers[19][22] , RF|registers[19][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~7 , RF|Mux41~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][22]~709 , RF|registers[23][22]~709, dual_issue_processor, 1
instance = comp, \RF|registers[23][22]_NEW800 , RF|registers[23][22]_NEW800, dual_issue_processor, 1
instance = comp, \RF|registers[23][22] , RF|registers[23][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~8 , RF|Mux41~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][22]~698 , RF|registers[25][22]~698, dual_issue_processor, 1
instance = comp, \RF|registers[25][22]_NEW822 , RF|registers[25][22]_NEW822, dual_issue_processor, 1
instance = comp, \RF|registers[25][22] , RF|registers[25][22], dual_issue_processor, 1
instance = comp, \RF|registers[17][22]~699 , RF|registers[17][22]~699, dual_issue_processor, 1
instance = comp, \RF|registers[17][22]_NEW820 , RF|registers[17][22]_NEW820, dual_issue_processor, 1
instance = comp, \RF|registers[17][22] , RF|registers[17][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~0 , RF|Mux41~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][22]~700 , RF|registers[29][22]~700, dual_issue_processor, 1
instance = comp, \RF|registers[29][22]_NEW818 , RF|registers[29][22]_NEW818, dual_issue_processor, 1
instance = comp, \RF|registers[29][22] , RF|registers[29][22], dual_issue_processor, 1
instance = comp, \RF|registers[21][22]~697 , RF|registers[21][22]~697, dual_issue_processor, 1
instance = comp, \RF|registers[21][22]_NEW824 , RF|registers[21][22]_NEW824, dual_issue_processor, 1
instance = comp, \RF|registers[21][22] , RF|registers[21][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~1 , RF|Mux41~1, dual_issue_processor, 1
instance = comp, \RF|registers[20][22]~706 , RF|registers[20][22]~706, dual_issue_processor, 1
instance = comp, \RF|registers[20][22]_NEW806 , RF|registers[20][22]_NEW806, dual_issue_processor, 1
instance = comp, \RF|registers[20][22] , RF|registers[20][22], dual_issue_processor, 1
instance = comp, \RF|registers[16][22]~707 , RF|registers[16][22]~707, dual_issue_processor, 1
instance = comp, \RF|registers[16][22]_NEW804 , RF|registers[16][22]_NEW804, dual_issue_processor, 1
instance = comp, \RF|registers[16][22] , RF|registers[16][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~4 , RF|Mux41~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][22]~705 , RF|registers[24][22]~705, dual_issue_processor, 1
instance = comp, \RF|registers[24][22]_NEW808 , RF|registers[24][22]_NEW808, dual_issue_processor, 1
instance = comp, \RF|registers[24][22] , RF|registers[24][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~5 , RF|Mux41~5, dual_issue_processor, 1
instance = comp, \RF|registers[26][22]~701 , RF|registers[26][22]~701, dual_issue_processor, 1
instance = comp, \RF|registers[26][22]_NEW816 , RF|registers[26][22]_NEW816, dual_issue_processor, 1
instance = comp, \RF|registers[26][22] , RF|registers[26][22], dual_issue_processor, 1
instance = comp, \RF|registers[30][22]~704 , RF|registers[30][22]~704, dual_issue_processor, 1
instance = comp, \RF|registers[30][22]_NEW810 , RF|registers[30][22]_NEW810, dual_issue_processor, 1
instance = comp, \RF|registers[30][22] , RF|registers[30][22], dual_issue_processor, 1
instance = comp, \RF|registers[18][22]~703 , RF|registers[18][22]~703, dual_issue_processor, 1
instance = comp, \RF|registers[18][22]_NEW812 , RF|registers[18][22]_NEW812, dual_issue_processor, 1
instance = comp, \RF|registers[18][22] , RF|registers[18][22], dual_issue_processor, 1
instance = comp, \RF|registers[22][22]~702 , RF|registers[22][22]~702, dual_issue_processor, 1
instance = comp, \RF|registers[22][22]_NEW814 , RF|registers[22][22]_NEW814, dual_issue_processor, 1
instance = comp, \RF|registers[22][22] , RF|registers[22][22], dual_issue_processor, 1
instance = comp, \RF|Mux41~2 , RF|Mux41~2, dual_issue_processor, 1
instance = comp, \RF|Mux41~3 , RF|Mux41~3, dual_issue_processor, 1
instance = comp, \RF|Mux41~6 , RF|Mux41~6, dual_issue_processor, 1
instance = comp, \RF|Mux41~9 , RF|Mux41~9, dual_issue_processor, 1
instance = comp, \RF|Mux41~20 , RF|Mux41~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[22] , ID_EX_INST1_PIPE|readData2_EX_inst1[22], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux9~0 , Forward_B_inst1|Mux9~0, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~16 , ALU_2|ShiftLeft0~16, dual_issue_processor, 1
instance = comp, \RF|registers[9][6]~186 , RF|registers[9][6]~186, dual_issue_processor, 1
instance = comp, \RF|registers[9][6]_NEW1784 , RF|registers[9][6]_NEW1784, dual_issue_processor, 1
instance = comp, \RF|registers[9][6] , RF|registers[9][6], dual_issue_processor, 1
instance = comp, \RF|registers[11][6]~189 , RF|registers[11][6]~189, dual_issue_processor, 1
instance = comp, \RF|registers[11][6]_NEW1778 , RF|registers[11][6]_NEW1778, dual_issue_processor, 1
instance = comp, \RF|registers[11][6] , RF|registers[11][6], dual_issue_processor, 1
instance = comp, \RF|registers[10][6]~187 , RF|registers[10][6]~187, dual_issue_processor, 1
instance = comp, \RF|registers[10][6]_NEW1782 , RF|registers[10][6]_NEW1782, dual_issue_processor, 1
instance = comp, \RF|registers[10][6] , RF|registers[10][6], dual_issue_processor, 1
instance = comp, \RF|registers[8][6]~188 , RF|registers[8][6]~188, dual_issue_processor, 1
instance = comp, \RF|registers[8][6]_NEW1780 , RF|registers[8][6]_NEW1780, dual_issue_processor, 1
instance = comp, \RF|registers[8][6] , RF|registers[8][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~12 , RF|Mux121~12, dual_issue_processor, 1
instance = comp, \RF|Mux121~13 , RF|Mux121~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][6]~195 , RF|registers[2][6]~195, dual_issue_processor, 1
instance = comp, \RF|registers[2][6]_NEW1764 , RF|registers[2][6]_NEW1764, dual_issue_processor, 1
instance = comp, \RF|registers[2][6] , RF|registers[2][6], dual_issue_processor, 1
instance = comp, \RF|registers[1][6]~194 , RF|registers[1][6]~194, dual_issue_processor, 1
instance = comp, \RF|registers[1][6]_NEW1766 , RF|registers[1][6]_NEW1766, dual_issue_processor, 1
instance = comp, \RF|registers[1][6] , RF|registers[1][6], dual_issue_processor, 1
instance = comp, \RF|registers[3][6]~196 , RF|registers[3][6]~196, dual_issue_processor, 1
instance = comp, \RF|registers[3][6]_NEW1768 , RF|registers[3][6]_NEW1768, dual_issue_processor, 1
instance = comp, \RF|registers[3][6] , RF|registers[3][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~14 , RF|Mux121~14, dual_issue_processor, 1
instance = comp, \RF|Mux121~15 , RF|Mux121~15, dual_issue_processor, 1
instance = comp, \RF|Mux121~16 , RF|Mux121~16, dual_issue_processor, 1
instance = comp, \RF|registers[4][6]~192 , RF|registers[4][6]~192, dual_issue_processor, 1
instance = comp, \RF|registers[4][6]_NEW1772 , RF|registers[4][6]_NEW1772, dual_issue_processor, 1
instance = comp, \RF|registers[4][6] , RF|registers[4][6], dual_issue_processor, 1
instance = comp, \RF|registers[5][6]~191 , RF|registers[5][6]~191, dual_issue_processor, 1
instance = comp, \RF|registers[5][6]_NEW1774 , RF|registers[5][6]_NEW1774, dual_issue_processor, 1
instance = comp, \RF|registers[5][6] , RF|registers[5][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~10 , RF|Mux121~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][6]~190 , RF|registers[6][6]~190, dual_issue_processor, 1
instance = comp, \RF|registers[6][6]_NEW1776 , RF|registers[6][6]_NEW1776, dual_issue_processor, 1
instance = comp, \RF|registers[6][6] , RF|registers[6][6], dual_issue_processor, 1
instance = comp, \RF|registers[7][6]~193 , RF|registers[7][6]~193, dual_issue_processor, 1
instance = comp, \RF|registers[7][6]_NEW1770 , RF|registers[7][6]_NEW1770, dual_issue_processor, 1
instance = comp, \RF|registers[7][6] , RF|registers[7][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~11 , RF|Mux121~11, dual_issue_processor, 1
instance = comp, \RF|registers[14][6]~197 , RF|registers[14][6]~197, dual_issue_processor, 1
instance = comp, \RF|registers[14][6]_NEW1762 , RF|registers[14][6]_NEW1762, dual_issue_processor, 1
instance = comp, \RF|registers[14][6] , RF|registers[14][6], dual_issue_processor, 1
instance = comp, \RF|registers[15][6]~200 , RF|registers[15][6]~200, dual_issue_processor, 1
instance = comp, \RF|registers[15][6]_NEW1756 , RF|registers[15][6]_NEW1756, dual_issue_processor, 1
instance = comp, \RF|registers[15][6] , RF|registers[15][6], dual_issue_processor, 1
instance = comp, \RF|registers[12][6]~199 , RF|registers[12][6]~199, dual_issue_processor, 1
instance = comp, \RF|registers[12][6]_NEW1758 , RF|registers[12][6]_NEW1758, dual_issue_processor, 1
instance = comp, \RF|registers[12][6] , RF|registers[12][6], dual_issue_processor, 1
instance = comp, \RF|registers[13][6]~198 , RF|registers[13][6]~198, dual_issue_processor, 1
instance = comp, \RF|registers[13][6]_NEW1760 , RF|registers[13][6]_NEW1760, dual_issue_processor, 1
instance = comp, \RF|registers[13][6] , RF|registers[13][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~17 , RF|Mux121~17, dual_issue_processor, 1
instance = comp, \RF|Mux121~18 , RF|Mux121~18, dual_issue_processor, 1
instance = comp, \RF|Mux121~19 , RF|Mux121~19, dual_issue_processor, 1
instance = comp, \RF|registers[31][6]~216 , RF|registers[31][6]~216, dual_issue_processor, 1
instance = comp, \RF|registers[31][6]_NEW1786 , RF|registers[31][6]_NEW1786, dual_issue_processor, 1
instance = comp, \RF|registers[31][6] , RF|registers[31][6], dual_issue_processor, 1
instance = comp, \RF|registers[19][6]~215 , RF|registers[19][6]~215, dual_issue_processor, 1
instance = comp, \RF|registers[19][6]_NEW1788 , RF|registers[19][6]_NEW1788, dual_issue_processor, 1
instance = comp, \RF|registers[19][6] , RF|registers[19][6], dual_issue_processor, 1
instance = comp, \RF|registers[27][6]~213 , RF|registers[27][6]~213, dual_issue_processor, 1
instance = comp, \RF|registers[27][6]_NEW1792 , RF|registers[27][6]_NEW1792, dual_issue_processor, 1
instance = comp, \RF|registers[27][6] , RF|registers[27][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~7 , RF|Mux121~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][6]~214 , RF|registers[23][6]~214, dual_issue_processor, 1
instance = comp, \RF|registers[23][6]_NEW1790 , RF|registers[23][6]_NEW1790, dual_issue_processor, 1
instance = comp, \RF|registers[23][6] , RF|registers[23][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~8 , RF|Mux121~8, dual_issue_processor, 1
instance = comp, \RF|registers[22][6]~205 , RF|registers[22][6]~205, dual_issue_processor, 1
instance = comp, \RF|registers[22][6]_NEW1808 , RF|registers[22][6]_NEW1808, dual_issue_processor, 1
instance = comp, \RF|registers[22][6] , RF|registers[22][6], dual_issue_processor, 1
instance = comp, \RF|registers[18][6]~207 , RF|registers[18][6]~207, dual_issue_processor, 1
instance = comp, \RF|registers[18][6]_NEW1804 , RF|registers[18][6]_NEW1804, dual_issue_processor, 1
instance = comp, \RF|registers[18][6] , RF|registers[18][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~2 , RF|Mux121~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][6]~206 , RF|registers[26][6]~206, dual_issue_processor, 1
instance = comp, \RF|registers[26][6]_NEW1806 , RF|registers[26][6]_NEW1806, dual_issue_processor, 1
instance = comp, \RF|registers[26][6] , RF|registers[26][6], dual_issue_processor, 1
instance = comp, \RF|registers[30][6]~208 , RF|registers[30][6]~208, dual_issue_processor, 1
instance = comp, \RF|registers[30][6]_NEW1802 , RF|registers[30][6]_NEW1802, dual_issue_processor, 1
instance = comp, \RF|registers[30][6] , RF|registers[30][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~3 , RF|Mux121~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][6]~210 , RF|registers[24][6]~210, dual_issue_processor, 1
instance = comp, \RF|registers[24][6]_NEW1798 , RF|registers[24][6]_NEW1798, dual_issue_processor, 1
instance = comp, \RF|registers[24][6] , RF|registers[24][6], dual_issue_processor, 1
instance = comp, \RF|registers[20][6]~209 , RF|registers[20][6]~209, dual_issue_processor, 1
instance = comp, \RF|registers[20][6]_NEW1800 , RF|registers[20][6]_NEW1800, dual_issue_processor, 1
instance = comp, \RF|registers[20][6] , RF|registers[20][6], dual_issue_processor, 1
instance = comp, \RF|registers[16][6]~211 , RF|registers[16][6]~211, dual_issue_processor, 1
instance = comp, \RF|registers[16][6]_NEW1796 , RF|registers[16][6]_NEW1796, dual_issue_processor, 1
instance = comp, \RF|registers[16][6] , RF|registers[16][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~4 , RF|Mux121~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][6]~212 , RF|registers[28][6]~212, dual_issue_processor, 1
instance = comp, \RF|registers[28][6]_NEW1794 , RF|registers[28][6]_NEW1794, dual_issue_processor, 1
instance = comp, \RF|registers[28][6] , RF|registers[28][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~5 , RF|Mux121~5, dual_issue_processor, 1
instance = comp, \RF|Mux121~6 , RF|Mux121~6, dual_issue_processor, 1
instance = comp, \RF|registers[21][6]~202 , RF|registers[21][6]~202, dual_issue_processor, 1
instance = comp, \RF|registers[21][6]_NEW1814 , RF|registers[21][6]_NEW1814, dual_issue_processor, 1
instance = comp, \RF|registers[21][6] , RF|registers[21][6], dual_issue_processor, 1
instance = comp, \RF|registers[25][6]~201 , RF|registers[25][6]~201, dual_issue_processor, 1
instance = comp, \RF|registers[25][6]_NEW1816 , RF|registers[25][6]_NEW1816, dual_issue_processor, 1
instance = comp, \RF|registers[25][6] , RF|registers[25][6], dual_issue_processor, 1
instance = comp, \RF|registers[17][6]~203 , RF|registers[17][6]~203, dual_issue_processor, 1
instance = comp, \RF|registers[17][6]_NEW1812 , RF|registers[17][6]_NEW1812, dual_issue_processor, 1
instance = comp, \RF|registers[17][6] , RF|registers[17][6], dual_issue_processor, 1
instance = comp, \RF|Mux121~0 , RF|Mux121~0, dual_issue_processor, 1
instance = comp, \RF|Mux121~1 , RF|Mux121~1, dual_issue_processor, 1
instance = comp, \RF|Mux121~9 , RF|Mux121~9, dual_issue_processor, 1
instance = comp, \RF|Mux121~20 , RF|Mux121~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[6] , ID_EX_INST2_PIPE|readData2_EX_inst2[6], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux25~0 , Forward_B_inst2|Mux25~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux25~1 , Forward_B_inst2|Mux25~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[6]~40 , Final_Alu_inst2_B_Src|out[6]~40, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[6]~41 , Final_Alu_inst2_B_Src|out[6]~41, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~22 , ALU_2|ShiftLeft0~22, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~23 , ALU_2|ShiftLeft0~23, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~24 , ALU_2|ShiftLeft0~24, dual_issue_processor, 1
instance = comp, \RF|Mux73~17 , RF|Mux73~17, dual_issue_processor, 1
instance = comp, \RF|Mux73~18 , RF|Mux73~18, dual_issue_processor, 1
instance = comp, \RF|Mux73~14 , RF|Mux73~14, dual_issue_processor, 1
instance = comp, \RF|Mux73~15 , RF|Mux73~15, dual_issue_processor, 1
instance = comp, \RF|Mux73~12 , RF|Mux73~12, dual_issue_processor, 1
instance = comp, \RF|Mux73~13 , RF|Mux73~13, dual_issue_processor, 1
instance = comp, \RF|Mux73~16 , RF|Mux73~16, dual_issue_processor, 1
instance = comp, \RF|Mux73~10 , RF|Mux73~10, dual_issue_processor, 1
instance = comp, \RF|Mux73~11 , RF|Mux73~11, dual_issue_processor, 1
instance = comp, \RF|Mux73~19 , RF|Mux73~19, dual_issue_processor, 1
instance = comp, \RF|Mux73~2 , RF|Mux73~2, dual_issue_processor, 1
instance = comp, \RF|Mux73~3 , RF|Mux73~3, dual_issue_processor, 1
instance = comp, \RF|Mux73~4 , RF|Mux73~4, dual_issue_processor, 1
instance = comp, \RF|Mux73~5 , RF|Mux73~5, dual_issue_processor, 1
instance = comp, \RF|Mux73~6 , RF|Mux73~6, dual_issue_processor, 1
instance = comp, \RF|Mux73~7 , RF|Mux73~7, dual_issue_processor, 1
instance = comp, \RF|Mux73~8 , RF|Mux73~8, dual_issue_processor, 1
instance = comp, \RF|Mux73~0 , RF|Mux73~0, dual_issue_processor, 1
instance = comp, \RF|Mux73~1 , RF|Mux73~1, dual_issue_processor, 1
instance = comp, \RF|Mux73~9 , RF|Mux73~9, dual_issue_processor, 1
instance = comp, \RF|Mux73~20 , RF|Mux73~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[22] , ID_EX_INST2_PIPE|readData1_EX_inst2[22], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux9~0 , Forward_A_inst2|Mux9~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux9~1 , Forward_A_inst2|Mux9~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux9~2 , Forward_A_inst2|Mux9~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~3 , ALU_2|Mux9~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~4 , ALU_2|Mux9~4, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[19]~23 , Final_Alu_inst2_B_Src|out[19]~23, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux12~2_RESYN2740 , Forward_A_inst2|Mux12~2_RESYN2740, dual_issue_processor, 1
instance = comp, \RF|Mux76~0 , RF|Mux76~0, dual_issue_processor, 1
instance = comp, \RF|Mux76~1 , RF|Mux76~1, dual_issue_processor, 1
instance = comp, \RF|Mux76~4 , RF|Mux76~4, dual_issue_processor, 1
instance = comp, \RF|Mux76~5 , RF|Mux76~5, dual_issue_processor, 1
instance = comp, \RF|Mux76~2 , RF|Mux76~2, dual_issue_processor, 1
instance = comp, \RF|Mux76~3 , RF|Mux76~3, dual_issue_processor, 1
instance = comp, \RF|Mux76~6 , RF|Mux76~6, dual_issue_processor, 1
instance = comp, \RF|Mux76~7 , RF|Mux76~7, dual_issue_processor, 1
instance = comp, \RF|Mux76~8 , RF|Mux76~8, dual_issue_processor, 1
instance = comp, \RF|Mux76~9 , RF|Mux76~9, dual_issue_processor, 1
instance = comp, \RF|Mux76~17 , RF|Mux76~17, dual_issue_processor, 1
instance = comp, \RF|Mux76~18 , RF|Mux76~18, dual_issue_processor, 1
instance = comp, \RF|Mux76~14 , RF|Mux76~14, dual_issue_processor, 1
instance = comp, \RF|Mux76~15 , RF|Mux76~15, dual_issue_processor, 1
instance = comp, \RF|Mux76~12 , RF|Mux76~12, dual_issue_processor, 1
instance = comp, \RF|Mux76~13 , RF|Mux76~13, dual_issue_processor, 1
instance = comp, \RF|Mux76~16 , RF|Mux76~16, dual_issue_processor, 1
instance = comp, \RF|Mux76~10 , RF|Mux76~10, dual_issue_processor, 1
instance = comp, \RF|Mux76~11 , RF|Mux76~11, dual_issue_processor, 1
instance = comp, \RF|Mux76~19 , RF|Mux76~19, dual_issue_processor, 1
instance = comp, \RF|Mux76~20 , RF|Mux76~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[19] , ID_EX_INST2_PIPE|readData1_EX_inst2[19], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux12~2_RESYN2742 , Forward_A_inst2|Mux12~2_RESYN2742, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux12~2_RESYN2744 , Forward_A_inst2|Mux12~2_RESYN2744, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux12~2 , Forward_A_inst2|Mux12~2, dual_issue_processor, 1
instance = comp, \RF|Mux79~12 , RF|Mux79~12, dual_issue_processor, 1
instance = comp, \RF|Mux79~13 , RF|Mux79~13, dual_issue_processor, 1
instance = comp, \RF|Mux79~14 , RF|Mux79~14, dual_issue_processor, 1
instance = comp, \RF|Mux79~15 , RF|Mux79~15, dual_issue_processor, 1
instance = comp, \RF|Mux79~16 , RF|Mux79~16, dual_issue_processor, 1
instance = comp, \RF|Mux79~17 , RF|Mux79~17, dual_issue_processor, 1
instance = comp, \RF|Mux79~18 , RF|Mux79~18, dual_issue_processor, 1
instance = comp, \RF|Mux79~10 , RF|Mux79~10, dual_issue_processor, 1
instance = comp, \RF|Mux79~11 , RF|Mux79~11, dual_issue_processor, 1
instance = comp, \RF|Mux79~19 , RF|Mux79~19, dual_issue_processor, 1
instance = comp, \RF|Mux79~0 , RF|Mux79~0, dual_issue_processor, 1
instance = comp, \RF|Mux79~1 , RF|Mux79~1, dual_issue_processor, 1
instance = comp, \RF|Mux79~7 , RF|Mux79~7, dual_issue_processor, 1
instance = comp, \RF|Mux79~8 , RF|Mux79~8, dual_issue_processor, 1
instance = comp, \RF|Mux79~2 , RF|Mux79~2, dual_issue_processor, 1
instance = comp, \RF|Mux79~3 , RF|Mux79~3, dual_issue_processor, 1
instance = comp, \RF|Mux79~4 , RF|Mux79~4, dual_issue_processor, 1
instance = comp, \RF|Mux79~5 , RF|Mux79~5, dual_issue_processor, 1
instance = comp, \RF|Mux79~6 , RF|Mux79~6, dual_issue_processor, 1
instance = comp, \RF|Mux79~9 , RF|Mux79~9, dual_issue_processor, 1
instance = comp, \RF|Mux79~20 , RF|Mux79~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[16] , ID_EX_INST2_PIPE|readData1_EX_inst2[16], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux15~0 , Forward_A_inst2|Mux15~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux15~1 , Forward_A_inst2|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux15~2 , Forward_A_inst2|Mux15~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[15]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[15]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[15] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[15], dual_issue_processor, 1
instance = comp, \RF|registers[29][15]~483 , RF|registers[29][15]~483, dual_issue_processor, 1
instance = comp, \RF|registers[29][15]_NEW1252 , RF|registers[29][15]_NEW1252, dual_issue_processor, 1
instance = comp, \RF|registers[29][15] , RF|registers[29][15], dual_issue_processor, 1
instance = comp, \RF|registers[17][15]~482 , RF|registers[17][15]~482, dual_issue_processor, 1
instance = comp, \RF|registers[17][15]_NEW1254 , RF|registers[17][15]_NEW1254, dual_issue_processor, 1
instance = comp, \RF|registers[17][15] , RF|registers[17][15], dual_issue_processor, 1
instance = comp, \RF|registers[21][15]~481 , RF|registers[21][15]~481, dual_issue_processor, 1
instance = comp, \RF|registers[21][15]_NEW1256 , RF|registers[21][15]_NEW1256, dual_issue_processor, 1
instance = comp, \RF|registers[21][15] , RF|registers[21][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~0 , RF|Mux112~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][15]~480 , RF|registers[25][15]~480, dual_issue_processor, 1
instance = comp, \RF|registers[25][15]_NEW1258 , RF|registers[25][15]_NEW1258, dual_issue_processor, 1
instance = comp, \RF|registers[25][15] , RF|registers[25][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~1 , RF|Mux112~1, dual_issue_processor, 1
instance = comp, \RF|registers[27][15]~492 , RF|registers[27][15]~492, dual_issue_processor, 1
instance = comp, \RF|registers[27][15]_NEW1234 , RF|registers[27][15]_NEW1234, dual_issue_processor, 1
instance = comp, \RF|registers[27][15] , RF|registers[27][15], dual_issue_processor, 1
instance = comp, \RF|registers[31][15]~495 , RF|registers[31][15]~495, dual_issue_processor, 1
instance = comp, \RF|registers[31][15]_NEW1228 , RF|registers[31][15]_NEW1228, dual_issue_processor, 1
instance = comp, \RF|registers[31][15] , RF|registers[31][15], dual_issue_processor, 1
instance = comp, \RF|registers[23][15]~493 , RF|registers[23][15]~493, dual_issue_processor, 1
instance = comp, \RF|registers[23][15]_NEW1232 , RF|registers[23][15]_NEW1232, dual_issue_processor, 1
instance = comp, \RF|registers[23][15] , RF|registers[23][15], dual_issue_processor, 1
instance = comp, \RF|registers[19][15]~494 , RF|registers[19][15]~494, dual_issue_processor, 1
instance = comp, \RF|registers[19][15]_NEW1230 , RF|registers[19][15]_NEW1230, dual_issue_processor, 1
instance = comp, \RF|registers[19][15] , RF|registers[19][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~7 , RF|Mux112~7, dual_issue_processor, 1
instance = comp, \RF|Mux112~8 , RF|Mux112~8, dual_issue_processor, 1
instance = comp, \RF|registers[26][15]~485 , RF|registers[26][15]~485, dual_issue_processor, 1
instance = comp, \RF|registers[26][15]_NEW1248 , RF|registers[26][15]_NEW1248, dual_issue_processor, 1
instance = comp, \RF|registers[26][15] , RF|registers[26][15], dual_issue_processor, 1
instance = comp, \RF|registers[18][15]~486 , RF|registers[18][15]~486, dual_issue_processor, 1
instance = comp, \RF|registers[18][15]_NEW1246 , RF|registers[18][15]_NEW1246, dual_issue_processor, 1
instance = comp, \RF|registers[18][15] , RF|registers[18][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~2 , RF|Mux112~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][15]~487 , RF|registers[30][15]~487, dual_issue_processor, 1
instance = comp, \RF|registers[30][15]_NEW1244 , RF|registers[30][15]_NEW1244, dual_issue_processor, 1
instance = comp, \RF|registers[30][15] , RF|registers[30][15], dual_issue_processor, 1
instance = comp, \RF|registers[22][15]~484 , RF|registers[22][15]~484, dual_issue_processor, 1
instance = comp, \RF|registers[22][15]_NEW1250 , RF|registers[22][15]_NEW1250, dual_issue_processor, 1
instance = comp, \RF|registers[22][15] , RF|registers[22][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~3 , RF|Mux112~3, dual_issue_processor, 1
instance = comp, \RF|registers[20][15]~488 , RF|registers[20][15]~488, dual_issue_processor, 1
instance = comp, \RF|registers[20][15]_NEW1242 , RF|registers[20][15]_NEW1242, dual_issue_processor, 1
instance = comp, \RF|registers[20][15] , RF|registers[20][15], dual_issue_processor, 1
instance = comp, \RF|registers[28][15]~491 , RF|registers[28][15]~491, dual_issue_processor, 1
instance = comp, \RF|registers[28][15]_NEW1236 , RF|registers[28][15]_NEW1236, dual_issue_processor, 1
instance = comp, \RF|registers[28][15] , RF|registers[28][15], dual_issue_processor, 1
instance = comp, \RF|registers[16][15]~490 , RF|registers[16][15]~490, dual_issue_processor, 1
instance = comp, \RF|registers[16][15]_NEW1238 , RF|registers[16][15]_NEW1238, dual_issue_processor, 1
instance = comp, \RF|registers[16][15] , RF|registers[16][15], dual_issue_processor, 1
instance = comp, \RF|registers[24][15]~489 , RF|registers[24][15]~489, dual_issue_processor, 1
instance = comp, \RF|registers[24][15]_NEW1240 , RF|registers[24][15]_NEW1240, dual_issue_processor, 1
instance = comp, \RF|registers[24][15] , RF|registers[24][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~4 , RF|Mux112~4, dual_issue_processor, 1
instance = comp, \RF|Mux112~5 , RF|Mux112~5, dual_issue_processor, 1
instance = comp, \RF|Mux112~6 , RF|Mux112~6, dual_issue_processor, 1
instance = comp, \RF|Mux112~9 , RF|Mux112~9, dual_issue_processor, 1
instance = comp, \RF|registers[11][15]~468 , RF|registers[11][15]~468, dual_issue_processor, 1
instance = comp, \RF|registers[11][15]_NEW1220 , RF|registers[11][15]_NEW1220, dual_issue_processor, 1
instance = comp, \RF|registers[11][15] , RF|registers[11][15], dual_issue_processor, 1
instance = comp, \RF|registers[9][15]~465 , RF|registers[9][15]~465, dual_issue_processor, 1
instance = comp, \RF|registers[9][15]_NEW1226 , RF|registers[9][15]_NEW1226, dual_issue_processor, 1
instance = comp, \RF|registers[9][15] , RF|registers[9][15], dual_issue_processor, 1
instance = comp, \RF|registers[8][15]~467 , RF|registers[8][15]~467, dual_issue_processor, 1
instance = comp, \RF|registers[8][15]_NEW1222 , RF|registers[8][15]_NEW1222, dual_issue_processor, 1
instance = comp, \RF|registers[8][15] , RF|registers[8][15], dual_issue_processor, 1
instance = comp, \RF|registers[10][15]~466 , RF|registers[10][15]~466, dual_issue_processor, 1
instance = comp, \RF|registers[10][15]_NEW1224 , RF|registers[10][15]_NEW1224, dual_issue_processor, 1
instance = comp, \RF|registers[10][15] , RF|registers[10][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~10 , RF|Mux112~10, dual_issue_processor, 1
instance = comp, \RF|Mux112~11 , RF|Mux112~11, dual_issue_processor, 1
instance = comp, \RF|registers[14][15]~476 , RF|registers[14][15]~476, dual_issue_processor, 1
instance = comp, \RF|registers[14][15]_NEW1204 , RF|registers[14][15]_NEW1204, dual_issue_processor, 1
instance = comp, \RF|registers[14][15] , RF|registers[14][15], dual_issue_processor, 1
instance = comp, \RF|registers[13][15]~477 , RF|registers[13][15]~477, dual_issue_processor, 1
instance = comp, \RF|registers[13][15]_NEW1202 , RF|registers[13][15]_NEW1202, dual_issue_processor, 1
instance = comp, \RF|registers[13][15] , RF|registers[13][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~17 , RF|Mux112~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][15]~479 , RF|registers[15][15]~479, dual_issue_processor, 1
instance = comp, \RF|registers[15][15]_NEW1198 , RF|registers[15][15]_NEW1198, dual_issue_processor, 1
instance = comp, \RF|registers[15][15] , RF|registers[15][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~18 , RF|Mux112~18, dual_issue_processor, 1
instance = comp, \RF|registers[2][15]~474 , RF|registers[2][15]~474, dual_issue_processor, 1
instance = comp, \RF|registers[2][15]_NEW1206 , RF|registers[2][15]_NEW1206, dual_issue_processor, 1
instance = comp, \RF|registers[2][15] , RF|registers[2][15], dual_issue_processor, 1
instance = comp, \RF|registers[1][15]~473 , RF|registers[1][15]~473, dual_issue_processor, 1
instance = comp, \RF|registers[1][15]_NEW1208 , RF|registers[1][15]_NEW1208, dual_issue_processor, 1
instance = comp, \RF|registers[1][15] , RF|registers[1][15], dual_issue_processor, 1
instance = comp, \RF|registers[3][15]~475 , RF|registers[3][15]~475, dual_issue_processor, 1
instance = comp, \RF|registers[3][15]_NEW1210 , RF|registers[3][15]_NEW1210, dual_issue_processor, 1
instance = comp, \RF|registers[3][15] , RF|registers[3][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~14 , RF|Mux112~14, dual_issue_processor, 1
instance = comp, \RF|Mux112~15 , RF|Mux112~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][15]~472 , RF|registers[7][15]~472, dual_issue_processor, 1
instance = comp, \RF|registers[7][15]_NEW1212 , RF|registers[7][15]_NEW1212, dual_issue_processor, 1
instance = comp, \RF|registers[7][15] , RF|registers[7][15], dual_issue_processor, 1
instance = comp, \RF|registers[4][15]~471 , RF|registers[4][15]~471, dual_issue_processor, 1
instance = comp, \RF|registers[4][15]_NEW1214 , RF|registers[4][15]_NEW1214, dual_issue_processor, 1
instance = comp, \RF|registers[4][15] , RF|registers[4][15], dual_issue_processor, 1
instance = comp, \RF|registers[5][15]~470 , RF|registers[5][15]~470, dual_issue_processor, 1
instance = comp, \RF|registers[5][15]_NEW1216 , RF|registers[5][15]_NEW1216, dual_issue_processor, 1
instance = comp, \RF|registers[5][15] , RF|registers[5][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~12 , RF|Mux112~12, dual_issue_processor, 1
instance = comp, \RF|registers[6][15]~469 , RF|registers[6][15]~469, dual_issue_processor, 1
instance = comp, \RF|registers[6][15]_NEW1218 , RF|registers[6][15]_NEW1218, dual_issue_processor, 1
instance = comp, \RF|registers[6][15] , RF|registers[6][15], dual_issue_processor, 1
instance = comp, \RF|Mux112~13 , RF|Mux112~13, dual_issue_processor, 1
instance = comp, \RF|Mux112~16 , RF|Mux112~16, dual_issue_processor, 1
instance = comp, \RF|Mux112~19 , RF|Mux112~19, dual_issue_processor, 1
instance = comp, \RF|Mux112~20 , RF|Mux112~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[15] , ID_EX_INST2_PIPE|readData2_EX_inst2[15], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux16~0 , Forward_B_inst2|Mux16~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux16~1 , Forward_B_inst2|Mux16~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~79 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~79, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[15] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[15], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a14 , DM|altsyncram_component|auto_generated|ram_block1a14, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux16~0 , WRITE_BACK_MUX_INST2|Mux16~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[15] , MEM_WB_INST2_PIPE|writeData_inst2_WB[15], dual_issue_processor, 1
instance = comp, \RF|registers[12][15]~478 , RF|registers[12][15]~478, dual_issue_processor, 1
instance = comp, \RF|registers[12][15]_NEW1200 , RF|registers[12][15]_NEW1200, dual_issue_processor, 1
instance = comp, \RF|registers[12][15] , RF|registers[12][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~17 , RF|Mux80~17, dual_issue_processor, 1
instance = comp, \RF|Mux80~18 , RF|Mux80~18, dual_issue_processor, 1
instance = comp, \RF|Mux80~10 , RF|Mux80~10, dual_issue_processor, 1
instance = comp, \RF|Mux80~11 , RF|Mux80~11, dual_issue_processor, 1
instance = comp, \RF|Mux80~12 , RF|Mux80~12, dual_issue_processor, 1
instance = comp, \RF|Mux80~13 , RF|Mux80~13, dual_issue_processor, 1
instance = comp, \RF|Mux80~14 , RF|Mux80~14, dual_issue_processor, 1
instance = comp, \RF|Mux80~15 , RF|Mux80~15, dual_issue_processor, 1
instance = comp, \RF|Mux80~16 , RF|Mux80~16, dual_issue_processor, 1
instance = comp, \RF|Mux80~19 , RF|Mux80~19, dual_issue_processor, 1
instance = comp, \RF|Mux80~7 , RF|Mux80~7, dual_issue_processor, 1
instance = comp, \RF|Mux80~8 , RF|Mux80~8, dual_issue_processor, 1
instance = comp, \RF|Mux80~0 , RF|Mux80~0, dual_issue_processor, 1
instance = comp, \RF|Mux80~1 , RF|Mux80~1, dual_issue_processor, 1
instance = comp, \RF|Mux80~4 , RF|Mux80~4, dual_issue_processor, 1
instance = comp, \RF|Mux80~5 , RF|Mux80~5, dual_issue_processor, 1
instance = comp, \RF|Mux80~2 , RF|Mux80~2, dual_issue_processor, 1
instance = comp, \RF|Mux80~3 , RF|Mux80~3, dual_issue_processor, 1
instance = comp, \RF|Mux80~6 , RF|Mux80~6, dual_issue_processor, 1
instance = comp, \RF|Mux80~9 , RF|Mux80~9, dual_issue_processor, 1
instance = comp, \RF|Mux80~20 , RF|Mux80~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[15] , ID_EX_INST2_PIPE|readData1_EX_inst2[15], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux16~2_RESYN2730 , Forward_A_inst2|Mux16~2_RESYN2730, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux16~2_RESYN2728 , Forward_A_inst2|Mux16~2_RESYN2728, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux16~2_RESYN2732 , Forward_A_inst2|Mux16~2_RESYN2732, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux16~2 , Forward_A_inst2|Mux16~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[12] , ID_EX_INST2_PIPE|Imm_EX_inst2[12], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[12] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[12], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~76 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~76, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[12] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[12], dual_issue_processor, 1
instance = comp, \RF|registers[3][13]~413 , RF|registers[3][13]~413, dual_issue_processor, 1
instance = comp, \RF|registers[9][13]~403 , RF|registers[9][13]~403, dual_issue_processor, 1
instance = comp, \RF|registers[9][13]_NEW1350 , RF|registers[9][13]_NEW1350, dual_issue_processor, 1
instance = comp, \RF|registers[9][13] , RF|registers[9][13], dual_issue_processor, 1
instance = comp, \RF|registers[11][13]~406 , RF|registers[11][13]~406, dual_issue_processor, 1
instance = comp, \RF|registers[11][13]_NEW1344 , RF|registers[11][13]_NEW1344, dual_issue_processor, 1
instance = comp, \RF|registers[11][13] , RF|registers[11][13], dual_issue_processor, 1
instance = comp, \RF|registers[10][13]~404 , RF|registers[10][13]~404, dual_issue_processor, 1
instance = comp, \RF|registers[10][13]_NEW1348 , RF|registers[10][13]_NEW1348, dual_issue_processor, 1
instance = comp, \RF|registers[10][13] , RF|registers[10][13], dual_issue_processor, 1
instance = comp, \RF|registers[8][13]~405 , RF|registers[8][13]~405, dual_issue_processor, 1
instance = comp, \RF|registers[8][13]_NEW1346 , RF|registers[8][13]_NEW1346, dual_issue_processor, 1
instance = comp, \RF|registers[8][13] , RF|registers[8][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~10 , RF|Mux114~10, dual_issue_processor, 1
instance = comp, \RF|Mux114~11 , RF|Mux114~11, dual_issue_processor, 1
instance = comp, \RF|registers[1][13]~411 , RF|registers[1][13]~411, dual_issue_processor, 1
instance = comp, \RF|registers[1][13]_NEW1332 , RF|registers[1][13]_NEW1332, dual_issue_processor, 1
instance = comp, \RF|registers[1][13] , RF|registers[1][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~14 , RF|Mux114~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][13]~412 , RF|registers[2][13]~412, dual_issue_processor, 1
instance = comp, \RF|registers[2][13]_NEW1330 , RF|registers[2][13]_NEW1330, dual_issue_processor, 1
instance = comp, \RF|registers[2][13] , RF|registers[2][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~15 , RF|Mux114~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][13]~410 , RF|registers[7][13]~410, dual_issue_processor, 1
instance = comp, \RF|registers[7][13]_NEW1336 , RF|registers[7][13]_NEW1336, dual_issue_processor, 1
instance = comp, \RF|registers[7][13] , RF|registers[7][13], dual_issue_processor, 1
instance = comp, \RF|registers[6][13]~407 , RF|registers[6][13]~407, dual_issue_processor, 1
instance = comp, \RF|registers[6][13]_NEW1342 , RF|registers[6][13]_NEW1342, dual_issue_processor, 1
instance = comp, \RF|registers[6][13] , RF|registers[6][13], dual_issue_processor, 1
instance = comp, \RF|registers[4][13]~409 , RF|registers[4][13]~409, dual_issue_processor, 1
instance = comp, \RF|registers[4][13]_NEW1338 , RF|registers[4][13]_NEW1338, dual_issue_processor, 1
instance = comp, \RF|registers[4][13] , RF|registers[4][13], dual_issue_processor, 1
instance = comp, \RF|registers[5][13]~408 , RF|registers[5][13]~408, dual_issue_processor, 1
instance = comp, \RF|registers[5][13]_NEW1340 , RF|registers[5][13]_NEW1340, dual_issue_processor, 1
instance = comp, \RF|registers[5][13] , RF|registers[5][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~12 , RF|Mux114~12, dual_issue_processor, 1
instance = comp, \RF|Mux114~13 , RF|Mux114~13, dual_issue_processor, 1
instance = comp, \RF|Mux114~16 , RF|Mux114~16, dual_issue_processor, 1
instance = comp, \RF|registers[15][13]~417 , RF|registers[15][13]~417, dual_issue_processor, 1
instance = comp, \RF|registers[15][13]_NEW1322 , RF|registers[15][13]_NEW1322, dual_issue_processor, 1
instance = comp, \RF|registers[15][13] , RF|registers[15][13], dual_issue_processor, 1
instance = comp, \RF|registers[12][13]~416 , RF|registers[12][13]~416, dual_issue_processor, 1
instance = comp, \RF|registers[12][13]_NEW1324 , RF|registers[12][13]_NEW1324, dual_issue_processor, 1
instance = comp, \RF|registers[12][13] , RF|registers[12][13], dual_issue_processor, 1
instance = comp, \RF|registers[13][13]~415 , RF|registers[13][13]~415, dual_issue_processor, 1
instance = comp, \RF|registers[13][13]_NEW1326 , RF|registers[13][13]_NEW1326, dual_issue_processor, 1
instance = comp, \RF|registers[13][13] , RF|registers[13][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~17 , RF|Mux114~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][13]~414 , RF|registers[14][13]~414, dual_issue_processor, 1
instance = comp, \RF|registers[14][13]_NEW1328 , RF|registers[14][13]_NEW1328, dual_issue_processor, 1
instance = comp, \RF|registers[14][13] , RF|registers[14][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~18 , RF|Mux114~18, dual_issue_processor, 1
instance = comp, \RF|Mux114~19 , RF|Mux114~19, dual_issue_processor, 1
instance = comp, \RF|registers[31][13]~433 , RF|registers[31][13]~433, dual_issue_processor, 1
instance = comp, \RF|registers[31][13]_NEW1352 , RF|registers[31][13]_NEW1352, dual_issue_processor, 1
instance = comp, \RF|registers[31][13] , RF|registers[31][13], dual_issue_processor, 1
instance = comp, \RF|registers[19][13]~432 , RF|registers[19][13]~432, dual_issue_processor, 1
instance = comp, \RF|registers[19][13]_NEW1354 , RF|registers[19][13]_NEW1354, dual_issue_processor, 1
instance = comp, \RF|registers[19][13] , RF|registers[19][13], dual_issue_processor, 1
instance = comp, \RF|registers[23][13]~431 , RF|registers[23][13]~431, dual_issue_processor, 1
instance = comp, \RF|registers[23][13]_NEW1356 , RF|registers[23][13]_NEW1356, dual_issue_processor, 1
instance = comp, \RF|registers[23][13] , RF|registers[23][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~7 , RF|Mux114~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][13]~430 , RF|registers[27][13]~430, dual_issue_processor, 1
instance = comp, \RF|registers[27][13]_NEW1358 , RF|registers[27][13]_NEW1358, dual_issue_processor, 1
instance = comp, \RF|registers[27][13] , RF|registers[27][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~8 , RF|Mux114~8, dual_issue_processor, 1
instance = comp, \RF|registers[26][13]~423 , RF|registers[26][13]~423, dual_issue_processor, 1
instance = comp, \RF|registers[26][13]_NEW1372 , RF|registers[26][13]_NEW1372, dual_issue_processor, 1
instance = comp, \RF|registers[26][13] , RF|registers[26][13], dual_issue_processor, 1
instance = comp, \RF|registers[18][13]~424 , RF|registers[18][13]~424, dual_issue_processor, 1
instance = comp, \RF|registers[18][13]_NEW1370 , RF|registers[18][13]_NEW1370, dual_issue_processor, 1
instance = comp, \RF|registers[18][13] , RF|registers[18][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~2 , RF|Mux114~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][13]~422 , RF|registers[22][13]~422, dual_issue_processor, 1
instance = comp, \RF|registers[22][13]_NEW1374 , RF|registers[22][13]_NEW1374, dual_issue_processor, 1
instance = comp, \RF|registers[22][13] , RF|registers[22][13], dual_issue_processor, 1
instance = comp, \RF|registers[30][13]~425 , RF|registers[30][13]~425, dual_issue_processor, 1
instance = comp, \RF|registers[30][13]_NEW1368 , RF|registers[30][13]_NEW1368, dual_issue_processor, 1
instance = comp, \RF|registers[30][13] , RF|registers[30][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~3 , RF|Mux114~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][13]~429 , RF|registers[28][13]~429, dual_issue_processor, 1
instance = comp, \RF|registers[28][13]_NEW1360 , RF|registers[28][13]_NEW1360, dual_issue_processor, 1
instance = comp, \RF|registers[28][13] , RF|registers[28][13], dual_issue_processor, 1
instance = comp, \RF|registers[24][13]~427 , RF|registers[24][13]~427, dual_issue_processor, 1
instance = comp, \RF|registers[24][13]_NEW1364 , RF|registers[24][13]_NEW1364, dual_issue_processor, 1
instance = comp, \RF|registers[24][13] , RF|registers[24][13], dual_issue_processor, 1
instance = comp, \RF|registers[16][13]~428 , RF|registers[16][13]~428, dual_issue_processor, 1
instance = comp, \RF|registers[16][13]_NEW1362 , RF|registers[16][13]_NEW1362, dual_issue_processor, 1
instance = comp, \RF|registers[16][13] , RF|registers[16][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~4 , RF|Mux114~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][13]~426 , RF|registers[20][13]~426, dual_issue_processor, 1
instance = comp, \RF|registers[20][13]_NEW1366 , RF|registers[20][13]_NEW1366, dual_issue_processor, 1
instance = comp, \RF|registers[20][13] , RF|registers[20][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~5 , RF|Mux114~5, dual_issue_processor, 1
instance = comp, \RF|Mux114~6 , RF|Mux114~6, dual_issue_processor, 1
instance = comp, \RF|registers[29][13]~421 , RF|registers[29][13]~421, dual_issue_processor, 1
instance = comp, \RF|registers[29][13]_NEW1376 , RF|registers[29][13]_NEW1376, dual_issue_processor, 1
instance = comp, \RF|registers[29][13] , RF|registers[29][13], dual_issue_processor, 1
instance = comp, \RF|registers[25][13]~418 , RF|registers[25][13]~418, dual_issue_processor, 1
instance = comp, \RF|registers[25][13]_NEW1382 , RF|registers[25][13]_NEW1382, dual_issue_processor, 1
instance = comp, \RF|registers[25][13] , RF|registers[25][13], dual_issue_processor, 1
instance = comp, \RF|registers[21][13]~419 , RF|registers[21][13]~419, dual_issue_processor, 1
instance = comp, \RF|registers[21][13]_NEW1380 , RF|registers[21][13]_NEW1380, dual_issue_processor, 1
instance = comp, \RF|registers[21][13] , RF|registers[21][13], dual_issue_processor, 1
instance = comp, \RF|registers[17][13]~420 , RF|registers[17][13]~420, dual_issue_processor, 1
instance = comp, \RF|registers[17][13]_NEW1378 , RF|registers[17][13]_NEW1378, dual_issue_processor, 1
instance = comp, \RF|registers[17][13] , RF|registers[17][13], dual_issue_processor, 1
instance = comp, \RF|Mux114~0 , RF|Mux114~0, dual_issue_processor, 1
instance = comp, \RF|Mux114~1 , RF|Mux114~1, dual_issue_processor, 1
instance = comp, \RF|Mux114~9 , RF|Mux114~9, dual_issue_processor, 1
instance = comp, \RF|Mux114~20 , RF|Mux114~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[13] , ID_EX_INST2_PIPE|readData2_EX_inst2[13], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux18~0 , Forward_B_inst2|Mux18~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux18~1 , Forward_B_inst2|Mux18~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~77 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~77, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[13] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[13], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a12 , DM|altsyncram_component|auto_generated|ram_block1a12, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux18~0 , WRITE_BACK_MUX_INST2|Mux18~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[13] , MEM_WB_INST2_PIPE|writeData_inst2_WB[13], dual_issue_processor, 1
instance = comp, \RF|registers[3][13]_NEW1334 , RF|registers[3][13]_NEW1334, dual_issue_processor, 1
instance = comp, \RF|registers[3][13] , RF|registers[3][13], dual_issue_processor, 1
instance = comp, \RF|Mux50~14 , RF|Mux50~14, dual_issue_processor, 1
instance = comp, \RF|Mux50~15 , RF|Mux50~15, dual_issue_processor, 1
instance = comp, \RF|Mux50~12 , RF|Mux50~12, dual_issue_processor, 1
instance = comp, \RF|Mux50~13 , RF|Mux50~13, dual_issue_processor, 1
instance = comp, \RF|Mux50~16 , RF|Mux50~16, dual_issue_processor, 1
instance = comp, \RF|Mux50~17 , RF|Mux50~17, dual_issue_processor, 1
instance = comp, \RF|Mux50~18 , RF|Mux50~18, dual_issue_processor, 1
instance = comp, \RF|Mux50~10 , RF|Mux50~10, dual_issue_processor, 1
instance = comp, \RF|Mux50~11 , RF|Mux50~11, dual_issue_processor, 1
instance = comp, \RF|Mux50~19 , RF|Mux50~19, dual_issue_processor, 1
instance = comp, \RF|Mux50~0 , RF|Mux50~0, dual_issue_processor, 1
instance = comp, \RF|Mux50~1 , RF|Mux50~1, dual_issue_processor, 1
instance = comp, \RF|Mux50~7 , RF|Mux50~7, dual_issue_processor, 1
instance = comp, \RF|Mux50~8 , RF|Mux50~8, dual_issue_processor, 1
instance = comp, \RF|Mux50~2 , RF|Mux50~2, dual_issue_processor, 1
instance = comp, \RF|Mux50~3 , RF|Mux50~3, dual_issue_processor, 1
instance = comp, \RF|Mux50~4 , RF|Mux50~4, dual_issue_processor, 1
instance = comp, \RF|Mux50~5 , RF|Mux50~5, dual_issue_processor, 1
instance = comp, \RF|Mux50~6 , RF|Mux50~6, dual_issue_processor, 1
instance = comp, \RF|Mux50~9 , RF|Mux50~9, dual_issue_processor, 1
instance = comp, \RF|Mux50~20 , RF|Mux50~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[13] , ID_EX_INST1_PIPE|readData2_EX_inst1[13], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux18~0 , Forward_B_inst1|Mux18~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux18~1 , Forward_B_inst1|Mux18~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux18~2 , Forward_B_inst1|Mux18~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[13] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[13], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux19~0 , WRITE_BACK_MUX_INST2|Mux19~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[12] , MEM_WB_INST2_PIPE|writeData_inst2_WB[12], dual_issue_processor, 1
instance = comp, \RF|registers[9][12]~376 , RF|registers[9][12]~376, dual_issue_processor, 1
instance = comp, \RF|registers[9][12]_NEW1404 , RF|registers[9][12]_NEW1404, dual_issue_processor, 1
instance = comp, \RF|registers[9][12] , RF|registers[9][12], dual_issue_processor, 1
instance = comp, \RF|registers[8][12]~378 , RF|registers[8][12]~378, dual_issue_processor, 1
instance = comp, \RF|registers[8][12]_NEW1400 , RF|registers[8][12]_NEW1400, dual_issue_processor, 1
instance = comp, \RF|registers[8][12] , RF|registers[8][12], dual_issue_processor, 1
instance = comp, \RF|registers[10][12]~377 , RF|registers[10][12]~377, dual_issue_processor, 1
instance = comp, \RF|registers[10][12]_NEW1402 , RF|registers[10][12]_NEW1402, dual_issue_processor, 1
instance = comp, \RF|registers[10][12] , RF|registers[10][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~12 , RF|Mux83~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][12]~379 , RF|registers[11][12]~379, dual_issue_processor, 1
instance = comp, \RF|registers[11][12]_NEW1398 , RF|registers[11][12]_NEW1398, dual_issue_processor, 1
instance = comp, \RF|registers[11][12] , RF|registers[11][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~13 , RF|Mux83~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][12]~380 , RF|registers[1][12]~380, dual_issue_processor, 1
instance = comp, \RF|registers[1][12]_NEW1394 , RF|registers[1][12]_NEW1394, dual_issue_processor, 1
instance = comp, \RF|registers[1][12] , RF|registers[1][12], dual_issue_processor, 1
instance = comp, \RF|registers[3][12]~382 , RF|registers[3][12]~382, dual_issue_processor, 1
instance = comp, \RF|registers[3][12]_NEW1396 , RF|registers[3][12]_NEW1396, dual_issue_processor, 1
instance = comp, \RF|registers[3][12] , RF|registers[3][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~14 , RF|Mux83~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][12]~381 , RF|registers[2][12]~381, dual_issue_processor, 1
instance = comp, \RF|registers[2][12]_NEW1392 , RF|registers[2][12]_NEW1392, dual_issue_processor, 1
instance = comp, \RF|registers[2][12] , RF|registers[2][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~15 , RF|Mux83~15, dual_issue_processor, 1
instance = comp, \RF|Mux83~16 , RF|Mux83~16, dual_issue_processor, 1
instance = comp, \RF|registers[12][12]~385 , RF|registers[12][12]~385, dual_issue_processor, 1
instance = comp, \RF|registers[12][12]_NEW1386 , RF|registers[12][12]_NEW1386, dual_issue_processor, 1
instance = comp, \RF|registers[12][12] , RF|registers[12][12], dual_issue_processor, 1
instance = comp, \RF|registers[13][12]~384 , RF|registers[13][12]~384, dual_issue_processor, 1
instance = comp, \RF|registers[13][12]_NEW1388 , RF|registers[13][12]_NEW1388, dual_issue_processor, 1
instance = comp, \RF|registers[13][12] , RF|registers[13][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~17 , RF|Mux83~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][12]~386 , RF|registers[15][12]~386, dual_issue_processor, 1
instance = comp, \RF|registers[15][12]_NEW1384 , RF|registers[15][12]_NEW1384, dual_issue_processor, 1
instance = comp, \RF|registers[15][12] , RF|registers[15][12], dual_issue_processor, 1
instance = comp, \RF|registers[14][12]~383 , RF|registers[14][12]~383, dual_issue_processor, 1
instance = comp, \RF|registers[14][12]_NEW1390 , RF|registers[14][12]_NEW1390, dual_issue_processor, 1
instance = comp, \RF|registers[14][12] , RF|registers[14][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~18 , RF|Mux83~18, dual_issue_processor, 1
instance = comp, \RF|registers[6][12]~372 , RF|registers[6][12]~372, dual_issue_processor, 1
instance = comp, \RF|registers[6][12]_NEW1412 , RF|registers[6][12]_NEW1412, dual_issue_processor, 1
instance = comp, \RF|registers[6][12] , RF|registers[6][12], dual_issue_processor, 1
instance = comp, \RF|registers[7][12]~375 , RF|registers[7][12]~375, dual_issue_processor, 1
instance = comp, \RF|registers[7][12]_NEW1406 , RF|registers[7][12]_NEW1406, dual_issue_processor, 1
instance = comp, \RF|registers[7][12] , RF|registers[7][12], dual_issue_processor, 1
instance = comp, \RF|registers[5][12]~373 , RF|registers[5][12]~373, dual_issue_processor, 1
instance = comp, \RF|registers[5][12]_NEW1410 , RF|registers[5][12]_NEW1410, dual_issue_processor, 1
instance = comp, \RF|registers[5][12] , RF|registers[5][12], dual_issue_processor, 1
instance = comp, \RF|registers[4][12]~374 , RF|registers[4][12]~374, dual_issue_processor, 1
instance = comp, \RF|registers[4][12]_NEW1408 , RF|registers[4][12]_NEW1408, dual_issue_processor, 1
instance = comp, \RF|registers[4][12] , RF|registers[4][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~10 , RF|Mux83~10, dual_issue_processor, 1
instance = comp, \RF|Mux83~11 , RF|Mux83~11, dual_issue_processor, 1
instance = comp, \RF|Mux83~19 , RF|Mux83~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][12]~400 , RF|registers[27][12]~400, dual_issue_processor, 1
instance = comp, \RF|registers[27][12]_NEW1418 , RF|registers[27][12]_NEW1418, dual_issue_processor, 1
instance = comp, \RF|registers[27][12] , RF|registers[27][12], dual_issue_processor, 1
instance = comp, \RF|registers[19][12]~401 , RF|registers[19][12]~401, dual_issue_processor, 1
instance = comp, \RF|registers[19][12]_NEW1416 , RF|registers[19][12]_NEW1416, dual_issue_processor, 1
instance = comp, \RF|registers[19][12] , RF|registers[19][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~7 , RF|Mux83~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][12]~399 , RF|registers[23][12]~399, dual_issue_processor, 1
instance = comp, \RF|registers[23][12]_NEW1420 , RF|registers[23][12]_NEW1420, dual_issue_processor, 1
instance = comp, \RF|registers[23][12] , RF|registers[23][12], dual_issue_processor, 1
instance = comp, \RF|registers[31][12]~402 , RF|registers[31][12]~402, dual_issue_processor, 1
instance = comp, \RF|registers[31][12]_NEW1414 , RF|registers[31][12]_NEW1414, dual_issue_processor, 1
instance = comp, \RF|registers[31][12] , RF|registers[31][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~8 , RF|Mux83~8, dual_issue_processor, 1
instance = comp, \RF|registers[18][12]~393 , RF|registers[18][12]~393, dual_issue_processor, 1
instance = comp, \RF|registers[18][12]_NEW1432 , RF|registers[18][12]_NEW1432, dual_issue_processor, 1
instance = comp, \RF|registers[18][12] , RF|registers[18][12], dual_issue_processor, 1
instance = comp, \RF|registers[22][12]~392 , RF|registers[22][12]~392, dual_issue_processor, 1
instance = comp, \RF|registers[22][12]_NEW1434 , RF|registers[22][12]_NEW1434, dual_issue_processor, 1
instance = comp, \RF|registers[22][12] , RF|registers[22][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~2 , RF|Mux83~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][12]~394 , RF|registers[30][12]~394, dual_issue_processor, 1
instance = comp, \RF|registers[30][12]_NEW1430 , RF|registers[30][12]_NEW1430, dual_issue_processor, 1
instance = comp, \RF|registers[30][12] , RF|registers[30][12], dual_issue_processor, 1
instance = comp, \RF|registers[26][12]~391 , RF|registers[26][12]~391, dual_issue_processor, 1
instance = comp, \RF|registers[26][12]_NEW1436 , RF|registers[26][12]_NEW1436, dual_issue_processor, 1
instance = comp, \RF|registers[26][12] , RF|registers[26][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~3 , RF|Mux83~3, dual_issue_processor, 1
instance = comp, \RF|registers[16][12]~397 , RF|registers[16][12]~397, dual_issue_processor, 1
instance = comp, \RF|registers[16][12]_NEW1424 , RF|registers[16][12]_NEW1424, dual_issue_processor, 1
instance = comp, \RF|registers[16][12] , RF|registers[16][12], dual_issue_processor, 1
instance = comp, \RF|registers[20][12]~396 , RF|registers[20][12]~396, dual_issue_processor, 1
instance = comp, \RF|registers[20][12]_NEW1426 , RF|registers[20][12]_NEW1426, dual_issue_processor, 1
instance = comp, \RF|registers[20][12] , RF|registers[20][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~4 , RF|Mux83~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][12]~398 , RF|registers[28][12]~398, dual_issue_processor, 1
instance = comp, \RF|registers[28][12]_NEW1422 , RF|registers[28][12]_NEW1422, dual_issue_processor, 1
instance = comp, \RF|registers[28][12] , RF|registers[28][12], dual_issue_processor, 1
instance = comp, \RF|registers[24][12]~395 , RF|registers[24][12]~395, dual_issue_processor, 1
instance = comp, \RF|registers[24][12]_NEW1428 , RF|registers[24][12]_NEW1428, dual_issue_processor, 1
instance = comp, \RF|registers[24][12] , RF|registers[24][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~5 , RF|Mux83~5, dual_issue_processor, 1
instance = comp, \RF|Mux83~6 , RF|Mux83~6, dual_issue_processor, 1
instance = comp, \RF|registers[17][12]~389 , RF|registers[17][12]~389, dual_issue_processor, 1
instance = comp, \RF|registers[17][12]_NEW1440 , RF|registers[17][12]_NEW1440, dual_issue_processor, 1
instance = comp, \RF|registers[17][12] , RF|registers[17][12], dual_issue_processor, 1
instance = comp, \RF|registers[25][12]~388 , RF|registers[25][12]~388, dual_issue_processor, 1
instance = comp, \RF|registers[25][12]_NEW1442 , RF|registers[25][12]_NEW1442, dual_issue_processor, 1
instance = comp, \RF|registers[25][12] , RF|registers[25][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~0 , RF|Mux83~0, dual_issue_processor, 1
instance = comp, \RF|registers[21][12]~387 , RF|registers[21][12]~387, dual_issue_processor, 1
instance = comp, \RF|registers[21][12]_NEW1444 , RF|registers[21][12]_NEW1444, dual_issue_processor, 1
instance = comp, \RF|registers[21][12] , RF|registers[21][12], dual_issue_processor, 1
instance = comp, \RF|registers[29][12]~390 , RF|registers[29][12]~390, dual_issue_processor, 1
instance = comp, \RF|registers[29][12]_NEW1438 , RF|registers[29][12]_NEW1438, dual_issue_processor, 1
instance = comp, \RF|registers[29][12] , RF|registers[29][12], dual_issue_processor, 1
instance = comp, \RF|Mux83~1 , RF|Mux83~1, dual_issue_processor, 1
instance = comp, \RF|Mux83~9 , RF|Mux83~9, dual_issue_processor, 1
instance = comp, \RF|Mux83~20 , RF|Mux83~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[12] , ID_EX_INST2_PIPE|readData1_EX_inst2[12], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux19~0 , Forward_A_inst2|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux19~1 , Forward_A_inst2|Mux19~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux19~2 , Forward_A_inst2|Mux19~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[11] , ID_EX_INST2_PIPE|Imm_EX_inst2[11], dual_issue_processor, 1
instance = comp, \RF|registers[14][11]~352 , RF|registers[14][11]~352, dual_issue_processor, 1
instance = comp, \RF|registers[14][11]_NEW1452 , RF|registers[14][11]_NEW1452, dual_issue_processor, 1
instance = comp, \RF|registers[14][11] , RF|registers[14][11], dual_issue_processor, 1
instance = comp, \RF|registers[12][11]~354 , RF|registers[12][11]~354, dual_issue_processor, 1
instance = comp, \RF|registers[12][11]_NEW1448 , RF|registers[12][11]_NEW1448, dual_issue_processor, 1
instance = comp, \RF|registers[12][11] , RF|registers[12][11], dual_issue_processor, 1
instance = comp, \RF|registers[13][11]~353 , RF|registers[13][11]~353, dual_issue_processor, 1
instance = comp, \RF|registers[13][11]_NEW1450 , RF|registers[13][11]_NEW1450, dual_issue_processor, 1
instance = comp, \RF|registers[13][11] , RF|registers[13][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~17 , RF|Mux116~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][11]~355 , RF|registers[15][11]~355, dual_issue_processor, 1
instance = comp, \RF|registers[15][11]_NEW1446 , RF|registers[15][11]_NEW1446, dual_issue_processor, 1
instance = comp, \RF|registers[15][11] , RF|registers[15][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~18 , RF|Mux116~18, dual_issue_processor, 1
instance = comp, \RF|registers[9][11]~341 , RF|registers[9][11]~341, dual_issue_processor, 1
instance = comp, \RF|registers[9][11]_NEW1474 , RF|registers[9][11]_NEW1474, dual_issue_processor, 1
instance = comp, \RF|registers[9][11] , RF|registers[9][11], dual_issue_processor, 1
instance = comp, \RF|registers[10][11]~342 , RF|registers[10][11]~342, dual_issue_processor, 1
instance = comp, \RF|registers[10][11]_NEW1472 , RF|registers[10][11]_NEW1472, dual_issue_processor, 1
instance = comp, \RF|registers[10][11] , RF|registers[10][11], dual_issue_processor, 1
instance = comp, \RF|registers[8][11]~343 , RF|registers[8][11]~343, dual_issue_processor, 1
instance = comp, \RF|registers[8][11]_NEW1470 , RF|registers[8][11]_NEW1470, dual_issue_processor, 1
instance = comp, \RF|registers[8][11] , RF|registers[8][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~10 , RF|Mux116~10, dual_issue_processor, 1
instance = comp, \RF|Mux116~11 , RF|Mux116~11, dual_issue_processor, 1
instance = comp, \RF|registers[6][11]~345 , RF|registers[6][11]~345, dual_issue_processor, 1
instance = comp, \RF|registers[6][11]_NEW1466 , RF|registers[6][11]_NEW1466, dual_issue_processor, 1
instance = comp, \RF|registers[6][11] , RF|registers[6][11], dual_issue_processor, 1
instance = comp, \RF|registers[5][11]~346 , RF|registers[5][11]~346, dual_issue_processor, 1
instance = comp, \RF|registers[5][11]_NEW1464 , RF|registers[5][11]_NEW1464, dual_issue_processor, 1
instance = comp, \RF|registers[5][11] , RF|registers[5][11], dual_issue_processor, 1
instance = comp, \RF|registers[4][11]~347 , RF|registers[4][11]~347, dual_issue_processor, 1
instance = comp, \RF|registers[4][11]_NEW1462 , RF|registers[4][11]_NEW1462, dual_issue_processor, 1
instance = comp, \RF|registers[4][11] , RF|registers[4][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~12 , RF|Mux116~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][11]~348 , RF|registers[7][11]~348, dual_issue_processor, 1
instance = comp, \RF|registers[7][11]_NEW1460 , RF|registers[7][11]_NEW1460, dual_issue_processor, 1
instance = comp, \RF|registers[7][11] , RF|registers[7][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~13 , RF|Mux116~13, dual_issue_processor, 1
instance = comp, \RF|registers[3][11]~351 , RF|registers[3][11]~351, dual_issue_processor, 1
instance = comp, \RF|registers[3][11]_NEW1458 , RF|registers[3][11]_NEW1458, dual_issue_processor, 1
instance = comp, \RF|registers[3][11] , RF|registers[3][11], dual_issue_processor, 1
instance = comp, \RF|registers[1][11]~349 , RF|registers[1][11]~349, dual_issue_processor, 1
instance = comp, \RF|registers[1][11]_NEW1456 , RF|registers[1][11]_NEW1456, dual_issue_processor, 1
instance = comp, \RF|registers[1][11] , RF|registers[1][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~14 , RF|Mux116~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][11]~350 , RF|registers[2][11]~350, dual_issue_processor, 1
instance = comp, \RF|registers[2][11]_NEW1454 , RF|registers[2][11]_NEW1454, dual_issue_processor, 1
instance = comp, \RF|registers[2][11] , RF|registers[2][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~15 , RF|Mux116~15, dual_issue_processor, 1
instance = comp, \RF|Mux116~16 , RF|Mux116~16, dual_issue_processor, 1
instance = comp, \RF|Mux116~19 , RF|Mux116~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][11]~368 , RF|registers[27][11]~368, dual_issue_processor, 1
instance = comp, \RF|registers[27][11]_NEW1482 , RF|registers[27][11]_NEW1482, dual_issue_processor, 1
instance = comp, \RF|registers[27][11] , RF|registers[27][11], dual_issue_processor, 1
instance = comp, \RF|registers[19][11]~370 , RF|registers[19][11]~370, dual_issue_processor, 1
instance = comp, \RF|registers[19][11]_NEW1478 , RF|registers[19][11]_NEW1478, dual_issue_processor, 1
instance = comp, \RF|registers[19][11] , RF|registers[19][11], dual_issue_processor, 1
instance = comp, \RF|registers[23][11]~369 , RF|registers[23][11]~369, dual_issue_processor, 1
instance = comp, \RF|registers[23][11]_NEW1480 , RF|registers[23][11]_NEW1480, dual_issue_processor, 1
instance = comp, \RF|registers[23][11] , RF|registers[23][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~7 , RF|Mux116~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][11]~371 , RF|registers[31][11]~371, dual_issue_processor, 1
instance = comp, \RF|registers[31][11]_NEW1476 , RF|registers[31][11]_NEW1476, dual_issue_processor, 1
instance = comp, \RF|registers[31][11] , RF|registers[31][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~8 , RF|Mux116~8, dual_issue_processor, 1
instance = comp, \RF|registers[20][11]~364 , RF|registers[20][11]~364, dual_issue_processor, 1
instance = comp, \RF|registers[20][11]_NEW1490 , RF|registers[20][11]_NEW1490, dual_issue_processor, 1
instance = comp, \RF|registers[20][11] , RF|registers[20][11], dual_issue_processor, 1
instance = comp, \RF|registers[28][11]~367 , RF|registers[28][11]~367, dual_issue_processor, 1
instance = comp, \RF|registers[28][11]_NEW1484 , RF|registers[28][11]_NEW1484, dual_issue_processor, 1
instance = comp, \RF|registers[28][11] , RF|registers[28][11], dual_issue_processor, 1
instance = comp, \RF|registers[24][11]~365 , RF|registers[24][11]~365, dual_issue_processor, 1
instance = comp, \RF|registers[24][11]_NEW1488 , RF|registers[24][11]_NEW1488, dual_issue_processor, 1
instance = comp, \RF|registers[24][11] , RF|registers[24][11], dual_issue_processor, 1
instance = comp, \RF|registers[16][11]~366 , RF|registers[16][11]~366, dual_issue_processor, 1
instance = comp, \RF|registers[16][11]_NEW1486 , RF|registers[16][11]_NEW1486, dual_issue_processor, 1
instance = comp, \RF|registers[16][11] , RF|registers[16][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~4 , RF|Mux116~4, dual_issue_processor, 1
instance = comp, \RF|Mux116~5 , RF|Mux116~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][11]~363 , RF|registers[30][11]~363, dual_issue_processor, 1
instance = comp, \RF|registers[30][11]_NEW1492 , RF|registers[30][11]_NEW1492, dual_issue_processor, 1
instance = comp, \RF|registers[30][11] , RF|registers[30][11], dual_issue_processor, 1
instance = comp, \RF|registers[26][11]~361 , RF|registers[26][11]~361, dual_issue_processor, 1
instance = comp, \RF|registers[26][11]_NEW1496 , RF|registers[26][11]_NEW1496, dual_issue_processor, 1
instance = comp, \RF|registers[26][11] , RF|registers[26][11], dual_issue_processor, 1
instance = comp, \RF|registers[18][11]~362 , RF|registers[18][11]~362, dual_issue_processor, 1
instance = comp, \RF|registers[18][11]_NEW1494 , RF|registers[18][11]_NEW1494, dual_issue_processor, 1
instance = comp, \RF|registers[18][11] , RF|registers[18][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~2 , RF|Mux116~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][11]~360 , RF|registers[22][11]~360, dual_issue_processor, 1
instance = comp, \RF|registers[22][11]_NEW1498 , RF|registers[22][11]_NEW1498, dual_issue_processor, 1
instance = comp, \RF|registers[22][11] , RF|registers[22][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~3 , RF|Mux116~3, dual_issue_processor, 1
instance = comp, \RF|Mux116~6 , RF|Mux116~6, dual_issue_processor, 1
instance = comp, \RF|registers[17][11]~358 , RF|registers[17][11]~358, dual_issue_processor, 1
instance = comp, \RF|registers[17][11]_NEW1502 , RF|registers[17][11]_NEW1502, dual_issue_processor, 1
instance = comp, \RF|registers[17][11] , RF|registers[17][11], dual_issue_processor, 1
instance = comp, \RF|registers[21][11]~357 , RF|registers[21][11]~357, dual_issue_processor, 1
instance = comp, \RF|registers[21][11]_NEW1504 , RF|registers[21][11]_NEW1504, dual_issue_processor, 1
instance = comp, \RF|registers[21][11] , RF|registers[21][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~0 , RF|Mux116~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][11]~359 , RF|registers[29][11]~359, dual_issue_processor, 1
instance = comp, \RF|registers[29][11]_NEW1500 , RF|registers[29][11]_NEW1500, dual_issue_processor, 1
instance = comp, \RF|registers[29][11] , RF|registers[29][11], dual_issue_processor, 1
instance = comp, \RF|registers[25][11]~356 , RF|registers[25][11]~356, dual_issue_processor, 1
instance = comp, \RF|registers[25][11]_NEW1506 , RF|registers[25][11]_NEW1506, dual_issue_processor, 1
instance = comp, \RF|registers[25][11] , RF|registers[25][11], dual_issue_processor, 1
instance = comp, \RF|Mux116~1 , RF|Mux116~1, dual_issue_processor, 1
instance = comp, \RF|Mux116~9 , RF|Mux116~9, dual_issue_processor, 1
instance = comp, \RF|Mux116~20 , RF|Mux116~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[11] , ID_EX_INST2_PIPE|readData2_EX_inst2[11], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux20~0 , Forward_B_inst2|Mux20~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux20~1 , Forward_B_inst2|Mux20~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux20~2 , Forward_B_inst2|Mux20~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[11]~31 , Final_Alu_inst2_B_Src|out[11]~31, dual_issue_processor, 1
instance = comp, \RF|registers[2][8]~257 , RF|registers[2][8]~257, dual_issue_processor, 1
instance = comp, \RF|registers[2][8]_NEW1640 , RF|registers[2][8]_NEW1640, dual_issue_processor, 1
instance = comp, \RF|registers[2][8] , RF|registers[2][8], dual_issue_processor, 1
instance = comp, \RF|registers[1][8]~256 , RF|registers[1][8]~256, dual_issue_processor, 1
instance = comp, \RF|registers[1][8]_NEW1642 , RF|registers[1][8]_NEW1642, dual_issue_processor, 1
instance = comp, \RF|registers[1][8] , RF|registers[1][8], dual_issue_processor, 1
instance = comp, \RF|registers[3][8]~258 , RF|registers[3][8]~258, dual_issue_processor, 1
instance = comp, \RF|registers[3][8]_NEW1644 , RF|registers[3][8]_NEW1644, dual_issue_processor, 1
instance = comp, \RF|registers[3][8] , RF|registers[3][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~14 , RF|Mux87~14, dual_issue_processor, 1
instance = comp, \RF|Mux87~15 , RF|Mux87~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][8]~252 , RF|registers[9][8]~252, dual_issue_processor, 1
instance = comp, \RF|registers[9][8]_NEW1652 , RF|registers[9][8]_NEW1652, dual_issue_processor, 1
instance = comp, \RF|registers[9][8] , RF|registers[9][8], dual_issue_processor, 1
instance = comp, \RF|registers[11][8]~255 , RF|registers[11][8]~255, dual_issue_processor, 1
instance = comp, \RF|registers[11][8]_NEW1646 , RF|registers[11][8]_NEW1646, dual_issue_processor, 1
instance = comp, \RF|registers[11][8] , RF|registers[11][8], dual_issue_processor, 1
instance = comp, \RF|registers[8][8]~254 , RF|registers[8][8]~254, dual_issue_processor, 1
instance = comp, \RF|registers[8][8]_NEW1648 , RF|registers[8][8]_NEW1648, dual_issue_processor, 1
instance = comp, \RF|registers[8][8] , RF|registers[8][8], dual_issue_processor, 1
instance = comp, \RF|registers[10][8]~253 , RF|registers[10][8]~253, dual_issue_processor, 1
instance = comp, \RF|registers[10][8]_NEW1650 , RF|registers[10][8]_NEW1650, dual_issue_processor, 1
instance = comp, \RF|registers[10][8] , RF|registers[10][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~12 , RF|Mux87~12, dual_issue_processor, 1
instance = comp, \RF|Mux87~13 , RF|Mux87~13, dual_issue_processor, 1
instance = comp, \RF|Mux87~16 , RF|Mux87~16, dual_issue_processor, 1
instance = comp, \RF|registers[6][8]~248 , RF|registers[6][8]~248, dual_issue_processor, 1
instance = comp, \RF|registers[6][8]_NEW1660 , RF|registers[6][8]_NEW1660, dual_issue_processor, 1
instance = comp, \RF|registers[6][8] , RF|registers[6][8], dual_issue_processor, 1
instance = comp, \RF|registers[7][8]~251 , RF|registers[7][8]~251, dual_issue_processor, 1
instance = comp, \RF|registers[7][8]_NEW1654 , RF|registers[7][8]_NEW1654, dual_issue_processor, 1
instance = comp, \RF|registers[7][8] , RF|registers[7][8], dual_issue_processor, 1
instance = comp, \RF|registers[4][8]~250 , RF|registers[4][8]~250, dual_issue_processor, 1
instance = comp, \RF|registers[4][8]_NEW1656 , RF|registers[4][8]_NEW1656, dual_issue_processor, 1
instance = comp, \RF|registers[4][8] , RF|registers[4][8], dual_issue_processor, 1
instance = comp, \RF|registers[5][8]~249 , RF|registers[5][8]~249, dual_issue_processor, 1
instance = comp, \RF|registers[5][8]_NEW1658 , RF|registers[5][8]_NEW1658, dual_issue_processor, 1
instance = comp, \RF|registers[5][8] , RF|registers[5][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~10 , RF|Mux87~10, dual_issue_processor, 1
instance = comp, \RF|Mux87~11 , RF|Mux87~11, dual_issue_processor, 1
instance = comp, \RF|registers[12][8]~261 , RF|registers[12][8]~261, dual_issue_processor, 1
instance = comp, \RF|registers[12][8]_NEW1634 , RF|registers[12][8]_NEW1634, dual_issue_processor, 1
instance = comp, \RF|registers[12][8] , RF|registers[12][8], dual_issue_processor, 1
instance = comp, \RF|registers[13][8]~260 , RF|registers[13][8]~260, dual_issue_processor, 1
instance = comp, \RF|registers[13][8]_NEW1636 , RF|registers[13][8]_NEW1636, dual_issue_processor, 1
instance = comp, \RF|registers[13][8] , RF|registers[13][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~17 , RF|Mux87~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][8]~262 , RF|registers[15][8]~262, dual_issue_processor, 1
instance = comp, \RF|registers[15][8]_NEW1632 , RF|registers[15][8]_NEW1632, dual_issue_processor, 1
instance = comp, \RF|registers[15][8] , RF|registers[15][8], dual_issue_processor, 1
instance = comp, \RF|registers[14][8]~259 , RF|registers[14][8]~259, dual_issue_processor, 1
instance = comp, \RF|registers[14][8]_NEW1638 , RF|registers[14][8]_NEW1638, dual_issue_processor, 1
instance = comp, \RF|registers[14][8] , RF|registers[14][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~18 , RF|Mux87~18, dual_issue_processor, 1
instance = comp, \RF|Mux87~19 , RF|Mux87~19, dual_issue_processor, 1
instance = comp, \RF|registers[28][8]~274 , RF|registers[28][8]~274, dual_issue_processor, 1
instance = comp, \RF|registers[28][8]_NEW1670 , RF|registers[28][8]_NEW1670, dual_issue_processor, 1
instance = comp, \RF|registers[28][8] , RF|registers[28][8], dual_issue_processor, 1
instance = comp, \RF|registers[24][8]~271 , RF|registers[24][8]~271, dual_issue_processor, 1
instance = comp, \RF|registers[24][8]_NEW1676 , RF|registers[24][8]_NEW1676, dual_issue_processor, 1
instance = comp, \RF|registers[24][8] , RF|registers[24][8], dual_issue_processor, 1
instance = comp, \RF|registers[20][8]~272 , RF|registers[20][8]~272, dual_issue_processor, 1
instance = comp, \RF|registers[20][8]_NEW1674 , RF|registers[20][8]_NEW1674, dual_issue_processor, 1
instance = comp, \RF|registers[20][8] , RF|registers[20][8], dual_issue_processor, 1
instance = comp, \RF|registers[16][8]~273 , RF|registers[16][8]~273, dual_issue_processor, 1
instance = comp, \RF|registers[16][8]_NEW1672 , RF|registers[16][8]_NEW1672, dual_issue_processor, 1
instance = comp, \RF|registers[16][8] , RF|registers[16][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~4 , RF|Mux87~4, dual_issue_processor, 1
instance = comp, \RF|Mux87~5 , RF|Mux87~5, dual_issue_processor, 1
instance = comp, \RF|registers[18][8]~269 , RF|registers[18][8]~269, dual_issue_processor, 1
instance = comp, \RF|registers[18][8]_NEW1680 , RF|registers[18][8]_NEW1680, dual_issue_processor, 1
instance = comp, \RF|registers[18][8] , RF|registers[18][8], dual_issue_processor, 1
instance = comp, \RF|registers[22][8]~268 , RF|registers[22][8]~268, dual_issue_processor, 1
instance = comp, \RF|registers[22][8]_NEW1682 , RF|registers[22][8]_NEW1682, dual_issue_processor, 1
instance = comp, \RF|registers[22][8] , RF|registers[22][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~2 , RF|Mux87~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][8]~270 , RF|registers[30][8]~270, dual_issue_processor, 1
instance = comp, \RF|registers[30][8]_NEW1678 , RF|registers[30][8]_NEW1678, dual_issue_processor, 1
instance = comp, \RF|registers[30][8] , RF|registers[30][8], dual_issue_processor, 1
instance = comp, \RF|registers[26][8]~267 , RF|registers[26][8]~267, dual_issue_processor, 1
instance = comp, \RF|registers[26][8]_NEW1684 , RF|registers[26][8]_NEW1684, dual_issue_processor, 1
instance = comp, \RF|registers[26][8] , RF|registers[26][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~3 , RF|Mux87~3, dual_issue_processor, 1
instance = comp, \RF|Mux87~6 , RF|Mux87~6, dual_issue_processor, 1
instance = comp, \RF|registers[17][8]~265 , RF|registers[17][8]~265, dual_issue_processor, 1
instance = comp, \RF|registers[17][8]_NEW1688 , RF|registers[17][8]_NEW1688, dual_issue_processor, 1
instance = comp, \RF|registers[17][8] , RF|registers[17][8], dual_issue_processor, 1
instance = comp, \RF|registers[25][8]~264 , RF|registers[25][8]~264, dual_issue_processor, 1
instance = comp, \RF|registers[25][8]_NEW1690 , RF|registers[25][8]_NEW1690, dual_issue_processor, 1
instance = comp, \RF|registers[25][8] , RF|registers[25][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~0 , RF|Mux87~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][8]~266 , RF|registers[29][8]~266, dual_issue_processor, 1
instance = comp, \RF|registers[29][8]_NEW1686 , RF|registers[29][8]_NEW1686, dual_issue_processor, 1
instance = comp, \RF|registers[29][8] , RF|registers[29][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~1 , RF|Mux87~1, dual_issue_processor, 1
instance = comp, \RF|registers[23][8]~275 , RF|registers[23][8]~275, dual_issue_processor, 1
instance = comp, \RF|registers[23][8]_NEW1668 , RF|registers[23][8]_NEW1668, dual_issue_processor, 1
instance = comp, \RF|registers[23][8] , RF|registers[23][8], dual_issue_processor, 1
instance = comp, \RF|registers[31][8]~278 , RF|registers[31][8]~278, dual_issue_processor, 1
instance = comp, \RF|registers[31][8]_NEW1662 , RF|registers[31][8]_NEW1662, dual_issue_processor, 1
instance = comp, \RF|registers[31][8] , RF|registers[31][8], dual_issue_processor, 1
instance = comp, \RF|registers[19][8]~277 , RF|registers[19][8]~277, dual_issue_processor, 1
instance = comp, \RF|registers[19][8]_NEW1664 , RF|registers[19][8]_NEW1664, dual_issue_processor, 1
instance = comp, \RF|registers[19][8] , RF|registers[19][8], dual_issue_processor, 1
instance = comp, \RF|registers[27][8]~276 , RF|registers[27][8]~276, dual_issue_processor, 1
instance = comp, \RF|registers[27][8]_NEW1666 , RF|registers[27][8]_NEW1666, dual_issue_processor, 1
instance = comp, \RF|registers[27][8] , RF|registers[27][8], dual_issue_processor, 1
instance = comp, \RF|Mux87~7 , RF|Mux87~7, dual_issue_processor, 1
instance = comp, \RF|Mux87~8 , RF|Mux87~8, dual_issue_processor, 1
instance = comp, \RF|Mux87~9 , RF|Mux87~9, dual_issue_processor, 1
instance = comp, \RF|Mux87~20 , RF|Mux87~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[8] , ID_EX_INST2_PIPE|readData1_EX_inst2[8], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux23~0 , Forward_A_inst2|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux23~1 , Forward_A_inst2|Mux23~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux23~2 , Forward_A_inst2|Mux23~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[7]~38 , Final_Alu_inst2_B_Src|out[7]~38, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~7 , ID_EX_INST2_PIPE|pcE_inst2~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[7] , ID_EX_INST2_PIPE|pcE_inst2[7], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2~7 , EX_MEM_INST2_PIPE|pcM_inst2~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcM_inst2[7] , EX_MEM_INST2_PIPE|pcM_inst2[7], dual_issue_processor, 1
instance = comp, \Add10~14 , Add10~14, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~70 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~70, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[6] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[6], dual_issue_processor, 1
instance = comp, \RF|registers[12][7]~230 , RF|registers[12][7]~230, dual_issue_processor, 1
instance = comp, \RF|registers[12][7]_NEW1696 , RF|registers[12][7]_NEW1696, dual_issue_processor, 1
instance = comp, \RF|registers[12][7] , RF|registers[12][7], dual_issue_processor, 1
instance = comp, \RF|registers[13][7]~229 , RF|registers[13][7]~229, dual_issue_processor, 1
instance = comp, \RF|registers[13][7]_NEW1698 , RF|registers[13][7]_NEW1698, dual_issue_processor, 1
instance = comp, \RF|registers[13][7] , RF|registers[13][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~17 , RF|Mux56~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][7]~228 , RF|registers[14][7]~228, dual_issue_processor, 1
instance = comp, \RF|registers[14][7]_NEW1700 , RF|registers[14][7]_NEW1700, dual_issue_processor, 1
instance = comp, \RF|registers[14][7] , RF|registers[14][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~18 , RF|Mux56~18, dual_issue_processor, 1
instance = comp, \RF|registers[11][7]~224 , RF|registers[11][7]~224, dual_issue_processor, 1
instance = comp, \RF|registers[11][7]_NEW1708 , RF|registers[11][7]_NEW1708, dual_issue_processor, 1
instance = comp, \RF|registers[11][7] , RF|registers[11][7], dual_issue_processor, 1
instance = comp, \RF|registers[8][7]~223 , RF|registers[8][7]~223, dual_issue_processor, 1
instance = comp, \RF|registers[8][7]_NEW1710 , RF|registers[8][7]_NEW1710, dual_issue_processor, 1
instance = comp, \RF|registers[8][7] , RF|registers[8][7], dual_issue_processor, 1
instance = comp, \RF|registers[10][7]~222 , RF|registers[10][7]~222, dual_issue_processor, 1
instance = comp, \RF|registers[10][7]_NEW1712 , RF|registers[10][7]_NEW1712, dual_issue_processor, 1
instance = comp, \RF|registers[10][7] , RF|registers[10][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~10 , RF|Mux56~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][7]~221 , RF|registers[9][7]~221, dual_issue_processor, 1
instance = comp, \RF|registers[9][7]_NEW1714 , RF|registers[9][7]_NEW1714, dual_issue_processor, 1
instance = comp, \RF|registers[9][7] , RF|registers[9][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~11 , RF|Mux56~11, dual_issue_processor, 1
instance = comp, \RF|registers[4][7]~219 , RF|registers[4][7]~219, dual_issue_processor, 1
instance = comp, \RF|registers[4][7]_NEW1718 , RF|registers[4][7]_NEW1718, dual_issue_processor, 1
instance = comp, \RF|registers[4][7] , RF|registers[4][7], dual_issue_processor, 1
instance = comp, \RF|registers[5][7]~218 , RF|registers[5][7]~218, dual_issue_processor, 1
instance = comp, \RF|registers[5][7]_NEW1720 , RF|registers[5][7]_NEW1720, dual_issue_processor, 1
instance = comp, \RF|registers[5][7] , RF|registers[5][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~12 , RF|Mux56~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][7]~220 , RF|registers[7][7]~220, dual_issue_processor, 1
instance = comp, \RF|registers[7][7]_NEW1716 , RF|registers[7][7]_NEW1716, dual_issue_processor, 1
instance = comp, \RF|registers[7][7] , RF|registers[7][7], dual_issue_processor, 1
instance = comp, \RF|registers[6][7]~217 , RF|registers[6][7]~217, dual_issue_processor, 1
instance = comp, \RF|registers[6][7]_NEW1722 , RF|registers[6][7]_NEW1722, dual_issue_processor, 1
instance = comp, \RF|registers[6][7] , RF|registers[6][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~13 , RF|Mux56~13, dual_issue_processor, 1
instance = comp, \RF|registers[3][7]~227 , RF|registers[3][7]~227, dual_issue_processor, 1
instance = comp, \RF|registers[3][7]_NEW1706 , RF|registers[3][7]_NEW1706, dual_issue_processor, 1
instance = comp, \RF|registers[3][7] , RF|registers[3][7], dual_issue_processor, 1
instance = comp, \RF|registers[1][7]~225 , RF|registers[1][7]~225, dual_issue_processor, 1
instance = comp, \RF|registers[1][7]_NEW1704 , RF|registers[1][7]_NEW1704, dual_issue_processor, 1
instance = comp, \RF|registers[1][7] , RF|registers[1][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~14 , RF|Mux56~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][7]~226 , RF|registers[2][7]~226, dual_issue_processor, 1
instance = comp, \RF|registers[2][7]_NEW1702 , RF|registers[2][7]_NEW1702, dual_issue_processor, 1
instance = comp, \RF|registers[2][7] , RF|registers[2][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~15 , RF|Mux56~15, dual_issue_processor, 1
instance = comp, \RF|Mux56~16 , RF|Mux56~16, dual_issue_processor, 1
instance = comp, \RF|Mux56~19 , RF|Mux56~19, dual_issue_processor, 1
instance = comp, \RF|registers[30][7]~239 , RF|registers[30][7]~239, dual_issue_processor, 1
instance = comp, \RF|registers[30][7]_NEW1740 , RF|registers[30][7]_NEW1740, dual_issue_processor, 1
instance = comp, \RF|registers[30][7] , RF|registers[30][7], dual_issue_processor, 1
instance = comp, \RF|registers[22][7]~237 , RF|registers[22][7]~237, dual_issue_processor, 1
instance = comp, \RF|registers[22][7]_NEW1744 , RF|registers[22][7]_NEW1744, dual_issue_processor, 1
instance = comp, \RF|registers[22][7] , RF|registers[22][7], dual_issue_processor, 1
instance = comp, \RF|registers[18][7]~238 , RF|registers[18][7]~238, dual_issue_processor, 1
instance = comp, \RF|registers[18][7]_NEW1742 , RF|registers[18][7]_NEW1742, dual_issue_processor, 1
instance = comp, \RF|registers[18][7] , RF|registers[18][7], dual_issue_processor, 1
instance = comp, \RF|registers[26][7]~236 , RF|registers[26][7]~236, dual_issue_processor, 1
instance = comp, \RF|registers[26][7]_NEW1746 , RF|registers[26][7]_NEW1746, dual_issue_processor, 1
instance = comp, \RF|registers[26][7] , RF|registers[26][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~2 , RF|Mux56~2, dual_issue_processor, 1
instance = comp, \RF|Mux56~3 , RF|Mux56~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][7]~243 , RF|registers[28][7]~243, dual_issue_processor, 1
instance = comp, \RF|registers[28][7]_NEW1732 , RF|registers[28][7]_NEW1732, dual_issue_processor, 1
instance = comp, \RF|registers[28][7] , RF|registers[28][7], dual_issue_processor, 1
instance = comp, \RF|registers[20][7]~241 , RF|registers[20][7]~241, dual_issue_processor, 1
instance = comp, \RF|registers[20][7]_NEW1736 , RF|registers[20][7]_NEW1736, dual_issue_processor, 1
instance = comp, \RF|registers[20][7] , RF|registers[20][7], dual_issue_processor, 1
instance = comp, \RF|registers[24][7]~240 , RF|registers[24][7]~240, dual_issue_processor, 1
instance = comp, \RF|registers[24][7]_NEW1738 , RF|registers[24][7]_NEW1738, dual_issue_processor, 1
instance = comp, \RF|registers[24][7] , RF|registers[24][7], dual_issue_processor, 1
instance = comp, \RF|registers[16][7]~242 , RF|registers[16][7]~242, dual_issue_processor, 1
instance = comp, \RF|registers[16][7]_NEW1734 , RF|registers[16][7]_NEW1734, dual_issue_processor, 1
instance = comp, \RF|registers[16][7] , RF|registers[16][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~4 , RF|Mux56~4, dual_issue_processor, 1
instance = comp, \RF|Mux56~5 , RF|Mux56~5, dual_issue_processor, 1
instance = comp, \RF|Mux56~6 , RF|Mux56~6, dual_issue_processor, 1
instance = comp, \RF|registers[19][7]~246 , RF|registers[19][7]~246, dual_issue_processor, 1
instance = comp, \RF|registers[19][7]_NEW1726 , RF|registers[19][7]_NEW1726, dual_issue_processor, 1
instance = comp, \RF|registers[19][7] , RF|registers[19][7], dual_issue_processor, 1
instance = comp, \RF|registers[23][7]~244 , RF|registers[23][7]~244, dual_issue_processor, 1
instance = comp, \RF|registers[23][7]_NEW1730 , RF|registers[23][7]_NEW1730, dual_issue_processor, 1
instance = comp, \RF|registers[23][7] , RF|registers[23][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~7 , RF|Mux56~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][7]~245 , RF|registers[27][7]~245, dual_issue_processor, 1
instance = comp, \RF|registers[27][7]_NEW1728 , RF|registers[27][7]_NEW1728, dual_issue_processor, 1
instance = comp, \RF|registers[27][7] , RF|registers[27][7], dual_issue_processor, 1
instance = comp, \RF|registers[31][7]~247 , RF|registers[31][7]~247, dual_issue_processor, 1
instance = comp, \RF|registers[31][7]_NEW1724 , RF|registers[31][7]_NEW1724, dual_issue_processor, 1
instance = comp, \RF|registers[31][7] , RF|registers[31][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~8 , RF|Mux56~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][7]~233 , RF|registers[25][7]~233, dual_issue_processor, 1
instance = comp, \RF|registers[25][7]_NEW1752 , RF|registers[25][7]_NEW1752, dual_issue_processor, 1
instance = comp, \RF|registers[25][7] , RF|registers[25][7], dual_issue_processor, 1
instance = comp, \RF|registers[21][7]~232 , RF|registers[21][7]~232, dual_issue_processor, 1
instance = comp, \RF|registers[21][7]_NEW1754 , RF|registers[21][7]_NEW1754, dual_issue_processor, 1
instance = comp, \RF|registers[21][7] , RF|registers[21][7], dual_issue_processor, 1
instance = comp, \RF|registers[17][7]~234 , RF|registers[17][7]~234, dual_issue_processor, 1
instance = comp, \RF|registers[17][7]_NEW1750 , RF|registers[17][7]_NEW1750, dual_issue_processor, 1
instance = comp, \RF|registers[17][7] , RF|registers[17][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~0 , RF|Mux56~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][7]~235 , RF|registers[29][7]~235, dual_issue_processor, 1
instance = comp, \RF|registers[29][7]_NEW1748 , RF|registers[29][7]_NEW1748, dual_issue_processor, 1
instance = comp, \RF|registers[29][7] , RF|registers[29][7], dual_issue_processor, 1
instance = comp, \RF|Mux56~1 , RF|Mux56~1, dual_issue_processor, 1
instance = comp, \RF|Mux56~9 , RF|Mux56~9, dual_issue_processor, 1
instance = comp, \RF|Mux56~20 , RF|Mux56~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[7] , ID_EX_INST1_PIPE|readData2_EX_inst1[7], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux24~0 , Forward_B_inst1|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux24~1 , Forward_B_inst1|Mux24~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux24~2 , Forward_B_inst1|Mux24~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[7]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[7]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[7] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[7], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~71 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~71, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[7] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[7], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a6 , DM|altsyncram_component|auto_generated|ram_block1a6, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux24~0 , WRITE_BACK_MUX_INST2|Mux24~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux24~1 , WRITE_BACK_MUX_INST2|Mux24~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[7] , MEM_WB_INST2_PIPE|writeData_inst2_WB[7], dual_issue_processor, 1
instance = comp, \RF|registers[15][7]~231 , RF|registers[15][7]~231, dual_issue_processor, 1
instance = comp, \RF|registers[15][7]_NEW1694 , RF|registers[15][7]_NEW1694, dual_issue_processor, 1
instance = comp, \RF|registers[15][7] , RF|registers[15][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~17 , RF|Mux120~17, dual_issue_processor, 1
instance = comp, \RF|Mux120~18 , RF|Mux120~18, dual_issue_processor, 1
instance = comp, \RF|Mux120~14 , RF|Mux120~14, dual_issue_processor, 1
instance = comp, \RF|Mux120~15 , RF|Mux120~15, dual_issue_processor, 1
instance = comp, \RF|Mux120~12 , RF|Mux120~12, dual_issue_processor, 1
instance = comp, \RF|Mux120~13 , RF|Mux120~13, dual_issue_processor, 1
instance = comp, \RF|Mux120~16 , RF|Mux120~16, dual_issue_processor, 1
instance = comp, \RF|Mux120~10 , RF|Mux120~10, dual_issue_processor, 1
instance = comp, \RF|Mux120~11 , RF|Mux120~11, dual_issue_processor, 1
instance = comp, \RF|Mux120~19 , RF|Mux120~19, dual_issue_processor, 1
instance = comp, \RF|Mux120~0 , RF|Mux120~0, dual_issue_processor, 1
instance = comp, \RF|Mux120~1 , RF|Mux120~1, dual_issue_processor, 1
instance = comp, \RF|Mux120~7 , RF|Mux120~7, dual_issue_processor, 1
instance = comp, \RF|Mux120~8 , RF|Mux120~8, dual_issue_processor, 1
instance = comp, \RF|Mux120~2 , RF|Mux120~2, dual_issue_processor, 1
instance = comp, \RF|Mux120~3 , RF|Mux120~3, dual_issue_processor, 1
instance = comp, \RF|Mux120~4 , RF|Mux120~4, dual_issue_processor, 1
instance = comp, \RF|Mux120~5 , RF|Mux120~5, dual_issue_processor, 1
instance = comp, \RF|Mux120~6 , RF|Mux120~6, dual_issue_processor, 1
instance = comp, \RF|Mux120~9 , RF|Mux120~9, dual_issue_processor, 1
instance = comp, \RF|Mux120~20 , RF|Mux120~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[7] , ID_EX_INST2_PIPE|readData2_EX_inst2[7], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux24~0 , Forward_B_inst2|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux24~1 , Forward_B_inst2|Mux24~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[7]~39 , Final_Alu_inst2_B_Src|out[7]~39, dual_issue_processor, 1
instance = comp, \RF|Mux88~7 , RF|Mux88~7, dual_issue_processor, 1
instance = comp, \RF|Mux88~8 , RF|Mux88~8, dual_issue_processor, 1
instance = comp, \RF|Mux88~2 , RF|Mux88~2, dual_issue_processor, 1
instance = comp, \RF|Mux88~3 , RF|Mux88~3, dual_issue_processor, 1
instance = comp, \RF|Mux88~4 , RF|Mux88~4, dual_issue_processor, 1
instance = comp, \RF|Mux88~5 , RF|Mux88~5, dual_issue_processor, 1
instance = comp, \RF|Mux88~6 , RF|Mux88~6, dual_issue_processor, 1
instance = comp, \RF|Mux88~0 , RF|Mux88~0, dual_issue_processor, 1
instance = comp, \RF|Mux88~1 , RF|Mux88~1, dual_issue_processor, 1
instance = comp, \RF|Mux88~9 , RF|Mux88~9, dual_issue_processor, 1
instance = comp, \RF|Mux88~10 , RF|Mux88~10, dual_issue_processor, 1
instance = comp, \RF|Mux88~11 , RF|Mux88~11, dual_issue_processor, 1
instance = comp, \RF|Mux88~17 , RF|Mux88~17, dual_issue_processor, 1
instance = comp, \RF|Mux88~18 , RF|Mux88~18, dual_issue_processor, 1
instance = comp, \RF|Mux88~14 , RF|Mux88~14, dual_issue_processor, 1
instance = comp, \RF|Mux88~15 , RF|Mux88~15, dual_issue_processor, 1
instance = comp, \RF|Mux88~12 , RF|Mux88~12, dual_issue_processor, 1
instance = comp, \RF|Mux88~13 , RF|Mux88~13, dual_issue_processor, 1
instance = comp, \RF|Mux88~16 , RF|Mux88~16, dual_issue_processor, 1
instance = comp, \RF|Mux88~19 , RF|Mux88~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~7 , ID_EX_INST2_PIPE|readData1_EX_inst2~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[7] , ID_EX_INST2_PIPE|readData1_EX_inst2[7], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux24~2_RESYN2706 , Forward_A_inst2|Mux24~2_RESYN2706, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux24~2_RESYN2704 , Forward_A_inst2|Mux24~2_RESYN2704, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux24~2_RESYN2708 , Forward_A_inst2|Mux24~2_RESYN2708, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux24~2 , Forward_A_inst2|Mux24~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~10 , ALU_2|Add0~10, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~12 , ALU_2|Add0~12, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~14 , ALU_2|Add0~14, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~16 , ALU_2|Add0~16, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~18 , ALU_2|Add0~18, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~20 , ALU_2|Add0~20, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~22 , ALU_2|Add0~22, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~24 , ALU_2|Add0~24, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~18 , ALU_2|Add1~18, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~20 , ALU_2|Add1~20, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~22 , ALU_2|Add1~22, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~24 , ALU_2|Add1~24, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~0 , ALU_2|Mux19~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~1 , ALU_2|Mux19~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~15 , ALU_2|ShiftLeft0~15, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~17 , ALU_2|ShiftLeft0~17, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux31~2 , Forward_B_inst2|Mux31~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~8 , ALU_2|ShiftLeft0~8, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~18 , ALU_2|ShiftLeft0~18, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~29 , ALU_2|ShiftLeft0~29, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~30 , ALU_2|ShiftLeft0~30, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~37 , ALU_2|ShiftLeft0~37, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~45 , ALU_2|ShiftLeft0~45, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~46 , ALU_2|ShiftLeft0~46, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~47 , ALU_2|ShiftLeft0~47, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~48 , ALU_2|ShiftLeft0~48, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~99 , EX_MEM_INST2_PIPE|AluOutMem_inst2~99, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~100 , EX_MEM_INST2_PIPE|AluOutMem_inst2~100, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~92 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~92, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[28] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[28], dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~160 , ALU_2|ShiftRight0~160, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~94 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~94, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[30] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[30], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~95 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~95, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[31] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[31], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a30 , DM|altsyncram_component|auto_generated|ram_block1a30, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux1~0 , WRITE_BACK_MUX_INST2|Mux1~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[30] , MEM_WB_INST2_PIPE|writeData_inst2_WB[30], dual_issue_processor, 1
instance = comp, \RF|registers[28][30]~956 , RF|registers[28][30]~956, dual_issue_processor, 1
instance = comp, \RF|registers[28][30]_NEW306 , RF|registers[28][30]_NEW306, dual_issue_processor, 1
instance = comp, \RF|registers[28][30] , RF|registers[28][30], dual_issue_processor, 1
instance = comp, \RF|registers[24][30]~953 , RF|registers[24][30]~953, dual_issue_processor, 1
instance = comp, \RF|registers[24][30]_NEW312 , RF|registers[24][30]_NEW312, dual_issue_processor, 1
instance = comp, \RF|registers[24][30] , RF|registers[24][30], dual_issue_processor, 1
instance = comp, \RF|registers[16][30]~955 , RF|registers[16][30]~955, dual_issue_processor, 1
instance = comp, \RF|registers[16][30]_NEW308 , RF|registers[16][30]_NEW308, dual_issue_processor, 1
instance = comp, \RF|registers[16][30] , RF|registers[16][30], dual_issue_processor, 1
instance = comp, \RF|registers[20][30]~954 , RF|registers[20][30]~954, dual_issue_processor, 1
instance = comp, \RF|registers[20][30]_NEW310 , RF|registers[20][30]_NEW310, dual_issue_processor, 1
instance = comp, \RF|registers[20][30] , RF|registers[20][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~4 , RF|Mux65~4, dual_issue_processor, 1
instance = comp, \RF|Mux65~5 , RF|Mux65~5, dual_issue_processor, 1
instance = comp, \RF|registers[18][30]~951 , RF|registers[18][30]~951, dual_issue_processor, 1
instance = comp, \RF|registers[18][30]_NEW316 , RF|registers[18][30]_NEW316, dual_issue_processor, 1
instance = comp, \RF|registers[18][30] , RF|registers[18][30], dual_issue_processor, 1
instance = comp, \RF|registers[22][30]~950 , RF|registers[22][30]~950, dual_issue_processor, 1
instance = comp, \RF|registers[22][30]_NEW318 , RF|registers[22][30]_NEW318, dual_issue_processor, 1
instance = comp, \RF|registers[22][30] , RF|registers[22][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~2 , RF|Mux65~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][30]~952 , RF|registers[30][30]~952, dual_issue_processor, 1
instance = comp, \RF|registers[30][30]_NEW314 , RF|registers[30][30]_NEW314, dual_issue_processor, 1
instance = comp, \RF|registers[30][30] , RF|registers[30][30], dual_issue_processor, 1
instance = comp, \RF|registers[26][30]~949 , RF|registers[26][30]~949, dual_issue_processor, 1
instance = comp, \RF|registers[26][30]_NEW320 , RF|registers[26][30]_NEW320, dual_issue_processor, 1
instance = comp, \RF|registers[26][30] , RF|registers[26][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~3 , RF|Mux65~3, dual_issue_processor, 1
instance = comp, \RF|Mux65~6 , RF|Mux65~6, dual_issue_processor, 1
instance = comp, \RF|registers[29][30]~948 , RF|registers[29][30]~948, dual_issue_processor, 1
instance = comp, \RF|registers[29][30]_NEW322 , RF|registers[29][30]_NEW322, dual_issue_processor, 1
instance = comp, \RF|registers[29][30] , RF|registers[29][30], dual_issue_processor, 1
instance = comp, \RF|registers[21][30]~945 , RF|registers[21][30]~945, dual_issue_processor, 1
instance = comp, \RF|registers[21][30]_NEW328 , RF|registers[21][30]_NEW328, dual_issue_processor, 1
instance = comp, \RF|registers[21][30] , RF|registers[21][30], dual_issue_processor, 1
instance = comp, \RF|registers[25][30]~946 , RF|registers[25][30]~946, dual_issue_processor, 1
instance = comp, \RF|registers[25][30]_NEW326 , RF|registers[25][30]_NEW326, dual_issue_processor, 1
instance = comp, \RF|registers[25][30] , RF|registers[25][30], dual_issue_processor, 1
instance = comp, \RF|registers[17][30]~947 , RF|registers[17][30]~947, dual_issue_processor, 1
instance = comp, \RF|registers[17][30]_NEW324 , RF|registers[17][30]_NEW324, dual_issue_processor, 1
instance = comp, \RF|registers[17][30] , RF|registers[17][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~0 , RF|Mux65~0, dual_issue_processor, 1
instance = comp, \RF|Mux65~1 , RF|Mux65~1, dual_issue_processor, 1
instance = comp, \RF|registers[19][30]~959 , RF|registers[19][30]~959, dual_issue_processor, 1
instance = comp, \RF|registers[19][30]_NEW300 , RF|registers[19][30]_NEW300, dual_issue_processor, 1
instance = comp, \RF|registers[19][30] , RF|registers[19][30], dual_issue_processor, 1
instance = comp, \RF|registers[27][30]~958 , RF|registers[27][30]~958, dual_issue_processor, 1
instance = comp, \RF|registers[27][30]_NEW302 , RF|registers[27][30]_NEW302, dual_issue_processor, 1
instance = comp, \RF|registers[27][30] , RF|registers[27][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~7 , RF|Mux65~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][30]~960 , RF|registers[31][30]~960, dual_issue_processor, 1
instance = comp, \RF|registers[31][30]_NEW298 , RF|registers[31][30]_NEW298, dual_issue_processor, 1
instance = comp, \RF|registers[31][30] , RF|registers[31][30], dual_issue_processor, 1
instance = comp, \RF|registers[23][30]~957 , RF|registers[23][30]~957, dual_issue_processor, 1
instance = comp, \RF|registers[23][30]_NEW304 , RF|registers[23][30]_NEW304, dual_issue_processor, 1
instance = comp, \RF|registers[23][30] , RF|registers[23][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~8 , RF|Mux65~8, dual_issue_processor, 1
instance = comp, \RF|Mux65~9 , RF|Mux65~9, dual_issue_processor, 1
instance = comp, \RF|registers[4][30]~932 , RF|registers[4][30]~932, dual_issue_processor, 1
instance = comp, \RF|registers[4][30]_NEW292 , RF|registers[4][30]_NEW292, dual_issue_processor, 1
instance = comp, \RF|registers[4][30] , RF|registers[4][30], dual_issue_processor, 1
instance = comp, \RF|registers[5][30]~931 , RF|registers[5][30]~931, dual_issue_processor, 1
instance = comp, \RF|registers[5][30]_NEW294 , RF|registers[5][30]_NEW294, dual_issue_processor, 1
instance = comp, \RF|registers[5][30] , RF|registers[5][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~10 , RF|Mux65~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][30]~930 , RF|registers[6][30]~930, dual_issue_processor, 1
instance = comp, \RF|registers[6][30]_NEW296 , RF|registers[6][30]_NEW296, dual_issue_processor, 1
instance = comp, \RF|registers[6][30] , RF|registers[6][30], dual_issue_processor, 1
instance = comp, \RF|registers[7][30]~933 , RF|registers[7][30]~933, dual_issue_processor, 1
instance = comp, \RF|registers[7][30]_NEW290 , RF|registers[7][30]_NEW290, dual_issue_processor, 1
instance = comp, \RF|registers[7][30] , RF|registers[7][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~11 , RF|Mux65~11, dual_issue_processor, 1
instance = comp, \RF|registers[3][30]~940 , RF|registers[3][30]~940, dual_issue_processor, 1
instance = comp, \RF|registers[3][30]_NEW280 , RF|registers[3][30]_NEW280, dual_issue_processor, 1
instance = comp, \RF|registers[3][30] , RF|registers[3][30], dual_issue_processor, 1
instance = comp, \RF|registers[1][30]~938 , RF|registers[1][30]~938, dual_issue_processor, 1
instance = comp, \RF|registers[1][30]_NEW278 , RF|registers[1][30]_NEW278, dual_issue_processor, 1
instance = comp, \RF|registers[1][30] , RF|registers[1][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~14 , RF|Mux65~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][30]~939 , RF|registers[2][30]~939, dual_issue_processor, 1
instance = comp, \RF|registers[2][30]_NEW276 , RF|registers[2][30]_NEW276, dual_issue_processor, 1
instance = comp, \RF|registers[2][30] , RF|registers[2][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~15 , RF|Mux65~15, dual_issue_processor, 1
instance = comp, \RF|registers[8][30]~936 , RF|registers[8][30]~936, dual_issue_processor, 1
instance = comp, \RF|registers[8][30]_NEW284 , RF|registers[8][30]_NEW284, dual_issue_processor, 1
instance = comp, \RF|registers[8][30] , RF|registers[8][30], dual_issue_processor, 1
instance = comp, \RF|registers[10][30]~935 , RF|registers[10][30]~935, dual_issue_processor, 1
instance = comp, \RF|registers[10][30]_NEW286 , RF|registers[10][30]_NEW286, dual_issue_processor, 1
instance = comp, \RF|registers[10][30] , RF|registers[10][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~12 , RF|Mux65~12, dual_issue_processor, 1
instance = comp, \RF|registers[9][30]~934 , RF|registers[9][30]~934, dual_issue_processor, 1
instance = comp, \RF|registers[9][30]_NEW288 , RF|registers[9][30]_NEW288, dual_issue_processor, 1
instance = comp, \RF|registers[9][30] , RF|registers[9][30], dual_issue_processor, 1
instance = comp, \RF|registers[11][30]~937 , RF|registers[11][30]~937, dual_issue_processor, 1
instance = comp, \RF|registers[11][30]_NEW282 , RF|registers[11][30]_NEW282, dual_issue_processor, 1
instance = comp, \RF|registers[11][30] , RF|registers[11][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~13 , RF|Mux65~13, dual_issue_processor, 1
instance = comp, \RF|Mux65~16 , RF|Mux65~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][30]~941 , RF|registers[14][30]~941, dual_issue_processor, 1
instance = comp, \RF|registers[14][30]_NEW274 , RF|registers[14][30]_NEW274, dual_issue_processor, 1
instance = comp, \RF|registers[14][30] , RF|registers[14][30], dual_issue_processor, 1
instance = comp, \RF|registers[15][30]~944 , RF|registers[15][30]~944, dual_issue_processor, 1
instance = comp, \RF|registers[15][30]_NEW268 , RF|registers[15][30]_NEW268, dual_issue_processor, 1
instance = comp, \RF|registers[15][30] , RF|registers[15][30], dual_issue_processor, 1
instance = comp, \RF|registers[12][30]~943 , RF|registers[12][30]~943, dual_issue_processor, 1
instance = comp, \RF|registers[12][30]_NEW270 , RF|registers[12][30]_NEW270, dual_issue_processor, 1
instance = comp, \RF|registers[12][30] , RF|registers[12][30], dual_issue_processor, 1
instance = comp, \RF|registers[13][30]~942 , RF|registers[13][30]~942, dual_issue_processor, 1
instance = comp, \RF|registers[13][30]_NEW272 , RF|registers[13][30]_NEW272, dual_issue_processor, 1
instance = comp, \RF|registers[13][30] , RF|registers[13][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~17 , RF|Mux65~17, dual_issue_processor, 1
instance = comp, \RF|Mux65~18 , RF|Mux65~18, dual_issue_processor, 1
instance = comp, \RF|Mux65~19 , RF|Mux65~19, dual_issue_processor, 1
instance = comp, \RF|Mux65~20 , RF|Mux65~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[30] , ID_EX_INST2_PIPE|readData1_EX_inst2[30], dual_issue_processor, 1
instance = comp, \RF|Mux1~7 , RF|Mux1~7, dual_issue_processor, 1
instance = comp, \RF|Mux1~8 , RF|Mux1~8, dual_issue_processor, 1
instance = comp, \RF|Mux1~2 , RF|Mux1~2, dual_issue_processor, 1
instance = comp, \RF|Mux1~3 , RF|Mux1~3, dual_issue_processor, 1
instance = comp, \RF|Mux1~4 , RF|Mux1~4, dual_issue_processor, 1
instance = comp, \RF|Mux1~5 , RF|Mux1~5, dual_issue_processor, 1
instance = comp, \RF|Mux1~6 , RF|Mux1~6, dual_issue_processor, 1
instance = comp, \RF|Mux1~0 , RF|Mux1~0, dual_issue_processor, 1
instance = comp, \RF|Mux1~1 , RF|Mux1~1, dual_issue_processor, 1
instance = comp, \RF|Mux1~9 , RF|Mux1~9, dual_issue_processor, 1
instance = comp, \RF|Mux1~17 , RF|Mux1~17, dual_issue_processor, 1
instance = comp, \RF|Mux1~18 , RF|Mux1~18, dual_issue_processor, 1
instance = comp, \RF|Mux1~10 , RF|Mux1~10, dual_issue_processor, 1
instance = comp, \RF|Mux1~11 , RF|Mux1~11, dual_issue_processor, 1
instance = comp, \RF|Mux1~14 , RF|Mux1~14, dual_issue_processor, 1
instance = comp, \RF|Mux1~15 , RF|Mux1~15, dual_issue_processor, 1
instance = comp, \RF|Mux1~12 , RF|Mux1~12, dual_issue_processor, 1
instance = comp, \RF|Mux1~13 , RF|Mux1~13, dual_issue_processor, 1
instance = comp, \RF|Mux1~16 , RF|Mux1~16, dual_issue_processor, 1
instance = comp, \RF|Mux1~19 , RF|Mux1~19, dual_issue_processor, 1
instance = comp, \RF|Mux1~20 , RF|Mux1~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[30] , ID_EX_INST1_PIPE|readData1_EX_inst1[30], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux1~0 , Forward_A_inst1|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux1~1 , Forward_A_inst1|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux1~2 , Forward_A_inst1|Mux1~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~6 , ALU_1|Mux1~6, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[30]~55 , Final_Alu_inst1_B_Src|out[30]~55, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~7 , ALU_1|Mux1~7, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[29]~56 , Final_Alu_inst1_B_Src|out[29]~56, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~12 , ALU_1|Mux2~12, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~76 , ALU_1|ShiftRight0~76, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~141 , ALU_1|ShiftRight0~141, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~77 , ALU_1|ShiftRight0~77, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~5 , ALU_1|Mux4~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~14 , ALU_1|Mux2~14, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[28]~57 , Final_Alu_inst1_B_Src|out[28]~57, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~4 , ALU_1|Mux3~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~9 , ALU_1|Mux30~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[24] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[24], dual_issue_processor, 1
instance = comp, \RF|registers[30][24]~766 , RF|registers[30][24]~766, dual_issue_processor, 1
instance = comp, \RF|registers[30][24]_NEW686 , RF|registers[30][24]_NEW686, dual_issue_processor, 1
instance = comp, \RF|registers[30][24] , RF|registers[30][24], dual_issue_processor, 1
instance = comp, \RF|registers[26][24]~763 , RF|registers[26][24]~763, dual_issue_processor, 1
instance = comp, \RF|registers[26][24]_NEW692 , RF|registers[26][24]_NEW692, dual_issue_processor, 1
instance = comp, \RF|registers[26][24] , RF|registers[26][24], dual_issue_processor, 1
instance = comp, \RF|registers[22][24]~764 , RF|registers[22][24]~764, dual_issue_processor, 1
instance = comp, \RF|registers[22][24]_NEW690 , RF|registers[22][24]_NEW690, dual_issue_processor, 1
instance = comp, \RF|registers[22][24] , RF|registers[22][24], dual_issue_processor, 1
instance = comp, \RF|registers[18][24]~765 , RF|registers[18][24]~765, dual_issue_processor, 1
instance = comp, \RF|registers[18][24]_NEW688 , RF|registers[18][24]_NEW688, dual_issue_processor, 1
instance = comp, \RF|registers[18][24] , RF|registers[18][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~2 , RF|Mux103~2, dual_issue_processor, 1
instance = comp, \RF|Mux103~3 , RF|Mux103~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][24]~770 , RF|registers[28][24]~770, dual_issue_processor, 1
instance = comp, \RF|registers[28][24]_NEW678 , RF|registers[28][24]_NEW678, dual_issue_processor, 1
instance = comp, \RF|registers[28][24] , RF|registers[28][24], dual_issue_processor, 1
instance = comp, \RF|registers[16][24]~769 , RF|registers[16][24]~769, dual_issue_processor, 1
instance = comp, \RF|registers[16][24]_NEW680 , RF|registers[16][24]_NEW680, dual_issue_processor, 1
instance = comp, \RF|registers[16][24] , RF|registers[16][24], dual_issue_processor, 1
instance = comp, \RF|registers[20][24]~768 , RF|registers[20][24]~768, dual_issue_processor, 1
instance = comp, \RF|registers[20][24]_NEW682 , RF|registers[20][24]_NEW682, dual_issue_processor, 1
instance = comp, \RF|registers[20][24] , RF|registers[20][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~4 , RF|Mux103~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][24]~767 , RF|registers[24][24]~767, dual_issue_processor, 1
instance = comp, \RF|registers[24][24]_NEW684 , RF|registers[24][24]_NEW684, dual_issue_processor, 1
instance = comp, \RF|registers[24][24] , RF|registers[24][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~5 , RF|Mux103~5, dual_issue_processor, 1
instance = comp, \RF|Mux103~6 , RF|Mux103~6, dual_issue_processor, 1
instance = comp, \RF|registers[31][24]~774 , RF|registers[31][24]~774, dual_issue_processor, 1
instance = comp, \RF|registers[31][24]_NEW670 , RF|registers[31][24]_NEW670, dual_issue_processor, 1
instance = comp, \RF|registers[31][24] , RF|registers[31][24], dual_issue_processor, 1
instance = comp, \RF|registers[19][24]~773 , RF|registers[19][24]~773, dual_issue_processor, 1
instance = comp, \RF|registers[19][24]_NEW672 , RF|registers[19][24]_NEW672, dual_issue_processor, 1
instance = comp, \RF|registers[19][24] , RF|registers[19][24], dual_issue_processor, 1
instance = comp, \RF|registers[27][24]~772 , RF|registers[27][24]~772, dual_issue_processor, 1
instance = comp, \RF|registers[27][24]_NEW674 , RF|registers[27][24]_NEW674, dual_issue_processor, 1
instance = comp, \RF|registers[27][24] , RF|registers[27][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~7 , RF|Mux103~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][24]~771 , RF|registers[23][24]~771, dual_issue_processor, 1
instance = comp, \RF|registers[23][24]_NEW676 , RF|registers[23][24]_NEW676, dual_issue_processor, 1
instance = comp, \RF|registers[23][24] , RF|registers[23][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~8 , RF|Mux103~8, dual_issue_processor, 1
instance = comp, \RF|registers[21][24]~759 , RF|registers[21][24]~759, dual_issue_processor, 1
instance = comp, \RF|registers[21][24]_NEW700 , RF|registers[21][24]_NEW700, dual_issue_processor, 1
instance = comp, \RF|registers[21][24] , RF|registers[21][24], dual_issue_processor, 1
instance = comp, \RF|registers[29][24]~762 , RF|registers[29][24]~762, dual_issue_processor, 1
instance = comp, \RF|registers[29][24]_NEW694 , RF|registers[29][24]_NEW694, dual_issue_processor, 1
instance = comp, \RF|registers[29][24] , RF|registers[29][24], dual_issue_processor, 1
instance = comp, \RF|registers[17][24]~761 , RF|registers[17][24]~761, dual_issue_processor, 1
instance = comp, \RF|registers[17][24]_NEW696 , RF|registers[17][24]_NEW696, dual_issue_processor, 1
instance = comp, \RF|registers[17][24] , RF|registers[17][24], dual_issue_processor, 1
instance = comp, \RF|registers[25][24]~760 , RF|registers[25][24]~760, dual_issue_processor, 1
instance = comp, \RF|registers[25][24]_NEW698 , RF|registers[25][24]_NEW698, dual_issue_processor, 1
instance = comp, \RF|registers[25][24] , RF|registers[25][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~0 , RF|Mux103~0, dual_issue_processor, 1
instance = comp, \RF|Mux103~1 , RF|Mux103~1, dual_issue_processor, 1
instance = comp, \RF|Mux103~9 , RF|Mux103~9, dual_issue_processor, 1
instance = comp, \RF|registers[7][24]~747 , RF|registers[7][24]~747, dual_issue_processor, 1
instance = comp, \RF|registers[7][24]_NEW662 , RF|registers[7][24]_NEW662, dual_issue_processor, 1
instance = comp, \RF|registers[7][24] , RF|registers[7][24], dual_issue_processor, 1
instance = comp, \RF|registers[4][24]~746 , RF|registers[4][24]~746, dual_issue_processor, 1
instance = comp, \RF|registers[4][24]_NEW664 , RF|registers[4][24]_NEW664, dual_issue_processor, 1
instance = comp, \RF|registers[4][24] , RF|registers[4][24], dual_issue_processor, 1
instance = comp, \RF|registers[5][24]~745 , RF|registers[5][24]~745, dual_issue_processor, 1
instance = comp, \RF|registers[5][24]_NEW666 , RF|registers[5][24]_NEW666, dual_issue_processor, 1
instance = comp, \RF|registers[5][24] , RF|registers[5][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~10 , RF|Mux103~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][24]~744 , RF|registers[6][24]~744, dual_issue_processor, 1
instance = comp, \RF|registers[6][24]_NEW668 , RF|registers[6][24]_NEW668, dual_issue_processor, 1
instance = comp, \RF|registers[6][24] , RF|registers[6][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~11 , RF|Mux103~11, dual_issue_processor, 1
instance = comp, \RF|registers[8][24]~750 , RF|registers[8][24]~750, dual_issue_processor, 1
instance = comp, \RF|registers[8][24]_NEW656 , RF|registers[8][24]_NEW656, dual_issue_processor, 1
instance = comp, \RF|registers[8][24] , RF|registers[8][24], dual_issue_processor, 1
instance = comp, \RF|registers[10][24]~749 , RF|registers[10][24]~749, dual_issue_processor, 1
instance = comp, \RF|registers[10][24]_NEW658 , RF|registers[10][24]_NEW658, dual_issue_processor, 1
instance = comp, \RF|registers[10][24] , RF|registers[10][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~12 , RF|Mux103~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][24]~751 , RF|registers[11][24]~751, dual_issue_processor, 1
instance = comp, \RF|registers[11][24]_NEW654 , RF|registers[11][24]_NEW654, dual_issue_processor, 1
instance = comp, \RF|registers[11][24] , RF|registers[11][24], dual_issue_processor, 1
instance = comp, \RF|registers[9][24]~748 , RF|registers[9][24]~748, dual_issue_processor, 1
instance = comp, \RF|registers[9][24]_NEW660 , RF|registers[9][24]_NEW660, dual_issue_processor, 1
instance = comp, \RF|registers[9][24] , RF|registers[9][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~13 , RF|Mux103~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][24]~752 , RF|registers[1][24]~752, dual_issue_processor, 1
instance = comp, \RF|registers[1][24]_NEW650 , RF|registers[1][24]_NEW650, dual_issue_processor, 1
instance = comp, \RF|registers[1][24] , RF|registers[1][24], dual_issue_processor, 1
instance = comp, \RF|registers[3][24]~754 , RF|registers[3][24]~754, dual_issue_processor, 1
instance = comp, \RF|registers[3][24]_NEW652 , RF|registers[3][24]_NEW652, dual_issue_processor, 1
instance = comp, \RF|registers[3][24] , RF|registers[3][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~14 , RF|Mux103~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][24]~753 , RF|registers[2][24]~753, dual_issue_processor, 1
instance = comp, \RF|registers[2][24]_NEW648 , RF|registers[2][24]_NEW648, dual_issue_processor, 1
instance = comp, \RF|registers[2][24] , RF|registers[2][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~15 , RF|Mux103~15, dual_issue_processor, 1
instance = comp, \RF|Mux103~16 , RF|Mux103~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][24]~755 , RF|registers[14][24]~755, dual_issue_processor, 1
instance = comp, \RF|registers[14][24]_NEW646 , RF|registers[14][24]_NEW646, dual_issue_processor, 1
instance = comp, \RF|registers[14][24] , RF|registers[14][24], dual_issue_processor, 1
instance = comp, \RF|registers[15][24]~758 , RF|registers[15][24]~758, dual_issue_processor, 1
instance = comp, \RF|registers[15][24]_NEW640 , RF|registers[15][24]_NEW640, dual_issue_processor, 1
instance = comp, \RF|registers[15][24] , RF|registers[15][24], dual_issue_processor, 1
instance = comp, \RF|registers[12][24]~757 , RF|registers[12][24]~757, dual_issue_processor, 1
instance = comp, \RF|registers[12][24]_NEW642 , RF|registers[12][24]_NEW642, dual_issue_processor, 1
instance = comp, \RF|registers[12][24] , RF|registers[12][24], dual_issue_processor, 1
instance = comp, \RF|registers[13][24]~756 , RF|registers[13][24]~756, dual_issue_processor, 1
instance = comp, \RF|registers[13][24]_NEW644 , RF|registers[13][24]_NEW644, dual_issue_processor, 1
instance = comp, \RF|registers[13][24] , RF|registers[13][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~17 , RF|Mux103~17, dual_issue_processor, 1
instance = comp, \RF|Mux103~18 , RF|Mux103~18, dual_issue_processor, 1
instance = comp, \RF|Mux103~19 , RF|Mux103~19, dual_issue_processor, 1
instance = comp, \RF|Mux103~20 , RF|Mux103~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[24] , ID_EX_INST2_PIPE|readData2_EX_inst2[24], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux7~0 , Forward_B_inst2|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux7~1 , Forward_B_inst2|Mux7~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~88 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~88, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[24] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[24], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[25] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[25], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~89 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~89, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[25] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[25], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a24 , DM|altsyncram_component|auto_generated|ram_block1a24, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux7~0 , WRITE_BACK_MUX_INST2|Mux7~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[24] , MEM_WB_INST2_PIPE|writeData_inst2_WB[24], dual_issue_processor, 1
instance = comp, \RF|Mux39~0 , RF|Mux39~0, dual_issue_processor, 1
instance = comp, \RF|Mux39~1 , RF|Mux39~1, dual_issue_processor, 1
instance = comp, \RF|Mux39~7 , RF|Mux39~7, dual_issue_processor, 1
instance = comp, \RF|Mux39~8 , RF|Mux39~8, dual_issue_processor, 1
instance = comp, \RF|Mux39~4 , RF|Mux39~4, dual_issue_processor, 1
instance = comp, \RF|Mux39~5 , RF|Mux39~5, dual_issue_processor, 1
instance = comp, \RF|Mux39~2 , RF|Mux39~2, dual_issue_processor, 1
instance = comp, \RF|Mux39~3 , RF|Mux39~3, dual_issue_processor, 1
instance = comp, \RF|Mux39~6 , RF|Mux39~6, dual_issue_processor, 1
instance = comp, \RF|Mux39~9 , RF|Mux39~9, dual_issue_processor, 1
instance = comp, \RF|Mux39~17 , RF|Mux39~17, dual_issue_processor, 1
instance = comp, \RF|Mux39~18 , RF|Mux39~18, dual_issue_processor, 1
instance = comp, \RF|Mux39~10 , RF|Mux39~10, dual_issue_processor, 1
instance = comp, \RF|Mux39~11 , RF|Mux39~11, dual_issue_processor, 1
instance = comp, \RF|Mux39~12 , RF|Mux39~12, dual_issue_processor, 1
instance = comp, \RF|Mux39~13 , RF|Mux39~13, dual_issue_processor, 1
instance = comp, \RF|Mux39~14 , RF|Mux39~14, dual_issue_processor, 1
instance = comp, \RF|Mux39~15 , RF|Mux39~15, dual_issue_processor, 1
instance = comp, \RF|Mux39~16 , RF|Mux39~16, dual_issue_processor, 1
instance = comp, \RF|Mux39~19 , RF|Mux39~19, dual_issue_processor, 1
instance = comp, \RF|Mux39~20 , RF|Mux39~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[24] , ID_EX_INST1_PIPE|readData2_EX_inst1[24], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux7~0 , Forward_B_inst1|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux7~1 , Forward_B_inst1|Mux7~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux7~2 , Forward_B_inst1|Mux7~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~98 , ALU_1|ShiftLeft0~98, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~92 , ALU_1|ShiftLeft0~92, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~99 , ALU_1|ShiftLeft0~99, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~106 , ALU_1|ShiftLeft0~106, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~114 , ALU_1|ShiftLeft0~114, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~115 , ALU_1|ShiftLeft0~115, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~116 , ALU_1|ShiftLeft0~116, dual_issue_processor, 1
instance = comp, \RF|registers[1][17]~535 , RF|registers[1][17]~535, dual_issue_processor, 1
instance = comp, \RF|registers[1][17]_NEW1084 , RF|registers[1][17]_NEW1084, dual_issue_processor, 1
instance = comp, \RF|registers[1][17] , RF|registers[1][17], dual_issue_processor, 1
instance = comp, \RF|registers[3][17]~537 , RF|registers[3][17]~537, dual_issue_processor, 1
instance = comp, \RF|registers[3][17]_NEW1086 , RF|registers[3][17]_NEW1086, dual_issue_processor, 1
instance = comp, \RF|registers[3][17] , RF|registers[3][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~14 , RF|Mux46~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][17]~536 , RF|registers[2][17]~536, dual_issue_processor, 1
instance = comp, \RF|registers[2][17]_NEW1082 , RF|registers[2][17]_NEW1082, dual_issue_processor, 1
instance = comp, \RF|registers[2][17] , RF|registers[2][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~15 , RF|Mux46~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][17]~534 , RF|registers[7][17]~534, dual_issue_processor, 1
instance = comp, \RF|registers[7][17]_NEW1088 , RF|registers[7][17]_NEW1088, dual_issue_processor, 1
instance = comp, \RF|registers[7][17] , RF|registers[7][17], dual_issue_processor, 1
instance = comp, \RF|registers[4][17]~533 , RF|registers[4][17]~533, dual_issue_processor, 1
instance = comp, \RF|registers[4][17]_NEW1090 , RF|registers[4][17]_NEW1090, dual_issue_processor, 1
instance = comp, \RF|registers[4][17] , RF|registers[4][17], dual_issue_processor, 1
instance = comp, \RF|registers[5][17]~532 , RF|registers[5][17]~532, dual_issue_processor, 1
instance = comp, \RF|registers[5][17]_NEW1092 , RF|registers[5][17]_NEW1092, dual_issue_processor, 1
instance = comp, \RF|registers[5][17] , RF|registers[5][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~12 , RF|Mux46~12, dual_issue_processor, 1
instance = comp, \RF|registers[6][17]~531 , RF|registers[6][17]~531, dual_issue_processor, 1
instance = comp, \RF|registers[6][17]_NEW1094 , RF|registers[6][17]_NEW1094, dual_issue_processor, 1
instance = comp, \RF|registers[6][17] , RF|registers[6][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~13 , RF|Mux46~13, dual_issue_processor, 1
instance = comp, \RF|Mux46~16 , RF|Mux46~16, dual_issue_processor, 1
instance = comp, \RF|registers[11][17]~530 , RF|registers[11][17]~530, dual_issue_processor, 1
instance = comp, \RF|registers[11][17]_NEW1096 , RF|registers[11][17]_NEW1096, dual_issue_processor, 1
instance = comp, \RF|registers[11][17] , RF|registers[11][17], dual_issue_processor, 1
instance = comp, \RF|registers[9][17]~527 , RF|registers[9][17]~527, dual_issue_processor, 1
instance = comp, \RF|registers[9][17]_NEW1102 , RF|registers[9][17]_NEW1102, dual_issue_processor, 1
instance = comp, \RF|registers[9][17] , RF|registers[9][17], dual_issue_processor, 1
instance = comp, \RF|registers[8][17]~529 , RF|registers[8][17]~529, dual_issue_processor, 1
instance = comp, \RF|registers[8][17]_NEW1098 , RF|registers[8][17]_NEW1098, dual_issue_processor, 1
instance = comp, \RF|registers[8][17] , RF|registers[8][17], dual_issue_processor, 1
instance = comp, \RF|registers[10][17]~528 , RF|registers[10][17]~528, dual_issue_processor, 1
instance = comp, \RF|registers[10][17]_NEW1100 , RF|registers[10][17]_NEW1100, dual_issue_processor, 1
instance = comp, \RF|registers[10][17] , RF|registers[10][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~10 , RF|Mux46~10, dual_issue_processor, 1
instance = comp, \RF|Mux46~11 , RF|Mux46~11, dual_issue_processor, 1
instance = comp, \RF|registers[15][17]~541 , RF|registers[15][17]~541, dual_issue_processor, 1
instance = comp, \RF|registers[15][17]_NEW1074 , RF|registers[15][17]_NEW1074, dual_issue_processor, 1
instance = comp, \RF|registers[15][17] , RF|registers[15][17], dual_issue_processor, 1
instance = comp, \RF|registers[12][17]~540 , RF|registers[12][17]~540, dual_issue_processor, 1
instance = comp, \RF|registers[12][17]_NEW1076 , RF|registers[12][17]_NEW1076, dual_issue_processor, 1
instance = comp, \RF|registers[12][17] , RF|registers[12][17], dual_issue_processor, 1
instance = comp, \RF|registers[13][17]~539 , RF|registers[13][17]~539, dual_issue_processor, 1
instance = comp, \RF|registers[13][17]_NEW1078 , RF|registers[13][17]_NEW1078, dual_issue_processor, 1
instance = comp, \RF|registers[13][17] , RF|registers[13][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~17 , RF|Mux46~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][17]~538 , RF|registers[14][17]~538, dual_issue_processor, 1
instance = comp, \RF|registers[14][17]_NEW1080 , RF|registers[14][17]_NEW1080, dual_issue_processor, 1
instance = comp, \RF|registers[14][17] , RF|registers[14][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~18 , RF|Mux46~18, dual_issue_processor, 1
instance = comp, \RF|Mux46~19 , RF|Mux46~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][17]~554 , RF|registers[27][17]~554, dual_issue_processor, 1
instance = comp, \RF|registers[27][17]_NEW1110 , RF|registers[27][17]_NEW1110, dual_issue_processor, 1
instance = comp, \RF|registers[27][17] , RF|registers[27][17], dual_issue_processor, 1
instance = comp, \RF|registers[23][17]~555 , RF|registers[23][17]~555, dual_issue_processor, 1
instance = comp, \RF|registers[23][17]_NEW1108 , RF|registers[23][17]_NEW1108, dual_issue_processor, 1
instance = comp, \RF|registers[23][17] , RF|registers[23][17], dual_issue_processor, 1
instance = comp, \RF|registers[19][17]~556 , RF|registers[19][17]~556, dual_issue_processor, 1
instance = comp, \RF|registers[19][17]_NEW1106 , RF|registers[19][17]_NEW1106, dual_issue_processor, 1
instance = comp, \RF|registers[19][17] , RF|registers[19][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~7 , RF|Mux46~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][17]~557 , RF|registers[31][17]~557, dual_issue_processor, 1
instance = comp, \RF|registers[31][17]_NEW1104 , RF|registers[31][17]_NEW1104, dual_issue_processor, 1
instance = comp, \RF|registers[31][17] , RF|registers[31][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~8 , RF|Mux46~8, dual_issue_processor, 1
instance = comp, \RF|registers[21][17]~543 , RF|registers[21][17]~543, dual_issue_processor, 1
instance = comp, \RF|registers[21][17]_NEW1132 , RF|registers[21][17]_NEW1132, dual_issue_processor, 1
instance = comp, \RF|registers[21][17] , RF|registers[21][17], dual_issue_processor, 1
instance = comp, \RF|registers[17][17]~544 , RF|registers[17][17]~544, dual_issue_processor, 1
instance = comp, \RF|registers[17][17]_NEW1130 , RF|registers[17][17]_NEW1130, dual_issue_processor, 1
instance = comp, \RF|registers[17][17] , RF|registers[17][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~0 , RF|Mux46~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][17]~545 , RF|registers[29][17]~545, dual_issue_processor, 1
instance = comp, \RF|registers[29][17]_NEW1128 , RF|registers[29][17]_NEW1128, dual_issue_processor, 1
instance = comp, \RF|registers[29][17] , RF|registers[29][17], dual_issue_processor, 1
instance = comp, \RF|registers[25][17]~542 , RF|registers[25][17]~542, dual_issue_processor, 1
instance = comp, \RF|registers[25][17]_NEW1134 , RF|registers[25][17]_NEW1134, dual_issue_processor, 1
instance = comp, \RF|registers[25][17] , RF|registers[25][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~1 , RF|Mux46~1, dual_issue_processor, 1
instance = comp, \RF|registers[22][17]~546 , RF|registers[22][17]~546, dual_issue_processor, 1
instance = comp, \RF|registers[22][17]_NEW1126 , RF|registers[22][17]_NEW1126, dual_issue_processor, 1
instance = comp, \RF|registers[22][17] , RF|registers[22][17], dual_issue_processor, 1
instance = comp, \RF|registers[30][17]~549 , RF|registers[30][17]~549, dual_issue_processor, 1
instance = comp, \RF|registers[30][17]_NEW1120 , RF|registers[30][17]_NEW1120, dual_issue_processor, 1
instance = comp, \RF|registers[30][17] , RF|registers[30][17], dual_issue_processor, 1
instance = comp, \RF|registers[26][17]~547 , RF|registers[26][17]~547, dual_issue_processor, 1
instance = comp, \RF|registers[26][17]_NEW1124 , RF|registers[26][17]_NEW1124, dual_issue_processor, 1
instance = comp, \RF|registers[26][17] , RF|registers[26][17], dual_issue_processor, 1
instance = comp, \RF|registers[18][17]~548 , RF|registers[18][17]~548, dual_issue_processor, 1
instance = comp, \RF|registers[18][17]_NEW1122 , RF|registers[18][17]_NEW1122, dual_issue_processor, 1
instance = comp, \RF|registers[18][17] , RF|registers[18][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~2 , RF|Mux46~2, dual_issue_processor, 1
instance = comp, \RF|Mux46~3 , RF|Mux46~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][17]~551 , RF|registers[24][17]~551, dual_issue_processor, 1
instance = comp, \RF|registers[24][17]_NEW1116 , RF|registers[24][17]_NEW1116, dual_issue_processor, 1
instance = comp, \RF|registers[24][17] , RF|registers[24][17], dual_issue_processor, 1
instance = comp, \RF|registers[16][17]~552 , RF|registers[16][17]~552, dual_issue_processor, 1
instance = comp, \RF|registers[16][17]_NEW1114 , RF|registers[16][17]_NEW1114, dual_issue_processor, 1
instance = comp, \RF|registers[16][17] , RF|registers[16][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~4 , RF|Mux46~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][17]~553 , RF|registers[28][17]~553, dual_issue_processor, 1
instance = comp, \RF|registers[28][17]_NEW1112 , RF|registers[28][17]_NEW1112, dual_issue_processor, 1
instance = comp, \RF|registers[28][17] , RF|registers[28][17], dual_issue_processor, 1
instance = comp, \RF|registers[20][17]~550 , RF|registers[20][17]~550, dual_issue_processor, 1
instance = comp, \RF|registers[20][17]_NEW1118 , RF|registers[20][17]_NEW1118, dual_issue_processor, 1
instance = comp, \RF|registers[20][17] , RF|registers[20][17], dual_issue_processor, 1
instance = comp, \RF|Mux46~5 , RF|Mux46~5, dual_issue_processor, 1
instance = comp, \RF|Mux46~6 , RF|Mux46~6, dual_issue_processor, 1
instance = comp, \RF|Mux46~9 , RF|Mux46~9, dual_issue_processor, 1
instance = comp, \RF|Mux46~20 , RF|Mux46~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[17] , ID_EX_INST1_PIPE|readData2_EX_inst1[17], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~120 , EX_MEM_INST2_PIPE|AluOutMem_inst2~120, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~34 , ALU_2|Add0~34, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~28 , ALU_2|Add1~28, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~30 , ALU_2|Add1~30, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~32 , ALU_2|Add1~32, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~34 , ALU_2|Add1~34, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~4 , ALU_2|Mux14~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~2 , ALU_2|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~3 , ALU_2|Mux14~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~118 , EX_MEM_INST2_PIPE|AluOutMem_inst2~118, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~73 , ALU_2|ShiftLeft0~73, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux25~2 , Forward_B_inst2|Mux25~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~25 , ALU_2|ShiftLeft0~25, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~33 , ALU_2|ShiftLeft0~33, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~34 , ALU_2|ShiftLeft0~34, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~67 , ALU_2|ShiftLeft0~67, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~49 , ALU_2|ShiftLeft0~49, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~41 , ALU_2|ShiftLeft0~41, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~50 , ALU_2|ShiftLeft0~50, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~71 , ALU_2|ShiftLeft0~71, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~72 , ALU_2|ShiftLeft0~72, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~119 , EX_MEM_INST2_PIPE|AluOutMem_inst2~119, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~121 , EX_MEM_INST2_PIPE|AluOutMem_inst2~121, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[17] , EX_MEM_INST2_PIPE|AluOutMem_inst2[17], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux14~0 , Forward_B_inst1|Mux14~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux14~1 , Forward_B_inst1|Mux14~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux14~2 , Forward_B_inst1|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~85 , ALU_1|ShiftLeft0~85, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~86 , ALU_1|ShiftLeft0~86, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~87 , ALU_1|ShiftLeft0~87, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~132 , ALU_1|ShiftLeft0~132, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[16]~28 , Final_Alu_inst1_B_Src|out[16]~28, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[15]~29 , Final_Alu_inst1_B_Src|out[15]~29, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~65 , ALU_1|ShiftLeft0~65, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~66 , ALU_1|ShiftLeft0~66, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~88 , ALU_1|ShiftLeft0~88, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~117 , ALU_1|ShiftLeft0~117, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[10]~34 , Final_Alu_inst1_B_Src|out[10]~34, dual_issue_processor, 1
instance = comp, \RF|registers[17][10]~327 , RF|registers[17][10]~327, dual_issue_processor, 1
instance = comp, \RF|registers[17][10]_NEW1564 , RF|registers[17][10]_NEW1564, dual_issue_processor, 1
instance = comp, \RF|registers[17][10] , RF|registers[17][10], dual_issue_processor, 1
instance = comp, \RF|registers[25][10]~326 , RF|registers[25][10]~326, dual_issue_processor, 1
instance = comp, \RF|registers[25][10]_NEW1566 , RF|registers[25][10]_NEW1566, dual_issue_processor, 1
instance = comp, \RF|registers[25][10] , RF|registers[25][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~0 , RF|Mux53~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][10]~328 , RF|registers[29][10]~328, dual_issue_processor, 1
instance = comp, \RF|registers[29][10]_NEW1562 , RF|registers[29][10]_NEW1562, dual_issue_processor, 1
instance = comp, \RF|registers[29][10] , RF|registers[29][10], dual_issue_processor, 1
instance = comp, \RF|registers[21][10]~325 , RF|registers[21][10]~325, dual_issue_processor, 1
instance = comp, \RF|registers[21][10]_NEW1568 , RF|registers[21][10]_NEW1568, dual_issue_processor, 1
instance = comp, \RF|registers[21][10] , RF|registers[21][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~1 , RF|Mux53~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][10]~340 , RF|registers[31][10]~340, dual_issue_processor, 1
instance = comp, \RF|registers[31][10]_NEW1538 , RF|registers[31][10]_NEW1538, dual_issue_processor, 1
instance = comp, \RF|registers[31][10] , RF|registers[31][10], dual_issue_processor, 1
instance = comp, \RF|registers[19][10]~339 , RF|registers[19][10]~339, dual_issue_processor, 1
instance = comp, \RF|registers[19][10]_NEW1540 , RF|registers[19][10]_NEW1540, dual_issue_processor, 1
instance = comp, \RF|registers[19][10] , RF|registers[19][10], dual_issue_processor, 1
instance = comp, \RF|registers[27][10]~338 , RF|registers[27][10]~338, dual_issue_processor, 1
instance = comp, \RF|registers[27][10]_NEW1542 , RF|registers[27][10]_NEW1542, dual_issue_processor, 1
instance = comp, \RF|registers[27][10] , RF|registers[27][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~7 , RF|Mux53~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][10]~337 , RF|registers[23][10]~337, dual_issue_processor, 1
instance = comp, \RF|registers[23][10]_NEW1544 , RF|registers[23][10]_NEW1544, dual_issue_processor, 1
instance = comp, \RF|registers[23][10] , RF|registers[23][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~8 , RF|Mux53~8, dual_issue_processor, 1
instance = comp, \RF|registers[30][10]~332 , RF|registers[30][10]~332, dual_issue_processor, 1
instance = comp, \RF|registers[30][10]_NEW1554 , RF|registers[30][10]_NEW1554, dual_issue_processor, 1
instance = comp, \RF|registers[30][10] , RF|registers[30][10], dual_issue_processor, 1
instance = comp, \RF|registers[26][10]~329 , RF|registers[26][10]~329, dual_issue_processor, 1
instance = comp, \RF|registers[26][10]_NEW1560 , RF|registers[26][10]_NEW1560, dual_issue_processor, 1
instance = comp, \RF|registers[26][10] , RF|registers[26][10], dual_issue_processor, 1
instance = comp, \RF|registers[18][10]~331 , RF|registers[18][10]~331, dual_issue_processor, 1
instance = comp, \RF|registers[18][10]_NEW1556 , RF|registers[18][10]_NEW1556, dual_issue_processor, 1
instance = comp, \RF|registers[18][10] , RF|registers[18][10], dual_issue_processor, 1
instance = comp, \RF|registers[22][10]~330 , RF|registers[22][10]~330, dual_issue_processor, 1
instance = comp, \RF|registers[22][10]_NEW1558 , RF|registers[22][10]_NEW1558, dual_issue_processor, 1
instance = comp, \RF|registers[22][10] , RF|registers[22][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~2 , RF|Mux53~2, dual_issue_processor, 1
instance = comp, \RF|Mux53~3 , RF|Mux53~3, dual_issue_processor, 1
instance = comp, \RF|registers[20][10]~334 , RF|registers[20][10]~334, dual_issue_processor, 1
instance = comp, \RF|registers[20][10]_NEW1550 , RF|registers[20][10]_NEW1550, dual_issue_processor, 1
instance = comp, \RF|registers[20][10] , RF|registers[20][10], dual_issue_processor, 1
instance = comp, \RF|registers[16][10]~335 , RF|registers[16][10]~335, dual_issue_processor, 1
instance = comp, \RF|registers[16][10]_NEW1548 , RF|registers[16][10]_NEW1548, dual_issue_processor, 1
instance = comp, \RF|registers[16][10] , RF|registers[16][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~4 , RF|Mux53~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][10]~336 , RF|registers[28][10]~336, dual_issue_processor, 1
instance = comp, \RF|registers[28][10]_NEW1546 , RF|registers[28][10]_NEW1546, dual_issue_processor, 1
instance = comp, \RF|registers[28][10] , RF|registers[28][10], dual_issue_processor, 1
instance = comp, \RF|registers[24][10]~333 , RF|registers[24][10]~333, dual_issue_processor, 1
instance = comp, \RF|registers[24][10]_NEW1552 , RF|registers[24][10]_NEW1552, dual_issue_processor, 1
instance = comp, \RF|registers[24][10] , RF|registers[24][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~5 , RF|Mux53~5, dual_issue_processor, 1
instance = comp, \RF|Mux53~6 , RF|Mux53~6, dual_issue_processor, 1
instance = comp, \RF|Mux53~9 , RF|Mux53~9, dual_issue_processor, 1
instance = comp, \RF|registers[14][10]~321 , RF|registers[14][10]~321, dual_issue_processor, 1
instance = comp, \RF|registers[14][10]_NEW1514 , RF|registers[14][10]_NEW1514, dual_issue_processor, 1
instance = comp, \RF|registers[14][10] , RF|registers[14][10], dual_issue_processor, 1
instance = comp, \RF|registers[12][10]~323 , RF|registers[12][10]~323, dual_issue_processor, 1
instance = comp, \RF|registers[12][10]_NEW1510 , RF|registers[12][10]_NEW1510, dual_issue_processor, 1
instance = comp, \RF|registers[12][10] , RF|registers[12][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~17 , RF|Mux53~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][10]~324 , RF|registers[15][10]~324, dual_issue_processor, 1
instance = comp, \RF|registers[15][10]_NEW1508 , RF|registers[15][10]_NEW1508, dual_issue_processor, 1
instance = comp, \RF|registers[15][10] , RF|registers[15][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~18 , RF|Mux53~18, dual_issue_processor, 1
instance = comp, \RF|registers[8][10]~316 , RF|registers[8][10]~316, dual_issue_processor, 1
instance = comp, \RF|registers[8][10]_NEW1524 , RF|registers[8][10]_NEW1524, dual_issue_processor, 1
instance = comp, \RF|registers[8][10] , RF|registers[8][10], dual_issue_processor, 1
instance = comp, \RF|registers[10][10]~315 , RF|registers[10][10]~315, dual_issue_processor, 1
instance = comp, \RF|registers[10][10]_NEW1526 , RF|registers[10][10]_NEW1526, dual_issue_processor, 1
instance = comp, \RF|registers[10][10] , RF|registers[10][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~12 , RF|Mux53~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][10]~317 , RF|registers[11][10]~317, dual_issue_processor, 1
instance = comp, \RF|registers[11][10]_NEW1522 , RF|registers[11][10]_NEW1522, dual_issue_processor, 1
instance = comp, \RF|registers[11][10] , RF|registers[11][10], dual_issue_processor, 1
instance = comp, \RF|registers[9][10]~314 , RF|registers[9][10]~314, dual_issue_processor, 1
instance = comp, \RF|registers[9][10]_NEW1528 , RF|registers[9][10]_NEW1528, dual_issue_processor, 1
instance = comp, \RF|registers[9][10] , RF|registers[9][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~13 , RF|Mux53~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][10]~318 , RF|registers[1][10]~318, dual_issue_processor, 1
instance = comp, \RF|registers[1][10]_NEW1518 , RF|registers[1][10]_NEW1518, dual_issue_processor, 1
instance = comp, \RF|registers[1][10] , RF|registers[1][10], dual_issue_processor, 1
instance = comp, \RF|registers[3][10]~320 , RF|registers[3][10]~320, dual_issue_processor, 1
instance = comp, \RF|registers[3][10]_NEW1520 , RF|registers[3][10]_NEW1520, dual_issue_processor, 1
instance = comp, \RF|registers[3][10] , RF|registers[3][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~14 , RF|Mux53~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][10]~319 , RF|registers[2][10]~319, dual_issue_processor, 1
instance = comp, \RF|registers[2][10]_NEW1516 , RF|registers[2][10]_NEW1516, dual_issue_processor, 1
instance = comp, \RF|registers[2][10] , RF|registers[2][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~15 , RF|Mux53~15, dual_issue_processor, 1
instance = comp, \RF|Mux53~16 , RF|Mux53~16, dual_issue_processor, 1
instance = comp, \RF|registers[6][10]~310 , RF|registers[6][10]~310, dual_issue_processor, 1
instance = comp, \RF|registers[6][10]_NEW1536 , RF|registers[6][10]_NEW1536, dual_issue_processor, 1
instance = comp, \RF|registers[6][10] , RF|registers[6][10], dual_issue_processor, 1
instance = comp, \RF|registers[4][10]~312 , RF|registers[4][10]~312, dual_issue_processor, 1
instance = comp, \RF|registers[4][10]_NEW1532 , RF|registers[4][10]_NEW1532, dual_issue_processor, 1
instance = comp, \RF|registers[4][10] , RF|registers[4][10], dual_issue_processor, 1
instance = comp, \RF|registers[5][10]~311 , RF|registers[5][10]~311, dual_issue_processor, 1
instance = comp, \RF|registers[5][10]_NEW1534 , RF|registers[5][10]_NEW1534, dual_issue_processor, 1
instance = comp, \RF|registers[5][10] , RF|registers[5][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~10 , RF|Mux53~10, dual_issue_processor, 1
instance = comp, \RF|registers[7][10]~313 , RF|registers[7][10]~313, dual_issue_processor, 1
instance = comp, \RF|registers[7][10]_NEW1530 , RF|registers[7][10]_NEW1530, dual_issue_processor, 1
instance = comp, \RF|registers[7][10] , RF|registers[7][10], dual_issue_processor, 1
instance = comp, \RF|Mux53~11 , RF|Mux53~11, dual_issue_processor, 1
instance = comp, \RF|Mux53~19 , RF|Mux53~19, dual_issue_processor, 1
instance = comp, \RF|Mux53~20 , RF|Mux53~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[10] , ID_EX_INST1_PIPE|readData2_EX_inst1[10], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux21~0 , Forward_B_inst1|Mux21~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux21~1 , Forward_B_inst1|Mux21~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[10]~35 , Final_Alu_inst1_B_Src|out[10]~35, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[9]~36 , Final_Alu_inst1_B_Src|out[9]~36, dual_issue_processor, 1
instance = comp, \RF|Mux54~17 , RF|Mux54~17, dual_issue_processor, 1
instance = comp, \RF|Mux54~18 , RF|Mux54~18, dual_issue_processor, 1
instance = comp, \RF|Mux54~10 , RF|Mux54~10, dual_issue_processor, 1
instance = comp, \RF|Mux54~11 , RF|Mux54~11, dual_issue_processor, 1
instance = comp, \RF|Mux54~14 , RF|Mux54~14, dual_issue_processor, 1
instance = comp, \RF|Mux54~15 , RF|Mux54~15, dual_issue_processor, 1
instance = comp, \RF|Mux54~12 , RF|Mux54~12, dual_issue_processor, 1
instance = comp, \RF|Mux54~13 , RF|Mux54~13, dual_issue_processor, 1
instance = comp, \RF|Mux54~16 , RF|Mux54~16, dual_issue_processor, 1
instance = comp, \RF|Mux54~19 , RF|Mux54~19, dual_issue_processor, 1
instance = comp, \RF|Mux54~4 , RF|Mux54~4, dual_issue_processor, 1
instance = comp, \RF|Mux54~5 , RF|Mux54~5, dual_issue_processor, 1
instance = comp, \RF|Mux54~2 , RF|Mux54~2, dual_issue_processor, 1
instance = comp, \RF|Mux54~3 , RF|Mux54~3, dual_issue_processor, 1
instance = comp, \RF|Mux54~6 , RF|Mux54~6, dual_issue_processor, 1
instance = comp, \RF|Mux54~0 , RF|Mux54~0, dual_issue_processor, 1
instance = comp, \RF|Mux54~1 , RF|Mux54~1, dual_issue_processor, 1
instance = comp, \RF|Mux54~7 , RF|Mux54~7, dual_issue_processor, 1
instance = comp, \RF|Mux54~8 , RF|Mux54~8, dual_issue_processor, 1
instance = comp, \RF|Mux54~9 , RF|Mux54~9, dual_issue_processor, 1
instance = comp, \RF|Mux54~20 , RF|Mux54~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[9] , ID_EX_INST1_PIPE|readData2_EX_inst1[9], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux22~0 , Forward_B_inst1|Mux22~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux22~1 , Forward_B_inst1|Mux22~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[9]~37 , Final_Alu_inst1_B_Src|out[9]~37, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~40 , ALU_1|ShiftLeft0~40, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[12]~32 , Final_Alu_inst1_B_Src|out[12]~32, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~48 , ALU_1|ShiftLeft0~48, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~49 , ALU_1|ShiftLeft0~49, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~50 , ALU_1|ShiftLeft0~50, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~51 , ALU_1|ShiftLeft0~51, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~3 , ALU_1|Mux3~3, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~35 , ALU_1|ShiftRight0~35, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~36 , ALU_1|ShiftRight0~36, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~149 , ALU_1|ShiftRight0~149, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~0 , ALU_1|Mux3~0, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[27]~58 , Final_Alu_inst1_B_Src|out[27]~58, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[26]~59 , Final_Alu_inst1_B_Src|out[26]~59, dual_issue_processor, 1
instance = comp, \RF|Mux5~2 , RF|Mux5~2, dual_issue_processor, 1
instance = comp, \RF|Mux5~3 , RF|Mux5~3, dual_issue_processor, 1
instance = comp, \RF|Mux5~4 , RF|Mux5~4, dual_issue_processor, 1
instance = comp, \RF|Mux5~5 , RF|Mux5~5, dual_issue_processor, 1
instance = comp, \RF|Mux5~6 , RF|Mux5~6, dual_issue_processor, 1
instance = comp, \RF|Mux5~7 , RF|Mux5~7, dual_issue_processor, 1
instance = comp, \RF|Mux5~8 , RF|Mux5~8, dual_issue_processor, 1
instance = comp, \RF|Mux5~0 , RF|Mux5~0, dual_issue_processor, 1
instance = comp, \RF|Mux5~1 , RF|Mux5~1, dual_issue_processor, 1
instance = comp, \RF|Mux5~9 , RF|Mux5~9, dual_issue_processor, 1
instance = comp, \RF|Mux5~17 , RF|Mux5~17, dual_issue_processor, 1
instance = comp, \RF|Mux5~18 , RF|Mux5~18, dual_issue_processor, 1
instance = comp, \RF|Mux5~12 , RF|Mux5~12, dual_issue_processor, 1
instance = comp, \RF|Mux5~13 , RF|Mux5~13, dual_issue_processor, 1
instance = comp, \RF|Mux5~14 , RF|Mux5~14, dual_issue_processor, 1
instance = comp, \RF|Mux5~15 , RF|Mux5~15, dual_issue_processor, 1
instance = comp, \RF|Mux5~16 , RF|Mux5~16, dual_issue_processor, 1
instance = comp, \RF|Mux5~10 , RF|Mux5~10, dual_issue_processor, 1
instance = comp, \RF|Mux5~11 , RF|Mux5~11, dual_issue_processor, 1
instance = comp, \RF|Mux5~19 , RF|Mux5~19, dual_issue_processor, 1
instance = comp, \RF|Mux5~20 , RF|Mux5~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[26] , ID_EX_INST1_PIPE|readData1_EX_inst1[26], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux5~0 , Forward_A_inst1|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux5~1 , Forward_A_inst1|Mux5~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux5~2 , Forward_A_inst1|Mux5~2, dual_issue_processor, 1
instance = comp, \RF|Mux7~7 , RF|Mux7~7, dual_issue_processor, 1
instance = comp, \RF|Mux7~8 , RF|Mux7~8, dual_issue_processor, 1
instance = comp, \RF|Mux7~4 , RF|Mux7~4, dual_issue_processor, 1
instance = comp, \RF|Mux7~5 , RF|Mux7~5, dual_issue_processor, 1
instance = comp, \RF|Mux7~2 , RF|Mux7~2, dual_issue_processor, 1
instance = comp, \RF|Mux7~3 , RF|Mux7~3, dual_issue_processor, 1
instance = comp, \RF|Mux7~6 , RF|Mux7~6, dual_issue_processor, 1
instance = comp, \RF|Mux7~0 , RF|Mux7~0, dual_issue_processor, 1
instance = comp, \RF|Mux7~1 , RF|Mux7~1, dual_issue_processor, 1
instance = comp, \RF|Mux7~9 , RF|Mux7~9, dual_issue_processor, 1
instance = comp, \RF|Mux7~10 , RF|Mux7~10, dual_issue_processor, 1
instance = comp, \RF|Mux7~11 , RF|Mux7~11, dual_issue_processor, 1
instance = comp, \RF|Mux7~17 , RF|Mux7~17, dual_issue_processor, 1
instance = comp, \RF|Mux7~18 , RF|Mux7~18, dual_issue_processor, 1
instance = comp, \RF|Mux7~12 , RF|Mux7~12, dual_issue_processor, 1
instance = comp, \RF|Mux7~13 , RF|Mux7~13, dual_issue_processor, 1
instance = comp, \RF|Mux7~14 , RF|Mux7~14, dual_issue_processor, 1
instance = comp, \RF|Mux7~15 , RF|Mux7~15, dual_issue_processor, 1
instance = comp, \RF|Mux7~16 , RF|Mux7~16, dual_issue_processor, 1
instance = comp, \RF|Mux7~19 , RF|Mux7~19, dual_issue_processor, 1
instance = comp, \RF|Mux7~20 , RF|Mux7~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[24] , ID_EX_INST1_PIPE|readData1_EX_inst1[24], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux7~0 , Forward_A_inst1|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux7~1 , Forward_A_inst1|Mux7~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux7~2 , Forward_A_inst1|Mux7~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[24]~61 , Final_Alu_inst1_B_Src|out[24]~61, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[23]~62 , Final_Alu_inst1_B_Src|out[23]~62, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[22]~63 , Final_Alu_inst1_B_Src|out[22]~63, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[21]~64 , Final_Alu_inst1_B_Src|out[21]~64, dual_issue_processor, 1
instance = comp, \RF|Mux11~4 , RF|Mux11~4, dual_issue_processor, 1
instance = comp, \RF|Mux11~5 , RF|Mux11~5, dual_issue_processor, 1
instance = comp, \RF|Mux11~2 , RF|Mux11~2, dual_issue_processor, 1
instance = comp, \RF|Mux11~3 , RF|Mux11~3, dual_issue_processor, 1
instance = comp, \RF|Mux11~6 , RF|Mux11~6, dual_issue_processor, 1
instance = comp, \RF|Mux11~7 , RF|Mux11~7, dual_issue_processor, 1
instance = comp, \RF|Mux11~8 , RF|Mux11~8, dual_issue_processor, 1
instance = comp, \RF|Mux11~0 , RF|Mux11~0, dual_issue_processor, 1
instance = comp, \RF|Mux11~1 , RF|Mux11~1, dual_issue_processor, 1
instance = comp, \RF|Mux11~9 , RF|Mux11~9, dual_issue_processor, 1
instance = comp, \RF|Mux11~17 , RF|Mux11~17, dual_issue_processor, 1
instance = comp, \RF|Mux11~18 , RF|Mux11~18, dual_issue_processor, 1
instance = comp, \RF|Mux11~12 , RF|Mux11~12, dual_issue_processor, 1
instance = comp, \RF|Mux11~13 , RF|Mux11~13, dual_issue_processor, 1
instance = comp, \RF|Mux11~14 , RF|Mux11~14, dual_issue_processor, 1
instance = comp, \RF|Mux11~15 , RF|Mux11~15, dual_issue_processor, 1
instance = comp, \RF|Mux11~16 , RF|Mux11~16, dual_issue_processor, 1
instance = comp, \RF|Mux11~10 , RF|Mux11~10, dual_issue_processor, 1
instance = comp, \RF|Mux11~11 , RF|Mux11~11, dual_issue_processor, 1
instance = comp, \RF|Mux11~19 , RF|Mux11~19, dual_issue_processor, 1
instance = comp, \RF|Mux11~20 , RF|Mux11~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[20] , ID_EX_INST1_PIPE|readData1_EX_inst1[20], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux11~0 , Forward_A_inst1|Mux11~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux11~1 , Forward_A_inst1|Mux11~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux11~2 , Forward_A_inst1|Mux11~2, dual_issue_processor, 1
instance = comp, \RF|Mux12~0 , RF|Mux12~0, dual_issue_processor, 1
instance = comp, \RF|Mux12~1 , RF|Mux12~1, dual_issue_processor, 1
instance = comp, \RF|Mux12~7 , RF|Mux12~7, dual_issue_processor, 1
instance = comp, \RF|Mux12~8 , RF|Mux12~8, dual_issue_processor, 1
instance = comp, \RF|Mux12~2 , RF|Mux12~2, dual_issue_processor, 1
instance = comp, \RF|Mux12~3 , RF|Mux12~3, dual_issue_processor, 1
instance = comp, \RF|Mux12~4 , RF|Mux12~4, dual_issue_processor, 1
instance = comp, \RF|Mux12~5 , RF|Mux12~5, dual_issue_processor, 1
instance = comp, \RF|Mux12~6 , RF|Mux12~6, dual_issue_processor, 1
instance = comp, \RF|Mux12~9 , RF|Mux12~9, dual_issue_processor, 1
instance = comp, \RF|Mux12~10 , RF|Mux12~10, dual_issue_processor, 1
instance = comp, \RF|Mux12~11 , RF|Mux12~11, dual_issue_processor, 1
instance = comp, \RF|Mux12~14 , RF|Mux12~14, dual_issue_processor, 1
instance = comp, \RF|Mux12~15 , RF|Mux12~15, dual_issue_processor, 1
instance = comp, \RF|Mux12~12 , RF|Mux12~12, dual_issue_processor, 1
instance = comp, \RF|Mux12~13 , RF|Mux12~13, dual_issue_processor, 1
instance = comp, \RF|Mux12~16 , RF|Mux12~16, dual_issue_processor, 1
instance = comp, \RF|Mux12~17 , RF|Mux12~17, dual_issue_processor, 1
instance = comp, \RF|Mux12~18 , RF|Mux12~18, dual_issue_processor, 1
instance = comp, \RF|Mux12~19 , RF|Mux12~19, dual_issue_processor, 1
instance = comp, \RF|Mux12~20 , RF|Mux12~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[19] , ID_EX_INST1_PIPE|readData1_EX_inst1[19], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux12~0 , Forward_A_inst1|Mux12~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux12~1 , Forward_A_inst1|Mux12~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux12~2 , Forward_A_inst1|Mux12~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[18]~26 , Final_Alu_inst1_B_Src|out[18]~26, dual_issue_processor, 1
instance = comp, \RF|Mux13~17 , RF|Mux13~17, dual_issue_processor, 1
instance = comp, \RF|Mux13~18 , RF|Mux13~18, dual_issue_processor, 1
instance = comp, \RF|Mux13~10 , RF|Mux13~10, dual_issue_processor, 1
instance = comp, \RF|Mux13~11 , RF|Mux13~11, dual_issue_processor, 1
instance = comp, \RF|Mux13~12 , RF|Mux13~12, dual_issue_processor, 1
instance = comp, \RF|Mux13~13 , RF|Mux13~13, dual_issue_processor, 1
instance = comp, \RF|Mux13~14 , RF|Mux13~14, dual_issue_processor, 1
instance = comp, \RF|Mux13~15 , RF|Mux13~15, dual_issue_processor, 1
instance = comp, \RF|Mux13~16 , RF|Mux13~16, dual_issue_processor, 1
instance = comp, \RF|Mux13~19 , RF|Mux13~19, dual_issue_processor, 1
instance = comp, \RF|Mux13~0 , RF|Mux13~0, dual_issue_processor, 1
instance = comp, \RF|Mux13~1 , RF|Mux13~1, dual_issue_processor, 1
instance = comp, \RF|Mux13~7 , RF|Mux13~7, dual_issue_processor, 1
instance = comp, \RF|Mux13~8 , RF|Mux13~8, dual_issue_processor, 1
instance = comp, \RF|Mux13~4 , RF|Mux13~4, dual_issue_processor, 1
instance = comp, \RF|Mux13~5 , RF|Mux13~5, dual_issue_processor, 1
instance = comp, \RF|Mux13~2 , RF|Mux13~2, dual_issue_processor, 1
instance = comp, \RF|Mux13~3 , RF|Mux13~3, dual_issue_processor, 1
instance = comp, \RF|Mux13~6 , RF|Mux13~6, dual_issue_processor, 1
instance = comp, \RF|Mux13~9 , RF|Mux13~9, dual_issue_processor, 1
instance = comp, \RF|Mux13~20 , RF|Mux13~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[18] , ID_EX_INST1_PIPE|readData1_EX_inst1[18], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux13~0 , Forward_A_inst1|Mux13~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux13~1 , Forward_A_inst1|Mux13~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux13~2 , Forward_A_inst1|Mux13~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[17]~27 , Final_Alu_inst1_B_Src|out[17]~27, dual_issue_processor, 1
instance = comp, \RF|Mux16~10 , RF|Mux16~10, dual_issue_processor, 1
instance = comp, \RF|Mux16~11 , RF|Mux16~11, dual_issue_processor, 1
instance = comp, \RF|Mux16~17 , RF|Mux16~17, dual_issue_processor, 1
instance = comp, \RF|Mux16~18 , RF|Mux16~18, dual_issue_processor, 1
instance = comp, \RF|Mux16~12 , RF|Mux16~12, dual_issue_processor, 1
instance = comp, \RF|Mux16~13 , RF|Mux16~13, dual_issue_processor, 1
instance = comp, \RF|Mux16~14 , RF|Mux16~14, dual_issue_processor, 1
instance = comp, \RF|Mux16~15 , RF|Mux16~15, dual_issue_processor, 1
instance = comp, \RF|Mux16~16 , RF|Mux16~16, dual_issue_processor, 1
instance = comp, \RF|Mux16~19 , RF|Mux16~19, dual_issue_processor, 1
instance = comp, \RF|Mux16~7 , RF|Mux16~7, dual_issue_processor, 1
instance = comp, \RF|Mux16~8 , RF|Mux16~8, dual_issue_processor, 1
instance = comp, \RF|Mux16~4 , RF|Mux16~4, dual_issue_processor, 1
instance = comp, \RF|Mux16~5 , RF|Mux16~5, dual_issue_processor, 1
instance = comp, \RF|Mux16~2 , RF|Mux16~2, dual_issue_processor, 1
instance = comp, \RF|Mux16~3 , RF|Mux16~3, dual_issue_processor, 1
instance = comp, \RF|Mux16~6 , RF|Mux16~6, dual_issue_processor, 1
instance = comp, \RF|Mux16~0 , RF|Mux16~0, dual_issue_processor, 1
instance = comp, \RF|Mux16~1 , RF|Mux16~1, dual_issue_processor, 1
instance = comp, \RF|Mux16~9 , RF|Mux16~9, dual_issue_processor, 1
instance = comp, \RF|Mux16~20 , RF|Mux16~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[15] , ID_EX_INST1_PIPE|readData1_EX_inst1[15], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux16~0 , Forward_A_inst1|Mux16~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux16~1 , Forward_A_inst1|Mux16~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux16~2 , Forward_A_inst1|Mux16~2, dual_issue_processor, 1
instance = comp, \RF|Mux17~17 , RF|Mux17~17, dual_issue_processor, 1
instance = comp, \RF|Mux17~18 , RF|Mux17~18, dual_issue_processor, 1
instance = comp, \RF|Mux17~10 , RF|Mux17~10, dual_issue_processor, 1
instance = comp, \RF|Mux17~11 , RF|Mux17~11, dual_issue_processor, 1
instance = comp, \RF|Mux17~14 , RF|Mux17~14, dual_issue_processor, 1
instance = comp, \RF|Mux17~15 , RF|Mux17~15, dual_issue_processor, 1
instance = comp, \RF|Mux17~12 , RF|Mux17~12, dual_issue_processor, 1
instance = comp, \RF|Mux17~13 , RF|Mux17~13, dual_issue_processor, 1
instance = comp, \RF|Mux17~16 , RF|Mux17~16, dual_issue_processor, 1
instance = comp, \RF|Mux17~19 , RF|Mux17~19, dual_issue_processor, 1
instance = comp, \RF|Mux17~7 , RF|Mux17~7, dual_issue_processor, 1
instance = comp, \RF|Mux17~8 , RF|Mux17~8, dual_issue_processor, 1
instance = comp, \RF|Mux17~0 , RF|Mux17~0, dual_issue_processor, 1
instance = comp, \RF|Mux17~1 , RF|Mux17~1, dual_issue_processor, 1
instance = comp, \RF|Mux17~2 , RF|Mux17~2, dual_issue_processor, 1
instance = comp, \RF|Mux17~3 , RF|Mux17~3, dual_issue_processor, 1
instance = comp, \RF|Mux17~4 , RF|Mux17~4, dual_issue_processor, 1
instance = comp, \RF|Mux17~5 , RF|Mux17~5, dual_issue_processor, 1
instance = comp, \RF|Mux17~6 , RF|Mux17~6, dual_issue_processor, 1
instance = comp, \RF|Mux17~9 , RF|Mux17~9, dual_issue_processor, 1
instance = comp, \RF|Mux17~20 , RF|Mux17~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[14] , ID_EX_INST1_PIPE|readData1_EX_inst1[14], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux17~0 , Forward_A_inst1|Mux17~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux17~1 , Forward_A_inst1|Mux17~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux17~2 , Forward_A_inst1|Mux17~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[13]~31 , Final_Alu_inst1_B_Src|out[13]~31, dual_issue_processor, 1
instance = comp, \RF|Mux18~17 , RF|Mux18~17, dual_issue_processor, 1
instance = comp, \RF|Mux18~18 , RF|Mux18~18, dual_issue_processor, 1
instance = comp, \RF|Mux18~10 , RF|Mux18~10, dual_issue_processor, 1
instance = comp, \RF|Mux18~11 , RF|Mux18~11, dual_issue_processor, 1
instance = comp, \RF|Mux18~12 , RF|Mux18~12, dual_issue_processor, 1
instance = comp, \RF|Mux18~13 , RF|Mux18~13, dual_issue_processor, 1
instance = comp, \RF|Mux18~14 , RF|Mux18~14, dual_issue_processor, 1
instance = comp, \RF|Mux18~15 , RF|Mux18~15, dual_issue_processor, 1
instance = comp, \RF|Mux18~16 , RF|Mux18~16, dual_issue_processor, 1
instance = comp, \RF|Mux18~19 , RF|Mux18~19, dual_issue_processor, 1
instance = comp, \RF|Mux18~0 , RF|Mux18~0, dual_issue_processor, 1
instance = comp, \RF|Mux18~1 , RF|Mux18~1, dual_issue_processor, 1
instance = comp, \RF|Mux18~2 , RF|Mux18~2, dual_issue_processor, 1
instance = comp, \RF|Mux18~3 , RF|Mux18~3, dual_issue_processor, 1
instance = comp, \RF|Mux18~4 , RF|Mux18~4, dual_issue_processor, 1
instance = comp, \RF|Mux18~5 , RF|Mux18~5, dual_issue_processor, 1
instance = comp, \RF|Mux18~6 , RF|Mux18~6, dual_issue_processor, 1
instance = comp, \RF|Mux18~7 , RF|Mux18~7, dual_issue_processor, 1
instance = comp, \RF|Mux18~8 , RF|Mux18~8, dual_issue_processor, 1
instance = comp, \RF|Mux18~9 , RF|Mux18~9, dual_issue_processor, 1
instance = comp, \RF|Mux18~20 , RF|Mux18~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[13] , ID_EX_INST1_PIPE|readData1_EX_inst1[13], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux18~0 , Forward_A_inst1|Mux18~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux18~1 , Forward_A_inst1|Mux18~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux18~2 , Forward_A_inst1|Mux18~2, dual_issue_processor, 1
instance = comp, \RF|Mux19~17 , RF|Mux19~17, dual_issue_processor, 1
instance = comp, \RF|Mux19~18 , RF|Mux19~18, dual_issue_processor, 1
instance = comp, \RF|Mux19~12 , RF|Mux19~12, dual_issue_processor, 1
instance = comp, \RF|Mux19~13 , RF|Mux19~13, dual_issue_processor, 1
instance = comp, \RF|Mux19~14 , RF|Mux19~14, dual_issue_processor, 1
instance = comp, \RF|Mux19~15 , RF|Mux19~15, dual_issue_processor, 1
instance = comp, \RF|Mux19~16 , RF|Mux19~16, dual_issue_processor, 1
instance = comp, \RF|Mux19~10 , RF|Mux19~10, dual_issue_processor, 1
instance = comp, \RF|Mux19~11 , RF|Mux19~11, dual_issue_processor, 1
instance = comp, \RF|Mux19~19 , RF|Mux19~19, dual_issue_processor, 1
instance = comp, \RF|Mux19~2 , RF|Mux19~2, dual_issue_processor, 1
instance = comp, \RF|Mux19~3 , RF|Mux19~3, dual_issue_processor, 1
instance = comp, \RF|Mux19~4 , RF|Mux19~4, dual_issue_processor, 1
instance = comp, \RF|Mux19~5 , RF|Mux19~5, dual_issue_processor, 1
instance = comp, \RF|Mux19~6 , RF|Mux19~6, dual_issue_processor, 1
instance = comp, \RF|Mux19~7 , RF|Mux19~7, dual_issue_processor, 1
instance = comp, \RF|Mux19~8 , RF|Mux19~8, dual_issue_processor, 1
instance = comp, \RF|Mux19~0 , RF|Mux19~0, dual_issue_processor, 1
instance = comp, \RF|Mux19~1 , RF|Mux19~1, dual_issue_processor, 1
instance = comp, \RF|Mux19~9 , RF|Mux19~9, dual_issue_processor, 1
instance = comp, \RF|Mux19~20 , RF|Mux19~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[12] , ID_EX_INST1_PIPE|readData1_EX_inst1[12], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux19~0 , Forward_A_inst1|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux19~1 , Forward_A_inst1|Mux19~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux19~2 , Forward_A_inst1|Mux19~2, dual_issue_processor, 1
instance = comp, \RF|Mux21~0 , RF|Mux21~0, dual_issue_processor, 1
instance = comp, \RF|Mux21~1 , RF|Mux21~1, dual_issue_processor, 1
instance = comp, \RF|Mux21~2 , RF|Mux21~2, dual_issue_processor, 1
instance = comp, \RF|Mux21~3 , RF|Mux21~3, dual_issue_processor, 1
instance = comp, \RF|Mux21~4 , RF|Mux21~4, dual_issue_processor, 1
instance = comp, \RF|Mux21~5 , RF|Mux21~5, dual_issue_processor, 1
instance = comp, \RF|Mux21~6 , RF|Mux21~6, dual_issue_processor, 1
instance = comp, \RF|Mux21~7 , RF|Mux21~7, dual_issue_processor, 1
instance = comp, \RF|Mux21~8 , RF|Mux21~8, dual_issue_processor, 1
instance = comp, \RF|Mux21~9 , RF|Mux21~9, dual_issue_processor, 1
instance = comp, \RF|Mux21~10 , RF|Mux21~10, dual_issue_processor, 1
instance = comp, \RF|Mux21~11 , RF|Mux21~11, dual_issue_processor, 1
instance = comp, \RF|Mux21~12 , RF|Mux21~12, dual_issue_processor, 1
instance = comp, \RF|Mux21~13 , RF|Mux21~13, dual_issue_processor, 1
instance = comp, \RF|Mux21~14 , RF|Mux21~14, dual_issue_processor, 1
instance = comp, \RF|Mux21~15 , RF|Mux21~15, dual_issue_processor, 1
instance = comp, \RF|Mux21~16 , RF|Mux21~16, dual_issue_processor, 1
instance = comp, \RF|Mux21~17 , RF|Mux21~17, dual_issue_processor, 1
instance = comp, \RF|Mux21~18 , RF|Mux21~18, dual_issue_processor, 1
instance = comp, \RF|Mux21~19 , RF|Mux21~19, dual_issue_processor, 1
instance = comp, \RF|Mux21~20 , RF|Mux21~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[10] , ID_EX_INST1_PIPE|readData1_EX_inst1[10], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux21~0 , Forward_A_inst1|Mux21~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux21~1 , Forward_A_inst1|Mux21~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux21~2 , Forward_A_inst1|Mux21~2, dual_issue_processor, 1
instance = comp, \RF|Mux22~10 , RF|Mux22~10, dual_issue_processor, 1
instance = comp, \RF|Mux22~11 , RF|Mux22~11, dual_issue_processor, 1
instance = comp, \RF|Mux22~14 , RF|Mux22~14, dual_issue_processor, 1
instance = comp, \RF|Mux22~15 , RF|Mux22~15, dual_issue_processor, 1
instance = comp, \RF|Mux22~12 , RF|Mux22~12, dual_issue_processor, 1
instance = comp, \RF|Mux22~13 , RF|Mux22~13, dual_issue_processor, 1
instance = comp, \RF|Mux22~16 , RF|Mux22~16, dual_issue_processor, 1
instance = comp, \RF|Mux22~17 , RF|Mux22~17, dual_issue_processor, 1
instance = comp, \RF|Mux22~18 , RF|Mux22~18, dual_issue_processor, 1
instance = comp, \RF|Mux22~19 , RF|Mux22~19, dual_issue_processor, 1
instance = comp, \RF|Mux22~4 , RF|Mux22~4, dual_issue_processor, 1
instance = comp, \RF|Mux22~5 , RF|Mux22~5, dual_issue_processor, 1
instance = comp, \RF|Mux22~2 , RF|Mux22~2, dual_issue_processor, 1
instance = comp, \RF|Mux22~3 , RF|Mux22~3, dual_issue_processor, 1
instance = comp, \RF|Mux22~6 , RF|Mux22~6, dual_issue_processor, 1
instance = comp, \RF|Mux22~7 , RF|Mux22~7, dual_issue_processor, 1
instance = comp, \RF|Mux22~8 , RF|Mux22~8, dual_issue_processor, 1
instance = comp, \RF|Mux22~0 , RF|Mux22~0, dual_issue_processor, 1
instance = comp, \RF|Mux22~1 , RF|Mux22~1, dual_issue_processor, 1
instance = comp, \RF|Mux22~9 , RF|Mux22~9, dual_issue_processor, 1
instance = comp, \RF|Mux22~20 , RF|Mux22~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[9] , ID_EX_INST1_PIPE|readData1_EX_inst1[9], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux22~0 , Forward_A_inst1|Mux22~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux22~1 , Forward_A_inst1|Mux22~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux22~2 , Forward_A_inst1|Mux22~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[8]~38 , Final_Alu_inst1_B_Src|out[8]~38, dual_issue_processor, 1
instance = comp, \RF|Mux55~14 , RF|Mux55~14, dual_issue_processor, 1
instance = comp, \RF|Mux55~15 , RF|Mux55~15, dual_issue_processor, 1
instance = comp, \RF|Mux55~12 , RF|Mux55~12, dual_issue_processor, 1
instance = comp, \RF|Mux55~13 , RF|Mux55~13, dual_issue_processor, 1
instance = comp, \RF|Mux55~16 , RF|Mux55~16, dual_issue_processor, 1
instance = comp, \RF|Mux55~17 , RF|Mux55~17, dual_issue_processor, 1
instance = comp, \RF|Mux55~18 , RF|Mux55~18, dual_issue_processor, 1
instance = comp, \RF|Mux55~10 , RF|Mux55~10, dual_issue_processor, 1
instance = comp, \RF|Mux55~11 , RF|Mux55~11, dual_issue_processor, 1
instance = comp, \RF|Mux55~19 , RF|Mux55~19, dual_issue_processor, 1
instance = comp, \RF|Mux55~7 , RF|Mux55~7, dual_issue_processor, 1
instance = comp, \RF|Mux55~8 , RF|Mux55~8, dual_issue_processor, 1
instance = comp, \RF|Mux55~4 , RF|Mux55~4, dual_issue_processor, 1
instance = comp, \RF|Mux55~5 , RF|Mux55~5, dual_issue_processor, 1
instance = comp, \RF|Mux55~2 , RF|Mux55~2, dual_issue_processor, 1
instance = comp, \RF|Mux55~3 , RF|Mux55~3, dual_issue_processor, 1
instance = comp, \RF|Mux55~6 , RF|Mux55~6, dual_issue_processor, 1
instance = comp, \RF|Mux55~0 , RF|Mux55~0, dual_issue_processor, 1
instance = comp, \RF|Mux55~1 , RF|Mux55~1, dual_issue_processor, 1
instance = comp, \RF|Mux55~9 , RF|Mux55~9, dual_issue_processor, 1
instance = comp, \RF|Mux55~20 , RF|Mux55~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[8] , ID_EX_INST1_PIPE|readData2_EX_inst1[8], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux23~0 , Forward_B_inst1|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux23~1 , Forward_B_inst1|Mux23~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[8]~39 , Final_Alu_inst1_B_Src|out[8]~39, dual_issue_processor, 1
instance = comp, \RF|Mux23~10 , RF|Mux23~10, dual_issue_processor, 1
instance = comp, \RF|Mux23~11 , RF|Mux23~11, dual_issue_processor, 1
instance = comp, \RF|Mux23~14 , RF|Mux23~14, dual_issue_processor, 1
instance = comp, \RF|Mux23~15 , RF|Mux23~15, dual_issue_processor, 1
instance = comp, \RF|Mux23~12 , RF|Mux23~12, dual_issue_processor, 1
instance = comp, \RF|Mux23~13 , RF|Mux23~13, dual_issue_processor, 1
instance = comp, \RF|Mux23~16 , RF|Mux23~16, dual_issue_processor, 1
instance = comp, \RF|Mux23~17 , RF|Mux23~17, dual_issue_processor, 1
instance = comp, \RF|Mux23~18 , RF|Mux23~18, dual_issue_processor, 1
instance = comp, \RF|Mux23~19 , RF|Mux23~19, dual_issue_processor, 1
instance = comp, \RF|Mux23~0 , RF|Mux23~0, dual_issue_processor, 1
instance = comp, \RF|Mux23~1 , RF|Mux23~1, dual_issue_processor, 1
instance = comp, \RF|Mux23~7 , RF|Mux23~7, dual_issue_processor, 1
instance = comp, \RF|Mux23~8 , RF|Mux23~8, dual_issue_processor, 1
instance = comp, \RF|Mux23~4 , RF|Mux23~4, dual_issue_processor, 1
instance = comp, \RF|Mux23~5 , RF|Mux23~5, dual_issue_processor, 1
instance = comp, \RF|Mux23~2 , RF|Mux23~2, dual_issue_processor, 1
instance = comp, \RF|Mux23~3 , RF|Mux23~3, dual_issue_processor, 1
instance = comp, \RF|Mux23~6 , RF|Mux23~6, dual_issue_processor, 1
instance = comp, \RF|Mux23~9 , RF|Mux23~9, dual_issue_processor, 1
instance = comp, \RF|Mux23~20 , RF|Mux23~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[8] , ID_EX_INST1_PIPE|readData1_EX_inst1[8], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux23~0 , Forward_A_inst1|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux23~1 , Forward_A_inst1|Mux23~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux23~2 , Forward_A_inst1|Mux23~2, dual_issue_processor, 1
instance = comp, \RF|Mux24~7 , RF|Mux24~7, dual_issue_processor, 1
instance = comp, \RF|Mux24~8 , RF|Mux24~8, dual_issue_processor, 1
instance = comp, \RF|Mux24~2 , RF|Mux24~2, dual_issue_processor, 1
instance = comp, \RF|Mux24~3 , RF|Mux24~3, dual_issue_processor, 1
instance = comp, \RF|Mux24~4 , RF|Mux24~4, dual_issue_processor, 1
instance = comp, \RF|Mux24~5 , RF|Mux24~5, dual_issue_processor, 1
instance = comp, \RF|Mux24~6 , RF|Mux24~6, dual_issue_processor, 1
instance = comp, \RF|Mux24~0 , RF|Mux24~0, dual_issue_processor, 1
instance = comp, \RF|Mux24~1 , RF|Mux24~1, dual_issue_processor, 1
instance = comp, \RF|Mux24~9 , RF|Mux24~9, dual_issue_processor, 1
instance = comp, \RF|Mux24~10 , RF|Mux24~10, dual_issue_processor, 1
instance = comp, \RF|Mux24~11 , RF|Mux24~11, dual_issue_processor, 1
instance = comp, \RF|Mux24~12 , RF|Mux24~12, dual_issue_processor, 1
instance = comp, \RF|Mux24~13 , RF|Mux24~13, dual_issue_processor, 1
instance = comp, \RF|Mux24~14 , RF|Mux24~14, dual_issue_processor, 1
instance = comp, \RF|Mux24~15 , RF|Mux24~15, dual_issue_processor, 1
instance = comp, \RF|Mux24~16 , RF|Mux24~16, dual_issue_processor, 1
instance = comp, \RF|Mux24~17 , RF|Mux24~17, dual_issue_processor, 1
instance = comp, \RF|Mux24~18 , RF|Mux24~18, dual_issue_processor, 1
instance = comp, \RF|Mux24~19 , RF|Mux24~19, dual_issue_processor, 1
instance = comp, \next_addr~31 , next_addr~31, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~7 , ID_EX_INST1_PIPE|readData1_EX_inst1~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[7] , ID_EX_INST1_PIPE|readData1_EX_inst1[7], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux24~0 , Forward_A_inst1|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux24~1 , Forward_A_inst1|Mux24~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux24~2 , Forward_A_inst1|Mux24~2, dual_issue_processor, 1
instance = comp, \RF|Mux25~0 , RF|Mux25~0, dual_issue_processor, 1
instance = comp, \RF|Mux25~1 , RF|Mux25~1, dual_issue_processor, 1
instance = comp, \RF|Mux25~7 , RF|Mux25~7, dual_issue_processor, 1
instance = comp, \RF|Mux25~8 , RF|Mux25~8, dual_issue_processor, 1
instance = comp, \RF|Mux25~2 , RF|Mux25~2, dual_issue_processor, 1
instance = comp, \RF|Mux25~3 , RF|Mux25~3, dual_issue_processor, 1
instance = comp, \RF|Mux25~4 , RF|Mux25~4, dual_issue_processor, 1
instance = comp, \RF|Mux25~5 , RF|Mux25~5, dual_issue_processor, 1
instance = comp, \RF|Mux25~6 , RF|Mux25~6, dual_issue_processor, 1
instance = comp, \RF|Mux25~9 , RF|Mux25~9, dual_issue_processor, 1
instance = comp, \RF|Mux25~10 , RF|Mux25~10, dual_issue_processor, 1
instance = comp, \RF|Mux25~11 , RF|Mux25~11, dual_issue_processor, 1
instance = comp, \RF|Mux25~17 , RF|Mux25~17, dual_issue_processor, 1
instance = comp, \RF|Mux25~18 , RF|Mux25~18, dual_issue_processor, 1
instance = comp, \RF|Mux25~12 , RF|Mux25~12, dual_issue_processor, 1
instance = comp, \RF|Mux25~13 , RF|Mux25~13, dual_issue_processor, 1
instance = comp, \RF|Mux25~14 , RF|Mux25~14, dual_issue_processor, 1
instance = comp, \RF|Mux25~15 , RF|Mux25~15, dual_issue_processor, 1
instance = comp, \RF|Mux25~16 , RF|Mux25~16, dual_issue_processor, 1
instance = comp, \RF|Mux25~19 , RF|Mux25~19, dual_issue_processor, 1
instance = comp, \next_addr~26 , next_addr~26, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~6 , ID_EX_INST1_PIPE|readData1_EX_inst1~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[6] , ID_EX_INST1_PIPE|readData1_EX_inst1[6], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux25~0 , Forward_A_inst1|Mux25~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux25~1 , Forward_A_inst1|Mux25~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux25~2 , Forward_A_inst1|Mux25~2, dual_issue_processor, 1
instance = comp, \RF|Mux26~10 , RF|Mux26~10, dual_issue_processor, 1
instance = comp, \RF|Mux26~11 , RF|Mux26~11, dual_issue_processor, 1
instance = comp, \RF|Mux26~17 , RF|Mux26~17, dual_issue_processor, 1
instance = comp, \RF|Mux26~18 , RF|Mux26~18, dual_issue_processor, 1
instance = comp, \RF|Mux26~12 , RF|Mux26~12, dual_issue_processor, 1
instance = comp, \RF|Mux26~13 , RF|Mux26~13, dual_issue_processor, 1
instance = comp, \RF|Mux26~14 , RF|Mux26~14, dual_issue_processor, 1
instance = comp, \RF|Mux26~15 , RF|Mux26~15, dual_issue_processor, 1
instance = comp, \RF|Mux26~16 , RF|Mux26~16, dual_issue_processor, 1
instance = comp, \RF|Mux26~19 , RF|Mux26~19, dual_issue_processor, 1
instance = comp, \RF|Mux26~0 , RF|Mux26~0, dual_issue_processor, 1
instance = comp, \RF|Mux26~1 , RF|Mux26~1, dual_issue_processor, 1
instance = comp, \RF|Mux26~7 , RF|Mux26~7, dual_issue_processor, 1
instance = comp, \RF|Mux26~8 , RF|Mux26~8, dual_issue_processor, 1
instance = comp, \RF|Mux26~2 , RF|Mux26~2, dual_issue_processor, 1
instance = comp, \RF|Mux26~3 , RF|Mux26~3, dual_issue_processor, 1
instance = comp, \RF|Mux26~4 , RF|Mux26~4, dual_issue_processor, 1
instance = comp, \RF|Mux26~5 , RF|Mux26~5, dual_issue_processor, 1
instance = comp, \RF|Mux26~6 , RF|Mux26~6, dual_issue_processor, 1
instance = comp, \RF|Mux26~9 , RF|Mux26~9, dual_issue_processor, 1
instance = comp, \next_addr~23 , next_addr~23, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~5 , ID_EX_INST1_PIPE|readData1_EX_inst1~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[5] , ID_EX_INST1_PIPE|readData1_EX_inst1[5], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux26~0 , Forward_A_inst1|Mux26~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux26~1 , Forward_A_inst1|Mux26~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux26~2 , Forward_A_inst1|Mux26~2, dual_issue_processor, 1
instance = comp, \RF|Mux27~10 , RF|Mux27~10, dual_issue_processor, 1
instance = comp, \RF|Mux27~11 , RF|Mux27~11, dual_issue_processor, 1
instance = comp, \RF|Mux27~17 , RF|Mux27~17, dual_issue_processor, 1
instance = comp, \RF|Mux27~18 , RF|Mux27~18, dual_issue_processor, 1
instance = comp, \RF|Mux27~14 , RF|Mux27~14, dual_issue_processor, 1
instance = comp, \RF|Mux27~15 , RF|Mux27~15, dual_issue_processor, 1
instance = comp, \RF|Mux27~12 , RF|Mux27~12, dual_issue_processor, 1
instance = comp, \RF|Mux27~13 , RF|Mux27~13, dual_issue_processor, 1
instance = comp, \RF|Mux27~16 , RF|Mux27~16, dual_issue_processor, 1
instance = comp, \RF|Mux27~19 , RF|Mux27~19, dual_issue_processor, 1
instance = comp, \RF|Mux27~7 , RF|Mux27~7, dual_issue_processor, 1
instance = comp, \RF|Mux27~8 , RF|Mux27~8, dual_issue_processor, 1
instance = comp, \RF|Mux27~0 , RF|Mux27~0, dual_issue_processor, 1
instance = comp, \RF|Mux27~1 , RF|Mux27~1, dual_issue_processor, 1
instance = comp, \RF|Mux27~2 , RF|Mux27~2, dual_issue_processor, 1
instance = comp, \RF|Mux27~3 , RF|Mux27~3, dual_issue_processor, 1
instance = comp, \RF|Mux27~4 , RF|Mux27~4, dual_issue_processor, 1
instance = comp, \RF|Mux27~5 , RF|Mux27~5, dual_issue_processor, 1
instance = comp, \RF|Mux27~6 , RF|Mux27~6, dual_issue_processor, 1
instance = comp, \RF|Mux27~9 , RF|Mux27~9, dual_issue_processor, 1
instance = comp, \next_addr~20 , next_addr~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~4 , ID_EX_INST1_PIPE|readData1_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[4] , ID_EX_INST1_PIPE|readData1_EX_inst1[4], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux27~0 , Forward_A_inst1|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux27~1 , Forward_A_inst1|Mux27~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux27~2 , Forward_A_inst1|Mux27~2, dual_issue_processor, 1
instance = comp, \RF|Mux61~4 , RF|Mux61~4, dual_issue_processor, 1
instance = comp, \RF|Mux61~5 , RF|Mux61~5, dual_issue_processor, 1
instance = comp, \RF|Mux61~2 , RF|Mux61~2, dual_issue_processor, 1
instance = comp, \RF|Mux61~3 , RF|Mux61~3, dual_issue_processor, 1
instance = comp, \RF|Mux61~6 , RF|Mux61~6, dual_issue_processor, 1
instance = comp, \RF|Mux61~0 , RF|Mux61~0, dual_issue_processor, 1
instance = comp, \RF|Mux61~1 , RF|Mux61~1, dual_issue_processor, 1
instance = comp, \RF|Mux61~7 , RF|Mux61~7, dual_issue_processor, 1
instance = comp, \RF|Mux61~8 , RF|Mux61~8, dual_issue_processor, 1
instance = comp, \RF|Mux61~9 , RF|Mux61~9, dual_issue_processor, 1
instance = comp, \RF|Mux61~17 , RF|Mux61~17, dual_issue_processor, 1
instance = comp, \RF|Mux61~18 , RF|Mux61~18, dual_issue_processor, 1
instance = comp, \RF|Mux61~14 , RF|Mux61~14, dual_issue_processor, 1
instance = comp, \RF|Mux61~15 , RF|Mux61~15, dual_issue_processor, 1
instance = comp, \RF|Mux61~12 , RF|Mux61~12, dual_issue_processor, 1
instance = comp, \RF|Mux61~13 , RF|Mux61~13, dual_issue_processor, 1
instance = comp, \RF|Mux61~16 , RF|Mux61~16, dual_issue_processor, 1
instance = comp, \RF|Mux61~10 , RF|Mux61~10, dual_issue_processor, 1
instance = comp, \RF|Mux61~11 , RF|Mux61~11, dual_issue_processor, 1
instance = comp, \RF|Mux61~19 , RF|Mux61~19, dual_issue_processor, 1
instance = comp, \RF|Mux61~20 , RF|Mux61~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[2] , ID_EX_INST1_PIPE|readData2_EX_inst1[2], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux29~0 , Forward_B_inst1|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux29~1 , Forward_B_inst1|Mux29~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~14 , ID_EX_INST1_PIPE|Imm_EX_inst1~14, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[2] , ID_EX_INST1_PIPE|Imm_EX_inst1[2], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[2]~50 , Final_Alu_inst1_B_Src|out[2]~50, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[2]~51 , Final_Alu_inst1_B_Src|out[2]~51, dual_issue_processor, 1
instance = comp, \RF|registers[21][1]~46 , RF|registers[21][1]~46, dual_issue_processor, 1
instance = comp, \RF|registers[21][1]_NEW2126 , RF|registers[21][1]_NEW2126, dual_issue_processor, 1
instance = comp, \RF|registers[21][1] , RF|registers[21][1], dual_issue_processor, 1
instance = comp, \RF|registers[25][1]~47 , RF|registers[25][1]~47, dual_issue_processor, 1
instance = comp, \RF|registers[25][1]_NEW2124 , RF|registers[25][1]_NEW2124, dual_issue_processor, 1
instance = comp, \RF|registers[25][1] , RF|registers[25][1], dual_issue_processor, 1
instance = comp, \RF|registers[17][1]~48 , RF|registers[17][1]~48, dual_issue_processor, 1
instance = comp, \RF|registers[17][1]_NEW2122 , RF|registers[17][1]_NEW2122, dual_issue_processor, 1
instance = comp, \RF|registers[17][1] , RF|registers[17][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~0 , RF|Mux30~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][1]~49 , RF|registers[29][1]~49, dual_issue_processor, 1
instance = comp, \RF|registers[29][1]_NEW2120 , RF|registers[29][1]_NEW2120, dual_issue_processor, 1
instance = comp, \RF|registers[29][1] , RF|registers[29][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~1 , RF|Mux30~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][1]~61 , RF|registers[31][1]~61, dual_issue_processor, 1
instance = comp, \RF|registers[31][1]_NEW2096 , RF|registers[31][1]_NEW2096, dual_issue_processor, 1
instance = comp, \RF|registers[31][1] , RF|registers[31][1], dual_issue_processor, 1
instance = comp, \RF|registers[23][1]~58 , RF|registers[23][1]~58, dual_issue_processor, 1
instance = comp, \RF|registers[23][1]_NEW2102 , RF|registers[23][1]_NEW2102, dual_issue_processor, 1
instance = comp, \RF|registers[23][1] , RF|registers[23][1], dual_issue_processor, 1
instance = comp, \RF|registers[27][1]~59 , RF|registers[27][1]~59, dual_issue_processor, 1
instance = comp, \RF|registers[27][1]_NEW2100 , RF|registers[27][1]_NEW2100, dual_issue_processor, 1
instance = comp, \RF|registers[27][1] , RF|registers[27][1], dual_issue_processor, 1
instance = comp, \RF|registers[19][1]~60 , RF|registers[19][1]~60, dual_issue_processor, 1
instance = comp, \RF|registers[19][1]_NEW2098 , RF|registers[19][1]_NEW2098, dual_issue_processor, 1
instance = comp, \RF|registers[19][1] , RF|registers[19][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~7 , RF|Mux30~7, dual_issue_processor, 1
instance = comp, \RF|Mux30~8 , RF|Mux30~8, dual_issue_processor, 1
instance = comp, \RF|registers[24][1]~54 , RF|registers[24][1]~54, dual_issue_processor, 1
instance = comp, \RF|registers[24][1]_NEW2110 , RF|registers[24][1]_NEW2110, dual_issue_processor, 1
instance = comp, \RF|registers[24][1] , RF|registers[24][1], dual_issue_processor, 1
instance = comp, \RF|registers[28][1]~57 , RF|registers[28][1]~57, dual_issue_processor, 1
instance = comp, \RF|registers[28][1]_NEW2104 , RF|registers[28][1]_NEW2104, dual_issue_processor, 1
instance = comp, \RF|registers[28][1] , RF|registers[28][1], dual_issue_processor, 1
instance = comp, \RF|registers[20][1]~55 , RF|registers[20][1]~55, dual_issue_processor, 1
instance = comp, \RF|registers[20][1]_NEW2108 , RF|registers[20][1]_NEW2108, dual_issue_processor, 1
instance = comp, \RF|registers[20][1] , RF|registers[20][1], dual_issue_processor, 1
instance = comp, \RF|registers[16][1]~56 , RF|registers[16][1]~56, dual_issue_processor, 1
instance = comp, \RF|registers[16][1]_NEW2106 , RF|registers[16][1]_NEW2106, dual_issue_processor, 1
instance = comp, \RF|registers[16][1] , RF|registers[16][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~4 , RF|Mux30~4, dual_issue_processor, 1
instance = comp, \RF|Mux30~5 , RF|Mux30~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][1]~53 , RF|registers[30][1]~53, dual_issue_processor, 1
instance = comp, \RF|registers[30][1]_NEW2112 , RF|registers[30][1]_NEW2112, dual_issue_processor, 1
instance = comp, \RF|registers[30][1] , RF|registers[30][1], dual_issue_processor, 1
instance = comp, \RF|registers[26][1]~50 , RF|registers[26][1]~50, dual_issue_processor, 1
instance = comp, \RF|registers[26][1]_NEW2118 , RF|registers[26][1]_NEW2118, dual_issue_processor, 1
instance = comp, \RF|registers[26][1] , RF|registers[26][1], dual_issue_processor, 1
instance = comp, \RF|registers[22][1]~51 , RF|registers[22][1]~51, dual_issue_processor, 1
instance = comp, \RF|registers[22][1]_NEW2116 , RF|registers[22][1]_NEW2116, dual_issue_processor, 1
instance = comp, \RF|registers[22][1] , RF|registers[22][1], dual_issue_processor, 1
instance = comp, \RF|registers[18][1]~52 , RF|registers[18][1]~52, dual_issue_processor, 1
instance = comp, \RF|registers[18][1]_NEW2114 , RF|registers[18][1]_NEW2114, dual_issue_processor, 1
instance = comp, \RF|registers[18][1] , RF|registers[18][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~2 , RF|Mux30~2, dual_issue_processor, 1
instance = comp, \RF|Mux30~3 , RF|Mux30~3, dual_issue_processor, 1
instance = comp, \RF|Mux30~6 , RF|Mux30~6, dual_issue_processor, 1
instance = comp, \RF|Mux30~9 , RF|Mux30~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][1]~45 , RF|registers[15][1]~45, dual_issue_processor, 1
instance = comp, \RF|registers[15][1]_NEW2066 , RF|registers[15][1]_NEW2066, dual_issue_processor, 1
instance = comp, \RF|registers[15][1] , RF|registers[15][1], dual_issue_processor, 1
instance = comp, \RF|registers[14][1]~42 , RF|registers[14][1]~42, dual_issue_processor, 1
instance = comp, \RF|registers[14][1]_NEW2072 , RF|registers[14][1]_NEW2072, dual_issue_processor, 1
instance = comp, \RF|registers[14][1] , RF|registers[14][1], dual_issue_processor, 1
instance = comp, \RF|registers[12][1]~44 , RF|registers[12][1]~44, dual_issue_processor, 1
instance = comp, \RF|registers[12][1]_NEW2068 , RF|registers[12][1]_NEW2068, dual_issue_processor, 1
instance = comp, \RF|registers[12][1] , RF|registers[12][1], dual_issue_processor, 1
instance = comp, \RF|registers[13][1]~43 , RF|registers[13][1]~43, dual_issue_processor, 1
instance = comp, \RF|registers[13][1]_NEW2070 , RF|registers[13][1]_NEW2070, dual_issue_processor, 1
instance = comp, \RF|registers[13][1] , RF|registers[13][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~17 , RF|Mux30~17, dual_issue_processor, 1
instance = comp, \RF|Mux30~18 , RF|Mux30~18, dual_issue_processor, 1
instance = comp, \RF|registers[6][1]~31 , RF|registers[6][1]~31, dual_issue_processor, 1
instance = comp, \RF|registers[6][1]_NEW2094 , RF|registers[6][1]_NEW2094, dual_issue_processor, 1
instance = comp, \RF|registers[6][1] , RF|registers[6][1], dual_issue_processor, 1
instance = comp, \RF|registers[7][1]~34 , RF|registers[7][1]~34, dual_issue_processor, 1
instance = comp, \RF|registers[7][1]_NEW2088 , RF|registers[7][1]_NEW2088, dual_issue_processor, 1
instance = comp, \RF|registers[7][1] , RF|registers[7][1], dual_issue_processor, 1
instance = comp, \RF|registers[5][1]~32 , RF|registers[5][1]~32, dual_issue_processor, 1
instance = comp, \RF|registers[5][1]_NEW2092 , RF|registers[5][1]_NEW2092, dual_issue_processor, 1
instance = comp, \RF|registers[5][1] , RF|registers[5][1], dual_issue_processor, 1
instance = comp, \RF|registers[4][1]~33 , RF|registers[4][1]~33, dual_issue_processor, 1
instance = comp, \RF|registers[4][1]_NEW2090 , RF|registers[4][1]_NEW2090, dual_issue_processor, 1
instance = comp, \RF|registers[4][1] , RF|registers[4][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~10 , RF|Mux30~10, dual_issue_processor, 1
instance = comp, \RF|Mux30~11 , RF|Mux30~11, dual_issue_processor, 1
instance = comp, \RF|registers[2][1]~40 , RF|registers[2][1]~40, dual_issue_processor, 1
instance = comp, \RF|registers[2][1]_NEW2074 , RF|registers[2][1]_NEW2074, dual_issue_processor, 1
instance = comp, \RF|registers[2][1] , RF|registers[2][1], dual_issue_processor, 1
instance = comp, \RF|registers[3][1]~41 , RF|registers[3][1]~41, dual_issue_processor, 1
instance = comp, \RF|registers[3][1]_NEW2078 , RF|registers[3][1]_NEW2078, dual_issue_processor, 1
instance = comp, \RF|registers[3][1] , RF|registers[3][1], dual_issue_processor, 1
instance = comp, \RF|registers[1][1]~39 , RF|registers[1][1]~39, dual_issue_processor, 1
instance = comp, \RF|registers[1][1]_NEW2076 , RF|registers[1][1]_NEW2076, dual_issue_processor, 1
instance = comp, \RF|registers[1][1] , RF|registers[1][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~14 , RF|Mux30~14, dual_issue_processor, 1
instance = comp, \RF|Mux30~15 , RF|Mux30~15, dual_issue_processor, 1
instance = comp, \RF|registers[11][1]~38 , RF|registers[11][1]~38, dual_issue_processor, 1
instance = comp, \RF|registers[11][1]_NEW2080 , RF|registers[11][1]_NEW2080, dual_issue_processor, 1
instance = comp, \RF|registers[11][1] , RF|registers[11][1], dual_issue_processor, 1
instance = comp, \RF|registers[9][1]~35 , RF|registers[9][1]~35, dual_issue_processor, 1
instance = comp, \RF|registers[9][1]_NEW2086 , RF|registers[9][1]_NEW2086, dual_issue_processor, 1
instance = comp, \RF|registers[9][1] , RF|registers[9][1], dual_issue_processor, 1
instance = comp, \RF|registers[10][1]~36 , RF|registers[10][1]~36, dual_issue_processor, 1
instance = comp, \RF|registers[10][1]_NEW2084 , RF|registers[10][1]_NEW2084, dual_issue_processor, 1
instance = comp, \RF|registers[10][1] , RF|registers[10][1], dual_issue_processor, 1
instance = comp, \RF|registers[8][1]~37 , RF|registers[8][1]~37, dual_issue_processor, 1
instance = comp, \RF|registers[8][1]_NEW2082 , RF|registers[8][1]_NEW2082, dual_issue_processor, 1
instance = comp, \RF|registers[8][1] , RF|registers[8][1], dual_issue_processor, 1
instance = comp, \RF|Mux30~12 , RF|Mux30~12, dual_issue_processor, 1
instance = comp, \RF|Mux30~13 , RF|Mux30~13, dual_issue_processor, 1
instance = comp, \RF|Mux30~16 , RF|Mux30~16, dual_issue_processor, 1
instance = comp, \RF|Mux30~19 , RF|Mux30~19, dual_issue_processor, 1
instance = comp, \next_addr~9 , next_addr~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~1 , ID_EX_INST1_PIPE|readData1_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[1] , ID_EX_INST1_PIPE|readData1_EX_inst1[1], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux30~0 , Forward_A_inst1|Mux30~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux30~1 , Forward_A_inst1|Mux30~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux30~2 , Forward_A_inst1|Mux30~2, dual_issue_processor, 1
instance = comp, \RF|Mux31~17 , RF|Mux31~17, dual_issue_processor, 1
instance = comp, \RF|Mux31~18 , RF|Mux31~18, dual_issue_processor, 1
instance = comp, \RF|Mux31~10 , RF|Mux31~10, dual_issue_processor, 1
instance = comp, \RF|Mux31~11 , RF|Mux31~11, dual_issue_processor, 1
instance = comp, \RF|Mux31~12 , RF|Mux31~12, dual_issue_processor, 1
instance = comp, \RF|Mux31~13 , RF|Mux31~13, dual_issue_processor, 1
instance = comp, \RF|Mux31~14 , RF|Mux31~14, dual_issue_processor, 1
instance = comp, \RF|Mux31~15 , RF|Mux31~15, dual_issue_processor, 1
instance = comp, \RF|Mux31~16 , RF|Mux31~16, dual_issue_processor, 1
instance = comp, \RF|Mux31~19 , RF|Mux31~19, dual_issue_processor, 1
instance = comp, \RF|Mux31~0 , RF|Mux31~0, dual_issue_processor, 1
instance = comp, \RF|Mux31~1 , RF|Mux31~1, dual_issue_processor, 1
instance = comp, \RF|Mux31~7 , RF|Mux31~7, dual_issue_processor, 1
instance = comp, \RF|Mux31~8 , RF|Mux31~8, dual_issue_processor, 1
instance = comp, \RF|Mux31~4 , RF|Mux31~4, dual_issue_processor, 1
instance = comp, \RF|Mux31~5 , RF|Mux31~5, dual_issue_processor, 1
instance = comp, \RF|Mux31~2 , RF|Mux31~2, dual_issue_processor, 1
instance = comp, \RF|Mux31~3 , RF|Mux31~3, dual_issue_processor, 1
instance = comp, \RF|Mux31~6 , RF|Mux31~6, dual_issue_processor, 1
instance = comp, \RF|Mux31~9 , RF|Mux31~9, dual_issue_processor, 1
instance = comp, \next_addr~2 , next_addr~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~0 , ID_EX_INST1_PIPE|readData1_EX_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[0] , ID_EX_INST1_PIPE|readData1_EX_inst1[0], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux31~0 , Forward_A_inst1|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux31~1 , Forward_A_inst1|Mux31~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux31~2 , Forward_A_inst1|Mux31~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~0 , ALU_1|Add0~0, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~2 , ALU_1|Add0~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~4 , ALU_1|Add0~4, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~6 , ALU_1|Add0~6, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~8 , ALU_1|Add0~8, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~10 , ALU_1|Add0~10, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~12 , ALU_1|Add0~12, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~14 , ALU_1|Add0~14, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~16 , ALU_1|Add0~16, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~18 , ALU_1|Add0~18, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~20 , ALU_1|Add0~20, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~22 , ALU_1|Add0~22, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~24 , ALU_1|Add0~24, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~26 , ALU_1|Add0~26, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~28 , ALU_1|Add0~28, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~30 , ALU_1|Add0~30, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~32 , ALU_1|Add0~32, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~34 , ALU_1|Add0~34, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~36 , ALU_1|Add0~36, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~38 , ALU_1|Add0~38, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~40 , ALU_1|Add0~40, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~42 , ALU_1|Add0~42, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~44 , ALU_1|Add0~44, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~46 , ALU_1|Add0~46, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~48 , ALU_1|Add0~48, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~50 , ALU_1|Add0~50, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~52 , ALU_1|Add0~52, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~54 , ALU_1|Add0~54, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~56 , ALU_1|Add0~56, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~0 , ALU_1|Add1~0, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~2 , ALU_1|Add1~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~4 , ALU_1|Add1~4, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~6 , ALU_1|Add1~6, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~8 , ALU_1|Add1~8, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~10 , ALU_1|Add1~10, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~12 , ALU_1|Add1~12, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~14 , ALU_1|Add1~14, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~16 , ALU_1|Add1~16, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~18 , ALU_1|Add1~18, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~20 , ALU_1|Add1~20, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~22 , ALU_1|Add1~22, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~24 , ALU_1|Add1~24, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~26 , ALU_1|Add1~26, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~28 , ALU_1|Add1~28, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~30 , ALU_1|Add1~30, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~32 , ALU_1|Add1~32, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~34 , ALU_1|Add1~34, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~36 , ALU_1|Add1~36, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~38 , ALU_1|Add1~38, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~40 , ALU_1|Add1~40, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~42 , ALU_1|Add1~42, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~44 , ALU_1|Add1~44, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~46 , ALU_1|Add1~46, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~48 , ALU_1|Add1~48, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~50 , ALU_1|Add1~50, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~52 , ALU_1|Add1~52, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~54 , ALU_1|Add1~54, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~56 , ALU_1|Add1~56, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~1 , ALU_1|Mux3~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~2 , ALU_1|Mux3~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~5 , ALU_1|Mux3~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[28] , EX_MEM_INST1_PIPE|AluOutMem_inst1[28], dual_issue_processor, 1
instance = comp, \RF|registers[14][28]~879 , RF|registers[14][28]~879, dual_issue_processor, 1
instance = comp, \RF|registers[14][28]_NEW398 , RF|registers[14][28]_NEW398, dual_issue_processor, 1
instance = comp, \RF|registers[14][28] , RF|registers[14][28], dual_issue_processor, 1
instance = comp, \RF|registers[12][28]~881 , RF|registers[12][28]~881, dual_issue_processor, 1
instance = comp, \RF|registers[12][28]_NEW394 , RF|registers[12][28]_NEW394, dual_issue_processor, 1
instance = comp, \RF|registers[12][28] , RF|registers[12][28], dual_issue_processor, 1
instance = comp, \RF|registers[13][28]~880 , RF|registers[13][28]~880, dual_issue_processor, 1
instance = comp, \RF|registers[13][28]_NEW396 , RF|registers[13][28]_NEW396, dual_issue_processor, 1
instance = comp, \RF|registers[13][28] , RF|registers[13][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~17 , RF|Mux3~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][28]~882 , RF|registers[15][28]~882, dual_issue_processor, 1
instance = comp, \RF|registers[15][28]_NEW392 , RF|registers[15][28]_NEW392, dual_issue_processor, 1
instance = comp, \RF|registers[15][28] , RF|registers[15][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~18 , RF|Mux3~18, dual_issue_processor, 1
instance = comp, \RF|registers[3][28]~878 , RF|registers[3][28]~878, dual_issue_processor, 1
instance = comp, \RF|registers[3][28]_NEW404 , RF|registers[3][28]_NEW404, dual_issue_processor, 1
instance = comp, \RF|registers[3][28] , RF|registers[3][28], dual_issue_processor, 1
instance = comp, \RF|registers[1][28]~876 , RF|registers[1][28]~876, dual_issue_processor, 1
instance = comp, \RF|registers[1][28]_NEW402 , RF|registers[1][28]_NEW402, dual_issue_processor, 1
instance = comp, \RF|registers[1][28] , RF|registers[1][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~14 , RF|Mux3~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][28]~877 , RF|registers[2][28]~877, dual_issue_processor, 1
instance = comp, \RF|registers[2][28]_NEW400 , RF|registers[2][28]_NEW400, dual_issue_processor, 1
instance = comp, \RF|registers[2][28] , RF|registers[2][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~15 , RF|Mux3~15, dual_issue_processor, 1
instance = comp, \RF|registers[11][28]~875 , RF|registers[11][28]~875, dual_issue_processor, 1
instance = comp, \RF|registers[11][28]_NEW406 , RF|registers[11][28]_NEW406, dual_issue_processor, 1
instance = comp, \RF|registers[11][28] , RF|registers[11][28], dual_issue_processor, 1
instance = comp, \RF|registers[9][28]~872 , RF|registers[9][28]~872, dual_issue_processor, 1
instance = comp, \RF|registers[9][28]_NEW412 , RF|registers[9][28]_NEW412, dual_issue_processor, 1
instance = comp, \RF|registers[9][28] , RF|registers[9][28], dual_issue_processor, 1
instance = comp, \RF|registers[8][28]~874 , RF|registers[8][28]~874, dual_issue_processor, 1
instance = comp, \RF|registers[8][28]_NEW408 , RF|registers[8][28]_NEW408, dual_issue_processor, 1
instance = comp, \RF|registers[8][28] , RF|registers[8][28], dual_issue_processor, 1
instance = comp, \RF|registers[10][28]~873 , RF|registers[10][28]~873, dual_issue_processor, 1
instance = comp, \RF|registers[10][28]_NEW410 , RF|registers[10][28]_NEW410, dual_issue_processor, 1
instance = comp, \RF|registers[10][28] , RF|registers[10][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~12 , RF|Mux3~12, dual_issue_processor, 1
instance = comp, \RF|Mux3~13 , RF|Mux3~13, dual_issue_processor, 1
instance = comp, \RF|Mux3~16 , RF|Mux3~16, dual_issue_processor, 1
instance = comp, \RF|registers[5][28]~869 , RF|registers[5][28]~869, dual_issue_processor, 1
instance = comp, \RF|registers[5][28]_NEW418 , RF|registers[5][28]_NEW418, dual_issue_processor, 1
instance = comp, \RF|registers[5][28] , RF|registers[5][28], dual_issue_processor, 1
instance = comp, \RF|registers[4][28]~870 , RF|registers[4][28]~870, dual_issue_processor, 1
instance = comp, \RF|registers[4][28]_NEW416 , RF|registers[4][28]_NEW416, dual_issue_processor, 1
instance = comp, \RF|registers[4][28] , RF|registers[4][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~10 , RF|Mux3~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][28]~868 , RF|registers[6][28]~868, dual_issue_processor, 1
instance = comp, \RF|registers[6][28]_NEW420 , RF|registers[6][28]_NEW420, dual_issue_processor, 1
instance = comp, \RF|registers[6][28] , RF|registers[6][28], dual_issue_processor, 1
instance = comp, \RF|registers[7][28]~871 , RF|registers[7][28]~871, dual_issue_processor, 1
instance = comp, \RF|registers[7][28]_NEW414 , RF|registers[7][28]_NEW414, dual_issue_processor, 1
instance = comp, \RF|registers[7][28] , RF|registers[7][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~11 , RF|Mux3~11, dual_issue_processor, 1
instance = comp, \RF|Mux3~19 , RF|Mux3~19, dual_issue_processor, 1
instance = comp, \RF|registers[29][28]~886 , RF|registers[29][28]~886, dual_issue_processor, 1
instance = comp, \RF|registers[29][28]_NEW446 , RF|registers[29][28]_NEW446, dual_issue_processor, 1
instance = comp, \RF|registers[29][28] , RF|registers[29][28], dual_issue_processor, 1
instance = comp, \RF|registers[25][28]~884 , RF|registers[25][28]~884, dual_issue_processor, 1
instance = comp, \RF|registers[25][28]_NEW450 , RF|registers[25][28]_NEW450, dual_issue_processor, 1
instance = comp, \RF|registers[25][28] , RF|registers[25][28], dual_issue_processor, 1
instance = comp, \RF|registers[17][28]~885 , RF|registers[17][28]~885, dual_issue_processor, 1
instance = comp, \RF|registers[17][28]_NEW448 , RF|registers[17][28]_NEW448, dual_issue_processor, 1
instance = comp, \RF|registers[17][28] , RF|registers[17][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~0 , RF|Mux3~0, dual_issue_processor, 1
instance = comp, \RF|registers[21][28]~883 , RF|registers[21][28]~883, dual_issue_processor, 1
instance = comp, \RF|registers[21][28]_NEW452 , RF|registers[21][28]_NEW452, dual_issue_processor, 1
instance = comp, \RF|registers[21][28] , RF|registers[21][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~1 , RF|Mux3~1, dual_issue_processor, 1
instance = comp, \RF|registers[27][28]~896 , RF|registers[27][28]~896, dual_issue_processor, 1
instance = comp, \RF|registers[27][28]_NEW426 , RF|registers[27][28]_NEW426, dual_issue_processor, 1
instance = comp, \RF|registers[27][28] , RF|registers[27][28], dual_issue_processor, 1
instance = comp, \RF|registers[19][28]~897 , RF|registers[19][28]~897, dual_issue_processor, 1
instance = comp, \RF|registers[19][28]_NEW424 , RF|registers[19][28]_NEW424, dual_issue_processor, 1
instance = comp, \RF|registers[19][28] , RF|registers[19][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~7 , RF|Mux3~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][28]~898 , RF|registers[31][28]~898, dual_issue_processor, 1
instance = comp, \RF|registers[31][28]_NEW422 , RF|registers[31][28]_NEW422, dual_issue_processor, 1
instance = comp, \RF|registers[31][28] , RF|registers[31][28], dual_issue_processor, 1
instance = comp, \RF|registers[23][28]~895 , RF|registers[23][28]~895, dual_issue_processor, 1
instance = comp, \RF|registers[23][28]_NEW428 , RF|registers[23][28]_NEW428, dual_issue_processor, 1
instance = comp, \RF|registers[23][28] , RF|registers[23][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~8 , RF|Mux3~8, dual_issue_processor, 1
instance = comp, \RF|registers[24][28]~891 , RF|registers[24][28]~891, dual_issue_processor, 1
instance = comp, \RF|registers[24][28]_NEW436 , RF|registers[24][28]_NEW436, dual_issue_processor, 1
instance = comp, \RF|registers[24][28] , RF|registers[24][28], dual_issue_processor, 1
instance = comp, \RF|registers[28][28]~894 , RF|registers[28][28]~894, dual_issue_processor, 1
instance = comp, \RF|registers[28][28]_NEW430 , RF|registers[28][28]_NEW430, dual_issue_processor, 1
instance = comp, \RF|registers[28][28] , RF|registers[28][28], dual_issue_processor, 1
instance = comp, \RF|registers[16][28]~893 , RF|registers[16][28]~893, dual_issue_processor, 1
instance = comp, \RF|registers[16][28]_NEW432 , RF|registers[16][28]_NEW432, dual_issue_processor, 1
instance = comp, \RF|registers[16][28] , RF|registers[16][28], dual_issue_processor, 1
instance = comp, \RF|registers[20][28]~892 , RF|registers[20][28]~892, dual_issue_processor, 1
instance = comp, \RF|registers[20][28]_NEW434 , RF|registers[20][28]_NEW434, dual_issue_processor, 1
instance = comp, \RF|registers[20][28] , RF|registers[20][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~4 , RF|Mux3~4, dual_issue_processor, 1
instance = comp, \RF|Mux3~5 , RF|Mux3~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][28]~890 , RF|registers[30][28]~890, dual_issue_processor, 1
instance = comp, \RF|registers[30][28]_NEW438 , RF|registers[30][28]_NEW438, dual_issue_processor, 1
instance = comp, \RF|registers[30][28] , RF|registers[30][28], dual_issue_processor, 1
instance = comp, \RF|registers[22][28]~888 , RF|registers[22][28]~888, dual_issue_processor, 1
instance = comp, \RF|registers[22][28]_NEW442 , RF|registers[22][28]_NEW442, dual_issue_processor, 1
instance = comp, \RF|registers[22][28] , RF|registers[22][28], dual_issue_processor, 1
instance = comp, \RF|registers[18][28]~889 , RF|registers[18][28]~889, dual_issue_processor, 1
instance = comp, \RF|registers[18][28]_NEW440 , RF|registers[18][28]_NEW440, dual_issue_processor, 1
instance = comp, \RF|registers[18][28] , RF|registers[18][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~2 , RF|Mux3~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][28]~887 , RF|registers[26][28]~887, dual_issue_processor, 1
instance = comp, \RF|registers[26][28]_NEW444 , RF|registers[26][28]_NEW444, dual_issue_processor, 1
instance = comp, \RF|registers[26][28] , RF|registers[26][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~3 , RF|Mux3~3, dual_issue_processor, 1
instance = comp, \RF|Mux3~6 , RF|Mux3~6, dual_issue_processor, 1
instance = comp, \RF|Mux3~9 , RF|Mux3~9, dual_issue_processor, 1
instance = comp, \RF|Mux3~20 , RF|Mux3~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[28] , ID_EX_INST1_PIPE|readData1_EX_inst1[28], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux3~0 , Forward_A_inst1|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux3~1 , Forward_A_inst1|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux3~2 , Forward_A_inst1|Mux3~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~58 , ALU_1|Add1~58, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~126 , ALU_1|ShiftRight0~126, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~7 , ALU_1|Mux2~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~8 , ALU_1|Mux2~8, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~58 , ALU_1|Add0~58, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~6 , ALU_1|Mux2~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~9 , ALU_1|Mux2~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~10 , ALU_1|Mux2~10, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~16 , ALU_1|ShiftLeft0~16, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~22 , ALU_1|ShiftLeft0~22, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~23 , ALU_1|ShiftLeft0~23, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~13 , ALU_1|ShiftLeft0~13, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~24 , ALU_1|ShiftLeft0~24, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~36 , ALU_1|ShiftLeft0~36, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~28 , ALU_1|ShiftLeft0~28, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~37 , ALU_1|ShiftLeft0~37, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~44 , ALU_1|ShiftLeft0~44, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~52 , ALU_1|ShiftLeft0~52, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~53 , ALU_1|ShiftLeft0~53, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~54 , ALU_1|ShiftLeft0~54, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~55 , ALU_1|ShiftLeft0~55, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~110 , ALU_1|ShiftLeft0~110, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~118 , ALU_1|ShiftLeft0~118, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~119 , ALU_1|ShiftLeft0~119, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~102 , ALU_1|ShiftLeft0~102, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~95 , ALU_1|ShiftLeft0~95, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~103 , ALU_1|ShiftLeft0~103, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~120 , ALU_1|ShiftLeft0~120, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~89 , ALU_1|ShiftLeft0~89, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~81 , ALU_1|ShiftLeft0~81, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~90 , ALU_1|ShiftLeft0~90, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~133 , ALU_1|ShiftLeft0~133, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~70 , ALU_1|ShiftLeft0~70, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~60 , ALU_1|ShiftLeft0~60, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~71 , ALU_1|ShiftLeft0~71, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~91 , ALU_1|ShiftLeft0~91, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~121 , ALU_1|ShiftLeft0~121, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~11 , ALU_1|Mux2~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~13 , ALU_1|Mux2~13, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[29] , EX_MEM_INST1_PIPE|AluOutMem_inst1[29], dual_issue_processor, 1
instance = comp, \RF|registers[27][29]~926 , RF|registers[27][29]~926, dual_issue_processor, 1
instance = comp, \RF|registers[27][29]_NEW366 , RF|registers[27][29]_NEW366, dual_issue_processor, 1
instance = comp, \RF|registers[27][29] , RF|registers[27][29], dual_issue_processor, 1
instance = comp, \RF|registers[19][29]~928 , RF|registers[19][29]~928, dual_issue_processor, 1
instance = comp, \RF|registers[19][29]_NEW362 , RF|registers[19][29]_NEW362, dual_issue_processor, 1
instance = comp, \RF|registers[19][29] , RF|registers[19][29], dual_issue_processor, 1
instance = comp, \RF|registers[23][29]~927 , RF|registers[23][29]~927, dual_issue_processor, 1
instance = comp, \RF|registers[23][29]_NEW364 , RF|registers[23][29]_NEW364, dual_issue_processor, 1
instance = comp, \RF|registers[23][29] , RF|registers[23][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~7 , RF|Mux2~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][29]~929 , RF|registers[31][29]~929, dual_issue_processor, 1
instance = comp, \RF|registers[31][29]_NEW360 , RF|registers[31][29]_NEW360, dual_issue_processor, 1
instance = comp, \RF|registers[31][29] , RF|registers[31][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~8 , RF|Mux2~8, dual_issue_processor, 1
instance = comp, \RF|registers[24][29]~923 , RF|registers[24][29]~923, dual_issue_processor, 1
instance = comp, \RF|registers[24][29]_NEW372 , RF|registers[24][29]_NEW372, dual_issue_processor, 1
instance = comp, \RF|registers[24][29] , RF|registers[24][29], dual_issue_processor, 1
instance = comp, \RF|registers[16][29]~924 , RF|registers[16][29]~924, dual_issue_processor, 1
instance = comp, \RF|registers[16][29]_NEW370 , RF|registers[16][29]_NEW370, dual_issue_processor, 1
instance = comp, \RF|registers[16][29] , RF|registers[16][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~4 , RF|Mux2~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][29]~925 , RF|registers[28][29]~925, dual_issue_processor, 1
instance = comp, \RF|registers[28][29]_NEW368 , RF|registers[28][29]_NEW368, dual_issue_processor, 1
instance = comp, \RF|registers[28][29] , RF|registers[28][29], dual_issue_processor, 1
instance = comp, \RF|registers[20][29]~922 , RF|registers[20][29]~922, dual_issue_processor, 1
instance = comp, \RF|registers[20][29]_NEW374 , RF|registers[20][29]_NEW374, dual_issue_processor, 1
instance = comp, \RF|registers[20][29] , RF|registers[20][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~5 , RF|Mux2~5, dual_issue_processor, 1
instance = comp, \RF|registers[26][29]~919 , RF|registers[26][29]~919, dual_issue_processor, 1
instance = comp, \RF|registers[26][29]_NEW380 , RF|registers[26][29]_NEW380, dual_issue_processor, 1
instance = comp, \RF|registers[26][29] , RF|registers[26][29], dual_issue_processor, 1
instance = comp, \RF|registers[18][29]~920 , RF|registers[18][29]~920, dual_issue_processor, 1
instance = comp, \RF|registers[18][29]_NEW378 , RF|registers[18][29]_NEW378, dual_issue_processor, 1
instance = comp, \RF|registers[18][29] , RF|registers[18][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~2 , RF|Mux2~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][29]~921 , RF|registers[30][29]~921, dual_issue_processor, 1
instance = comp, \RF|registers[30][29]_NEW376 , RF|registers[30][29]_NEW376, dual_issue_processor, 1
instance = comp, \RF|registers[30][29] , RF|registers[30][29], dual_issue_processor, 1
instance = comp, \RF|registers[22][29]~918 , RF|registers[22][29]~918, dual_issue_processor, 1
instance = comp, \RF|registers[22][29]_NEW382 , RF|registers[22][29]_NEW382, dual_issue_processor, 1
instance = comp, \RF|registers[22][29] , RF|registers[22][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~3 , RF|Mux2~3, dual_issue_processor, 1
instance = comp, \RF|Mux2~6 , RF|Mux2~6, dual_issue_processor, 1
instance = comp, \RF|registers[29][29]~917 , RF|registers[29][29]~917, dual_issue_processor, 1
instance = comp, \RF|registers[29][29]_NEW384 , RF|registers[29][29]_NEW384, dual_issue_processor, 1
instance = comp, \RF|registers[29][29] , RF|registers[29][29], dual_issue_processor, 1
instance = comp, \RF|registers[17][29]~916 , RF|registers[17][29]~916, dual_issue_processor, 1
instance = comp, \RF|registers[17][29]_NEW386 , RF|registers[17][29]_NEW386, dual_issue_processor, 1
instance = comp, \RF|registers[17][29] , RF|registers[17][29], dual_issue_processor, 1
instance = comp, \RF|registers[21][29]~915 , RF|registers[21][29]~915, dual_issue_processor, 1
instance = comp, \RF|registers[21][29]_NEW388 , RF|registers[21][29]_NEW388, dual_issue_processor, 1
instance = comp, \RF|registers[21][29] , RF|registers[21][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~0 , RF|Mux2~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][29]~914 , RF|registers[25][29]~914, dual_issue_processor, 1
instance = comp, \RF|registers[25][29]_NEW390 , RF|registers[25][29]_NEW390, dual_issue_processor, 1
instance = comp, \RF|registers[25][29] , RF|registers[25][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~1 , RF|Mux2~1, dual_issue_processor, 1
instance = comp, \RF|Mux2~9 , RF|Mux2~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][29]~913 , RF|registers[15][29]~913, dual_issue_processor, 1
instance = comp, \RF|registers[15][29]_NEW330 , RF|registers[15][29]_NEW330, dual_issue_processor, 1
instance = comp, \RF|registers[15][29] , RF|registers[15][29], dual_issue_processor, 1
instance = comp, \RF|registers[13][29]~911 , RF|registers[13][29]~911, dual_issue_processor, 1
instance = comp, \RF|registers[13][29]_NEW334 , RF|registers[13][29]_NEW334, dual_issue_processor, 1
instance = comp, \RF|registers[13][29] , RF|registers[13][29], dual_issue_processor, 1
instance = comp, \RF|registers[12][29]~912 , RF|registers[12][29]~912, dual_issue_processor, 1
instance = comp, \RF|registers[12][29]_NEW332 , RF|registers[12][29]_NEW332, dual_issue_processor, 1
instance = comp, \RF|registers[12][29] , RF|registers[12][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~17 , RF|Mux2~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][29]~910 , RF|registers[14][29]~910, dual_issue_processor, 1
instance = comp, \RF|registers[14][29]_NEW336 , RF|registers[14][29]_NEW336, dual_issue_processor, 1
instance = comp, \RF|registers[14][29] , RF|registers[14][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~18 , RF|Mux2~18, dual_issue_processor, 1
instance = comp, \RF|registers[11][29]~902 , RF|registers[11][29]~902, dual_issue_processor, 1
instance = comp, \RF|registers[11][29]_NEW352 , RF|registers[11][29]_NEW352, dual_issue_processor, 1
instance = comp, \RF|registers[11][29] , RF|registers[11][29], dual_issue_processor, 1
instance = comp, \RF|registers[9][29]~899 , RF|registers[9][29]~899, dual_issue_processor, 1
instance = comp, \RF|registers[9][29]_NEW358 , RF|registers[9][29]_NEW358, dual_issue_processor, 1
instance = comp, \RF|registers[9][29] , RF|registers[9][29], dual_issue_processor, 1
instance = comp, \RF|registers[8][29]~901 , RF|registers[8][29]~901, dual_issue_processor, 1
instance = comp, \RF|registers[8][29]_NEW354 , RF|registers[8][29]_NEW354, dual_issue_processor, 1
instance = comp, \RF|registers[8][29] , RF|registers[8][29], dual_issue_processor, 1
instance = comp, \RF|registers[10][29]~900 , RF|registers[10][29]~900, dual_issue_processor, 1
instance = comp, \RF|registers[10][29]_NEW356 , RF|registers[10][29]_NEW356, dual_issue_processor, 1
instance = comp, \RF|registers[10][29] , RF|registers[10][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~10 , RF|Mux2~10, dual_issue_processor, 1
instance = comp, \RF|Mux2~11 , RF|Mux2~11, dual_issue_processor, 1
instance = comp, \RF|registers[7][29]~906 , RF|registers[7][29]~906, dual_issue_processor, 1
instance = comp, \RF|registers[7][29]_NEW344 , RF|registers[7][29]_NEW344, dual_issue_processor, 1
instance = comp, \RF|registers[7][29] , RF|registers[7][29], dual_issue_processor, 1
instance = comp, \RF|registers[6][29]~903 , RF|registers[6][29]~903, dual_issue_processor, 1
instance = comp, \RF|registers[6][29]_NEW350 , RF|registers[6][29]_NEW350, dual_issue_processor, 1
instance = comp, \RF|registers[6][29] , RF|registers[6][29], dual_issue_processor, 1
instance = comp, \RF|registers[4][29]~905 , RF|registers[4][29]~905, dual_issue_processor, 1
instance = comp, \RF|registers[4][29]_NEW346 , RF|registers[4][29]_NEW346, dual_issue_processor, 1
instance = comp, \RF|registers[4][29] , RF|registers[4][29], dual_issue_processor, 1
instance = comp, \RF|registers[5][29]~904 , RF|registers[5][29]~904, dual_issue_processor, 1
instance = comp, \RF|registers[5][29]_NEW348 , RF|registers[5][29]_NEW348, dual_issue_processor, 1
instance = comp, \RF|registers[5][29] , RF|registers[5][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~12 , RF|Mux2~12, dual_issue_processor, 1
instance = comp, \RF|Mux2~13 , RF|Mux2~13, dual_issue_processor, 1
instance = comp, \RF|registers[3][29]~909 , RF|registers[3][29]~909, dual_issue_processor, 1
instance = comp, \RF|registers[3][29]_NEW342 , RF|registers[3][29]_NEW342, dual_issue_processor, 1
instance = comp, \RF|registers[3][29] , RF|registers[3][29], dual_issue_processor, 1
instance = comp, \RF|registers[1][29]~907 , RF|registers[1][29]~907, dual_issue_processor, 1
instance = comp, \RF|registers[1][29]_NEW340 , RF|registers[1][29]_NEW340, dual_issue_processor, 1
instance = comp, \RF|registers[1][29] , RF|registers[1][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~14 , RF|Mux2~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][29]~908 , RF|registers[2][29]~908, dual_issue_processor, 1
instance = comp, \RF|registers[2][29]_NEW338 , RF|registers[2][29]_NEW338, dual_issue_processor, 1
instance = comp, \RF|registers[2][29] , RF|registers[2][29], dual_issue_processor, 1
instance = comp, \RF|Mux2~15 , RF|Mux2~15, dual_issue_processor, 1
instance = comp, \RF|Mux2~16 , RF|Mux2~16, dual_issue_processor, 1
instance = comp, \RF|Mux2~19 , RF|Mux2~19, dual_issue_processor, 1
instance = comp, \RF|Mux2~20 , RF|Mux2~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[29] , ID_EX_INST1_PIPE|readData1_EX_inst1[29], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux2~0 , Forward_A_inst1|Mux2~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux2~1 , Forward_A_inst1|Mux2~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux2~2 , Forward_A_inst1|Mux2~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~60 , ALU_1|Add0~60, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~0 , ALU_1|Mux1~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~3 , ALU_1|Mux1~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~1 , ALU_1|Mux0~1, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~122 , ALU_1|ShiftLeft0~122, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~123 , ALU_1|ShiftLeft0~123, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~107 , ALU_1|ShiftLeft0~107, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~124 , ALU_1|ShiftLeft0~124, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~93 , ALU_1|ShiftLeft0~93, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~134 , ALU_1|ShiftLeft0~134, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~76 , ALU_1|ShiftLeft0~76, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~77 , ALU_1|ShiftLeft0~77, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~94 , ALU_1|ShiftLeft0~94, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~125 , ALU_1|ShiftLeft0~125, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~32 , ALU_1|ShiftLeft0~32, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~41 , ALU_1|ShiftLeft0~41, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~58 , ALU_1|ShiftLeft0~58, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~26 , ALU_1|ShiftLeft0~26, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~27 , ALU_1|ShiftLeft0~27, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~59 , ALU_1|ShiftLeft0~59, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~1 , ALU_1|Mux1~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~2 , ALU_1|Mux1~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~4 , ALU_1|Mux1~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~5 , ALU_1|Mux1~5, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~60 , ALU_1|Add1~60, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~8 , ALU_1|Mux1~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[30] , EX_MEM_INST1_PIPE|AluOutMem_inst1[30], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux1~0 , Forward_A_inst2|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux1~1 , Forward_A_inst2|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux1~2 , Forward_A_inst2|Mux1~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[30]~55 , Final_Alu_inst2_B_Src|out[30]~55, dual_issue_processor, 1
instance = comp, \RF|Mux66~17 , RF|Mux66~17, dual_issue_processor, 1
instance = comp, \RF|Mux66~18 , RF|Mux66~18, dual_issue_processor, 1
instance = comp, \RF|Mux66~12 , RF|Mux66~12, dual_issue_processor, 1
instance = comp, \RF|Mux66~13 , RF|Mux66~13, dual_issue_processor, 1
instance = comp, \RF|Mux66~14 , RF|Mux66~14, dual_issue_processor, 1
instance = comp, \RF|Mux66~15 , RF|Mux66~15, dual_issue_processor, 1
instance = comp, \RF|Mux66~16 , RF|Mux66~16, dual_issue_processor, 1
instance = comp, \RF|Mux66~10 , RF|Mux66~10, dual_issue_processor, 1
instance = comp, \RF|Mux66~11 , RF|Mux66~11, dual_issue_processor, 1
instance = comp, \RF|Mux66~19 , RF|Mux66~19, dual_issue_processor, 1
instance = comp, \RF|Mux66~4 , RF|Mux66~4, dual_issue_processor, 1
instance = comp, \RF|Mux66~5 , RF|Mux66~5, dual_issue_processor, 1
instance = comp, \RF|Mux66~2 , RF|Mux66~2, dual_issue_processor, 1
instance = comp, \RF|Mux66~3 , RF|Mux66~3, dual_issue_processor, 1
instance = comp, \RF|Mux66~6 , RF|Mux66~6, dual_issue_processor, 1
instance = comp, \RF|Mux66~7 , RF|Mux66~7, dual_issue_processor, 1
instance = comp, \RF|Mux66~8 , RF|Mux66~8, dual_issue_processor, 1
instance = comp, \RF|Mux66~0 , RF|Mux66~0, dual_issue_processor, 1
instance = comp, \RF|Mux66~1 , RF|Mux66~1, dual_issue_processor, 1
instance = comp, \RF|Mux66~9 , RF|Mux66~9, dual_issue_processor, 1
instance = comp, \RF|Mux66~20 , RF|Mux66~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[29] , ID_EX_INST2_PIPE|readData1_EX_inst2[29], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux2~2_RESYN2772 , Forward_A_inst2|Mux2~2_RESYN2772, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux2~2_RESYN2770 , Forward_A_inst2|Mux2~2_RESYN2770, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux2~2_RESYN2774 , Forward_A_inst2|Mux2~2_RESYN2774, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux2~2 , Forward_A_inst2|Mux2~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[29]~56 , Final_Alu_inst2_B_Src|out[29]~56, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[28]~57 , Final_Alu_inst2_B_Src|out[28]~57, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[27]~58 , Final_Alu_inst2_B_Src|out[27]~58, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~54 , ALU_2|Add0~54, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~56 , ALU_2|Add0~56, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~58 , ALU_2|Add0~58, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~60 , ALU_2|Add0~60, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~194 , EX_MEM_INST2_PIPE|AluOutMem_inst2~194, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~38 , ALU_2|ShiftLeft0~38, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~53 , ALU_2|ShiftLeft0~53, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~54 , ALU_2|ShiftLeft0~54, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~55 , ALU_2|ShiftLeft0~55, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~56 , ALU_2|ShiftLeft0~56, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~84 , ALU_2|ShiftLeft0~84, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~90 , ALU_2|ShiftLeft0~90, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~91 , ALU_2|ShiftLeft0~91, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~131 , ALU_2|ShiftLeft0~131, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~74 , ALU_2|ShiftLeft0~74, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~75 , ALU_2|ShiftLeft0~75, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~92 , ALU_2|ShiftLeft0~92, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~96 , ALU_2|ShiftLeft0~96, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~104 , ALU_2|ShiftLeft0~104, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~105 , ALU_2|ShiftLeft0~105, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~112 , ALU_2|ShiftLeft0~112, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~120 , ALU_2|ShiftLeft0~120, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~121 , ALU_2|ShiftLeft0~121, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~122 , ALU_2|ShiftLeft0~122, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~123 , ALU_2|ShiftLeft0~123, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~195 , EX_MEM_INST2_PIPE|AluOutMem_inst2~195, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~53 , ALU_2|ShiftRight0~53, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~163 , ALU_2|ShiftRight0~163, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~217 , EX_MEM_INST2_PIPE|AluOutMem_inst2~217, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~196 , EX_MEM_INST2_PIPE|AluOutMem_inst2~196, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~197 , EX_MEM_INST2_PIPE|AluOutMem_inst2~197, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~198 , EX_MEM_INST2_PIPE|AluOutMem_inst2~198, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~199 , EX_MEM_INST2_PIPE|AluOutMem_inst2~199, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~200 , EX_MEM_INST2_PIPE|AluOutMem_inst2~200, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~201 , EX_MEM_INST2_PIPE|AluOutMem_inst2~201, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~52 , ALU_2|Add1~52, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~54 , ALU_2|Add1~54, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~56 , ALU_2|Add1~56, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~58 , ALU_2|Add1~58, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~60 , ALU_2|Add1~60, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~202 , EX_MEM_INST2_PIPE|AluOutMem_inst2~202, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[30] , EX_MEM_INST2_PIPE|AluOutMem_inst2[30], dual_issue_processor, 1
instance = comp, \RF|Mux97~7 , RF|Mux97~7, dual_issue_processor, 1
instance = comp, \RF|Mux97~8 , RF|Mux97~8, dual_issue_processor, 1
instance = comp, \RF|Mux97~0 , RF|Mux97~0, dual_issue_processor, 1
instance = comp, \RF|Mux97~1 , RF|Mux97~1, dual_issue_processor, 1
instance = comp, \RF|Mux97~4 , RF|Mux97~4, dual_issue_processor, 1
instance = comp, \RF|Mux97~5 , RF|Mux97~5, dual_issue_processor, 1
instance = comp, \RF|Mux97~2 , RF|Mux97~2, dual_issue_processor, 1
instance = comp, \RF|Mux97~3 , RF|Mux97~3, dual_issue_processor, 1
instance = comp, \RF|Mux97~6 , RF|Mux97~6, dual_issue_processor, 1
instance = comp, \RF|Mux97~9 , RF|Mux97~9, dual_issue_processor, 1
instance = comp, \RF|Mux97~17 , RF|Mux97~17, dual_issue_processor, 1
instance = comp, \RF|Mux97~18 , RF|Mux97~18, dual_issue_processor, 1
instance = comp, \RF|Mux97~10 , RF|Mux97~10, dual_issue_processor, 1
instance = comp, \RF|Mux97~11 , RF|Mux97~11, dual_issue_processor, 1
instance = comp, \RF|Mux97~12 , RF|Mux97~12, dual_issue_processor, 1
instance = comp, \RF|Mux97~13 , RF|Mux97~13, dual_issue_processor, 1
instance = comp, \RF|Mux97~14 , RF|Mux97~14, dual_issue_processor, 1
instance = comp, \RF|Mux97~15 , RF|Mux97~15, dual_issue_processor, 1
instance = comp, \RF|Mux97~16 , RF|Mux97~16, dual_issue_processor, 1
instance = comp, \RF|Mux97~19 , RF|Mux97~19, dual_issue_processor, 1
instance = comp, \RF|Mux97~20 , RF|Mux97~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[30] , ID_EX_INST2_PIPE|readData2_EX_inst2[30], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux1~0 , Forward_B_inst2|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux1~1 , Forward_B_inst2|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux1~2 , Forward_B_inst2|Mux1~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~86 , ALU_2|ShiftRight0~86, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~87 , ALU_2|ShiftRight0~87, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~134 , ALU_2|ShiftRight0~134, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~48 , EX_MEM_INST2_PIPE|AluOutMem_inst2~48, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~185 , EX_MEM_INST2_PIPE|AluOutMem_inst2~185, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~186 , EX_MEM_INST2_PIPE|AluOutMem_inst2~186, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~192 , EX_MEM_INST2_PIPE|AluOutMem_inst2~192, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~51 , ALU_2|ShiftLeft0~51, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~52 , ALU_2|ShiftLeft0~52, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~116 , ALU_2|ShiftLeft0~116, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~108 , ALU_2|ShiftLeft0~108, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~117 , ALU_2|ShiftLeft0~117, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~100 , ALU_2|ShiftLeft0~100, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~93 , ALU_2|ShiftLeft0~93, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~101 , ALU_2|ShiftLeft0~101, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~118 , ALU_2|ShiftLeft0~118, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~119 , ALU_2|ShiftLeft0~119, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~188 , EX_MEM_INST2_PIPE|AluOutMem_inst2~188, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~187 , EX_MEM_INST2_PIPE|AluOutMem_inst2~187, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~189 , EX_MEM_INST2_PIPE|AluOutMem_inst2~189, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~190 , EX_MEM_INST2_PIPE|AluOutMem_inst2~190, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~191 , EX_MEM_INST2_PIPE|AluOutMem_inst2~191, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~193 , EX_MEM_INST2_PIPE|AluOutMem_inst2~193, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[29] , EX_MEM_INST2_PIPE|AluOutMem_inst2[29], dual_issue_processor, 1
instance = comp, \RF|Mux98~12 , RF|Mux98~12, dual_issue_processor, 1
instance = comp, \RF|Mux98~13 , RF|Mux98~13, dual_issue_processor, 1
instance = comp, \RF|Mux98~14 , RF|Mux98~14, dual_issue_processor, 1
instance = comp, \RF|Mux98~15 , RF|Mux98~15, dual_issue_processor, 1
instance = comp, \RF|Mux98~16 , RF|Mux98~16, dual_issue_processor, 1
instance = comp, \RF|Mux98~10 , RF|Mux98~10, dual_issue_processor, 1
instance = comp, \RF|Mux98~11 , RF|Mux98~11, dual_issue_processor, 1
instance = comp, \RF|Mux98~17 , RF|Mux98~17, dual_issue_processor, 1
instance = comp, \RF|Mux98~18 , RF|Mux98~18, dual_issue_processor, 1
instance = comp, \RF|Mux98~19 , RF|Mux98~19, dual_issue_processor, 1
instance = comp, \RF|Mux98~7 , RF|Mux98~7, dual_issue_processor, 1
instance = comp, \RF|Mux98~8 , RF|Mux98~8, dual_issue_processor, 1
instance = comp, \RF|Mux98~0 , RF|Mux98~0, dual_issue_processor, 1
instance = comp, \RF|Mux98~1 , RF|Mux98~1, dual_issue_processor, 1
instance = comp, \RF|Mux98~2 , RF|Mux98~2, dual_issue_processor, 1
instance = comp, \RF|Mux98~3 , RF|Mux98~3, dual_issue_processor, 1
instance = comp, \RF|Mux98~4 , RF|Mux98~4, dual_issue_processor, 1
instance = comp, \RF|Mux98~5 , RF|Mux98~5, dual_issue_processor, 1
instance = comp, \RF|Mux98~6 , RF|Mux98~6, dual_issue_processor, 1
instance = comp, \RF|Mux98~9 , RF|Mux98~9, dual_issue_processor, 1
instance = comp, \RF|Mux98~20 , RF|Mux98~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[29] , ID_EX_INST2_PIPE|readData2_EX_inst2[29], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux2~0 , Forward_B_inst2|Mux2~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux2~1 , Forward_B_inst2|Mux2~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~93 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~93, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[29] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[29], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a28 , DM|altsyncram_component|auto_generated|ram_block1a28, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux2~0 , WRITE_BACK_MUX_INST2|Mux2~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[29] , MEM_WB_INST2_PIPE|writeData_inst2_WB[29], dual_issue_processor, 1
instance = comp, \RF|Mux34~14 , RF|Mux34~14, dual_issue_processor, 1
instance = comp, \RF|Mux34~15 , RF|Mux34~15, dual_issue_processor, 1
instance = comp, \RF|Mux34~12 , RF|Mux34~12, dual_issue_processor, 1
instance = comp, \RF|Mux34~13 , RF|Mux34~13, dual_issue_processor, 1
instance = comp, \RF|Mux34~16 , RF|Mux34~16, dual_issue_processor, 1
instance = comp, \RF|Mux34~17 , RF|Mux34~17, dual_issue_processor, 1
instance = comp, \RF|Mux34~18 , RF|Mux34~18, dual_issue_processor, 1
instance = comp, \RF|Mux34~10 , RF|Mux34~10, dual_issue_processor, 1
instance = comp, \RF|Mux34~11 , RF|Mux34~11, dual_issue_processor, 1
instance = comp, \RF|Mux34~19 , RF|Mux34~19, dual_issue_processor, 1
instance = comp, \RF|Mux34~0 , RF|Mux34~0, dual_issue_processor, 1
instance = comp, \RF|Mux34~1 , RF|Mux34~1, dual_issue_processor, 1
instance = comp, \RF|Mux34~7 , RF|Mux34~7, dual_issue_processor, 1
instance = comp, \RF|Mux34~8 , RF|Mux34~8, dual_issue_processor, 1
instance = comp, \RF|Mux34~4 , RF|Mux34~4, dual_issue_processor, 1
instance = comp, \RF|Mux34~5 , RF|Mux34~5, dual_issue_processor, 1
instance = comp, \RF|Mux34~2 , RF|Mux34~2, dual_issue_processor, 1
instance = comp, \RF|Mux34~3 , RF|Mux34~3, dual_issue_processor, 1
instance = comp, \RF|Mux34~6 , RF|Mux34~6, dual_issue_processor, 1
instance = comp, \RF|Mux34~9 , RF|Mux34~9, dual_issue_processor, 1
instance = comp, \RF|Mux34~20 , RF|Mux34~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[29] , ID_EX_INST1_PIPE|readData2_EX_inst1[29], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux2~0 , Forward_B_inst1|Mux2~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux2~1 , Forward_B_inst1|Mux2~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux2~2 , Forward_B_inst1|Mux2~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[29]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[29]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[29] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[29], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux3~0 , WRITE_BACK_MUX_INST2|Mux3~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[28] , MEM_WB_INST2_PIPE|writeData_inst2_WB[28], dual_issue_processor, 1
instance = comp, \RF|Mux67~17 , RF|Mux67~17, dual_issue_processor, 1
instance = comp, \RF|Mux67~18 , RF|Mux67~18, dual_issue_processor, 1
instance = comp, \RF|Mux67~10 , RF|Mux67~10, dual_issue_processor, 1
instance = comp, \RF|Mux67~11 , RF|Mux67~11, dual_issue_processor, 1
instance = comp, \RF|Mux67~12 , RF|Mux67~12, dual_issue_processor, 1
instance = comp, \RF|Mux67~13 , RF|Mux67~13, dual_issue_processor, 1
instance = comp, \RF|Mux67~14 , RF|Mux67~14, dual_issue_processor, 1
instance = comp, \RF|Mux67~15 , RF|Mux67~15, dual_issue_processor, 1
instance = comp, \RF|Mux67~16 , RF|Mux67~16, dual_issue_processor, 1
instance = comp, \RF|Mux67~19 , RF|Mux67~19, dual_issue_processor, 1
instance = comp, \RF|Mux67~7 , RF|Mux67~7, dual_issue_processor, 1
instance = comp, \RF|Mux67~8 , RF|Mux67~8, dual_issue_processor, 1
instance = comp, \RF|Mux67~0 , RF|Mux67~0, dual_issue_processor, 1
instance = comp, \RF|Mux67~1 , RF|Mux67~1, dual_issue_processor, 1
instance = comp, \RF|Mux67~4 , RF|Mux67~4, dual_issue_processor, 1
instance = comp, \RF|Mux67~5 , RF|Mux67~5, dual_issue_processor, 1
instance = comp, \RF|Mux67~2 , RF|Mux67~2, dual_issue_processor, 1
instance = comp, \RF|Mux67~3 , RF|Mux67~3, dual_issue_processor, 1
instance = comp, \RF|Mux67~6 , RF|Mux67~6, dual_issue_processor, 1
instance = comp, \RF|Mux67~9 , RF|Mux67~9, dual_issue_processor, 1
instance = comp, \RF|Mux67~20 , RF|Mux67~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[28] , ID_EX_INST2_PIPE|readData1_EX_inst2[28], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux3~0 , Forward_A_inst2|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux3~1 , Forward_A_inst2|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux3~2 , Forward_A_inst2|Mux3~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~0 , ALU_2|Mux3~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~1 , ALU_2|Mux3~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~180 , EX_MEM_INST2_PIPE|AluOutMem_inst2~180, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~182 , EX_MEM_INST2_PIPE|AluOutMem_inst2~182, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~97 , ALU_2|ShiftLeft0~97, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~113 , ALU_2|ShiftLeft0~113, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~114 , ALU_2|ShiftLeft0~114, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~83 , ALU_2|ShiftLeft0~83, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~85 , ALU_2|ShiftLeft0~85, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~129 , ALU_2|ShiftLeft0~129, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~86 , ALU_2|ShiftLeft0~86, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~115 , ALU_2|ShiftLeft0~115, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~181 , EX_MEM_INST2_PIPE|AluOutMem_inst2~181, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~183 , EX_MEM_INST2_PIPE|AluOutMem_inst2~183, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~184 , EX_MEM_INST2_PIPE|AluOutMem_inst2~184, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[28] , EX_MEM_INST2_PIPE|AluOutMem_inst2[28], dual_issue_processor, 1
instance = comp, \RF|Mux99~7 , RF|Mux99~7, dual_issue_processor, 1
instance = comp, \RF|Mux99~8 , RF|Mux99~8, dual_issue_processor, 1
instance = comp, \RF|Mux99~0 , RF|Mux99~0, dual_issue_processor, 1
instance = comp, \RF|Mux99~1 , RF|Mux99~1, dual_issue_processor, 1
instance = comp, \RF|Mux99~2 , RF|Mux99~2, dual_issue_processor, 1
instance = comp, \RF|Mux99~3 , RF|Mux99~3, dual_issue_processor, 1
instance = comp, \RF|Mux99~4 , RF|Mux99~4, dual_issue_processor, 1
instance = comp, \RF|Mux99~5 , RF|Mux99~5, dual_issue_processor, 1
instance = comp, \RF|Mux99~6 , RF|Mux99~6, dual_issue_processor, 1
instance = comp, \RF|Mux99~9 , RF|Mux99~9, dual_issue_processor, 1
instance = comp, \RF|Mux99~12 , RF|Mux99~12, dual_issue_processor, 1
instance = comp, \RF|Mux99~13 , RF|Mux99~13, dual_issue_processor, 1
instance = comp, \RF|Mux99~14 , RF|Mux99~14, dual_issue_processor, 1
instance = comp, \RF|Mux99~15 , RF|Mux99~15, dual_issue_processor, 1
instance = comp, \RF|Mux99~16 , RF|Mux99~16, dual_issue_processor, 1
instance = comp, \RF|Mux99~17 , RF|Mux99~17, dual_issue_processor, 1
instance = comp, \RF|Mux99~18 , RF|Mux99~18, dual_issue_processor, 1
instance = comp, \RF|Mux99~10 , RF|Mux99~10, dual_issue_processor, 1
instance = comp, \RF|Mux99~11 , RF|Mux99~11, dual_issue_processor, 1
instance = comp, \RF|Mux99~19 , RF|Mux99~19, dual_issue_processor, 1
instance = comp, \RF|Mux99~20 , RF|Mux99~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[28] , ID_EX_INST2_PIPE|readData2_EX_inst2[28], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux3~0 , Forward_B_inst2|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux3~1 , Forward_B_inst2|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux3~2 , Forward_B_inst2|Mux3~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~54 , ALU_2|ShiftRight0~54, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~55 , ALU_2|ShiftRight0~55, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~167 , ALU_2|ShiftRight0~167, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~43 , ALU_2|ShiftRight0~43, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~44 , ALU_2|ShiftRight0~44, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~45 , ALU_2|ShiftRight0~45, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~63 , ALU_2|ShiftRight0~63, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~64 , ALU_2|ShiftRight0~64, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~129 , ALU_2|ShiftRight0~129, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~130 , ALU_2|ShiftRight0~130, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~154 , ALU_2|ShiftRight0~154, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~60 , ALU_2|ShiftRight0~60, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~61 , ALU_2|ShiftRight0~61, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~62 , ALU_2|ShiftRight0~62, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~132 , ALU_2|ShiftRight0~132, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~172 , ALU_2|ShiftRight0~172, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~214 , EX_MEM_INST2_PIPE|AluOutMem_inst2~214, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~101 , EX_MEM_INST2_PIPE|AluOutMem_inst2~101, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[12] , EX_MEM_INST2_PIPE|AluOutMem_inst2[12], dual_issue_processor, 1
instance = comp, \RF|Mux115~4 , RF|Mux115~4, dual_issue_processor, 1
instance = comp, \RF|Mux115~5 , RF|Mux115~5, dual_issue_processor, 1
instance = comp, \RF|Mux115~2 , RF|Mux115~2, dual_issue_processor, 1
instance = comp, \RF|Mux115~3 , RF|Mux115~3, dual_issue_processor, 1
instance = comp, \RF|Mux115~6 , RF|Mux115~6, dual_issue_processor, 1
instance = comp, \RF|Mux115~7 , RF|Mux115~7, dual_issue_processor, 1
instance = comp, \RF|Mux115~8 , RF|Mux115~8, dual_issue_processor, 1
instance = comp, \RF|Mux115~0 , RF|Mux115~0, dual_issue_processor, 1
instance = comp, \RF|Mux115~1 , RF|Mux115~1, dual_issue_processor, 1
instance = comp, \RF|Mux115~9 , RF|Mux115~9, dual_issue_processor, 1
instance = comp, \RF|Mux115~17 , RF|Mux115~17, dual_issue_processor, 1
instance = comp, \RF|Mux115~18 , RF|Mux115~18, dual_issue_processor, 1
instance = comp, \RF|Mux115~10 , RF|Mux115~10, dual_issue_processor, 1
instance = comp, \RF|Mux115~11 , RF|Mux115~11, dual_issue_processor, 1
instance = comp, \RF|Mux115~12 , RF|Mux115~12, dual_issue_processor, 1
instance = comp, \RF|Mux115~13 , RF|Mux115~13, dual_issue_processor, 1
instance = comp, \RF|Mux115~14 , RF|Mux115~14, dual_issue_processor, 1
instance = comp, \RF|Mux115~15 , RF|Mux115~15, dual_issue_processor, 1
instance = comp, \RF|Mux115~16 , RF|Mux115~16, dual_issue_processor, 1
instance = comp, \RF|Mux115~19 , RF|Mux115~19, dual_issue_processor, 1
instance = comp, \RF|Mux115~20 , RF|Mux115~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[12] , ID_EX_INST2_PIPE|readData2_EX_inst2[12], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux19~0 , Forward_B_inst2|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux19~1 , Forward_B_inst2|Mux19~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux19~2 , Forward_B_inst2|Mux19~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[12]~30 , Final_Alu_inst2_B_Src|out[12]~30, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~26 , ALU_2|Add0~26, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~0 , ALU_2|Mux18~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~1 , ALU_2|Mux18~1, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~26 , ALU_2|Add1~26, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~2 , ALU_2|Mux18~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~102 , EX_MEM_INST2_PIPE|AluOutMem_inst2~102, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~103 , EX_MEM_INST2_PIPE|AluOutMem_inst2~103, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~153 , ALU_2|ShiftRight0~153, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~83 , ALU_2|ShiftRight0~83, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~84 , ALU_2|ShiftRight0~84, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~85 , ALU_2|ShiftRight0~85, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~89 , ALU_2|ShiftRight0~89, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~90 , ALU_2|ShiftRight0~90, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~91 , ALU_2|ShiftRight0~91, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~135 , ALU_2|ShiftRight0~135, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~173 , ALU_2|ShiftRight0~173, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~70 , ALU_2|ShiftRight0~70, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~71 , ALU_2|ShiftRight0~71, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~137 , ALU_2|ShiftRight0~137, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~138 , ALU_2|ShiftRight0~138, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~155 , ALU_2|ShiftRight0~155, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~104 , EX_MEM_INST2_PIPE|AluOutMem_inst2~104, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~105 , EX_MEM_INST2_PIPE|AluOutMem_inst2~105, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[13] , EX_MEM_INST2_PIPE|AluOutMem_inst2[13], dual_issue_processor, 1
instance = comp, \RF|Mux82~2 , RF|Mux82~2, dual_issue_processor, 1
instance = comp, \RF|Mux82~3 , RF|Mux82~3, dual_issue_processor, 1
instance = comp, \RF|Mux82~4 , RF|Mux82~4, dual_issue_processor, 1
instance = comp, \RF|Mux82~5 , RF|Mux82~5, dual_issue_processor, 1
instance = comp, \RF|Mux82~6 , RF|Mux82~6, dual_issue_processor, 1
instance = comp, \RF|Mux82~7 , RF|Mux82~7, dual_issue_processor, 1
instance = comp, \RF|Mux82~8 , RF|Mux82~8, dual_issue_processor, 1
instance = comp, \RF|Mux82~0 , RF|Mux82~0, dual_issue_processor, 1
instance = comp, \RF|Mux82~1 , RF|Mux82~1, dual_issue_processor, 1
instance = comp, \RF|Mux82~9 , RF|Mux82~9, dual_issue_processor, 1
instance = comp, \RF|Mux82~17 , RF|Mux82~17, dual_issue_processor, 1
instance = comp, \RF|Mux82~18 , RF|Mux82~18, dual_issue_processor, 1
instance = comp, \RF|Mux82~10 , RF|Mux82~10, dual_issue_processor, 1
instance = comp, \RF|Mux82~11 , RF|Mux82~11, dual_issue_processor, 1
instance = comp, \RF|Mux82~12 , RF|Mux82~12, dual_issue_processor, 1
instance = comp, \RF|Mux82~13 , RF|Mux82~13, dual_issue_processor, 1
instance = comp, \RF|Mux82~14 , RF|Mux82~14, dual_issue_processor, 1
instance = comp, \RF|Mux82~15 , RF|Mux82~15, dual_issue_processor, 1
instance = comp, \RF|Mux82~16 , RF|Mux82~16, dual_issue_processor, 1
instance = comp, \RF|Mux82~19 , RF|Mux82~19, dual_issue_processor, 1
instance = comp, \RF|Mux82~20 , RF|Mux82~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[13] , ID_EX_INST2_PIPE|readData1_EX_inst2[13], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux18~2_RESYN2724 , Forward_A_inst2|Mux18~2_RESYN2724, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux18~2_RESYN2722 , Forward_A_inst2|Mux18~2_RESYN2722, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux18~2_RESYN2726 , Forward_A_inst2|Mux18~2_RESYN2726, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux18~2 , Forward_A_inst2|Mux18~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~28 , ALU_2|Add0~28, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~30 , ALU_2|Add0~30, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~32 , ALU_2|Add0~32, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~36 , ALU_2|Add0~36, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~38 , ALU_2|Add0~38, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~40 , ALU_2|Add0~40, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~42 , ALU_2|Add0~42, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~44 , ALU_2|Add0~44, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~36 , ALU_2|Add1~36, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~38 , ALU_2|Add1~38, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~40 , ALU_2|Add1~40, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~42 , ALU_2|Add1~42, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~44 , ALU_2|Add1~44, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~0 , ALU_2|Mux9~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~1 , ALU_2|Mux9~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~168 , ALU_2|ShiftRight0~168, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~106 , ALU_2|ShiftRight0~106, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~108 , ALU_2|ShiftRight0~108, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~146 , ALU_2|ShiftRight0~146, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~147 , ALU_2|ShiftRight0~147, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~141 , EX_MEM_INST2_PIPE|AluOutMem_inst2~141, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~2 , ALU_2|Mux9~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~142 , EX_MEM_INST2_PIPE|AluOutMem_inst2~142, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[22] , EX_MEM_INST2_PIPE|AluOutMem_inst2[22], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux9~1 , Forward_B_inst1|Mux9~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux9~2 , Forward_B_inst1|Mux9~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[22] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[22], dual_issue_processor, 1
instance = comp, \RF|Mux105~2 , RF|Mux105~2, dual_issue_processor, 1
instance = comp, \RF|Mux105~3 , RF|Mux105~3, dual_issue_processor, 1
instance = comp, \RF|Mux105~4 , RF|Mux105~4, dual_issue_processor, 1
instance = comp, \RF|Mux105~5 , RF|Mux105~5, dual_issue_processor, 1
instance = comp, \RF|Mux105~6 , RF|Mux105~6, dual_issue_processor, 1
instance = comp, \RF|Mux105~0 , RF|Mux105~0, dual_issue_processor, 1
instance = comp, \RF|Mux105~1 , RF|Mux105~1, dual_issue_processor, 1
instance = comp, \RF|Mux105~7 , RF|Mux105~7, dual_issue_processor, 1
instance = comp, \RF|Mux105~8 , RF|Mux105~8, dual_issue_processor, 1
instance = comp, \RF|Mux105~9 , RF|Mux105~9, dual_issue_processor, 1
instance = comp, \RF|Mux105~14 , RF|Mux105~14, dual_issue_processor, 1
instance = comp, \RF|Mux105~15 , RF|Mux105~15, dual_issue_processor, 1
instance = comp, \RF|Mux105~12 , RF|Mux105~12, dual_issue_processor, 1
instance = comp, \RF|Mux105~13 , RF|Mux105~13, dual_issue_processor, 1
instance = comp, \RF|Mux105~16 , RF|Mux105~16, dual_issue_processor, 1
instance = comp, \RF|Mux105~17 , RF|Mux105~17, dual_issue_processor, 1
instance = comp, \RF|Mux105~18 , RF|Mux105~18, dual_issue_processor, 1
instance = comp, \RF|Mux105~10 , RF|Mux105~10, dual_issue_processor, 1
instance = comp, \RF|Mux105~11 , RF|Mux105~11, dual_issue_processor, 1
instance = comp, \RF|Mux105~19 , RF|Mux105~19, dual_issue_processor, 1
instance = comp, \RF|Mux105~20 , RF|Mux105~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[22] , ID_EX_INST2_PIPE|readData2_EX_inst2[22], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux9~0 , Forward_B_inst2|Mux9~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux9~1 , Forward_B_inst2|Mux9~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~86 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~86, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[22] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[22], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[23] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[23], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~87 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~87, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[23] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[23], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a22 , DM|altsyncram_component|auto_generated|ram_block1a22, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux9~0 , WRITE_BACK_MUX_INST2|Mux9~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[22] , MEM_WB_INST2_PIPE|writeData_inst2_WB[22], dual_issue_processor, 1
instance = comp, \RF|registers[28][22]_NEW802 , RF|registers[28][22]_NEW802, dual_issue_processor, 1
instance = comp, \RF|registers[28][22] , RF|registers[28][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~4 , RF|Mux9~4, dual_issue_processor, 1
instance = comp, \RF|Mux9~5 , RF|Mux9~5, dual_issue_processor, 1
instance = comp, \RF|Mux9~2 , RF|Mux9~2, dual_issue_processor, 1
instance = comp, \RF|Mux9~3 , RF|Mux9~3, dual_issue_processor, 1
instance = comp, \RF|Mux9~6 , RF|Mux9~6, dual_issue_processor, 1
instance = comp, \RF|Mux9~0 , RF|Mux9~0, dual_issue_processor, 1
instance = comp, \RF|Mux9~1 , RF|Mux9~1, dual_issue_processor, 1
instance = comp, \RF|Mux9~7 , RF|Mux9~7, dual_issue_processor, 1
instance = comp, \RF|Mux9~8 , RF|Mux9~8, dual_issue_processor, 1
instance = comp, \RF|Mux9~9 , RF|Mux9~9, dual_issue_processor, 1
instance = comp, \RF|Mux9~10 , RF|Mux9~10, dual_issue_processor, 1
instance = comp, \RF|Mux9~11 , RF|Mux9~11, dual_issue_processor, 1
instance = comp, \RF|Mux9~17 , RF|Mux9~17, dual_issue_processor, 1
instance = comp, \RF|Mux9~18 , RF|Mux9~18, dual_issue_processor, 1
instance = comp, \RF|Mux9~12 , RF|Mux9~12, dual_issue_processor, 1
instance = comp, \RF|Mux9~13 , RF|Mux9~13, dual_issue_processor, 1
instance = comp, \RF|Mux9~14 , RF|Mux9~14, dual_issue_processor, 1
instance = comp, \RF|Mux9~15 , RF|Mux9~15, dual_issue_processor, 1
instance = comp, \RF|Mux9~16 , RF|Mux9~16, dual_issue_processor, 1
instance = comp, \RF|Mux9~19 , RF|Mux9~19, dual_issue_processor, 1
instance = comp, \RF|Mux9~20 , RF|Mux9~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[22] , ID_EX_INST1_PIPE|readData1_EX_inst1[22], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux9~0 , Forward_A_inst1|Mux9~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux9~1 , Forward_A_inst1|Mux9~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux9~2 , Forward_A_inst1|Mux9~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~4 , ALU_1|Mux9~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~31 , ALU_1|ShiftLeft0~31, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~5 , ALU_1|Mux9~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~6 , ALU_1|Mux9~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~5 , ALU_1|Mux8~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~152 , ALU_1|ShiftRight0~152, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~133 , ALU_1|ShiftRight0~133, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~0 , ALU_1|Mux9~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~1 , ALU_1|Mux9~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~2 , ALU_1|Mux9~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~3 , ALU_1|Mux9~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~7 , ALU_1|Mux9~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[22] , EX_MEM_INST1_PIPE|AluOutMem_inst1[22], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux9~0 , WRITE_BACK_MUX_INST1|Mux9~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[22] , MEM_WB_INST1_PIPE|writeData_inst1_WB[22], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux9~2 , Forward_B_inst2|Mux9~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[22]~63 , Final_Alu_inst2_B_Src|out[22]~63, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~46 , ALU_2|Add1~46, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~48 , ALU_2|Add1~48, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~50 , ALU_2|Add1~50, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~1 , ALU_2|Mux5~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~162 , ALU_2|ShiftRight0~162, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~107 , ALU_2|ShiftRight0~107, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~165 , EX_MEM_INST2_PIPE|AluOutMem_inst2~165, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~39 , ALU_2|ShiftLeft0~39, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~40 , ALU_2|ShiftLeft0~40, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~106 , ALU_2|ShiftLeft0~106, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~76 , ALU_2|ShiftLeft0~76, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~107 , ALU_2|ShiftLeft0~107, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~166 , EX_MEM_INST2_PIPE|AluOutMem_inst2~166, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~167 , EX_MEM_INST2_PIPE|AluOutMem_inst2~167, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~168 , EX_MEM_INST2_PIPE|AluOutMem_inst2~168, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~169 , EX_MEM_INST2_PIPE|AluOutMem_inst2~169, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[26] , EX_MEM_INST2_PIPE|AluOutMem_inst2[26], dual_issue_processor, 1
instance = comp, \RF|Mux37~17 , RF|Mux37~17, dual_issue_processor, 1
instance = comp, \RF|Mux37~18 , RF|Mux37~18, dual_issue_processor, 1
instance = comp, \RF|Mux37~10 , RF|Mux37~10, dual_issue_processor, 1
instance = comp, \RF|Mux37~11 , RF|Mux37~11, dual_issue_processor, 1
instance = comp, \RF|Mux37~14 , RF|Mux37~14, dual_issue_processor, 1
instance = comp, \RF|Mux37~15 , RF|Mux37~15, dual_issue_processor, 1
instance = comp, \RF|Mux37~12 , RF|Mux37~12, dual_issue_processor, 1
instance = comp, \RF|Mux37~13 , RF|Mux37~13, dual_issue_processor, 1
instance = comp, \RF|Mux37~16 , RF|Mux37~16, dual_issue_processor, 1
instance = comp, \RF|Mux37~19 , RF|Mux37~19, dual_issue_processor, 1
instance = comp, \RF|Mux37~0 , RF|Mux37~0, dual_issue_processor, 1
instance = comp, \RF|Mux37~1 , RF|Mux37~1, dual_issue_processor, 1
instance = comp, \RF|Mux37~2 , RF|Mux37~2, dual_issue_processor, 1
instance = comp, \RF|Mux37~3 , RF|Mux37~3, dual_issue_processor, 1
instance = comp, \RF|Mux37~4 , RF|Mux37~4, dual_issue_processor, 1
instance = comp, \RF|Mux37~5 , RF|Mux37~5, dual_issue_processor, 1
instance = comp, \RF|Mux37~6 , RF|Mux37~6, dual_issue_processor, 1
instance = comp, \RF|Mux37~7 , RF|Mux37~7, dual_issue_processor, 1
instance = comp, \RF|Mux37~8 , RF|Mux37~8, dual_issue_processor, 1
instance = comp, \RF|Mux37~9 , RF|Mux37~9, dual_issue_processor, 1
instance = comp, \RF|Mux37~20 , RF|Mux37~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[26] , ID_EX_INST1_PIPE|readData2_EX_inst1[26], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux5~0 , Forward_B_inst1|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux5~1 , Forward_B_inst1|Mux5~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux5~2 , Forward_B_inst1|Mux5~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~74 , ALU_1|ShiftRight0~74, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~73 , ALU_1|ShiftRight0~73, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~75 , ALU_1|ShiftRight0~75, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~80 , ALU_1|ShiftRight0~80, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~79 , ALU_1|ShiftRight0~79, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~81 , ALU_1|ShiftRight0~81, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~127 , ALU_1|ShiftRight0~127, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~12 , ALU_1|Mux18~12, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~82 , ALU_1|ShiftRight0~82, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~83 , ALU_1|ShiftRight0~83, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~84 , ALU_1|ShiftRight0~84, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~150 , ALU_1|ShiftRight0~150, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~60 , ALU_1|ShiftRight0~60, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~59 , ALU_1|ShiftRight0~59, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~61 , ALU_1|ShiftRight0~61, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~124 , ALU_1|ShiftRight0~124, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~6 , ALU_1|Mux18~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~7 , ALU_1|Mux18~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~8 , ALU_1|Mux18~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~9 , ALU_1|Mux18~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~10 , ALU_1|Mux18~10, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~4 , ALU_1|Mux18~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~5 , ALU_1|Mux18~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~11 , ALU_1|Mux18~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[13] , EX_MEM_INST1_PIPE|AluOutMem_inst1[13], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux18~0 , WRITE_BACK_MUX_INST1|Mux18~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[13] , MEM_WB_INST1_PIPE|writeData_inst1_WB[13], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux18~2 , Forward_B_inst2|Mux18~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[13]~29 , Final_Alu_inst2_B_Src|out[13]~29, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~0 , ALU_2|Mux17~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~1 , ALU_2|Mux17~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~174 , ALU_2|ShiftRight0~174, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~68 , ALU_2|ShiftRight0~68, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~143 , ALU_2|ShiftRight0~143, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~97 , ALU_2|ShiftRight0~97, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~98 , ALU_2|ShiftRight0~98, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~144 , ALU_2|ShiftRight0~144, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~156 , ALU_2|ShiftRight0~156, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~108 , EX_MEM_INST2_PIPE|AluOutMem_inst2~108, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~106 , EX_MEM_INST2_PIPE|AluOutMem_inst2~106, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~107 , EX_MEM_INST2_PIPE|AluOutMem_inst2~107, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~109 , EX_MEM_INST2_PIPE|AluOutMem_inst2~109, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[14] , EX_MEM_INST2_PIPE|AluOutMem_inst2[14], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux17~0 , WRITE_BACK_MUX_INST2|Mux17~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[14] , MEM_WB_INST2_PIPE|writeData_inst2_WB[14], dual_issue_processor, 1
instance = comp, \RF|Mux113~17 , RF|Mux113~17, dual_issue_processor, 1
instance = comp, \RF|Mux113~18 , RF|Mux113~18, dual_issue_processor, 1
instance = comp, \RF|Mux113~10 , RF|Mux113~10, dual_issue_processor, 1
instance = comp, \RF|Mux113~11 , RF|Mux113~11, dual_issue_processor, 1
instance = comp, \RF|Mux113~14 , RF|Mux113~14, dual_issue_processor, 1
instance = comp, \RF|Mux113~15 , RF|Mux113~15, dual_issue_processor, 1
instance = comp, \RF|Mux113~12 , RF|Mux113~12, dual_issue_processor, 1
instance = comp, \RF|Mux113~13 , RF|Mux113~13, dual_issue_processor, 1
instance = comp, \RF|Mux113~16 , RF|Mux113~16, dual_issue_processor, 1
instance = comp, \RF|Mux113~19 , RF|Mux113~19, dual_issue_processor, 1
instance = comp, \RF|Mux113~7 , RF|Mux113~7, dual_issue_processor, 1
instance = comp, \RF|Mux113~8 , RF|Mux113~8, dual_issue_processor, 1
instance = comp, \RF|Mux113~0 , RF|Mux113~0, dual_issue_processor, 1
instance = comp, \RF|Mux113~1 , RF|Mux113~1, dual_issue_processor, 1
instance = comp, \RF|Mux113~4 , RF|Mux113~4, dual_issue_processor, 1
instance = comp, \RF|Mux113~5 , RF|Mux113~5, dual_issue_processor, 1
instance = comp, \RF|Mux113~2 , RF|Mux113~2, dual_issue_processor, 1
instance = comp, \RF|Mux113~3 , RF|Mux113~3, dual_issue_processor, 1
instance = comp, \RF|Mux113~6 , RF|Mux113~6, dual_issue_processor, 1
instance = comp, \RF|Mux113~9 , RF|Mux113~9, dual_issue_processor, 1
instance = comp, \RF|Mux113~20 , RF|Mux113~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[14] , ID_EX_INST2_PIPE|readData2_EX_inst2[14], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux17~0 , Forward_B_inst2|Mux17~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux17~1 , Forward_B_inst2|Mux17~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~78 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~78, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[14] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[14], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux17~0 , WRITE_BACK_MUX_INST1|Mux17~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[14] , MEM_WB_INST1_PIPE|writeData_inst1_WB[14], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux17~2 , Forward_B_inst2|Mux17~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[14]~28 , Final_Alu_inst2_B_Src|out[14]~28, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~68 , ALU_2|ShiftLeft0~68, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~70 , ALU_2|ShiftLeft0~70, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~87 , ALU_2|ShiftLeft0~87, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~88 , ALU_2|ShiftLeft0~88, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~130 , ALU_2|ShiftLeft0~130, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~89 , ALU_2|ShiftLeft0~89, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~0 , ALU_2|Mux10~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~134 , EX_MEM_INST2_PIPE|AluOutMem_inst2~134, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~136 , ALU_2|ShiftRight0~136, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~135 , EX_MEM_INST2_PIPE|AluOutMem_inst2~135, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~136 , EX_MEM_INST2_PIPE|AluOutMem_inst2~136, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~137 , EX_MEM_INST2_PIPE|AluOutMem_inst2~137, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~138 , EX_MEM_INST2_PIPE|AluOutMem_inst2~138, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~139 , EX_MEM_INST2_PIPE|AluOutMem_inst2~139, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~140 , EX_MEM_INST2_PIPE|AluOutMem_inst2~140, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[21] , EX_MEM_INST2_PIPE|AluOutMem_inst2[21], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~85 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~85, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[21] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[21], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a20 , DM|altsyncram_component|auto_generated|ram_block1a20, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux10~0 , WRITE_BACK_MUX_INST2|Mux10~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[21] , MEM_WB_INST2_PIPE|writeData_inst2_WB[21], dual_issue_processor, 1
instance = comp, \RF|Mux10~0 , RF|Mux10~0, dual_issue_processor, 1
instance = comp, \RF|Mux10~1 , RF|Mux10~1, dual_issue_processor, 1
instance = comp, \RF|Mux10~2 , RF|Mux10~2, dual_issue_processor, 1
instance = comp, \RF|Mux10~3 , RF|Mux10~3, dual_issue_processor, 1
instance = comp, \RF|Mux10~4 , RF|Mux10~4, dual_issue_processor, 1
instance = comp, \RF|Mux10~5 , RF|Mux10~5, dual_issue_processor, 1
instance = comp, \RF|Mux10~6 , RF|Mux10~6, dual_issue_processor, 1
instance = comp, \RF|Mux10~7 , RF|Mux10~7, dual_issue_processor, 1
instance = comp, \RF|Mux10~8 , RF|Mux10~8, dual_issue_processor, 1
instance = comp, \RF|Mux10~9 , RF|Mux10~9, dual_issue_processor, 1
instance = comp, \RF|Mux10~10 , RF|Mux10~10, dual_issue_processor, 1
instance = comp, \RF|Mux10~11 , RF|Mux10~11, dual_issue_processor, 1
instance = comp, \RF|Mux10~12 , RF|Mux10~12, dual_issue_processor, 1
instance = comp, \RF|Mux10~13 , RF|Mux10~13, dual_issue_processor, 1
instance = comp, \RF|Mux10~14 , RF|Mux10~14, dual_issue_processor, 1
instance = comp, \RF|Mux10~15 , RF|Mux10~15, dual_issue_processor, 1
instance = comp, \RF|Mux10~16 , RF|Mux10~16, dual_issue_processor, 1
instance = comp, \RF|Mux10~17 , RF|Mux10~17, dual_issue_processor, 1
instance = comp, \RF|Mux10~18 , RF|Mux10~18, dual_issue_processor, 1
instance = comp, \RF|Mux10~19 , RF|Mux10~19, dual_issue_processor, 1
instance = comp, \RF|Mux10~20 , RF|Mux10~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[21] , ID_EX_INST1_PIPE|readData1_EX_inst1[21], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux10~0 , Forward_A_inst1|Mux10~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux10~1 , Forward_A_inst1|Mux10~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux10~2 , Forward_A_inst1|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~11 , ALU_1|Mux10~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~12 , ALU_1|Mux10~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~13 , ALU_1|Mux10~13, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~6 , ALU_1|Mux10~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~128 , ALU_1|ShiftRight0~128, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~7 , ALU_1|Mux10~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~8 , ALU_1|Mux10~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~15 , ALU_1|Mux10~15, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~9 , ALU_1|Mux10~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~10 , ALU_1|Mux10~10, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~14 , ALU_1|Mux10~14, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[21] , EX_MEM_INST1_PIPE|AluOutMem_inst1[21], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux10~0 , WRITE_BACK_MUX_INST1|Mux10~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[21] , MEM_WB_INST1_PIPE|writeData_inst1_WB[21], dual_issue_processor, 1
instance = comp, \RF|Mux42~17 , RF|Mux42~17, dual_issue_processor, 1
instance = comp, \RF|Mux42~18 , RF|Mux42~18, dual_issue_processor, 1
instance = comp, \RF|Mux42~10 , RF|Mux42~10, dual_issue_processor, 1
instance = comp, \RF|Mux42~11 , RF|Mux42~11, dual_issue_processor, 1
instance = comp, \RF|Mux42~14 , RF|Mux42~14, dual_issue_processor, 1
instance = comp, \RF|Mux42~15 , RF|Mux42~15, dual_issue_processor, 1
instance = comp, \RF|Mux42~12 , RF|Mux42~12, dual_issue_processor, 1
instance = comp, \RF|Mux42~13 , RF|Mux42~13, dual_issue_processor, 1
instance = comp, \RF|Mux42~16 , RF|Mux42~16, dual_issue_processor, 1
instance = comp, \RF|Mux42~19 , RF|Mux42~19, dual_issue_processor, 1
instance = comp, \RF|Mux42~7 , RF|Mux42~7, dual_issue_processor, 1
instance = comp, \RF|Mux42~8 , RF|Mux42~8, dual_issue_processor, 1
instance = comp, \RF|Mux42~0 , RF|Mux42~0, dual_issue_processor, 1
instance = comp, \RF|Mux42~1 , RF|Mux42~1, dual_issue_processor, 1
instance = comp, \RF|Mux42~2 , RF|Mux42~2, dual_issue_processor, 1
instance = comp, \RF|Mux42~3 , RF|Mux42~3, dual_issue_processor, 1
instance = comp, \RF|Mux42~4 , RF|Mux42~4, dual_issue_processor, 1
instance = comp, \RF|Mux42~5 , RF|Mux42~5, dual_issue_processor, 1
instance = comp, \RF|Mux42~6 , RF|Mux42~6, dual_issue_processor, 1
instance = comp, \RF|Mux42~9 , RF|Mux42~9, dual_issue_processor, 1
instance = comp, \RF|Mux42~20 , RF|Mux42~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[21] , ID_EX_INST1_PIPE|readData2_EX_inst1[21], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux10~0 , Forward_B_inst1|Mux10~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux10~1 , Forward_B_inst1|Mux10~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux10~2 , Forward_B_inst1|Mux10~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[21]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[21]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[21] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[21], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux11~0 , WRITE_BACK_MUX_INST2|Mux11~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[20] , MEM_WB_INST2_PIPE|writeData_inst2_WB[20], dual_issue_processor, 1
instance = comp, \RF|Mux75~12 , RF|Mux75~12, dual_issue_processor, 1
instance = comp, \RF|Mux75~13 , RF|Mux75~13, dual_issue_processor, 1
instance = comp, \RF|Mux75~14 , RF|Mux75~14, dual_issue_processor, 1
instance = comp, \RF|Mux75~15 , RF|Mux75~15, dual_issue_processor, 1
instance = comp, \RF|Mux75~16 , RF|Mux75~16, dual_issue_processor, 1
instance = comp, \RF|Mux75~17 , RF|Mux75~17, dual_issue_processor, 1
instance = comp, \RF|Mux75~18 , RF|Mux75~18, dual_issue_processor, 1
instance = comp, \RF|Mux75~10 , RF|Mux75~10, dual_issue_processor, 1
instance = comp, \RF|Mux75~11 , RF|Mux75~11, dual_issue_processor, 1
instance = comp, \RF|Mux75~19 , RF|Mux75~19, dual_issue_processor, 1
instance = comp, \RF|Mux75~7 , RF|Mux75~7, dual_issue_processor, 1
instance = comp, \RF|Mux75~8 , RF|Mux75~8, dual_issue_processor, 1
instance = comp, \RF|Mux75~0 , RF|Mux75~0, dual_issue_processor, 1
instance = comp, \RF|Mux75~1 , RF|Mux75~1, dual_issue_processor, 1
instance = comp, \RF|Mux75~2 , RF|Mux75~2, dual_issue_processor, 1
instance = comp, \RF|Mux75~3 , RF|Mux75~3, dual_issue_processor, 1
instance = comp, \RF|Mux75~4 , RF|Mux75~4, dual_issue_processor, 1
instance = comp, \RF|Mux75~5 , RF|Mux75~5, dual_issue_processor, 1
instance = comp, \RF|Mux75~6 , RF|Mux75~6, dual_issue_processor, 1
instance = comp, \RF|Mux75~9 , RF|Mux75~9, dual_issue_processor, 1
instance = comp, \RF|Mux75~20 , RF|Mux75~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[20] , ID_EX_INST2_PIPE|readData1_EX_inst2[20], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux11~0 , Forward_A_inst2|Mux11~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux11~1 , Forward_A_inst2|Mux11~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux11~2 , Forward_A_inst2|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~4 , ALU_2|Mux11~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~5 , ALU_2|Mux11~5, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~133 , ALU_2|ShiftRight0~133, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~1 , ALU_2|Mux11~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~2 , ALU_2|Mux11~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~132 , EX_MEM_INST2_PIPE|AluOutMem_inst2~132, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~3 , ALU_2|Mux11~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~133 , EX_MEM_INST2_PIPE|AluOutMem_inst2~133, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[20] , EX_MEM_INST2_PIPE|AluOutMem_inst2[20], dual_issue_processor, 1
instance = comp, \RF|Mux43~10 , RF|Mux43~10, dual_issue_processor, 1
instance = comp, \RF|Mux43~11 , RF|Mux43~11, dual_issue_processor, 1
instance = comp, \RF|Mux43~12 , RF|Mux43~12, dual_issue_processor, 1
instance = comp, \RF|Mux43~13 , RF|Mux43~13, dual_issue_processor, 1
instance = comp, \RF|Mux43~14 , RF|Mux43~14, dual_issue_processor, 1
instance = comp, \RF|Mux43~15 , RF|Mux43~15, dual_issue_processor, 1
instance = comp, \RF|Mux43~16 , RF|Mux43~16, dual_issue_processor, 1
instance = comp, \RF|Mux43~17 , RF|Mux43~17, dual_issue_processor, 1
instance = comp, \RF|Mux43~18 , RF|Mux43~18, dual_issue_processor, 1
instance = comp, \RF|Mux43~19 , RF|Mux43~19, dual_issue_processor, 1
instance = comp, \RF|Mux43~0 , RF|Mux43~0, dual_issue_processor, 1
instance = comp, \RF|Mux43~1 , RF|Mux43~1, dual_issue_processor, 1
instance = comp, \RF|Mux43~4 , RF|Mux43~4, dual_issue_processor, 1
instance = comp, \RF|Mux43~5 , RF|Mux43~5, dual_issue_processor, 1
instance = comp, \RF|Mux43~2 , RF|Mux43~2, dual_issue_processor, 1
instance = comp, \RF|Mux43~3 , RF|Mux43~3, dual_issue_processor, 1
instance = comp, \RF|Mux43~6 , RF|Mux43~6, dual_issue_processor, 1
instance = comp, \RF|Mux43~7 , RF|Mux43~7, dual_issue_processor, 1
instance = comp, \RF|Mux43~8 , RF|Mux43~8, dual_issue_processor, 1
instance = comp, \RF|Mux43~9 , RF|Mux43~9, dual_issue_processor, 1
instance = comp, \RF|Mux43~20 , RF|Mux43~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[20] , ID_EX_INST1_PIPE|readData2_EX_inst1[20], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux11~0 , Forward_B_inst1|Mux11~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux11~1 , Forward_B_inst1|Mux11~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux11~2 , Forward_B_inst1|Mux11~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[20]~24 , Final_Alu_inst1_B_Src|out[20]~24, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~3 , ALU_1|Mux11~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~0 , ALU_1|Mux11~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~1 , ALU_1|Mux11~1, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~122 , ALU_1|ShiftRight0~122, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~2 , ALU_1|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~4 , ALU_1|Mux11~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~5 , ALU_1|Mux11~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~6 , ALU_1|Mux11~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[20] , EX_MEM_INST1_PIPE|AluOutMem_inst1[20], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux11~0 , WRITE_BACK_MUX_INST1|Mux11~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[20] , MEM_WB_INST1_PIPE|writeData_inst1_WB[20], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux11~2 , Forward_B_inst2|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~93 , ALU_2|ShiftRight0~93, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~125 , ALU_2|ShiftRight0~125, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~169 , ALU_2|ShiftRight0~169, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~149 , ALU_2|ShiftRight0~149, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~157 , ALU_2|ShiftRight0~157, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~124 , ALU_2|ShiftRight0~124, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~151 , ALU_2|ShiftRight0~151, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~175 , ALU_2|ShiftRight0~175, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~215 , EX_MEM_INST2_PIPE|AluOutMem_inst2~215, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~110 , EX_MEM_INST2_PIPE|AluOutMem_inst2~110, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~42 , ALU_2|ShiftLeft0~42, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~58 , ALU_2|ShiftLeft0~58, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~57 , ALU_2|ShiftLeft0~57, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~59 , ALU_2|ShiftLeft0~59, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~60 , ALU_2|ShiftLeft0~60, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~111 , EX_MEM_INST2_PIPE|AluOutMem_inst2~111, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~0 , ALU_2|Mux16~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~1 , ALU_2|Mux16~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~2 , ALU_2|Mux16~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~112 , EX_MEM_INST2_PIPE|AluOutMem_inst2~112, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[15] , EX_MEM_INST2_PIPE|AluOutMem_inst2[15], dual_issue_processor, 1
instance = comp, \RF|Mux48~17 , RF|Mux48~17, dual_issue_processor, 1
instance = comp, \RF|Mux48~18 , RF|Mux48~18, dual_issue_processor, 1
instance = comp, \RF|Mux48~14 , RF|Mux48~14, dual_issue_processor, 1
instance = comp, \RF|Mux48~15 , RF|Mux48~15, dual_issue_processor, 1
instance = comp, \RF|Mux48~12 , RF|Mux48~12, dual_issue_processor, 1
instance = comp, \RF|Mux48~13 , RF|Mux48~13, dual_issue_processor, 1
instance = comp, \RF|Mux48~16 , RF|Mux48~16, dual_issue_processor, 1
instance = comp, \RF|Mux48~10 , RF|Mux48~10, dual_issue_processor, 1
instance = comp, \RF|Mux48~11 , RF|Mux48~11, dual_issue_processor, 1
instance = comp, \RF|Mux48~19 , RF|Mux48~19, dual_issue_processor, 1
instance = comp, \RF|Mux48~0 , RF|Mux48~0, dual_issue_processor, 1
instance = comp, \RF|Mux48~1 , RF|Mux48~1, dual_issue_processor, 1
instance = comp, \RF|Mux48~7 , RF|Mux48~7, dual_issue_processor, 1
instance = comp, \RF|Mux48~8 , RF|Mux48~8, dual_issue_processor, 1
instance = comp, \RF|Mux48~2 , RF|Mux48~2, dual_issue_processor, 1
instance = comp, \RF|Mux48~3 , RF|Mux48~3, dual_issue_processor, 1
instance = comp, \RF|Mux48~4 , RF|Mux48~4, dual_issue_processor, 1
instance = comp, \RF|Mux48~5 , RF|Mux48~5, dual_issue_processor, 1
instance = comp, \RF|Mux48~6 , RF|Mux48~6, dual_issue_processor, 1
instance = comp, \RF|Mux48~9 , RF|Mux48~9, dual_issue_processor, 1
instance = comp, \RF|Mux48~20 , RF|Mux48~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[15] , ID_EX_INST1_PIPE|readData2_EX_inst1[15], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux16~0 , Forward_B_inst1|Mux16~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux16~1 , Forward_B_inst1|Mux16~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux16~2 , Forward_B_inst1|Mux16~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~8 , ALU_1|Mux16~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~9 , ALU_1|Mux16~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~10 , ALU_1|Mux16~10, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[31]~54 , Final_Alu_inst1_B_Src|out[31]~54, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~154 , ALU_1|ShiftRight0~154, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~115 , ALU_1|ShiftRight0~115, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~153 , ALU_1|ShiftRight0~153, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~102 , ALU_1|ShiftRight0~102, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~103 , ALU_1|ShiftRight0~103, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~135 , ALU_1|ShiftRight0~135, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~6 , ALU_1|Mux16~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~111 , ALU_1|ShiftRight0~111, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~112 , ALU_1|ShiftRight0~112, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~114 , ALU_1|ShiftRight0~114, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~137 , ALU_1|ShiftRight0~137, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~12 , ALU_1|Mux16~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~7 , ALU_1|Mux16~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~4 , ALU_1|Mux16~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~17 , ALU_1|ShiftLeft0~17, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~29 , ALU_1|ShiftLeft0~29, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~30 , ALU_1|ShiftLeft0~30, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~61 , ALU_1|ShiftLeft0~61, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~45 , ALU_1|ShiftLeft0~45, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~62 , ALU_1|ShiftLeft0~62, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~63 , ALU_1|ShiftLeft0~63, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~5 , ALU_1|Mux16~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~11 , ALU_1|Mux16~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[15] , EX_MEM_INST1_PIPE|AluOutMem_inst1[15], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux16~0 , WRITE_BACK_MUX_INST1|Mux16~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[15] , MEM_WB_INST1_PIPE|writeData_inst1_WB[15], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux16~2 , Forward_B_inst2|Mux16~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[15]~27 , Final_Alu_inst2_B_Src|out[15]~27, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~62 , ALU_2|ShiftLeft0~62, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~63 , ALU_2|ShiftLeft0~63, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~64 , ALU_2|ShiftLeft0~64, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~61 , ALU_2|ShiftLeft0~61, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~65 , ALU_2|ShiftLeft0~65, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~66 , ALU_2|ShiftLeft0~66, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~115 , EX_MEM_INST2_PIPE|AluOutMem_inst2~115, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~65 , ALU_2|ShiftRight0~65, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~66 , ALU_2|ShiftRight0~66, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~67 , ALU_2|ShiftRight0~67, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~158 , ALU_2|ShiftRight0~158, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~0 , ALU_2|Mux15~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~1 , ALU_2|Mux15~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~114 , EX_MEM_INST2_PIPE|AluOutMem_inst2~114, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~116 , EX_MEM_INST2_PIPE|AluOutMem_inst2~116, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~117 , EX_MEM_INST2_PIPE|AluOutMem_inst2~117, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[16] , EX_MEM_INST2_PIPE|AluOutMem_inst2[16], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~80 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~80, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[16] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[16], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[17] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[17], dual_issue_processor, 1
instance = comp, \RF|Mux110~12 , RF|Mux110~12, dual_issue_processor, 1
instance = comp, \RF|Mux110~13 , RF|Mux110~13, dual_issue_processor, 1
instance = comp, \RF|Mux110~14 , RF|Mux110~14, dual_issue_processor, 1
instance = comp, \RF|Mux110~15 , RF|Mux110~15, dual_issue_processor, 1
instance = comp, \RF|Mux110~16 , RF|Mux110~16, dual_issue_processor, 1
instance = comp, \RF|Mux110~10 , RF|Mux110~10, dual_issue_processor, 1
instance = comp, \RF|Mux110~11 , RF|Mux110~11, dual_issue_processor, 1
instance = comp, \RF|Mux110~17 , RF|Mux110~17, dual_issue_processor, 1
instance = comp, \RF|Mux110~18 , RF|Mux110~18, dual_issue_processor, 1
instance = comp, \RF|Mux110~19 , RF|Mux110~19, dual_issue_processor, 1
instance = comp, \RF|Mux110~7 , RF|Mux110~7, dual_issue_processor, 1
instance = comp, \RF|Mux110~8 , RF|Mux110~8, dual_issue_processor, 1
instance = comp, \RF|Mux110~4 , RF|Mux110~4, dual_issue_processor, 1
instance = comp, \RF|Mux110~5 , RF|Mux110~5, dual_issue_processor, 1
instance = comp, \RF|Mux110~2 , RF|Mux110~2, dual_issue_processor, 1
instance = comp, \RF|Mux110~3 , RF|Mux110~3, dual_issue_processor, 1
instance = comp, \RF|Mux110~6 , RF|Mux110~6, dual_issue_processor, 1
instance = comp, \RF|Mux110~0 , RF|Mux110~0, dual_issue_processor, 1
instance = comp, \RF|Mux110~1 , RF|Mux110~1, dual_issue_processor, 1
instance = comp, \RF|Mux110~9 , RF|Mux110~9, dual_issue_processor, 1
instance = comp, \RF|Mux110~20 , RF|Mux110~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[17] , ID_EX_INST2_PIPE|readData2_EX_inst2[17], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux14~0 , Forward_B_inst2|Mux14~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux14~1 , Forward_B_inst2|Mux14~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~81 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~81, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[17] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[17], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a16 , DM|altsyncram_component|auto_generated|ram_block1a16, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux15~0 , WRITE_BACK_MUX_INST2|Mux15~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[16] , MEM_WB_INST2_PIPE|writeData_inst2_WB[16], dual_issue_processor, 1
instance = comp, \RF|Mux15~17 , RF|Mux15~17, dual_issue_processor, 1
instance = comp, \RF|Mux15~18 , RF|Mux15~18, dual_issue_processor, 1
instance = comp, \RF|Mux15~10 , RF|Mux15~10, dual_issue_processor, 1
instance = comp, \RF|Mux15~11 , RF|Mux15~11, dual_issue_processor, 1
instance = comp, \RF|Mux15~12 , RF|Mux15~12, dual_issue_processor, 1
instance = comp, \RF|Mux15~13 , RF|Mux15~13, dual_issue_processor, 1
instance = comp, \RF|Mux15~14 , RF|Mux15~14, dual_issue_processor, 1
instance = comp, \RF|Mux15~15 , RF|Mux15~15, dual_issue_processor, 1
instance = comp, \RF|Mux15~16 , RF|Mux15~16, dual_issue_processor, 1
instance = comp, \RF|Mux15~19 , RF|Mux15~19, dual_issue_processor, 1
instance = comp, \RF|Mux15~2 , RF|Mux15~2, dual_issue_processor, 1
instance = comp, \RF|Mux15~3 , RF|Mux15~3, dual_issue_processor, 1
instance = comp, \RF|Mux15~4 , RF|Mux15~4, dual_issue_processor, 1
instance = comp, \RF|Mux15~5 , RF|Mux15~5, dual_issue_processor, 1
instance = comp, \RF|Mux15~6 , RF|Mux15~6, dual_issue_processor, 1
instance = comp, \RF|Mux15~0 , RF|Mux15~0, dual_issue_processor, 1
instance = comp, \RF|Mux15~1 , RF|Mux15~1, dual_issue_processor, 1
instance = comp, \RF|Mux15~7 , RF|Mux15~7, dual_issue_processor, 1
instance = comp, \RF|Mux15~8 , RF|Mux15~8, dual_issue_processor, 1
instance = comp, \RF|Mux15~9 , RF|Mux15~9, dual_issue_processor, 1
instance = comp, \RF|Mux15~20 , RF|Mux15~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[16] , ID_EX_INST1_PIPE|readData1_EX_inst1[16], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux15~0 , Forward_A_inst1|Mux15~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux15~1 , Forward_A_inst1|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux15~2 , Forward_A_inst1|Mux15~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~4 , ALU_1|Mux15~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~0 , ALU_1|Mux15~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~1 , ALU_1|Mux15~1, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~44 , ALU_1|ShiftRight0~44, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~45 , ALU_1|ShiftRight0~45, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~46 , ALU_1|ShiftRight0~46, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~47 , ALU_1|ShiftRight0~47, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~48 , ALU_1|ShiftRight0~48, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~139 , ALU_1|ShiftRight0~139, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~2 , ALU_1|Mux15~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~130 , ALU_1|ShiftLeft0~130, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~67 , ALU_1|ShiftLeft0~67, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~64 , ALU_1|ShiftLeft0~64, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~68 , ALU_1|ShiftLeft0~68, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~3 , ALU_1|Mux15~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~5 , ALU_1|Mux15~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[16] , EX_MEM_INST1_PIPE|AluOutMem_inst1[16], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux15~0 , WRITE_BACK_MUX_INST1|Mux15~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[16] , MEM_WB_INST1_PIPE|writeData_inst1_WB[16], dual_issue_processor, 1
instance = comp, \RF|Mux47~12 , RF|Mux47~12, dual_issue_processor, 1
instance = comp, \RF|Mux47~13 , RF|Mux47~13, dual_issue_processor, 1
instance = comp, \RF|Mux47~14 , RF|Mux47~14, dual_issue_processor, 1
instance = comp, \RF|Mux47~15 , RF|Mux47~15, dual_issue_processor, 1
instance = comp, \RF|Mux47~16 , RF|Mux47~16, dual_issue_processor, 1
instance = comp, \RF|Mux47~17 , RF|Mux47~17, dual_issue_processor, 1
instance = comp, \RF|Mux47~18 , RF|Mux47~18, dual_issue_processor, 1
instance = comp, \RF|Mux47~10 , RF|Mux47~10, dual_issue_processor, 1
instance = comp, \RF|Mux47~11 , RF|Mux47~11, dual_issue_processor, 1
instance = comp, \RF|Mux47~19 , RF|Mux47~19, dual_issue_processor, 1
instance = comp, \RF|Mux47~4 , RF|Mux47~4, dual_issue_processor, 1
instance = comp, \RF|Mux47~5 , RF|Mux47~5, dual_issue_processor, 1
instance = comp, \RF|Mux47~2 , RF|Mux47~2, dual_issue_processor, 1
instance = comp, \RF|Mux47~3 , RF|Mux47~3, dual_issue_processor, 1
instance = comp, \RF|Mux47~6 , RF|Mux47~6, dual_issue_processor, 1
instance = comp, \RF|Mux47~7 , RF|Mux47~7, dual_issue_processor, 1
instance = comp, \RF|Mux47~8 , RF|Mux47~8, dual_issue_processor, 1
instance = comp, \RF|Mux47~0 , RF|Mux47~0, dual_issue_processor, 1
instance = comp, \RF|Mux47~1 , RF|Mux47~1, dual_issue_processor, 1
instance = comp, \RF|Mux47~9 , RF|Mux47~9, dual_issue_processor, 1
instance = comp, \RF|Mux47~20 , RF|Mux47~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[16] , ID_EX_INST1_PIPE|readData2_EX_inst1[16], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux15~0 , Forward_B_inst1|Mux15~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux15~1 , Forward_B_inst1|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux15~2 , Forward_B_inst1|Mux15~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[16] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[16], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux14~0 , WRITE_BACK_MUX_INST2|Mux14~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[17] , MEM_WB_INST2_PIPE|writeData_inst2_WB[17], dual_issue_processor, 1
instance = comp, \RF|Mux14~7 , RF|Mux14~7, dual_issue_processor, 1
instance = comp, \RF|Mux14~8 , RF|Mux14~8, dual_issue_processor, 1
instance = comp, \RF|Mux14~4 , RF|Mux14~4, dual_issue_processor, 1
instance = comp, \RF|Mux14~5 , RF|Mux14~5, dual_issue_processor, 1
instance = comp, \RF|Mux14~2 , RF|Mux14~2, dual_issue_processor, 1
instance = comp, \RF|Mux14~3 , RF|Mux14~3, dual_issue_processor, 1
instance = comp, \RF|Mux14~6 , RF|Mux14~6, dual_issue_processor, 1
instance = comp, \RF|Mux14~0 , RF|Mux14~0, dual_issue_processor, 1
instance = comp, \RF|Mux14~1 , RF|Mux14~1, dual_issue_processor, 1
instance = comp, \RF|Mux14~9 , RF|Mux14~9, dual_issue_processor, 1
instance = comp, \RF|Mux14~17 , RF|Mux14~17, dual_issue_processor, 1
instance = comp, \RF|Mux14~18 , RF|Mux14~18, dual_issue_processor, 1
instance = comp, \RF|Mux14~10 , RF|Mux14~10, dual_issue_processor, 1
instance = comp, \RF|Mux14~11 , RF|Mux14~11, dual_issue_processor, 1
instance = comp, \RF|Mux14~12 , RF|Mux14~12, dual_issue_processor, 1
instance = comp, \RF|Mux14~13 , RF|Mux14~13, dual_issue_processor, 1
instance = comp, \RF|Mux14~14 , RF|Mux14~14, dual_issue_processor, 1
instance = comp, \RF|Mux14~15 , RF|Mux14~15, dual_issue_processor, 1
instance = comp, \RF|Mux14~16 , RF|Mux14~16, dual_issue_processor, 1
instance = comp, \RF|Mux14~19 , RF|Mux14~19, dual_issue_processor, 1
instance = comp, \RF|Mux14~20 , RF|Mux14~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[17] , ID_EX_INST1_PIPE|readData1_EX_inst1[17], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux14~0 , Forward_A_inst1|Mux14~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux14~1 , Forward_A_inst1|Mux14~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux14~2 , Forward_A_inst1|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~6 , ALU_1|Mux14~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~74 , ALU_1|ShiftLeft0~74, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~69 , ALU_1|ShiftLeft0~69, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~72 , ALU_1|ShiftLeft0~72, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~73 , ALU_1|ShiftLeft0~73, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~5 , ALU_1|Mux14~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~8 , ALU_1|Mux14~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~2 , ALU_1|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~3 , ALU_1|Mux14~3, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~85 , ALU_1|ShiftRight0~85, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~142 , ALU_1|ShiftRight0~142, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~140 , ALU_1|ShiftRight0~140, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~78 , ALU_1|ShiftRight0~78, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~86 , ALU_1|ShiftRight0~86, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~4 , ALU_1|Mux14~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~7 , ALU_1|Mux14~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[17] , EX_MEM_INST1_PIPE|AluOutMem_inst1[17], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux14~0 , WRITE_BACK_MUX_INST1|Mux14~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[17] , MEM_WB_INST1_PIPE|writeData_inst1_WB[17], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux14~2 , Forward_B_inst2|Mux14~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[17]~25 , Final_Alu_inst2_B_Src|out[17]~25, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~0 , ALU_2|Mux13~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~1 , ALU_2|Mux13~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~109 , ALU_2|ShiftRight0~109, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~110 , ALU_2|ShiftRight0~110, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~164 , ALU_2|ShiftRight0~164, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~111 , ALU_2|ShiftRight0~111, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~122 , EX_MEM_INST2_PIPE|AluOutMem_inst2~122, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~123 , EX_MEM_INST2_PIPE|AluOutMem_inst2~123, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~124 , EX_MEM_INST2_PIPE|AluOutMem_inst2~124, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~125 , EX_MEM_INST2_PIPE|AluOutMem_inst2~125, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~127 , EX_MEM_INST2_PIPE|AluOutMem_inst2~127, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[18] , EX_MEM_INST2_PIPE|AluOutMem_inst2[18], dual_issue_processor, 1
instance = comp, \RF|Mux45~0 , RF|Mux45~0, dual_issue_processor, 1
instance = comp, \RF|Mux45~1 , RF|Mux45~1, dual_issue_processor, 1
instance = comp, \RF|Mux45~7 , RF|Mux45~7, dual_issue_processor, 1
instance = comp, \RF|Mux45~8 , RF|Mux45~8, dual_issue_processor, 1
instance = comp, \RF|Mux45~4 , RF|Mux45~4, dual_issue_processor, 1
instance = comp, \RF|Mux45~5 , RF|Mux45~5, dual_issue_processor, 1
instance = comp, \RF|Mux45~2 , RF|Mux45~2, dual_issue_processor, 1
instance = comp, \RF|Mux45~3 , RF|Mux45~3, dual_issue_processor, 1
instance = comp, \RF|Mux45~6 , RF|Mux45~6, dual_issue_processor, 1
instance = comp, \RF|Mux45~9 , RF|Mux45~9, dual_issue_processor, 1
instance = comp, \RF|Mux45~14 , RF|Mux45~14, dual_issue_processor, 1
instance = comp, \RF|Mux45~15 , RF|Mux45~15, dual_issue_processor, 1
instance = comp, \RF|Mux45~12 , RF|Mux45~12, dual_issue_processor, 1
instance = comp, \RF|Mux45~13 , RF|Mux45~13, dual_issue_processor, 1
instance = comp, \RF|Mux45~16 , RF|Mux45~16, dual_issue_processor, 1
instance = comp, \RF|Mux45~17 , RF|Mux45~17, dual_issue_processor, 1
instance = comp, \RF|Mux45~18 , RF|Mux45~18, dual_issue_processor, 1
instance = comp, \RF|Mux45~10 , RF|Mux45~10, dual_issue_processor, 1
instance = comp, \RF|Mux45~11 , RF|Mux45~11, dual_issue_processor, 1
instance = comp, \RF|Mux45~19 , RF|Mux45~19, dual_issue_processor, 1
instance = comp, \RF|Mux45~20 , RF|Mux45~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[18] , ID_EX_INST1_PIPE|readData2_EX_inst1[18], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux13~0 , Forward_B_inst1|Mux13~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux13~1 , Forward_B_inst1|Mux13~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux13~2 , Forward_B_inst1|Mux13~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~97 , ALU_1|ShiftLeft0~97, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~96 , ALU_1|ShiftLeft0~96, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~80 , ALU_1|ShiftLeft0~80, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~9 , ALU_1|Mux8~9, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~111 , ALU_1|ShiftLeft0~111, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~126 , ALU_1|ShiftLeft0~126, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~127 , ALU_1|ShiftLeft0~127, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~128 , ALU_1|ShiftLeft0~128, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~129 , ALU_1|ShiftLeft0~129, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~2 , ALU_1|Mux0~2, dual_issue_processor, 1
instance = comp, \RF|registers[29][31]~979 , RF|registers[29][31]~979, dual_issue_processor, 1
instance = comp, \RF|registers[29][31]_NEW260 , RF|registers[29][31]_NEW260, dual_issue_processor, 1
instance = comp, \RF|registers[29][31] , RF|registers[29][31], dual_issue_processor, 1
instance = comp, \RF|registers[17][31]~978 , RF|registers[17][31]~978, dual_issue_processor, 1
instance = comp, \RF|registers[17][31]_NEW262 , RF|registers[17][31]_NEW262, dual_issue_processor, 1
instance = comp, \RF|registers[17][31] , RF|registers[17][31], dual_issue_processor, 1
instance = comp, \RF|registers[21][31]~977 , RF|registers[21][31]~977, dual_issue_processor, 1
instance = comp, \RF|registers[21][31]_NEW264 , RF|registers[21][31]_NEW264, dual_issue_processor, 1
instance = comp, \RF|registers[21][31] , RF|registers[21][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~0 , RF|Mux0~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][31]~976 , RF|registers[25][31]~976, dual_issue_processor, 1
instance = comp, \RF|registers[25][31]_NEW266 , RF|registers[25][31]_NEW266, dual_issue_processor, 1
instance = comp, \RF|registers[25][31] , RF|registers[25][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~1 , RF|Mux0~1, dual_issue_processor, 1
instance = comp, \RF|registers[18][31]~982 , RF|registers[18][31]~982, dual_issue_processor, 1
instance = comp, \RF|registers[18][31]_NEW254 , RF|registers[18][31]_NEW254, dual_issue_processor, 1
instance = comp, \RF|registers[18][31] , RF|registers[18][31], dual_issue_processor, 1
instance = comp, \RF|registers[26][31]~981 , RF|registers[26][31]~981, dual_issue_processor, 1
instance = comp, \RF|registers[26][31]_NEW256 , RF|registers[26][31]_NEW256, dual_issue_processor, 1
instance = comp, \RF|registers[26][31] , RF|registers[26][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~2 , RF|Mux0~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][31]~980 , RF|registers[22][31]~980, dual_issue_processor, 1
instance = comp, \RF|registers[22][31]_NEW258 , RF|registers[22][31]_NEW258, dual_issue_processor, 1
instance = comp, \RF|registers[22][31] , RF|registers[22][31], dual_issue_processor, 1
instance = comp, \RF|registers[30][31]~983 , RF|registers[30][31]~983, dual_issue_processor, 1
instance = comp, \RF|registers[30][31]_NEW252 , RF|registers[30][31]_NEW252, dual_issue_processor, 1
instance = comp, \RF|registers[30][31] , RF|registers[30][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~3 , RF|Mux0~3, dual_issue_processor, 1
instance = comp, \RF|registers[20][31]~984 , RF|registers[20][31]~984, dual_issue_processor, 1
instance = comp, \RF|registers[20][31]_NEW250 , RF|registers[20][31]_NEW250, dual_issue_processor, 1
instance = comp, \RF|registers[20][31] , RF|registers[20][31], dual_issue_processor, 1
instance = comp, \RF|registers[28][31]~987 , RF|registers[28][31]~987, dual_issue_processor, 1
instance = comp, \RF|registers[28][31]_NEW244 , RF|registers[28][31]_NEW244, dual_issue_processor, 1
instance = comp, \RF|registers[28][31] , RF|registers[28][31], dual_issue_processor, 1
instance = comp, \RF|registers[16][31]~986 , RF|registers[16][31]~986, dual_issue_processor, 1
instance = comp, \RF|registers[16][31]_NEW246 , RF|registers[16][31]_NEW246, dual_issue_processor, 1
instance = comp, \RF|registers[16][31] , RF|registers[16][31], dual_issue_processor, 1
instance = comp, \RF|registers[24][31]~985 , RF|registers[24][31]~985, dual_issue_processor, 1
instance = comp, \RF|registers[24][31]_NEW248 , RF|registers[24][31]_NEW248, dual_issue_processor, 1
instance = comp, \RF|registers[24][31] , RF|registers[24][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~4 , RF|Mux0~4, dual_issue_processor, 1
instance = comp, \RF|Mux0~5 , RF|Mux0~5, dual_issue_processor, 1
instance = comp, \RF|Mux0~6 , RF|Mux0~6, dual_issue_processor, 1
instance = comp, \RF|registers[27][31]~988 , RF|registers[27][31]~988, dual_issue_processor, 1
instance = comp, \RF|registers[27][31]_NEW242 , RF|registers[27][31]_NEW242, dual_issue_processor, 1
instance = comp, \RF|registers[27][31] , RF|registers[27][31], dual_issue_processor, 1
instance = comp, \RF|registers[31][31]~991 , RF|registers[31][31]~991, dual_issue_processor, 1
instance = comp, \RF|registers[31][31]_NEW236 , RF|registers[31][31]_NEW236, dual_issue_processor, 1
instance = comp, \RF|registers[31][31] , RF|registers[31][31], dual_issue_processor, 1
instance = comp, \RF|registers[19][31]~990 , RF|registers[19][31]~990, dual_issue_processor, 1
instance = comp, \RF|registers[19][31]_NEW238 , RF|registers[19][31]_NEW238, dual_issue_processor, 1
instance = comp, \RF|registers[19][31] , RF|registers[19][31], dual_issue_processor, 1
instance = comp, \RF|registers[23][31]~989 , RF|registers[23][31]~989, dual_issue_processor, 1
instance = comp, \RF|registers[23][31]_NEW240 , RF|registers[23][31]_NEW240, dual_issue_processor, 1
instance = comp, \RF|registers[23][31] , RF|registers[23][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~7 , RF|Mux0~7, dual_issue_processor, 1
instance = comp, \RF|Mux0~8 , RF|Mux0~8, dual_issue_processor, 1
instance = comp, \RF|Mux0~9 , RF|Mux0~9, dual_issue_processor, 1
instance = comp, \RF|registers[8][31]~963 , RF|registers[8][31]~963, dual_issue_processor, 1
instance = comp, \RF|registers[8][31]_NEW230 , RF|registers[8][31]_NEW230, dual_issue_processor, 1
instance = comp, \RF|registers[8][31] , RF|registers[8][31], dual_issue_processor, 1
instance = comp, \RF|registers[10][31]~962 , RF|registers[10][31]~962, dual_issue_processor, 1
instance = comp, \RF|registers[10][31]_NEW232 , RF|registers[10][31]_NEW232, dual_issue_processor, 1
instance = comp, \RF|registers[10][31] , RF|registers[10][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~10 , RF|Mux0~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][31]~961 , RF|registers[9][31]~961, dual_issue_processor, 1
instance = comp, \RF|registers[9][31]_NEW234 , RF|registers[9][31]_NEW234, dual_issue_processor, 1
instance = comp, \RF|registers[9][31] , RF|registers[9][31], dual_issue_processor, 1
instance = comp, \RF|registers[11][31]~964 , RF|registers[11][31]~964, dual_issue_processor, 1
instance = comp, \RF|registers[11][31]_NEW228 , RF|registers[11][31]_NEW228, dual_issue_processor, 1
instance = comp, \RF|registers[11][31] , RF|registers[11][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~11 , RF|Mux0~11, dual_issue_processor, 1
instance = comp, \RF|registers[12][31]~974 , RF|registers[12][31]~974, dual_issue_processor, 1
instance = comp, \RF|registers[12][31]_NEW208 , RF|registers[12][31]_NEW208, dual_issue_processor, 1
instance = comp, \RF|registers[12][31] , RF|registers[12][31], dual_issue_processor, 1
instance = comp, \RF|registers[13][31]~973 , RF|registers[13][31]~973, dual_issue_processor, 1
instance = comp, \RF|registers[13][31]_NEW210 , RF|registers[13][31]_NEW210, dual_issue_processor, 1
instance = comp, \RF|registers[13][31] , RF|registers[13][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~17 , RF|Mux0~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][31]~975 , RF|registers[15][31]~975, dual_issue_processor, 1
instance = comp, \RF|registers[15][31]_NEW206 , RF|registers[15][31]_NEW206, dual_issue_processor, 1
instance = comp, \RF|registers[15][31] , RF|registers[15][31], dual_issue_processor, 1
instance = comp, \RF|registers[14][31]~972 , RF|registers[14][31]~972, dual_issue_processor, 1
instance = comp, \RF|registers[14][31]_NEW212 , RF|registers[14][31]_NEW212, dual_issue_processor, 1
instance = comp, \RF|registers[14][31] , RF|registers[14][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~18 , RF|Mux0~18, dual_issue_processor, 1
instance = comp, \RF|registers[5][31]~966 , RF|registers[5][31]~966, dual_issue_processor, 1
instance = comp, \RF|registers[5][31]_NEW224 , RF|registers[5][31]_NEW224, dual_issue_processor, 1
instance = comp, \RF|registers[5][31] , RF|registers[5][31], dual_issue_processor, 1
instance = comp, \RF|registers[4][31]~967 , RF|registers[4][31]~967, dual_issue_processor, 1
instance = comp, \RF|registers[4][31]_NEW222 , RF|registers[4][31]_NEW222, dual_issue_processor, 1
instance = comp, \RF|registers[4][31] , RF|registers[4][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~12 , RF|Mux0~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][31]~968 , RF|registers[7][31]~968, dual_issue_processor, 1
instance = comp, \RF|registers[7][31]_NEW220 , RF|registers[7][31]_NEW220, dual_issue_processor, 1
instance = comp, \RF|registers[7][31] , RF|registers[7][31], dual_issue_processor, 1
instance = comp, \RF|registers[6][31]~965 , RF|registers[6][31]~965, dual_issue_processor, 1
instance = comp, \RF|registers[6][31]_NEW226 , RF|registers[6][31]_NEW226, dual_issue_processor, 1
instance = comp, \RF|registers[6][31] , RF|registers[6][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~13 , RF|Mux0~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][31]~969 , RF|registers[1][31]~969, dual_issue_processor, 1
instance = comp, \RF|registers[1][31]_NEW216 , RF|registers[1][31]_NEW216, dual_issue_processor, 1
instance = comp, \RF|registers[1][31] , RF|registers[1][31], dual_issue_processor, 1
instance = comp, \RF|registers[3][31]~971 , RF|registers[3][31]~971, dual_issue_processor, 1
instance = comp, \RF|registers[3][31]_NEW218 , RF|registers[3][31]_NEW218, dual_issue_processor, 1
instance = comp, \RF|registers[3][31] , RF|registers[3][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~14 , RF|Mux0~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][31]~970 , RF|registers[2][31]~970, dual_issue_processor, 1
instance = comp, \RF|registers[2][31]_NEW214 , RF|registers[2][31]_NEW214, dual_issue_processor, 1
instance = comp, \RF|registers[2][31] , RF|registers[2][31], dual_issue_processor, 1
instance = comp, \RF|Mux0~15 , RF|Mux0~15, dual_issue_processor, 1
instance = comp, \RF|Mux0~16 , RF|Mux0~16, dual_issue_processor, 1
instance = comp, \RF|Mux0~19 , RF|Mux0~19, dual_issue_processor, 1
instance = comp, \RF|Mux0~20 , RF|Mux0~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[31] , ID_EX_INST1_PIPE|readData1_EX_inst1[31], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux0~0 , Forward_A_inst1|Mux0~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux0~1 , Forward_A_inst1|Mux0~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux0~2 , Forward_A_inst1|Mux0~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~3 , ALU_1|Mux0~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~4 , ALU_1|Mux0~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~5 , ALU_1|Mux0~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~6 , ALU_1|Mux0~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~7 , ALU_1|Mux0~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~8 , ALU_1|Mux0~8, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~62 , ALU_1|Add1~62, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~62 , ALU_1|Add0~62, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~9 , ALU_1|Mux0~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~10 , ALU_1|Mux0~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[31] , EX_MEM_INST1_PIPE|AluOutMem_inst1[31], dual_issue_processor, 1
instance = comp, \RF|Mux96~17 , RF|Mux96~17, dual_issue_processor, 1
instance = comp, \RF|Mux96~18 , RF|Mux96~18, dual_issue_processor, 1
instance = comp, \RF|Mux96~10 , RF|Mux96~10, dual_issue_processor, 1
instance = comp, \RF|Mux96~11 , RF|Mux96~11, dual_issue_processor, 1
instance = comp, \RF|Mux96~12 , RF|Mux96~12, dual_issue_processor, 1
instance = comp, \RF|Mux96~13 , RF|Mux96~13, dual_issue_processor, 1
instance = comp, \RF|Mux96~14 , RF|Mux96~14, dual_issue_processor, 1
instance = comp, \RF|Mux96~15 , RF|Mux96~15, dual_issue_processor, 1
instance = comp, \RF|Mux96~16 , RF|Mux96~16, dual_issue_processor, 1
instance = comp, \RF|Mux96~19 , RF|Mux96~19, dual_issue_processor, 1
instance = comp, \RF|Mux96~7 , RF|Mux96~7, dual_issue_processor, 1
instance = comp, \RF|Mux96~8 , RF|Mux96~8, dual_issue_processor, 1
instance = comp, \RF|Mux96~0 , RF|Mux96~0, dual_issue_processor, 1
instance = comp, \RF|Mux96~1 , RF|Mux96~1, dual_issue_processor, 1
instance = comp, \RF|Mux96~2 , RF|Mux96~2, dual_issue_processor, 1
instance = comp, \RF|Mux96~3 , RF|Mux96~3, dual_issue_processor, 1
instance = comp, \RF|Mux96~4 , RF|Mux96~4, dual_issue_processor, 1
instance = comp, \RF|Mux96~5 , RF|Mux96~5, dual_issue_processor, 1
instance = comp, \RF|Mux96~6 , RF|Mux96~6, dual_issue_processor, 1
instance = comp, \RF|Mux96~9 , RF|Mux96~9, dual_issue_processor, 1
instance = comp, \RF|Mux96~20 , RF|Mux96~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[31] , ID_EX_INST2_PIPE|readData2_EX_inst2[31], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux0~0 , Forward_B_inst2|Mux0~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux0~1 , Forward_B_inst2|Mux0~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux0~2 , Forward_B_inst2|Mux0~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[31]~54 , Final_Alu_inst2_B_Src|out[31]~54, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~62 , ALU_2|Add0~62, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~62 , ALU_2|Add1~62, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~209 , EX_MEM_INST2_PIPE|AluOutMem_inst2~209, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~210 , EX_MEM_INST2_PIPE|AluOutMem_inst2~210, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~218 , EX_MEM_INST2_PIPE|AluOutMem_inst2~218, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~204 , EX_MEM_INST2_PIPE|AluOutMem_inst2~204, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~205 , EX_MEM_INST2_PIPE|AluOutMem_inst2~205, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~206 , EX_MEM_INST2_PIPE|AluOutMem_inst2~206, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~124 , ALU_2|ShiftLeft0~124, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~125 , ALU_2|ShiftLeft0~125, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~109 , ALU_2|ShiftLeft0~109, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~126 , ALU_2|ShiftLeft0~126, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~94 , ALU_2|ShiftLeft0~94, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~95 , ALU_2|ShiftLeft0~95, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~127 , ALU_2|ShiftLeft0~127, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~203 , EX_MEM_INST2_PIPE|AluOutMem_inst2~203, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~207 , EX_MEM_INST2_PIPE|AluOutMem_inst2~207, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~208 , EX_MEM_INST2_PIPE|AluOutMem_inst2~208, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~219 , EX_MEM_INST2_PIPE|AluOutMem_inst2~219, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[31] , EX_MEM_INST2_PIPE|AluOutMem_inst2[31], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux0~0 , WRITE_BACK_MUX_INST2|Mux0~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[31] , MEM_WB_INST2_PIPE|writeData_inst2_WB[31], dual_issue_processor, 1
instance = comp, \RF|Mux32~7 , RF|Mux32~7, dual_issue_processor, 1
instance = comp, \RF|Mux32~8 , RF|Mux32~8, dual_issue_processor, 1
instance = comp, \RF|Mux32~0 , RF|Mux32~0, dual_issue_processor, 1
instance = comp, \RF|Mux32~1 , RF|Mux32~1, dual_issue_processor, 1
instance = comp, \RF|Mux32~2 , RF|Mux32~2, dual_issue_processor, 1
instance = comp, \RF|Mux32~3 , RF|Mux32~3, dual_issue_processor, 1
instance = comp, \RF|Mux32~4 , RF|Mux32~4, dual_issue_processor, 1
instance = comp, \RF|Mux32~5 , RF|Mux32~5, dual_issue_processor, 1
instance = comp, \RF|Mux32~6 , RF|Mux32~6, dual_issue_processor, 1
instance = comp, \RF|Mux32~9 , RF|Mux32~9, dual_issue_processor, 1
instance = comp, \RF|Mux32~10 , RF|Mux32~10, dual_issue_processor, 1
instance = comp, \RF|Mux32~11 , RF|Mux32~11, dual_issue_processor, 1
instance = comp, \RF|Mux32~17 , RF|Mux32~17, dual_issue_processor, 1
instance = comp, \RF|Mux32~18 , RF|Mux32~18, dual_issue_processor, 1
instance = comp, \RF|Mux32~12 , RF|Mux32~12, dual_issue_processor, 1
instance = comp, \RF|Mux32~13 , RF|Mux32~13, dual_issue_processor, 1
instance = comp, \RF|Mux32~14 , RF|Mux32~14, dual_issue_processor, 1
instance = comp, \RF|Mux32~15 , RF|Mux32~15, dual_issue_processor, 1
instance = comp, \RF|Mux32~16 , RF|Mux32~16, dual_issue_processor, 1
instance = comp, \RF|Mux32~19 , RF|Mux32~19, dual_issue_processor, 1
instance = comp, \RF|Mux32~20 , RF|Mux32~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[31] , ID_EX_INST1_PIPE|readData2_EX_inst1[31], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux0~0 , Forward_B_inst1|Mux0~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux0~1 , Forward_B_inst1|Mux0~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux0~2 , Forward_B_inst1|Mux0~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~34 , ALU_1|ShiftRight0~34, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~144 , ALU_1|ShiftRight0~144, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~96 , ALU_1|ShiftRight0~96, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~143 , ALU_1|ShiftRight0~143, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~97 , ALU_1|ShiftRight0~97, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~0 , ALU_1|Mux5~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~1 , ALU_1|Mux5~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~2 , ALU_1|Mux5~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~4 , ALU_1|Mux5~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~108 , ALU_1|ShiftLeft0~108, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~109 , ALU_1|ShiftLeft0~109, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~3 , ALU_1|Mux5~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~5 , ALU_1|Mux5~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[26] , EX_MEM_INST1_PIPE|AluOutMem_inst1[26], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux5~0 , WRITE_BACK_MUX_INST1|Mux5~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[26] , MEM_WB_INST1_PIPE|writeData_inst1_WB[26], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux5~2 , Forward_B_inst2|Mux5~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~56 , ALU_2|ShiftRight0~56, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~58 , ALU_2|ShiftRight0~58, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~59 , ALU_2|ShiftRight0~59, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~171 , ALU_2|ShiftRight0~171, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~213 , EX_MEM_INST2_PIPE|AluOutMem_inst2~213, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~46 , ALU_2|ShiftRight0~46, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~47 , ALU_2|ShiftRight0~47, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~48 , ALU_2|ShiftRight0~48, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~49 , ALU_2|ShiftRight0~49, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~77 , EX_MEM_INST2_PIPE|AluOutMem_inst2~77, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~78 , EX_MEM_INST2_PIPE|AluOutMem_inst2~78, dual_issue_processor, 1
instance = comp, \RF|Mux94~17 , RF|Mux94~17, dual_issue_processor, 1
instance = comp, \RF|Mux94~18 , RF|Mux94~18, dual_issue_processor, 1
instance = comp, \RF|Mux94~10 , RF|Mux94~10, dual_issue_processor, 1
instance = comp, \RF|Mux94~11 , RF|Mux94~11, dual_issue_processor, 1
instance = comp, \RF|Mux94~14 , RF|Mux94~14, dual_issue_processor, 1
instance = comp, \RF|Mux94~15 , RF|Mux94~15, dual_issue_processor, 1
instance = comp, \RF|Mux94~12 , RF|Mux94~12, dual_issue_processor, 1
instance = comp, \RF|Mux94~13 , RF|Mux94~13, dual_issue_processor, 1
instance = comp, \RF|Mux94~16 , RF|Mux94~16, dual_issue_processor, 1
instance = comp, \RF|Mux94~19 , RF|Mux94~19, dual_issue_processor, 1
instance = comp, \RF|Mux94~0 , RF|Mux94~0, dual_issue_processor, 1
instance = comp, \RF|Mux94~1 , RF|Mux94~1, dual_issue_processor, 1
instance = comp, \RF|Mux94~7 , RF|Mux94~7, dual_issue_processor, 1
instance = comp, \RF|Mux94~8 , RF|Mux94~8, dual_issue_processor, 1
instance = comp, \RF|Mux94~4 , RF|Mux94~4, dual_issue_processor, 1
instance = comp, \RF|Mux94~5 , RF|Mux94~5, dual_issue_processor, 1
instance = comp, \RF|Mux94~2 , RF|Mux94~2, dual_issue_processor, 1
instance = comp, \RF|Mux94~3 , RF|Mux94~3, dual_issue_processor, 1
instance = comp, \RF|Mux94~6 , RF|Mux94~6, dual_issue_processor, 1
instance = comp, \RF|Mux94~9 , RF|Mux94~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~1 , ID_EX_INST2_PIPE|readData1_EX_inst2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[1] , ID_EX_INST2_PIPE|readData1_EX_inst2[1], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux30~2_RESYN2688 , Forward_A_inst2|Mux30~2_RESYN2688, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux30~2_RESYN2686 , Forward_A_inst2|Mux30~2_RESYN2686, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux30~2_RESYN2690 , Forward_A_inst2|Mux30~2_RESYN2690, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux30~2 , Forward_A_inst2|Mux30~2, dual_issue_processor, 1
instance = comp, \RF|Mux95~17 , RF|Mux95~17, dual_issue_processor, 1
instance = comp, \RF|Mux95~18 , RF|Mux95~18, dual_issue_processor, 1
instance = comp, \RF|Mux95~12 , RF|Mux95~12, dual_issue_processor, 1
instance = comp, \RF|Mux95~13 , RF|Mux95~13, dual_issue_processor, 1
instance = comp, \RF|Mux95~14 , RF|Mux95~14, dual_issue_processor, 1
instance = comp, \RF|Mux95~15 , RF|Mux95~15, dual_issue_processor, 1
instance = comp, \RF|Mux95~16 , RF|Mux95~16, dual_issue_processor, 1
instance = comp, \RF|Mux95~10 , RF|Mux95~10, dual_issue_processor, 1
instance = comp, \RF|Mux95~11 , RF|Mux95~11, dual_issue_processor, 1
instance = comp, \RF|Mux95~19 , RF|Mux95~19, dual_issue_processor, 1
instance = comp, \RF|Mux95~7 , RF|Mux95~7, dual_issue_processor, 1
instance = comp, \RF|Mux95~8 , RF|Mux95~8, dual_issue_processor, 1
instance = comp, \RF|Mux95~0 , RF|Mux95~0, dual_issue_processor, 1
instance = comp, \RF|Mux95~1 , RF|Mux95~1, dual_issue_processor, 1
instance = comp, \RF|Mux95~4 , RF|Mux95~4, dual_issue_processor, 1
instance = comp, \RF|Mux95~5 , RF|Mux95~5, dual_issue_processor, 1
instance = comp, \RF|Mux95~2 , RF|Mux95~2, dual_issue_processor, 1
instance = comp, \RF|Mux95~3 , RF|Mux95~3, dual_issue_processor, 1
instance = comp, \RF|Mux95~6 , RF|Mux95~6, dual_issue_processor, 1
instance = comp, \RF|Mux95~9 , RF|Mux95~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~0 , ID_EX_INST2_PIPE|readData1_EX_inst2~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~0 , Forward_A_inst2|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~0_NEW_REG2666 , Forward_A_inst2|Mux31~0_NEW_REG2666, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~1 , Forward_A_inst2|Mux31~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~2 , Forward_A_inst2|Mux31~2, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~3 , Forward_A_inst2|Mux31~3, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~0 , ALU_2|Add1~0, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~2 , ALU_2|Add1~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~4 , ALU_2|Add1~4, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~6 , ALU_2|Add1~6, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~8 , ALU_2|Add1~8, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~10 , ALU_2|Add1~10, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~12 , ALU_2|Add1~12, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~14 , ALU_2|Add1~14, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~16 , ALU_2|Add1~16, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~0 , ALU_2|Mux23~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~1 , ALU_2|Mux23~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~80 , EX_MEM_INST2_PIPE|AluOutMem_inst2~80, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~31 , ALU_2|ShiftLeft0~31, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~32 , ALU_2|ShiftLeft0~32, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~81 , EX_MEM_INST2_PIPE|AluOutMem_inst2~81, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~83 , EX_MEM_INST2_PIPE|AluOutMem_inst2~83, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[8] , EX_MEM_INST2_PIPE|AluOutMem_inst2[8], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~72 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~72, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[8] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[8], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[9]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[9]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[9] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[9], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~73 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~73, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[9] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[9], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a8 , DM|altsyncram_component|auto_generated|ram_block1a8, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux23~0 , WRITE_BACK_MUX_INST2|Mux23~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[8] , MEM_WB_INST2_PIPE|writeData_inst2_WB[8], dual_issue_processor, 1
instance = comp, \RF|registers[21][8]~263 , RF|registers[21][8]~263, dual_issue_processor, 1
instance = comp, \RF|registers[21][8]_NEW1692 , RF|registers[21][8]_NEW1692, dual_issue_processor, 1
instance = comp, \RF|registers[21][8] , RF|registers[21][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~0 , RF|Mux119~0, dual_issue_processor, 1
instance = comp, \RF|Mux119~1 , RF|Mux119~1, dual_issue_processor, 1
instance = comp, \RF|Mux119~4 , RF|Mux119~4, dual_issue_processor, 1
instance = comp, \RF|Mux119~5 , RF|Mux119~5, dual_issue_processor, 1
instance = comp, \RF|Mux119~2 , RF|Mux119~2, dual_issue_processor, 1
instance = comp, \RF|Mux119~3 , RF|Mux119~3, dual_issue_processor, 1
instance = comp, \RF|Mux119~6 , RF|Mux119~6, dual_issue_processor, 1
instance = comp, \RF|Mux119~7 , RF|Mux119~7, dual_issue_processor, 1
instance = comp, \RF|Mux119~8 , RF|Mux119~8, dual_issue_processor, 1
instance = comp, \RF|Mux119~9 , RF|Mux119~9, dual_issue_processor, 1
instance = comp, \RF|Mux119~17 , RF|Mux119~17, dual_issue_processor, 1
instance = comp, \RF|Mux119~18 , RF|Mux119~18, dual_issue_processor, 1
instance = comp, \RF|Mux119~10 , RF|Mux119~10, dual_issue_processor, 1
instance = comp, \RF|Mux119~11 , RF|Mux119~11, dual_issue_processor, 1
instance = comp, \RF|Mux119~12 , RF|Mux119~12, dual_issue_processor, 1
instance = comp, \RF|Mux119~13 , RF|Mux119~13, dual_issue_processor, 1
instance = comp, \RF|Mux119~14 , RF|Mux119~14, dual_issue_processor, 1
instance = comp, \RF|Mux119~15 , RF|Mux119~15, dual_issue_processor, 1
instance = comp, \RF|Mux119~16 , RF|Mux119~16, dual_issue_processor, 1
instance = comp, \RF|Mux119~19 , RF|Mux119~19, dual_issue_processor, 1
instance = comp, \RF|Mux119~20 , RF|Mux119~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[8] , ID_EX_INST2_PIPE|readData2_EX_inst2[8], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux23~0 , Forward_B_inst2|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux23~1 , Forward_B_inst2|Mux23~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[8]~37 , Final_Alu_inst2_B_Src|out[8]~37, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux22~2 , Forward_B_inst2|Mux22~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~0 , ALU_2|Mux22~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~1 , ALU_2|Mux22~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~2 , ALU_2|Mux22~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~86 , EX_MEM_INST2_PIPE|AluOutMem_inst2~86, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~35 , ALU_2|ShiftLeft0~35, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~36 , ALU_2|ShiftLeft0~36, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~87 , EX_MEM_INST2_PIPE|AluOutMem_inst2~87, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~72 , ALU_2|ShiftRight0~72, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~74 , ALU_2|ShiftRight0~74, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~75 , ALU_2|ShiftRight0~75, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~84 , EX_MEM_INST2_PIPE|AluOutMem_inst2~84, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~159 , ALU_2|ShiftRight0~159, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~88 , ALU_2|ShiftRight0~88, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~85 , EX_MEM_INST2_PIPE|AluOutMem_inst2~85, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~88 , EX_MEM_INST2_PIPE|AluOutMem_inst2~88, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[9] , EX_MEM_INST2_PIPE|AluOutMem_inst2[9], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux22~0 , WRITE_BACK_MUX_INST2|Mux22~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[9] , MEM_WB_INST2_PIPE|writeData_inst2_WB[9], dual_issue_processor, 1
instance = comp, \RF|Mux118~10 , RF|Mux118~10, dual_issue_processor, 1
instance = comp, \RF|Mux118~11 , RF|Mux118~11, dual_issue_processor, 1
instance = comp, \RF|Mux118~14 , RF|Mux118~14, dual_issue_processor, 1
instance = comp, \RF|Mux118~15 , RF|Mux118~15, dual_issue_processor, 1
instance = comp, \RF|Mux118~12 , RF|Mux118~12, dual_issue_processor, 1
instance = comp, \RF|Mux118~13 , RF|Mux118~13, dual_issue_processor, 1
instance = comp, \RF|Mux118~16 , RF|Mux118~16, dual_issue_processor, 1
instance = comp, \RF|Mux118~17 , RF|Mux118~17, dual_issue_processor, 1
instance = comp, \RF|Mux118~18 , RF|Mux118~18, dual_issue_processor, 1
instance = comp, \RF|Mux118~19 , RF|Mux118~19, dual_issue_processor, 1
instance = comp, \RF|Mux118~7 , RF|Mux118~7, dual_issue_processor, 1
instance = comp, \RF|Mux118~8 , RF|Mux118~8, dual_issue_processor, 1
instance = comp, \RF|Mux118~4 , RF|Mux118~4, dual_issue_processor, 1
instance = comp, \RF|Mux118~5 , RF|Mux118~5, dual_issue_processor, 1
instance = comp, \RF|Mux118~2 , RF|Mux118~2, dual_issue_processor, 1
instance = comp, \RF|Mux118~3 , RF|Mux118~3, dual_issue_processor, 1
instance = comp, \RF|Mux118~6 , RF|Mux118~6, dual_issue_processor, 1
instance = comp, \RF|Mux118~0 , RF|Mux118~0, dual_issue_processor, 1
instance = comp, \RF|Mux118~1 , RF|Mux118~1, dual_issue_processor, 1
instance = comp, \RF|Mux118~9 , RF|Mux118~9, dual_issue_processor, 1
instance = comp, \RF|Mux118~20 , RF|Mux118~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[9] , ID_EX_INST2_PIPE|readData2_EX_inst2[9], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux22~1_RESYN2668 , Forward_B_inst2|Mux22~1_RESYN2668, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux22~1 , Forward_B_inst2|Mux22~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[9]~34 , Final_Alu_inst2_B_Src|out[9]~34, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[9]~35 , Final_Alu_inst2_B_Src|out[9]~35, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~73 , ALU_2|ShiftRight0~73, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~77 , ALU_2|ShiftRight0~77, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~116 , ALU_2|ShiftRight0~116, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~114 , ALU_2|ShiftRight0~114, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~148 , ALU_2|ShiftRight0~148, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~150 , ALU_2|ShiftRight0~150, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~152 , ALU_2|ShiftRight0~152, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~72 , EX_MEM_INST2_PIPE|AluOutMem_inst2~72, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~73 , EX_MEM_INST2_PIPE|AluOutMem_inst2~73, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~74 , EX_MEM_INST2_PIPE|AluOutMem_inst2~74, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux24~2 , Forward_B_inst2|Mux24~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~0 , ALU_2|Mux24~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~1 , ALU_2|Mux24~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~2 , ALU_2|Mux24~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~75 , EX_MEM_INST2_PIPE|AluOutMem_inst2~75, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~76 , EX_MEM_INST2_PIPE|AluOutMem_inst2~76, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[7] , EX_MEM_INST2_PIPE|AluOutMem_inst2[7], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~75 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~75, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[11] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[11], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a10 , DM|altsyncram_component|auto_generated|ram_block1a10, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux21~0 , WRITE_BACK_MUX_INST2|Mux21~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[10] , MEM_WB_INST2_PIPE|writeData_inst2_WB[10], dual_issue_processor, 1
instance = comp, \RF|registers[13][10]~322 , RF|registers[13][10]~322, dual_issue_processor, 1
instance = comp, \RF|registers[13][10]_NEW1512 , RF|registers[13][10]_NEW1512, dual_issue_processor, 1
instance = comp, \RF|registers[13][10] , RF|registers[13][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~17 , RF|Mux85~17, dual_issue_processor, 1
instance = comp, \RF|Mux85~18 , RF|Mux85~18, dual_issue_processor, 1
instance = comp, \RF|Mux85~10 , RF|Mux85~10, dual_issue_processor, 1
instance = comp, \RF|Mux85~11 , RF|Mux85~11, dual_issue_processor, 1
instance = comp, \RF|Mux85~14 , RF|Mux85~14, dual_issue_processor, 1
instance = comp, \RF|Mux85~15 , RF|Mux85~15, dual_issue_processor, 1
instance = comp, \RF|Mux85~12 , RF|Mux85~12, dual_issue_processor, 1
instance = comp, \RF|Mux85~13 , RF|Mux85~13, dual_issue_processor, 1
instance = comp, \RF|Mux85~16 , RF|Mux85~16, dual_issue_processor, 1
instance = comp, \RF|Mux85~19 , RF|Mux85~19, dual_issue_processor, 1
instance = comp, \RF|Mux85~2 , RF|Mux85~2, dual_issue_processor, 1
instance = comp, \RF|Mux85~3 , RF|Mux85~3, dual_issue_processor, 1
instance = comp, \RF|Mux85~4 , RF|Mux85~4, dual_issue_processor, 1
instance = comp, \RF|Mux85~5 , RF|Mux85~5, dual_issue_processor, 1
instance = comp, \RF|Mux85~6 , RF|Mux85~6, dual_issue_processor, 1
instance = comp, \RF|Mux85~7 , RF|Mux85~7, dual_issue_processor, 1
instance = comp, \RF|Mux85~8 , RF|Mux85~8, dual_issue_processor, 1
instance = comp, \RF|Mux85~0 , RF|Mux85~0, dual_issue_processor, 1
instance = comp, \RF|Mux85~1 , RF|Mux85~1, dual_issue_processor, 1
instance = comp, \RF|Mux85~9 , RF|Mux85~9, dual_issue_processor, 1
instance = comp, \RF|Mux85~20 , RF|Mux85~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[10] , ID_EX_INST2_PIPE|readData1_EX_inst2[10], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux21~0 , Forward_A_inst2|Mux21~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux21~1 , Forward_A_inst2|Mux21~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux21~2 , Forward_A_inst2|Mux21~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~0 , ALU_2|Mux21~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~1 , ALU_2|Mux21~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~99 , ALU_2|ShiftRight0~99, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~100 , ALU_2|ShiftRight0~100, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~89 , EX_MEM_INST2_PIPE|AluOutMem_inst2~89, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~90 , EX_MEM_INST2_PIPE|AluOutMem_inst2~90, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~91 , EX_MEM_INST2_PIPE|AluOutMem_inst2~91, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~92 , EX_MEM_INST2_PIPE|AluOutMem_inst2~92, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~93 , EX_MEM_INST2_PIPE|AluOutMem_inst2~93, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[10] , EX_MEM_INST2_PIPE|AluOutMem_inst2[10], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux21~0 , Forward_B_inst2|Mux21~0, dual_issue_processor, 1
instance = comp, \RF|Mux117~14 , RF|Mux117~14, dual_issue_processor, 1
instance = comp, \RF|Mux117~15 , RF|Mux117~15, dual_issue_processor, 1
instance = comp, \RF|Mux117~12 , RF|Mux117~12, dual_issue_processor, 1
instance = comp, \RF|Mux117~13 , RF|Mux117~13, dual_issue_processor, 1
instance = comp, \RF|Mux117~16 , RF|Mux117~16, dual_issue_processor, 1
instance = comp, \RF|Mux117~10 , RF|Mux117~10, dual_issue_processor, 1
instance = comp, \RF|Mux117~11 , RF|Mux117~11, dual_issue_processor, 1
instance = comp, \RF|Mux117~17 , RF|Mux117~17, dual_issue_processor, 1
instance = comp, \RF|Mux117~18 , RF|Mux117~18, dual_issue_processor, 1
instance = comp, \RF|Mux117~19 , RF|Mux117~19, dual_issue_processor, 1
instance = comp, \RF|Mux117~0 , RF|Mux117~0, dual_issue_processor, 1
instance = comp, \RF|Mux117~1 , RF|Mux117~1, dual_issue_processor, 1
instance = comp, \RF|Mux117~7 , RF|Mux117~7, dual_issue_processor, 1
instance = comp, \RF|Mux117~8 , RF|Mux117~8, dual_issue_processor, 1
instance = comp, \RF|Mux117~2 , RF|Mux117~2, dual_issue_processor, 1
instance = comp, \RF|Mux117~3 , RF|Mux117~3, dual_issue_processor, 1
instance = comp, \RF|Mux117~4 , RF|Mux117~4, dual_issue_processor, 1
instance = comp, \RF|Mux117~5 , RF|Mux117~5, dual_issue_processor, 1
instance = comp, \RF|Mux117~6 , RF|Mux117~6, dual_issue_processor, 1
instance = comp, \RF|Mux117~9 , RF|Mux117~9, dual_issue_processor, 1
instance = comp, \RF|Mux117~20 , RF|Mux117~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[10] , ID_EX_INST2_PIPE|readData2_EX_inst2[10], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux21~1 , Forward_B_inst2|Mux21~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~74 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~74, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[10] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[10], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux20~0 , WRITE_BACK_MUX_INST2|Mux20~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[11] , MEM_WB_INST2_PIPE|writeData_inst2_WB[11], dual_issue_processor, 1
instance = comp, \RF|registers[11][11]~344 , RF|registers[11][11]~344, dual_issue_processor, 1
instance = comp, \RF|registers[11][11]_NEW1468 , RF|registers[11][11]_NEW1468, dual_issue_processor, 1
instance = comp, \RF|registers[11][11] , RF|registers[11][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~10 , RF|Mux84~10, dual_issue_processor, 1
instance = comp, \RF|Mux84~11 , RF|Mux84~11, dual_issue_processor, 1
instance = comp, \RF|Mux84~12 , RF|Mux84~12, dual_issue_processor, 1
instance = comp, \RF|Mux84~13 , RF|Mux84~13, dual_issue_processor, 1
instance = comp, \RF|Mux84~14 , RF|Mux84~14, dual_issue_processor, 1
instance = comp, \RF|Mux84~15 , RF|Mux84~15, dual_issue_processor, 1
instance = comp, \RF|Mux84~16 , RF|Mux84~16, dual_issue_processor, 1
instance = comp, \RF|Mux84~17 , RF|Mux84~17, dual_issue_processor, 1
instance = comp, \RF|Mux84~18 , RF|Mux84~18, dual_issue_processor, 1
instance = comp, \RF|Mux84~19 , RF|Mux84~19, dual_issue_processor, 1
instance = comp, \RF|Mux84~7 , RF|Mux84~7, dual_issue_processor, 1
instance = comp, \RF|Mux84~8 , RF|Mux84~8, dual_issue_processor, 1
instance = comp, \RF|Mux84~2 , RF|Mux84~2, dual_issue_processor, 1
instance = comp, \RF|Mux84~3 , RF|Mux84~3, dual_issue_processor, 1
instance = comp, \RF|Mux84~4 , RF|Mux84~4, dual_issue_processor, 1
instance = comp, \RF|Mux84~5 , RF|Mux84~5, dual_issue_processor, 1
instance = comp, \RF|Mux84~6 , RF|Mux84~6, dual_issue_processor, 1
instance = comp, \RF|Mux84~0 , RF|Mux84~0, dual_issue_processor, 1
instance = comp, \RF|Mux84~1 , RF|Mux84~1, dual_issue_processor, 1
instance = comp, \RF|Mux84~9 , RF|Mux84~9, dual_issue_processor, 1
instance = comp, \RF|Mux84~20 , RF|Mux84~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[11] , ID_EX_INST2_PIPE|readData1_EX_inst2[11], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux20~2_RESYN2718 , Forward_A_inst2|Mux20~2_RESYN2718, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux20~2_RESYN2716 , Forward_A_inst2|Mux20~2_RESYN2716, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux20~2_RESYN2720 , Forward_A_inst2|Mux20~2_RESYN2720, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux20~2 , Forward_A_inst2|Mux20~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~0 , ALU_2|Mux20~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~1 , ALU_2|Mux20~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~2 , ALU_2|Mux20~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~115 , ALU_2|ShiftRight0~115, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~126 , ALU_2|ShiftRight0~126, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~166 , ALU_2|ShiftRight0~166, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~94 , EX_MEM_INST2_PIPE|AluOutMem_inst2~94, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~95 , EX_MEM_INST2_PIPE|AluOutMem_inst2~95, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~96 , EX_MEM_INST2_PIPE|AluOutMem_inst2~96, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~43 , ALU_2|ShiftLeft0~43, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~44 , ALU_2|ShiftLeft0~44, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~97 , EX_MEM_INST2_PIPE|AluOutMem_inst2~97, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~98 , EX_MEM_INST2_PIPE|AluOutMem_inst2~98, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[11] , EX_MEM_INST2_PIPE|AluOutMem_inst2[11], dual_issue_processor, 1
instance = comp, \RF|Mux20~10 , RF|Mux20~10, dual_issue_processor, 1
instance = comp, \RF|Mux20~11 , RF|Mux20~11, dual_issue_processor, 1
instance = comp, \RF|Mux20~17 , RF|Mux20~17, dual_issue_processor, 1
instance = comp, \RF|Mux20~18 , RF|Mux20~18, dual_issue_processor, 1
instance = comp, \RF|Mux20~12 , RF|Mux20~12, dual_issue_processor, 1
instance = comp, \RF|Mux20~13 , RF|Mux20~13, dual_issue_processor, 1
instance = comp, \RF|Mux20~14 , RF|Mux20~14, dual_issue_processor, 1
instance = comp, \RF|Mux20~15 , RF|Mux20~15, dual_issue_processor, 1
instance = comp, \RF|Mux20~16 , RF|Mux20~16, dual_issue_processor, 1
instance = comp, \RF|Mux20~19 , RF|Mux20~19, dual_issue_processor, 1
instance = comp, \RF|Mux20~0 , RF|Mux20~0, dual_issue_processor, 1
instance = comp, \RF|Mux20~1 , RF|Mux20~1, dual_issue_processor, 1
instance = comp, \RF|Mux20~7 , RF|Mux20~7, dual_issue_processor, 1
instance = comp, \RF|Mux20~8 , RF|Mux20~8, dual_issue_processor, 1
instance = comp, \RF|Mux20~2 , RF|Mux20~2, dual_issue_processor, 1
instance = comp, \RF|Mux20~3 , RF|Mux20~3, dual_issue_processor, 1
instance = comp, \RF|Mux20~4 , RF|Mux20~4, dual_issue_processor, 1
instance = comp, \RF|Mux20~5 , RF|Mux20~5, dual_issue_processor, 1
instance = comp, \RF|Mux20~6 , RF|Mux20~6, dual_issue_processor, 1
instance = comp, \RF|Mux20~9 , RF|Mux20~9, dual_issue_processor, 1
instance = comp, \RF|Mux20~20 , RF|Mux20~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[11] , ID_EX_INST1_PIPE|readData1_EX_inst1[11], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux20~0 , Forward_A_inst1|Mux20~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux20~1 , Forward_A_inst1|Mux20~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux20~2 , Forward_A_inst1|Mux20~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~4 , ALU_1|Mux20~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~5 , ALU_1|Mux20~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~6 , ALU_1|Mux20~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~146 , ALU_1|ShiftRight0~146, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~113 , ALU_1|ShiftRight0~113, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~116 , ALU_1|ShiftRight0~116, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~147 , ALU_1|ShiftRight0~147, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~104 , ALU_1|ShiftRight0~104, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~105 , ALU_1|ShiftRight0~105, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~0 , ALU_1|Mux20~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~1 , ALU_1|Mux20~1, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~46 , ALU_1|ShiftLeft0~46, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~47 , ALU_1|ShiftLeft0~47, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~2 , ALU_1|Mux20~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~3 , ALU_1|Mux20~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~7 , ALU_1|Mux20~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[11] , EX_MEM_INST1_PIPE|AluOutMem_inst1[11], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux23~0 , WRITE_BACK_MUX_INST1|Mux23~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[8] , MEM_WB_INST1_PIPE|writeData_inst1_WB[8], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux23~2 , Forward_B_inst1|Mux23~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[8] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[8], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux22~0 , WRITE_BACK_MUX_INST1|Mux22~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[9] , MEM_WB_INST1_PIPE|writeData_inst1_WB[9], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux22~2 , Forward_B_inst1|Mux22~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~4 , ALU_1|Mux22~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~5 , ALU_1|Mux22~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~6 , ALU_1|Mux22~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~65 , ALU_1|ShiftRight0~65, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~0 , ALU_1|Mux22~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~1 , ALU_1|Mux22~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~2 , ALU_1|Mux22~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~38 , ALU_1|ShiftLeft0~38, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~39 , ALU_1|ShiftLeft0~39, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~3 , ALU_1|Mux22~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~7 , ALU_1|Mux22~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[9] , EX_MEM_INST1_PIPE|AluOutMem_inst1[9], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux1~0 , WRITE_BACK_MUX_INST1|Mux1~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[30] , MEM_WB_INST1_PIPE|writeData_inst1_WB[30], dual_issue_processor, 1
instance = comp, \RF|Mux33~0 , RF|Mux33~0, dual_issue_processor, 1
instance = comp, \RF|Mux33~1 , RF|Mux33~1, dual_issue_processor, 1
instance = comp, \RF|Mux33~7 , RF|Mux33~7, dual_issue_processor, 1
instance = comp, \RF|Mux33~8 , RF|Mux33~8, dual_issue_processor, 1
instance = comp, \RF|Mux33~2 , RF|Mux33~2, dual_issue_processor, 1
instance = comp, \RF|Mux33~3 , RF|Mux33~3, dual_issue_processor, 1
instance = comp, \RF|Mux33~4 , RF|Mux33~4, dual_issue_processor, 1
instance = comp, \RF|Mux33~5 , RF|Mux33~5, dual_issue_processor, 1
instance = comp, \RF|Mux33~6 , RF|Mux33~6, dual_issue_processor, 1
instance = comp, \RF|Mux33~9 , RF|Mux33~9, dual_issue_processor, 1
instance = comp, \RF|Mux33~10 , RF|Mux33~10, dual_issue_processor, 1
instance = comp, \RF|Mux33~11 , RF|Mux33~11, dual_issue_processor, 1
instance = comp, \RF|Mux33~17 , RF|Mux33~17, dual_issue_processor, 1
instance = comp, \RF|Mux33~18 , RF|Mux33~18, dual_issue_processor, 1
instance = comp, \RF|Mux33~14 , RF|Mux33~14, dual_issue_processor, 1
instance = comp, \RF|Mux33~15 , RF|Mux33~15, dual_issue_processor, 1
instance = comp, \RF|Mux33~12 , RF|Mux33~12, dual_issue_processor, 1
instance = comp, \RF|Mux33~13 , RF|Mux33~13, dual_issue_processor, 1
instance = comp, \RF|Mux33~16 , RF|Mux33~16, dual_issue_processor, 1
instance = comp, \RF|Mux33~19 , RF|Mux33~19, dual_issue_processor, 1
instance = comp, \RF|Mux33~20 , RF|Mux33~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[30] , ID_EX_INST1_PIPE|readData2_EX_inst1[30], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux1~0 , Forward_B_inst1|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux1~1 , Forward_B_inst1|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux1~2 , Forward_B_inst1|Mux1~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[30]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[30]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[30] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[30], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux0~0 , WRITE_BACK_MUX_INST1|Mux0~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[31] , MEM_WB_INST1_PIPE|writeData_inst1_WB[31], dual_issue_processor, 1
instance = comp, \RF|Mux64~2 , RF|Mux64~2, dual_issue_processor, 1
instance = comp, \RF|Mux64~3 , RF|Mux64~3, dual_issue_processor, 1
instance = comp, \RF|Mux64~4 , RF|Mux64~4, dual_issue_processor, 1
instance = comp, \RF|Mux64~5 , RF|Mux64~5, dual_issue_processor, 1
instance = comp, \RF|Mux64~6 , RF|Mux64~6, dual_issue_processor, 1
instance = comp, \RF|Mux64~0 , RF|Mux64~0, dual_issue_processor, 1
instance = comp, \RF|Mux64~1 , RF|Mux64~1, dual_issue_processor, 1
instance = comp, \RF|Mux64~7 , RF|Mux64~7, dual_issue_processor, 1
instance = comp, \RF|Mux64~8 , RF|Mux64~8, dual_issue_processor, 1
instance = comp, \RF|Mux64~9 , RF|Mux64~9, dual_issue_processor, 1
instance = comp, \RF|Mux64~10 , RF|Mux64~10, dual_issue_processor, 1
instance = comp, \RF|Mux64~11 , RF|Mux64~11, dual_issue_processor, 1
instance = comp, \RF|Mux64~17 , RF|Mux64~17, dual_issue_processor, 1
instance = comp, \RF|Mux64~18 , RF|Mux64~18, dual_issue_processor, 1
instance = comp, \RF|Mux64~14 , RF|Mux64~14, dual_issue_processor, 1
instance = comp, \RF|Mux64~15 , RF|Mux64~15, dual_issue_processor, 1
instance = comp, \RF|Mux64~12 , RF|Mux64~12, dual_issue_processor, 1
instance = comp, \RF|Mux64~13 , RF|Mux64~13, dual_issue_processor, 1
instance = comp, \RF|Mux64~16 , RF|Mux64~16, dual_issue_processor, 1
instance = comp, \RF|Mux64~19 , RF|Mux64~19, dual_issue_processor, 1
instance = comp, \RF|Mux64~20 , RF|Mux64~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[31] , ID_EX_INST2_PIPE|readData1_EX_inst2[31], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux0~2_RESYN2778 , Forward_A_inst2|Mux0~2_RESYN2778, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux0~2_RESYN2776 , Forward_A_inst2|Mux0~2_RESYN2776, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux0~2_RESYN2780 , Forward_A_inst2|Mux0~2_RESYN2780, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux0~2 , Forward_A_inst2|Mux0~2, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~1 , ALU_2|LessThan0~1, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~3 , ALU_2|LessThan0~3, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~5 , ALU_2|LessThan0~5, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~7 , ALU_2|LessThan0~7, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~9 , ALU_2|LessThan0~9, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~11 , ALU_2|LessThan0~11, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~13 , ALU_2|LessThan0~13, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~15 , ALU_2|LessThan0~15, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~17 , ALU_2|LessThan0~17, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~19 , ALU_2|LessThan0~19, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~21 , ALU_2|LessThan0~21, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~23 , ALU_2|LessThan0~23, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~25 , ALU_2|LessThan0~25, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~27 , ALU_2|LessThan0~27, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~29 , ALU_2|LessThan0~29, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~31 , ALU_2|LessThan0~31, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~33 , ALU_2|LessThan0~33, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~35 , ALU_2|LessThan0~35, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~37 , ALU_2|LessThan0~37, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~39 , ALU_2|LessThan0~39, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~41 , ALU_2|LessThan0~41, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~43 , ALU_2|LessThan0~43, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~45 , ALU_2|LessThan0~45, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~47 , ALU_2|LessThan0~47, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~49 , ALU_2|LessThan0~49, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~51 , ALU_2|LessThan0~51, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~53 , ALU_2|LessThan0~53, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~55 , ALU_2|LessThan0~55, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~57 , ALU_2|LessThan0~57, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~59 , ALU_2|LessThan0~59, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~61 , ALU_2|LessThan0~61, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~62 , ALU_2|LessThan0~62, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG152 , EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG152, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~4 , ALU_2|Mux31~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~9 , ALU_2|ShiftLeft0~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~36 , EX_MEM_INST2_PIPE|AluOutMem_inst2~36, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~0 , ALU_2|Mux31~0, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~50 , ALU_2|ShiftRight0~50, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~51 , ALU_2|ShiftRight0~51, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~52 , ALU_2|ShiftRight0~52, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~1 , ALU_2|Mux31~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~2 , ALU_2|Mux31~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~3 , ALU_2|Mux31~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~34 , EX_MEM_INST2_PIPE|AluOutMem_inst2~34, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~35 , EX_MEM_INST2_PIPE|AluOutMem_inst2~35, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~220 , EX_MEM_INST2_PIPE|AluOutMem_inst2~220, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~32 , EX_MEM_INST2_PIPE|AluOutMem_inst2~32, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~0 , ALU_2|Add0~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~33 , EX_MEM_INST2_PIPE|AluOutMem_inst2~33, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~221 , EX_MEM_INST2_PIPE|AluOutMem_inst2~221, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~37 , EX_MEM_INST2_PIPE|AluOutMem_inst2~37, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~38 , EX_MEM_INST2_PIPE|AluOutMem_inst2~38, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~39 , EX_MEM_INST2_PIPE|AluOutMem_inst2~39, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG154 , EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG154, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~1 , ALU_2|LessThan1~1, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~3 , ALU_2|LessThan1~3, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~5 , ALU_2|LessThan1~5, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~7 , ALU_2|LessThan1~7, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~9 , ALU_2|LessThan1~9, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~11 , ALU_2|LessThan1~11, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~13 , ALU_2|LessThan1~13, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~15 , ALU_2|LessThan1~15, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~17 , ALU_2|LessThan1~17, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~19 , ALU_2|LessThan1~19, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~21 , ALU_2|LessThan1~21, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~23 , ALU_2|LessThan1~23, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~25 , ALU_2|LessThan1~25, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~27 , ALU_2|LessThan1~27, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~29 , ALU_2|LessThan1~29, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~31 , ALU_2|LessThan1~31, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~33 , ALU_2|LessThan1~33, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~35 , ALU_2|LessThan1~35, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~37 , ALU_2|LessThan1~37, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~39 , ALU_2|LessThan1~39, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~41 , ALU_2|LessThan1~41, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~43 , ALU_2|LessThan1~43, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~45 , ALU_2|LessThan1~45, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~47 , ALU_2|LessThan1~47, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~49 , ALU_2|LessThan1~49, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~51 , ALU_2|LessThan1~51, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~53 , ALU_2|LessThan1~53, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~55 , ALU_2|LessThan1~55, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~57 , ALU_2|LessThan1~57, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~59 , ALU_2|LessThan1~59, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~61 , ALU_2|LessThan1~61, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~62 , ALU_2|LessThan1~62, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG150 , EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG150, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG156 , EX_MEM_INST2_PIPE|AluOutMem_inst2[0]_NEW_REG156, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~40 , EX_MEM_INST2_PIPE|AluOutMem_inst2~40, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux31~1 , Forward_B_inst2|Mux31~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[0]~53 , Final_Alu_inst2_B_Src|out[0]~53, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~10 , ALU_2|ShiftLeft0~10, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~14 , ALU_2|ShiftLeft0~14, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~54 , EX_MEM_INST2_PIPE|AluOutMem_inst2~54, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~2 , ALU_2|Add0~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~4 , ALU_2|Add0~4, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~6 , ALU_2|Add0~6, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux28~2 , Forward_B_inst2|Mux28~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~0 , ALU_2|Mux28~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~1 , ALU_2|Mux28~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~2 , ALU_2|Mux28~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~56 , EX_MEM_INST2_PIPE|AluOutMem_inst2~56, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~117 , ALU_2|ShiftRight0~117, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~118 , ALU_2|ShiftRight0~118, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~119 , ALU_2|ShiftRight0~119, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~120 , ALU_2|ShiftRight0~120, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~53 , EX_MEM_INST2_PIPE|AluOutMem_inst2~53, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~212 , EX_MEM_INST2_PIPE|AluOutMem_inst2~212, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[3] , EX_MEM_INST2_PIPE|AluOutMem_inst2[3], dual_issue_processor, 1
instance = comp, \RF|Mux92~17 , RF|Mux92~17, dual_issue_processor, 1
instance = comp, \RF|Mux92~18 , RF|Mux92~18, dual_issue_processor, 1
instance = comp, \RF|Mux92~10 , RF|Mux92~10, dual_issue_processor, 1
instance = comp, \RF|Mux92~11 , RF|Mux92~11, dual_issue_processor, 1
instance = comp, \RF|Mux92~14 , RF|Mux92~14, dual_issue_processor, 1
instance = comp, \RF|Mux92~15 , RF|Mux92~15, dual_issue_processor, 1
instance = comp, \RF|Mux92~12 , RF|Mux92~12, dual_issue_processor, 1
instance = comp, \RF|Mux92~13 , RF|Mux92~13, dual_issue_processor, 1
instance = comp, \RF|Mux92~16 , RF|Mux92~16, dual_issue_processor, 1
instance = comp, \RF|Mux92~19 , RF|Mux92~19, dual_issue_processor, 1
instance = comp, \RF|Mux92~7 , RF|Mux92~7, dual_issue_processor, 1
instance = comp, \RF|Mux92~8 , RF|Mux92~8, dual_issue_processor, 1
instance = comp, \RF|Mux92~0 , RF|Mux92~0, dual_issue_processor, 1
instance = comp, \RF|Mux92~1 , RF|Mux92~1, dual_issue_processor, 1
instance = comp, \RF|Mux92~4 , RF|Mux92~4, dual_issue_processor, 1
instance = comp, \RF|Mux92~5 , RF|Mux92~5, dual_issue_processor, 1
instance = comp, \RF|Mux92~2 , RF|Mux92~2, dual_issue_processor, 1
instance = comp, \RF|Mux92~3 , RF|Mux92~3, dual_issue_processor, 1
instance = comp, \RF|Mux92~6 , RF|Mux92~6, dual_issue_processor, 1
instance = comp, \RF|Mux92~9 , RF|Mux92~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~3 , ID_EX_INST2_PIPE|readData1_EX_inst2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[3] , ID_EX_INST2_PIPE|readData1_EX_inst2[3], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux28~2_RESYN2694 , Forward_A_inst2|Mux28~2_RESYN2694, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux28~2_RESYN2692 , Forward_A_inst2|Mux28~2_RESYN2692, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux28~2_RESYN2696 , Forward_A_inst2|Mux28~2_RESYN2696, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux28~2 , Forward_A_inst2|Mux28~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~8 , ALU_2|Add0~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~0 , ALU_2|Mux27~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~1 , ALU_2|Mux27~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~58 , EX_MEM_INST2_PIPE|AluOutMem_inst2~58, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~60 , EX_MEM_INST2_PIPE|AluOutMem_inst2~60, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~61 , EX_MEM_INST2_PIPE|AluOutMem_inst2~61, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~128 , ALU_2|ShiftRight0~128, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~131 , ALU_2|ShiftRight0~131, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~57 , EX_MEM_INST2_PIPE|AluOutMem_inst2~57, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~62 , EX_MEM_INST2_PIPE|AluOutMem_inst2~62, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[4] , EX_MEM_INST2_PIPE|AluOutMem_inst2[4], dual_issue_processor, 1
instance = comp, \RF|Mux59~10 , RF|Mux59~10, dual_issue_processor, 1
instance = comp, \RF|Mux59~11 , RF|Mux59~11, dual_issue_processor, 1
instance = comp, \RF|Mux59~17 , RF|Mux59~17, dual_issue_processor, 1
instance = comp, \RF|Mux59~18 , RF|Mux59~18, dual_issue_processor, 1
instance = comp, \RF|Mux59~14 , RF|Mux59~14, dual_issue_processor, 1
instance = comp, \RF|Mux59~15 , RF|Mux59~15, dual_issue_processor, 1
instance = comp, \RF|Mux59~12 , RF|Mux59~12, dual_issue_processor, 1
instance = comp, \RF|Mux59~13 , RF|Mux59~13, dual_issue_processor, 1
instance = comp, \RF|Mux59~16 , RF|Mux59~16, dual_issue_processor, 1
instance = comp, \RF|Mux59~19 , RF|Mux59~19, dual_issue_processor, 1
instance = comp, \RF|Mux59~2 , RF|Mux59~2, dual_issue_processor, 1
instance = comp, \RF|Mux59~3 , RF|Mux59~3, dual_issue_processor, 1
instance = comp, \RF|Mux59~4 , RF|Mux59~4, dual_issue_processor, 1
instance = comp, \RF|Mux59~5 , RF|Mux59~5, dual_issue_processor, 1
instance = comp, \RF|Mux59~6 , RF|Mux59~6, dual_issue_processor, 1
instance = comp, \RF|Mux59~0 , RF|Mux59~0, dual_issue_processor, 1
instance = comp, \RF|Mux59~1 , RF|Mux59~1, dual_issue_processor, 1
instance = comp, \RF|Mux59~7 , RF|Mux59~7, dual_issue_processor, 1
instance = comp, \RF|Mux59~8 , RF|Mux59~8, dual_issue_processor, 1
instance = comp, \RF|Mux59~9 , RF|Mux59~9, dual_issue_processor, 1
instance = comp, \RF|Mux59~20 , RF|Mux59~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[4] , ID_EX_INST1_PIPE|readData2_EX_inst1[4], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux27~0 , Forward_B_inst1|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux27~1 , Forward_B_inst1|Mux27~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux27~2 , Forward_B_inst1|Mux27~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[4] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~68 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~68, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[4] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[4], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux26~2 , Forward_B_inst1|Mux26~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[5]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[5]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[5] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[5], dual_issue_processor, 1
instance = comp, \RF|Mux122~17 , RF|Mux122~17, dual_issue_processor, 1
instance = comp, \RF|Mux122~18 , RF|Mux122~18, dual_issue_processor, 1
instance = comp, \RF|Mux122~10 , RF|Mux122~10, dual_issue_processor, 1
instance = comp, \RF|Mux122~11 , RF|Mux122~11, dual_issue_processor, 1
instance = comp, \RF|Mux122~14 , RF|Mux122~14, dual_issue_processor, 1
instance = comp, \RF|Mux122~15 , RF|Mux122~15, dual_issue_processor, 1
instance = comp, \RF|Mux122~12 , RF|Mux122~12, dual_issue_processor, 1
instance = comp, \RF|Mux122~13 , RF|Mux122~13, dual_issue_processor, 1
instance = comp, \RF|Mux122~16 , RF|Mux122~16, dual_issue_processor, 1
instance = comp, \RF|Mux122~19 , RF|Mux122~19, dual_issue_processor, 1
instance = comp, \RF|Mux122~0 , RF|Mux122~0, dual_issue_processor, 1
instance = comp, \RF|Mux122~1 , RF|Mux122~1, dual_issue_processor, 1
instance = comp, \RF|Mux122~7 , RF|Mux122~7, dual_issue_processor, 1
instance = comp, \RF|Mux122~8 , RF|Mux122~8, dual_issue_processor, 1
instance = comp, \RF|Mux122~2 , RF|Mux122~2, dual_issue_processor, 1
instance = comp, \RF|Mux122~3 , RF|Mux122~3, dual_issue_processor, 1
instance = comp, \RF|Mux122~4 , RF|Mux122~4, dual_issue_processor, 1
instance = comp, \RF|Mux122~5 , RF|Mux122~5, dual_issue_processor, 1
instance = comp, \RF|Mux122~6 , RF|Mux122~6, dual_issue_processor, 1
instance = comp, \RF|Mux122~9 , RF|Mux122~9, dual_issue_processor, 1
instance = comp, \RF|Mux122~20 , RF|Mux122~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[5] , ID_EX_INST2_PIPE|readData2_EX_inst2[5], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux26~0 , Forward_B_inst2|Mux26~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux26~1 , Forward_B_inst2|Mux26~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~69 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~69, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[5] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[5], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a4 , DM|altsyncram_component|auto_generated|ram_block1a4, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux27~0 , WRITE_BACK_MUX_INST2|Mux27~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux27~1 , WRITE_BACK_MUX_INST2|Mux27~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[4] , MEM_WB_INST2_PIPE|writeData_inst2_WB[4], dual_issue_processor, 1
instance = comp, \RF|registers[24][4]~148 , RF|registers[24][4]~148, dual_issue_processor, 1
instance = comp, \RF|registers[24][4]_NEW1922 , RF|registers[24][4]_NEW1922, dual_issue_processor, 1
instance = comp, \RF|registers[24][4] , RF|registers[24][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~4 , RF|Mux123~4, dual_issue_processor, 1
instance = comp, \RF|Mux123~5 , RF|Mux123~5, dual_issue_processor, 1
instance = comp, \RF|Mux123~2 , RF|Mux123~2, dual_issue_processor, 1
instance = comp, \RF|Mux123~3 , RF|Mux123~3, dual_issue_processor, 1
instance = comp, \RF|Mux123~6 , RF|Mux123~6, dual_issue_processor, 1
instance = comp, \RF|Mux123~7 , RF|Mux123~7, dual_issue_processor, 1
instance = comp, \RF|Mux123~8 , RF|Mux123~8, dual_issue_processor, 1
instance = comp, \RF|Mux123~0 , RF|Mux123~0, dual_issue_processor, 1
instance = comp, \RF|Mux123~1 , RF|Mux123~1, dual_issue_processor, 1
instance = comp, \RF|Mux123~9 , RF|Mux123~9, dual_issue_processor, 1
instance = comp, \RF|Mux123~12 , RF|Mux123~12, dual_issue_processor, 1
instance = comp, \RF|Mux123~13 , RF|Mux123~13, dual_issue_processor, 1
instance = comp, \RF|Mux123~14 , RF|Mux123~14, dual_issue_processor, 1
instance = comp, \RF|Mux123~15 , RF|Mux123~15, dual_issue_processor, 1
instance = comp, \RF|Mux123~16 , RF|Mux123~16, dual_issue_processor, 1
instance = comp, \RF|Mux123~10 , RF|Mux123~10, dual_issue_processor, 1
instance = comp, \RF|Mux123~11 , RF|Mux123~11, dual_issue_processor, 1
instance = comp, \RF|Mux123~17 , RF|Mux123~17, dual_issue_processor, 1
instance = comp, \RF|Mux123~18 , RF|Mux123~18, dual_issue_processor, 1
instance = comp, \RF|Mux123~19 , RF|Mux123~19, dual_issue_processor, 1
instance = comp, \RF|Mux123~20 , RF|Mux123~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[4] , ID_EX_INST2_PIPE|readData2_EX_inst2[4], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux27~0 , Forward_B_inst2|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux27~1 , Forward_B_inst2|Mux27~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[4]~45 , Final_Alu_inst2_B_Src|out[4]~45, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux26~2 , Forward_B_inst2|Mux26~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~0 , ALU_2|Mux26~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~1 , ALU_2|Mux26~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~2 , ALU_2|Mux26~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~63 , EX_MEM_INST2_PIPE|AluOutMem_inst2~63, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~64 , EX_MEM_INST2_PIPE|AluOutMem_inst2~64, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~65 , EX_MEM_INST2_PIPE|AluOutMem_inst2~65, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~139 , ALU_2|ShiftRight0~139, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~76 , ALU_2|ShiftRight0~76, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~78 , ALU_2|ShiftRight0~78, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~140 , ALU_2|ShiftRight0~140, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~141 , ALU_2|ShiftRight0~141, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~66 , EX_MEM_INST2_PIPE|AluOutMem_inst2~66, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[5] , EX_MEM_INST2_PIPE|AluOutMem_inst2[5], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux26~0 , WRITE_BACK_MUX_INST2|Mux26~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux26~1 , WRITE_BACK_MUX_INST2|Mux26~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[5] , MEM_WB_INST2_PIPE|writeData_inst2_WB[5], dual_issue_processor, 1
instance = comp, \RF|Mux58~7 , RF|Mux58~7, dual_issue_processor, 1
instance = comp, \RF|Mux58~8 , RF|Mux58~8, dual_issue_processor, 1
instance = comp, \RF|Mux58~2 , RF|Mux58~2, dual_issue_processor, 1
instance = comp, \RF|Mux58~3 , RF|Mux58~3, dual_issue_processor, 1
instance = comp, \RF|Mux58~4 , RF|Mux58~4, dual_issue_processor, 1
instance = comp, \RF|Mux58~5 , RF|Mux58~5, dual_issue_processor, 1
instance = comp, \RF|Mux58~6 , RF|Mux58~6, dual_issue_processor, 1
instance = comp, \RF|Mux58~0 , RF|Mux58~0, dual_issue_processor, 1
instance = comp, \RF|Mux58~1 , RF|Mux58~1, dual_issue_processor, 1
instance = comp, \RF|Mux58~9 , RF|Mux58~9, dual_issue_processor, 1
instance = comp, \RF|Mux58~17 , RF|Mux58~17, dual_issue_processor, 1
instance = comp, \RF|Mux58~18 , RF|Mux58~18, dual_issue_processor, 1
instance = comp, \RF|Mux58~12 , RF|Mux58~12, dual_issue_processor, 1
instance = comp, \RF|Mux58~13 , RF|Mux58~13, dual_issue_processor, 1
instance = comp, \RF|Mux58~14 , RF|Mux58~14, dual_issue_processor, 1
instance = comp, \RF|Mux58~15 , RF|Mux58~15, dual_issue_processor, 1
instance = comp, \RF|Mux58~16 , RF|Mux58~16, dual_issue_processor, 1
instance = comp, \RF|Mux58~10 , RF|Mux58~10, dual_issue_processor, 1
instance = comp, \RF|Mux58~11 , RF|Mux58~11, dual_issue_processor, 1
instance = comp, \RF|Mux58~19 , RF|Mux58~19, dual_issue_processor, 1
instance = comp, \RF|Mux58~20 , RF|Mux58~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[5] , ID_EX_INST1_PIPE|readData2_EX_inst1[5], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux26~0 , Forward_B_inst1|Mux26~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux26~1 , Forward_B_inst1|Mux26~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[5]~45 , Final_Alu_inst1_B_Src|out[5]~45, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~25 , ALU_1|ShiftLeft0~25, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~33 , ALU_1|ShiftLeft0~33, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~34 , ALU_1|ShiftLeft0~34, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~35 , ALU_1|ShiftLeft0~35, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~4 , ALU_1|Mux23~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~5 , ALU_1|Mux23~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~6 , ALU_1|Mux23~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~7 , ALU_1|Mux23~7, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~49 , ALU_1|ShiftRight0~49, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~50 , ALU_1|ShiftRight0~50, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~51 , ALU_1|ShiftRight0~51, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~53 , ALU_1|ShiftRight0~53, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~52 , ALU_1|ShiftRight0~52, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~54 , ALU_1|ShiftRight0~54, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~55 , ALU_1|ShiftRight0~55, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~9 , ALU_1|Mux23~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~2 , ALU_1|Mux23~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~3 , ALU_1|Mux23~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~8 , ALU_1|Mux23~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[8] , EX_MEM_INST1_PIPE|AluOutMem_inst1[8], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux24~0 , WRITE_BACK_MUX_INST1|Mux24~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux24~1 , WRITE_BACK_MUX_INST1|Mux24~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[7] , MEM_WB_INST1_PIPE|writeData_inst1_WB[7], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[7]~40 , Final_Alu_inst1_B_Src|out[7]~40, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[7]~41 , Final_Alu_inst1_B_Src|out[7]~41, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~1 , ALU_1|Mux24~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~2 , ALU_1|Mux24~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~3 , ALU_1|Mux24~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~4 , ALU_1|Mux24~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~5 , ALU_1|Mux24~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~63 , ALU_1|ShiftRight0~63, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~67 , ALU_1|ShiftRight0~67, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~106 , ALU_1|ShiftRight0~106, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~134 , ALU_1|ShiftRight0~134, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~136 , ALU_1|ShiftRight0~136, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~138 , ALU_1|ShiftRight0~138, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~0 , ALU_1|Mux24~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~6 , ALU_1|Mux24~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[7] , EX_MEM_INST1_PIPE|AluOutMem_inst1[7], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux25~0 , WRITE_BACK_MUX_INST2|Mux25~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux25~1 , WRITE_BACK_MUX_INST2|Mux25~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[6] , MEM_WB_INST2_PIPE|writeData_inst2_WB[6], dual_issue_processor, 1
instance = comp, \RF|registers[29][6]~204 , RF|registers[29][6]~204, dual_issue_processor, 1
instance = comp, \RF|registers[29][6]_NEW1810 , RF|registers[29][6]_NEW1810, dual_issue_processor, 1
instance = comp, \RF|registers[29][6] , RF|registers[29][6], dual_issue_processor, 1
instance = comp, \RF|Mux89~0 , RF|Mux89~0, dual_issue_processor, 1
instance = comp, \RF|Mux89~1 , RF|Mux89~1, dual_issue_processor, 1
instance = comp, \RF|Mux89~7 , RF|Mux89~7, dual_issue_processor, 1
instance = comp, \RF|Mux89~8 , RF|Mux89~8, dual_issue_processor, 1
instance = comp, \RF|Mux89~4 , RF|Mux89~4, dual_issue_processor, 1
instance = comp, \RF|Mux89~5 , RF|Mux89~5, dual_issue_processor, 1
instance = comp, \RF|Mux89~2 , RF|Mux89~2, dual_issue_processor, 1
instance = comp, \RF|Mux89~3 , RF|Mux89~3, dual_issue_processor, 1
instance = comp, \RF|Mux89~6 , RF|Mux89~6, dual_issue_processor, 1
instance = comp, \RF|Mux89~9 , RF|Mux89~9, dual_issue_processor, 1
instance = comp, \RF|Mux89~17 , RF|Mux89~17, dual_issue_processor, 1
instance = comp, \RF|Mux89~18 , RF|Mux89~18, dual_issue_processor, 1
instance = comp, \RF|Mux89~14 , RF|Mux89~14, dual_issue_processor, 1
instance = comp, \RF|Mux89~15 , RF|Mux89~15, dual_issue_processor, 1
instance = comp, \RF|Mux89~12 , RF|Mux89~12, dual_issue_processor, 1
instance = comp, \RF|Mux89~13 , RF|Mux89~13, dual_issue_processor, 1
instance = comp, \RF|Mux89~16 , RF|Mux89~16, dual_issue_processor, 1
instance = comp, \RF|Mux89~10 , RF|Mux89~10, dual_issue_processor, 1
instance = comp, \RF|Mux89~11 , RF|Mux89~11, dual_issue_processor, 1
instance = comp, \RF|Mux89~19 , RF|Mux89~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~6 , ID_EX_INST2_PIPE|readData1_EX_inst2~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[6] , ID_EX_INST2_PIPE|readData1_EX_inst2[6], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux25~0 , Forward_A_inst2|Mux25~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux25~1 , Forward_A_inst2|Mux25~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux25~2 , Forward_A_inst2|Mux25~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~68 , EX_MEM_INST2_PIPE|AluOutMem_inst2~68, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~69 , EX_MEM_INST2_PIPE|AluOutMem_inst2~69, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~0 , ALU_2|Mux25~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~1 , ALU_2|Mux25~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~70 , EX_MEM_INST2_PIPE|AluOutMem_inst2~70, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~101 , ALU_2|ShiftRight0~101, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~142 , ALU_2|ShiftRight0~142, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~145 , ALU_2|ShiftRight0~145, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~67 , EX_MEM_INST2_PIPE|AluOutMem_inst2~67, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~71 , EX_MEM_INST2_PIPE|AluOutMem_inst2~71, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[6] , EX_MEM_INST2_PIPE|AluOutMem_inst2[6], dual_issue_processor, 1
instance = comp, \RF|Mux57~10 , RF|Mux57~10, dual_issue_processor, 1
instance = comp, \RF|Mux57~11 , RF|Mux57~11, dual_issue_processor, 1
instance = comp, \RF|Mux57~17 , RF|Mux57~17, dual_issue_processor, 1
instance = comp, \RF|Mux57~18 , RF|Mux57~18, dual_issue_processor, 1
instance = comp, \RF|Mux57~12 , RF|Mux57~12, dual_issue_processor, 1
instance = comp, \RF|Mux57~13 , RF|Mux57~13, dual_issue_processor, 1
instance = comp, \RF|Mux57~14 , RF|Mux57~14, dual_issue_processor, 1
instance = comp, \RF|Mux57~15 , RF|Mux57~15, dual_issue_processor, 1
instance = comp, \RF|Mux57~16 , RF|Mux57~16, dual_issue_processor, 1
instance = comp, \RF|Mux57~19 , RF|Mux57~19, dual_issue_processor, 1
instance = comp, \RF|Mux57~0 , RF|Mux57~0, dual_issue_processor, 1
instance = comp, \RF|Mux57~1 , RF|Mux57~1, dual_issue_processor, 1
instance = comp, \RF|Mux57~7 , RF|Mux57~7, dual_issue_processor, 1
instance = comp, \RF|Mux57~8 , RF|Mux57~8, dual_issue_processor, 1
instance = comp, \RF|Mux57~2 , RF|Mux57~2, dual_issue_processor, 1
instance = comp, \RF|Mux57~3 , RF|Mux57~3, dual_issue_processor, 1
instance = comp, \RF|Mux57~4 , RF|Mux57~4, dual_issue_processor, 1
instance = comp, \RF|Mux57~5 , RF|Mux57~5, dual_issue_processor, 1
instance = comp, \RF|Mux57~6 , RF|Mux57~6, dual_issue_processor, 1
instance = comp, \RF|Mux57~9 , RF|Mux57~9, dual_issue_processor, 1
instance = comp, \RF|Mux57~20 , RF|Mux57~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[6] , ID_EX_INST1_PIPE|readData2_EX_inst1[6], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux25~0 , Forward_B_inst1|Mux25~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux25~1 , Forward_B_inst1|Mux25~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux25~2 , Forward_B_inst1|Mux25~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[6] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[6], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux25~0 , WRITE_BACK_MUX_INST1|Mux25~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux25~1 , WRITE_BACK_MUX_INST1|Mux25~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[6] , MEM_WB_INST1_PIPE|writeData_inst1_WB[6], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[6]~42 , Final_Alu_inst1_B_Src|out[6]~42, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[6]~43 , Final_Alu_inst1_B_Src|out[6]~43, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~3 , ALU_1|Mux25~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~4 , ALU_1|Mux25~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~87 , ALU_1|ShiftRight0~87, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~88 , ALU_1|ShiftRight0~88, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~42 , ALU_1|ShiftRight0~42, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~99 , ALU_1|ShiftRight0~99, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~151 , ALU_1|ShiftRight0~151, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~130 , ALU_1|ShiftRight0~130, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~89 , ALU_1|ShiftRight0~89, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~57 , ALU_1|ShiftRight0~57, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~91 , ALU_1|ShiftRight0~91, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~129 , ALU_1|ShiftRight0~129, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~131 , ALU_1|ShiftRight0~131, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~0 , ALU_1|Mux25~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~1 , ALU_1|Mux25~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~2 , ALU_1|Mux25~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~5 , ALU_1|Mux25~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[6] , EX_MEM_INST1_PIPE|AluOutMem_inst1[6], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux3~0 , WRITE_BACK_MUX_INST1|Mux3~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[28] , MEM_WB_INST1_PIPE|writeData_inst1_WB[28], dual_issue_processor, 1
instance = comp, \RF|Mux35~17 , RF|Mux35~17, dual_issue_processor, 1
instance = comp, \RF|Mux35~18 , RF|Mux35~18, dual_issue_processor, 1
instance = comp, \RF|Mux35~10 , RF|Mux35~10, dual_issue_processor, 1
instance = comp, \RF|Mux35~11 , RF|Mux35~11, dual_issue_processor, 1
instance = comp, \RF|Mux35~14 , RF|Mux35~14, dual_issue_processor, 1
instance = comp, \RF|Mux35~15 , RF|Mux35~15, dual_issue_processor, 1
instance = comp, \RF|Mux35~12 , RF|Mux35~12, dual_issue_processor, 1
instance = comp, \RF|Mux35~13 , RF|Mux35~13, dual_issue_processor, 1
instance = comp, \RF|Mux35~16 , RF|Mux35~16, dual_issue_processor, 1
instance = comp, \RF|Mux35~19 , RF|Mux35~19, dual_issue_processor, 1
instance = comp, \RF|Mux35~2 , RF|Mux35~2, dual_issue_processor, 1
instance = comp, \RF|Mux35~3 , RF|Mux35~3, dual_issue_processor, 1
instance = comp, \RF|Mux35~4 , RF|Mux35~4, dual_issue_processor, 1
instance = comp, \RF|Mux35~5 , RF|Mux35~5, dual_issue_processor, 1
instance = comp, \RF|Mux35~6 , RF|Mux35~6, dual_issue_processor, 1
instance = comp, \RF|Mux35~7 , RF|Mux35~7, dual_issue_processor, 1
instance = comp, \RF|Mux35~8 , RF|Mux35~8, dual_issue_processor, 1
instance = comp, \RF|Mux35~0 , RF|Mux35~0, dual_issue_processor, 1
instance = comp, \RF|Mux35~1 , RF|Mux35~1, dual_issue_processor, 1
instance = comp, \RF|Mux35~9 , RF|Mux35~9, dual_issue_processor, 1
instance = comp, \RF|Mux35~20 , RF|Mux35~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[28] , ID_EX_INST1_PIPE|readData2_EX_inst1[28], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux3~0 , Forward_B_inst1|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux3~1 , Forward_B_inst1|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux3~2 , Forward_B_inst1|Mux3~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux2~0 , WRITE_BACK_MUX_INST1|Mux2~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[29] , MEM_WB_INST1_PIPE|writeData_inst1_WB[29], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux2~2 , Forward_B_inst2|Mux2~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~121 , ALU_2|ShiftRight0~121, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~122 , ALU_2|ShiftRight0~122, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~165 , ALU_2|ShiftRight0~165, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~123 , ALU_2|ShiftRight0~123, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~127 , ALU_2|ShiftRight0~127, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~4 , ALU_2|Mux12~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~2 , ALU_2|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~3 , ALU_2|Mux12~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~128 , EX_MEM_INST2_PIPE|AluOutMem_inst2~128, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~130 , EX_MEM_INST2_PIPE|AluOutMem_inst2~130, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~82 , ALU_2|ShiftLeft0~82, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~77 , ALU_2|ShiftLeft0~77, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~129 , EX_MEM_INST2_PIPE|AluOutMem_inst2~129, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~131 , EX_MEM_INST2_PIPE|AluOutMem_inst2~131, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[19] , EX_MEM_INST2_PIPE|AluOutMem_inst2[19], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux12~0 , WRITE_BACK_MUX_INST2|Mux12~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[19] , MEM_WB_INST2_PIPE|writeData_inst2_WB[19], dual_issue_processor, 1
instance = comp, \RF|Mux44~0 , RF|Mux44~0, dual_issue_processor, 1
instance = comp, \RF|Mux44~1 , RF|Mux44~1, dual_issue_processor, 1
instance = comp, \RF|Mux44~7 , RF|Mux44~7, dual_issue_processor, 1
instance = comp, \RF|Mux44~8 , RF|Mux44~8, dual_issue_processor, 1
instance = comp, \RF|Mux44~2 , RF|Mux44~2, dual_issue_processor, 1
instance = comp, \RF|Mux44~3 , RF|Mux44~3, dual_issue_processor, 1
instance = comp, \RF|Mux44~4 , RF|Mux44~4, dual_issue_processor, 1
instance = comp, \RF|Mux44~5 , RF|Mux44~5, dual_issue_processor, 1
instance = comp, \RF|Mux44~6 , RF|Mux44~6, dual_issue_processor, 1
instance = comp, \RF|Mux44~9 , RF|Mux44~9, dual_issue_processor, 1
instance = comp, \RF|Mux44~10 , RF|Mux44~10, dual_issue_processor, 1
instance = comp, \RF|Mux44~11 , RF|Mux44~11, dual_issue_processor, 1
instance = comp, \RF|Mux44~17 , RF|Mux44~17, dual_issue_processor, 1
instance = comp, \RF|Mux44~18 , RF|Mux44~18, dual_issue_processor, 1
instance = comp, \RF|Mux44~14 , RF|Mux44~14, dual_issue_processor, 1
instance = comp, \RF|Mux44~15 , RF|Mux44~15, dual_issue_processor, 1
instance = comp, \RF|Mux44~12 , RF|Mux44~12, dual_issue_processor, 1
instance = comp, \RF|Mux44~13 , RF|Mux44~13, dual_issue_processor, 1
instance = comp, \RF|Mux44~16 , RF|Mux44~16, dual_issue_processor, 1
instance = comp, \RF|Mux44~19 , RF|Mux44~19, dual_issue_processor, 1
instance = comp, \RF|Mux44~20 , RF|Mux44~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[19] , ID_EX_INST1_PIPE|readData2_EX_inst1[19], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux12~0 , Forward_B_inst1|Mux12~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux12~1 , Forward_B_inst1|Mux12~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux12~2 , Forward_B_inst1|Mux12~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[19]~25 , Final_Alu_inst1_B_Src|out[19]~25, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~5 , ALU_1|Mux12~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~8 , ALU_1|Mux12~8, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~82 , ALU_1|ShiftLeft0~82, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~83 , ALU_1|ShiftLeft0~83, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~84 , ALU_1|ShiftLeft0~84, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~9 , ALU_1|Mux12~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~7 , ALU_1|Mux12~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~2 , ALU_1|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~3 , ALU_1|Mux12~3, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~117 , ALU_1|ShiftRight0~117, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~4 , ALU_1|Mux12~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~6 , ALU_1|Mux12~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[19] , EX_MEM_INST1_PIPE|AluOutMem_inst1[19], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux12~0 , WRITE_BACK_MUX_INST1|Mux12~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[19] , MEM_WB_INST1_PIPE|writeData_inst1_WB[19], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux12~2 , Forward_B_inst2|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~79 , ALU_2|ShiftLeft0~79, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~78 , ALU_2|ShiftLeft0~78, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~80 , ALU_2|ShiftLeft0~80, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~128 , ALU_2|ShiftLeft0~128, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~81 , ALU_2|ShiftLeft0~81, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~110 , ALU_2|ShiftLeft0~110, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~111 , ALU_2|ShiftLeft0~111, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~172 , EX_MEM_INST2_PIPE|AluOutMem_inst2~172, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~173 , EX_MEM_INST2_PIPE|AluOutMem_inst2~173, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~171 , EX_MEM_INST2_PIPE|AluOutMem_inst2~171, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~174 , EX_MEM_INST2_PIPE|AluOutMem_inst2~174, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~170 , EX_MEM_INST2_PIPE|AluOutMem_inst2~170, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~175 , EX_MEM_INST2_PIPE|AluOutMem_inst2~175, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~176 , EX_MEM_INST2_PIPE|AluOutMem_inst2~176, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~177 , EX_MEM_INST2_PIPE|AluOutMem_inst2~177, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~178 , EX_MEM_INST2_PIPE|AluOutMem_inst2~178, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~179 , EX_MEM_INST2_PIPE|AluOutMem_inst2~179, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[27] , EX_MEM_INST2_PIPE|AluOutMem_inst2[27], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux4~0 , WRITE_BACK_MUX_INST2|Mux4~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[27] , MEM_WB_INST2_PIPE|writeData_inst2_WB[27], dual_issue_processor, 1
instance = comp, \RF|Mux4~17 , RF|Mux4~17, dual_issue_processor, 1
instance = comp, \RF|Mux4~18 , RF|Mux4~18, dual_issue_processor, 1
instance = comp, \RF|Mux4~12 , RF|Mux4~12, dual_issue_processor, 1
instance = comp, \RF|Mux4~13 , RF|Mux4~13, dual_issue_processor, 1
instance = comp, \RF|Mux4~14 , RF|Mux4~14, dual_issue_processor, 1
instance = comp, \RF|Mux4~15 , RF|Mux4~15, dual_issue_processor, 1
instance = comp, \RF|Mux4~16 , RF|Mux4~16, dual_issue_processor, 1
instance = comp, \RF|Mux4~10 , RF|Mux4~10, dual_issue_processor, 1
instance = comp, \RF|Mux4~11 , RF|Mux4~11, dual_issue_processor, 1
instance = comp, \RF|Mux4~19 , RF|Mux4~19, dual_issue_processor, 1
instance = comp, \RF|Mux4~0 , RF|Mux4~0, dual_issue_processor, 1
instance = comp, \RF|Mux4~1 , RF|Mux4~1, dual_issue_processor, 1
instance = comp, \RF|Mux4~4 , RF|Mux4~4, dual_issue_processor, 1
instance = comp, \RF|Mux4~5 , RF|Mux4~5, dual_issue_processor, 1
instance = comp, \RF|Mux4~2 , RF|Mux4~2, dual_issue_processor, 1
instance = comp, \RF|Mux4~3 , RF|Mux4~3, dual_issue_processor, 1
instance = comp, \RF|Mux4~6 , RF|Mux4~6, dual_issue_processor, 1
instance = comp, \RF|Mux4~7 , RF|Mux4~7, dual_issue_processor, 1
instance = comp, \RF|Mux4~8 , RF|Mux4~8, dual_issue_processor, 1
instance = comp, \RF|Mux4~9 , RF|Mux4~9, dual_issue_processor, 1
instance = comp, \RF|Mux4~20 , RF|Mux4~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[27] , ID_EX_INST1_PIPE|readData1_EX_inst1[27], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux4~0 , Forward_A_inst1|Mux4~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux4~1 , Forward_A_inst1|Mux4~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux4~2 , Forward_A_inst1|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~13 , ALU_1|Mux4~13, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~6 , ALU_1|Mux4~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~7 , ALU_1|Mux4~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~8 , ALU_1|Mux4~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~9 , ALU_1|Mux4~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~10 , ALU_1|Mux4~10, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~11 , ALU_1|Mux4~11, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~112 , ALU_1|ShiftLeft0~112, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~113 , ALU_1|ShiftLeft0~113, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~12 , ALU_1|Mux4~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~14 , ALU_1|Mux4~14, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[27] , EX_MEM_INST1_PIPE|AluOutMem_inst1[27], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux4~0 , WRITE_BACK_MUX_INST1|Mux4~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[27] , MEM_WB_INST1_PIPE|writeData_inst1_WB[27], dual_issue_processor, 1
instance = comp, \RF|Mux36~4 , RF|Mux36~4, dual_issue_processor, 1
instance = comp, \RF|Mux36~5 , RF|Mux36~5, dual_issue_processor, 1
instance = comp, \RF|Mux36~2 , RF|Mux36~2, dual_issue_processor, 1
instance = comp, \RF|Mux36~3 , RF|Mux36~3, dual_issue_processor, 1
instance = comp, \RF|Mux36~6 , RF|Mux36~6, dual_issue_processor, 1
instance = comp, \RF|Mux36~7 , RF|Mux36~7, dual_issue_processor, 1
instance = comp, \RF|Mux36~8 , RF|Mux36~8, dual_issue_processor, 1
instance = comp, \RF|Mux36~0 , RF|Mux36~0, dual_issue_processor, 1
instance = comp, \RF|Mux36~1 , RF|Mux36~1, dual_issue_processor, 1
instance = comp, \RF|Mux36~9 , RF|Mux36~9, dual_issue_processor, 1
instance = comp, \RF|Mux36~14 , RF|Mux36~14, dual_issue_processor, 1
instance = comp, \RF|Mux36~15 , RF|Mux36~15, dual_issue_processor, 1
instance = comp, \RF|Mux36~12 , RF|Mux36~12, dual_issue_processor, 1
instance = comp, \RF|Mux36~13 , RF|Mux36~13, dual_issue_processor, 1
instance = comp, \RF|Mux36~16 , RF|Mux36~16, dual_issue_processor, 1
instance = comp, \RF|Mux36~10 , RF|Mux36~10, dual_issue_processor, 1
instance = comp, \RF|Mux36~11 , RF|Mux36~11, dual_issue_processor, 1
instance = comp, \RF|Mux36~17 , RF|Mux36~17, dual_issue_processor, 1
instance = comp, \RF|Mux36~18 , RF|Mux36~18, dual_issue_processor, 1
instance = comp, \RF|Mux36~19 , RF|Mux36~19, dual_issue_processor, 1
instance = comp, \RF|Mux36~20 , RF|Mux36~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[27] , ID_EX_INST1_PIPE|readData2_EX_inst1[27], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux4~0 , Forward_B_inst1|Mux4~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux4~1 , Forward_B_inst1|Mux4~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux4~2 , Forward_B_inst1|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~37 , ALU_1|ShiftRight0~37, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~39 , ALU_1|ShiftRight0~39, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~40 , ALU_1|ShiftRight0~40, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~155 , ALU_1|ShiftRight0~155, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~0 , ALU_1|Mux7~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~1 , ALU_1|Mux7~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~2 , ALU_1|Mux7~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~4 , ALU_1|Mux7~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~100 , ALU_1|ShiftLeft0~100, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~101 , ALU_1|ShiftLeft0~101, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~3 , ALU_1|Mux7~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~5 , ALU_1|Mux7~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[24] , EX_MEM_INST1_PIPE|AluOutMem_inst1[24], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux7~0 , WRITE_BACK_MUX_INST1|Mux7~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[24] , MEM_WB_INST1_PIPE|writeData_inst1_WB[24], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux7~2 , Forward_B_inst2|Mux7~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[24]~61 , Final_Alu_inst2_B_Src|out[24]~61, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~0 , ALU_2|Mux7~0, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~46 , ALU_2|Add0~46, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~48 , ALU_2|Add0~48, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~1 , ALU_2|Mux7~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~150 , EX_MEM_INST2_PIPE|AluOutMem_inst2~150, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~152 , EX_MEM_INST2_PIPE|AluOutMem_inst2~152, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~98 , ALU_2|ShiftLeft0~98, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~99 , ALU_2|ShiftLeft0~99, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~151 , EX_MEM_INST2_PIPE|AluOutMem_inst2~151, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~153 , EX_MEM_INST2_PIPE|AluOutMem_inst2~153, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~154 , EX_MEM_INST2_PIPE|AluOutMem_inst2~154, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[24] , EX_MEM_INST2_PIPE|AluOutMem_inst2[24], dual_issue_processor, 1
instance = comp, \RF|Mux71~2 , RF|Mux71~2, dual_issue_processor, 1
instance = comp, \RF|Mux71~3 , RF|Mux71~3, dual_issue_processor, 1
instance = comp, \RF|Mux71~4 , RF|Mux71~4, dual_issue_processor, 1
instance = comp, \RF|Mux71~5 , RF|Mux71~5, dual_issue_processor, 1
instance = comp, \RF|Mux71~6 , RF|Mux71~6, dual_issue_processor, 1
instance = comp, \RF|Mux71~7 , RF|Mux71~7, dual_issue_processor, 1
instance = comp, \RF|Mux71~8 , RF|Mux71~8, dual_issue_processor, 1
instance = comp, \RF|Mux71~0 , RF|Mux71~0, dual_issue_processor, 1
instance = comp, \RF|Mux71~1 , RF|Mux71~1, dual_issue_processor, 1
instance = comp, \RF|Mux71~9 , RF|Mux71~9, dual_issue_processor, 1
instance = comp, \RF|Mux71~17 , RF|Mux71~17, dual_issue_processor, 1
instance = comp, \RF|Mux71~18 , RF|Mux71~18, dual_issue_processor, 1
instance = comp, \RF|Mux71~10 , RF|Mux71~10, dual_issue_processor, 1
instance = comp, \RF|Mux71~11 , RF|Mux71~11, dual_issue_processor, 1
instance = comp, \RF|Mux71~14 , RF|Mux71~14, dual_issue_processor, 1
instance = comp, \RF|Mux71~15 , RF|Mux71~15, dual_issue_processor, 1
instance = comp, \RF|Mux71~12 , RF|Mux71~12, dual_issue_processor, 1
instance = comp, \RF|Mux71~13 , RF|Mux71~13, dual_issue_processor, 1
instance = comp, \RF|Mux71~16 , RF|Mux71~16, dual_issue_processor, 1
instance = comp, \RF|Mux71~19 , RF|Mux71~19, dual_issue_processor, 1
instance = comp, \RF|Mux71~20 , RF|Mux71~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[24] , ID_EX_INST2_PIPE|readData1_EX_inst2[24], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux7~0 , Forward_A_inst2|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux7~1 , Forward_A_inst2|Mux7~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux7~2 , Forward_A_inst2|Mux7~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~155 , EX_MEM_INST2_PIPE|AluOutMem_inst2~155, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~156 , EX_MEM_INST2_PIPE|AluOutMem_inst2~156, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~102 , ALU_2|ShiftLeft0~102, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~103 , ALU_2|ShiftLeft0~103, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~157 , EX_MEM_INST2_PIPE|AluOutMem_inst2~157, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~158 , EX_MEM_INST2_PIPE|AluOutMem_inst2~158, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~159 , EX_MEM_INST2_PIPE|AluOutMem_inst2~159, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~160 , EX_MEM_INST2_PIPE|AluOutMem_inst2~160, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~161 , EX_MEM_INST2_PIPE|AluOutMem_inst2~161, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~162 , EX_MEM_INST2_PIPE|AluOutMem_inst2~162, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~163 , EX_MEM_INST2_PIPE|AluOutMem_inst2~163, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~164 , EX_MEM_INST2_PIPE|AluOutMem_inst2~164, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[25] , EX_MEM_INST2_PIPE|AluOutMem_inst2[25], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux6~0 , WRITE_BACK_MUX_INST2|Mux6~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[25] , MEM_WB_INST2_PIPE|writeData_inst2_WB[25], dual_issue_processor, 1
instance = comp, \RF|Mux6~10 , RF|Mux6~10, dual_issue_processor, 1
instance = comp, \RF|Mux6~11 , RF|Mux6~11, dual_issue_processor, 1
instance = comp, \RF|Mux6~14 , RF|Mux6~14, dual_issue_processor, 1
instance = comp, \RF|Mux6~15 , RF|Mux6~15, dual_issue_processor, 1
instance = comp, \RF|Mux6~12 , RF|Mux6~12, dual_issue_processor, 1
instance = comp, \RF|Mux6~13 , RF|Mux6~13, dual_issue_processor, 1
instance = comp, \RF|Mux6~16 , RF|Mux6~16, dual_issue_processor, 1
instance = comp, \RF|Mux6~17 , RF|Mux6~17, dual_issue_processor, 1
instance = comp, \RF|Mux6~18 , RF|Mux6~18, dual_issue_processor, 1
instance = comp, \RF|Mux6~19 , RF|Mux6~19, dual_issue_processor, 1
instance = comp, \RF|Mux6~7 , RF|Mux6~7, dual_issue_processor, 1
instance = comp, \RF|Mux6~8 , RF|Mux6~8, dual_issue_processor, 1
instance = comp, \RF|Mux6~4 , RF|Mux6~4, dual_issue_processor, 1
instance = comp, \RF|Mux6~5 , RF|Mux6~5, dual_issue_processor, 1
instance = comp, \RF|Mux6~2 , RF|Mux6~2, dual_issue_processor, 1
instance = comp, \RF|Mux6~3 , RF|Mux6~3, dual_issue_processor, 1
instance = comp, \RF|Mux6~6 , RF|Mux6~6, dual_issue_processor, 1
instance = comp, \RF|Mux6~0 , RF|Mux6~0, dual_issue_processor, 1
instance = comp, \RF|Mux6~1 , RF|Mux6~1, dual_issue_processor, 1
instance = comp, \RF|Mux6~9 , RF|Mux6~9, dual_issue_processor, 1
instance = comp, \RF|Mux6~20 , RF|Mux6~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[25] , ID_EX_INST1_PIPE|readData1_EX_inst1[25], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux6~0 , Forward_A_inst1|Mux6~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux6~1 , Forward_A_inst1|Mux6~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux6~2 , Forward_A_inst1|Mux6~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~6 , ALU_1|Mux6~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~104 , ALU_1|ShiftLeft0~104, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~105 , ALU_1|ShiftLeft0~105, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~5 , ALU_1|Mux6~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~2 , ALU_1|Mux6~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~3 , ALU_1|Mux6~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~4 , ALU_1|Mux6~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~7 , ALU_1|Mux6~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[25] , EX_MEM_INST1_PIPE|AluOutMem_inst1[25], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux6~0 , WRITE_BACK_MUX_INST1|Mux6~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[25] , MEM_WB_INST1_PIPE|writeData_inst1_WB[25], dual_issue_processor, 1
instance = comp, \RF|Mux38~17 , RF|Mux38~17, dual_issue_processor, 1
instance = comp, \RF|Mux38~18 , RF|Mux38~18, dual_issue_processor, 1
instance = comp, \RF|Mux38~14 , RF|Mux38~14, dual_issue_processor, 1
instance = comp, \RF|Mux38~15 , RF|Mux38~15, dual_issue_processor, 1
instance = comp, \RF|Mux38~12 , RF|Mux38~12, dual_issue_processor, 1
instance = comp, \RF|Mux38~13 , RF|Mux38~13, dual_issue_processor, 1
instance = comp, \RF|Mux38~16 , RF|Mux38~16, dual_issue_processor, 1
instance = comp, \RF|Mux38~10 , RF|Mux38~10, dual_issue_processor, 1
instance = comp, \RF|Mux38~11 , RF|Mux38~11, dual_issue_processor, 1
instance = comp, \RF|Mux38~19 , RF|Mux38~19, dual_issue_processor, 1
instance = comp, \RF|Mux38~4 , RF|Mux38~4, dual_issue_processor, 1
instance = comp, \RF|Mux38~5 , RF|Mux38~5, dual_issue_processor, 1
instance = comp, \RF|Mux38~2 , RF|Mux38~2, dual_issue_processor, 1
instance = comp, \RF|Mux38~3 , RF|Mux38~3, dual_issue_processor, 1
instance = comp, \RF|Mux38~6 , RF|Mux38~6, dual_issue_processor, 1
instance = comp, \RF|Mux38~0 , RF|Mux38~0, dual_issue_processor, 1
instance = comp, \RF|Mux38~1 , RF|Mux38~1, dual_issue_processor, 1
instance = comp, \RF|Mux38~7 , RF|Mux38~7, dual_issue_processor, 1
instance = comp, \RF|Mux38~8 , RF|Mux38~8, dual_issue_processor, 1
instance = comp, \RF|Mux38~9 , RF|Mux38~9, dual_issue_processor, 1
instance = comp, \RF|Mux38~20 , RF|Mux38~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[25] , ID_EX_INST1_PIPE|readData2_EX_inst1[25], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux6~0 , Forward_B_inst1|Mux6~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux6~1 , Forward_B_inst1|Mux6~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux6~2 , Forward_B_inst1|Mux6~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~38 , ALU_1|ShiftRight0~38, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~98 , ALU_1|ShiftRight0~98, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~132 , ALU_1|ShiftRight0~132, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~11 , ALU_1|Mux17~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~6 , ALU_1|Mux17~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~7 , ALU_1|Mux17~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~4 , ALU_1|Mux17~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~5 , ALU_1|Mux17~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~8 , ALU_1|Mux17~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~9 , ALU_1|Mux17~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~10 , ALU_1|Mux17~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[14] , EX_MEM_INST1_PIPE|AluOutMem_inst1[14], dual_issue_processor, 1
instance = comp, \RF|Mux49~0 , RF|Mux49~0, dual_issue_processor, 1
instance = comp, \RF|Mux49~1 , RF|Mux49~1, dual_issue_processor, 1
instance = comp, \RF|Mux49~7 , RF|Mux49~7, dual_issue_processor, 1
instance = comp, \RF|Mux49~8 , RF|Mux49~8, dual_issue_processor, 1
instance = comp, \RF|Mux49~2 , RF|Mux49~2, dual_issue_processor, 1
instance = comp, \RF|Mux49~3 , RF|Mux49~3, dual_issue_processor, 1
instance = comp, \RF|Mux49~4 , RF|Mux49~4, dual_issue_processor, 1
instance = comp, \RF|Mux49~5 , RF|Mux49~5, dual_issue_processor, 1
instance = comp, \RF|Mux49~6 , RF|Mux49~6, dual_issue_processor, 1
instance = comp, \RF|Mux49~9 , RF|Mux49~9, dual_issue_processor, 1
instance = comp, \RF|Mux49~17 , RF|Mux49~17, dual_issue_processor, 1
instance = comp, \RF|Mux49~18 , RF|Mux49~18, dual_issue_processor, 1
instance = comp, \RF|Mux49~14 , RF|Mux49~14, dual_issue_processor, 1
instance = comp, \RF|Mux49~15 , RF|Mux49~15, dual_issue_processor, 1
instance = comp, \RF|Mux49~12 , RF|Mux49~12, dual_issue_processor, 1
instance = comp, \RF|Mux49~13 , RF|Mux49~13, dual_issue_processor, 1
instance = comp, \RF|Mux49~16 , RF|Mux49~16, dual_issue_processor, 1
instance = comp, \RF|Mux49~10 , RF|Mux49~10, dual_issue_processor, 1
instance = comp, \RF|Mux49~11 , RF|Mux49~11, dual_issue_processor, 1
instance = comp, \RF|Mux49~19 , RF|Mux49~19, dual_issue_processor, 1
instance = comp, \RF|Mux49~20 , RF|Mux49~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[14] , ID_EX_INST1_PIPE|readData2_EX_inst1[14], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux17~0 , Forward_B_inst1|Mux17~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux17~1 , Forward_B_inst1|Mux17~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux17~2 , Forward_B_inst1|Mux17~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[14]~30 , Final_Alu_inst1_B_Src|out[14]~30, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~56 , ALU_1|ShiftLeft0~56, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~57 , ALU_1|ShiftLeft0~57, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~78 , ALU_1|ShiftLeft0~78, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~75 , ALU_1|ShiftLeft0~75, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~79 , ALU_1|ShiftLeft0~79, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~5 , ALU_1|Mux13~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~131 , ALU_1|ShiftLeft0~131, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~6 , ALU_1|Mux13~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~100 , ALU_1|ShiftRight0~100, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~145 , ALU_1|ShiftRight0~145, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~101 , ALU_1|ShiftRight0~101, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~2 , ALU_1|Mux13~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~3 , ALU_1|Mux13~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~4 , ALU_1|Mux13~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~7 , ALU_1|Mux13~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[18] , EX_MEM_INST1_PIPE|AluOutMem_inst1[18], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux13~0 , WRITE_BACK_MUX_INST1|Mux13~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[18] , MEM_WB_INST1_PIPE|writeData_inst1_WB[18], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux13~2 , Forward_B_inst2|Mux13~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~92 , ALU_2|ShiftRight0~92, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~94 , ALU_2|ShiftRight0~94, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~95 , ALU_2|ShiftRight0~95, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~161 , ALU_2|ShiftRight0~161, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~96 , ALU_2|ShiftRight0~96, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~79 , ALU_2|ShiftRight0~79, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~80 , ALU_2|ShiftRight0~80, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~81 , ALU_2|ShiftRight0~81, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~82 , ALU_2|ShiftRight0~82, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~42 , EX_MEM_INST2_PIPE|AluOutMem_inst2~42, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~45 , EX_MEM_INST2_PIPE|AluOutMem_inst2~45, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~14 , ID_EX_INST2_PIPE|Imm_EX_inst2~14, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[1] , ID_EX_INST2_PIPE|Imm_EX_inst2[1], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux30~2 , Forward_B_inst2|Mux30~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~0 , ALU_2|Mux30~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~1 , ALU_2|Mux30~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~2 , ALU_2|Mux30~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~43 , EX_MEM_INST2_PIPE|AluOutMem_inst2~43, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~46 , EX_MEM_INST2_PIPE|AluOutMem_inst2~46, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~47 , EX_MEM_INST2_PIPE|AluOutMem_inst2~47, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[1] , EX_MEM_INST2_PIPE|AluOutMem_inst2[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~64 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~64, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[0] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[0], dual_issue_processor, 1
instance = comp, \RF|Mux62~10 , RF|Mux62~10, dual_issue_processor, 1
instance = comp, \RF|Mux62~11 , RF|Mux62~11, dual_issue_processor, 1
instance = comp, \RF|Mux62~12 , RF|Mux62~12, dual_issue_processor, 1
instance = comp, \RF|Mux62~13 , RF|Mux62~13, dual_issue_processor, 1
instance = comp, \RF|Mux62~14 , RF|Mux62~14, dual_issue_processor, 1
instance = comp, \RF|Mux62~15 , RF|Mux62~15, dual_issue_processor, 1
instance = comp, \RF|Mux62~16 , RF|Mux62~16, dual_issue_processor, 1
instance = comp, \RF|Mux62~17 , RF|Mux62~17, dual_issue_processor, 1
instance = comp, \RF|Mux62~18 , RF|Mux62~18, dual_issue_processor, 1
instance = comp, \RF|Mux62~19 , RF|Mux62~19, dual_issue_processor, 1
instance = comp, \RF|Mux62~2 , RF|Mux62~2, dual_issue_processor, 1
instance = comp, \RF|Mux62~3 , RF|Mux62~3, dual_issue_processor, 1
instance = comp, \RF|Mux62~4 , RF|Mux62~4, dual_issue_processor, 1
instance = comp, \RF|Mux62~5 , RF|Mux62~5, dual_issue_processor, 1
instance = comp, \RF|Mux62~6 , RF|Mux62~6, dual_issue_processor, 1
instance = comp, \RF|Mux62~7 , RF|Mux62~7, dual_issue_processor, 1
instance = comp, \RF|Mux62~8 , RF|Mux62~8, dual_issue_processor, 1
instance = comp, \RF|Mux62~0 , RF|Mux62~0, dual_issue_processor, 1
instance = comp, \RF|Mux62~1 , RF|Mux62~1, dual_issue_processor, 1
instance = comp, \RF|Mux62~9 , RF|Mux62~9, dual_issue_processor, 1
instance = comp, \RF|Mux62~20 , RF|Mux62~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[1] , ID_EX_INST1_PIPE|readData2_EX_inst1[1], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux30~0 , Forward_B_inst1|Mux30~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux30~1 , Forward_B_inst1|Mux30~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux30~2 , Forward_B_inst1|Mux30~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[1]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[1]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[1] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~65 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~65, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[1] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[1], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a0 , DM|altsyncram_component|auto_generated|ram_block1a0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux30~0 , WRITE_BACK_MUX_INST2|Mux30~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux30~1 , WRITE_BACK_MUX_INST2|Mux30~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[1] , MEM_WB_INST2_PIPE|writeData_inst2_WB[1], dual_issue_processor, 1
instance = comp, \RF|Mux126~2 , RF|Mux126~2, dual_issue_processor, 1
instance = comp, \RF|Mux126~3 , RF|Mux126~3, dual_issue_processor, 1
instance = comp, \RF|Mux126~4 , RF|Mux126~4, dual_issue_processor, 1
instance = comp, \RF|Mux126~5 , RF|Mux126~5, dual_issue_processor, 1
instance = comp, \RF|Mux126~6 , RF|Mux126~6, dual_issue_processor, 1
instance = comp, \RF|Mux126~7 , RF|Mux126~7, dual_issue_processor, 1
instance = comp, \RF|Mux126~8 , RF|Mux126~8, dual_issue_processor, 1
instance = comp, \RF|Mux126~0 , RF|Mux126~0, dual_issue_processor, 1
instance = comp, \RF|Mux126~1 , RF|Mux126~1, dual_issue_processor, 1
instance = comp, \RF|Mux126~9 , RF|Mux126~9, dual_issue_processor, 1
instance = comp, \RF|Mux126~10 , RF|Mux126~10, dual_issue_processor, 1
instance = comp, \RF|Mux126~11 , RF|Mux126~11, dual_issue_processor, 1
instance = comp, \RF|Mux126~17 , RF|Mux126~17, dual_issue_processor, 1
instance = comp, \RF|Mux126~18 , RF|Mux126~18, dual_issue_processor, 1
instance = comp, \RF|Mux126~12 , RF|Mux126~12, dual_issue_processor, 1
instance = comp, \RF|Mux126~13 , RF|Mux126~13, dual_issue_processor, 1
instance = comp, \RF|Mux126~14 , RF|Mux126~14, dual_issue_processor, 1
instance = comp, \RF|Mux126~15 , RF|Mux126~15, dual_issue_processor, 1
instance = comp, \RF|Mux126~16 , RF|Mux126~16, dual_issue_processor, 1
instance = comp, \RF|Mux126~19 , RF|Mux126~19, dual_issue_processor, 1
instance = comp, \RF|Mux126~20 , RF|Mux126~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[1] , ID_EX_INST2_PIPE|readData2_EX_inst2[1], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux30~0 , Forward_B_inst2|Mux30~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux30~1 , Forward_B_inst2|Mux30~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[1]~50 , Final_Alu_inst2_B_Src|out[1]~50, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[1]~51 , Final_Alu_inst2_B_Src|out[1]~51, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~11 , ALU_2|ShiftLeft0~11, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~12 , ALU_2|ShiftLeft0~12, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~50 , EX_MEM_INST2_PIPE|AluOutMem_inst2~50, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~0 , ALU_2|Mux29~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~1 , ALU_2|Mux29~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~52 , EX_MEM_INST2_PIPE|AluOutMem_inst2~52, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~103 , ALU_2|ShiftRight0~103, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~102 , ALU_2|ShiftRight0~102, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~104 , ALU_2|ShiftRight0~104, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~105 , ALU_2|ShiftRight0~105, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~49 , EX_MEM_INST2_PIPE|AluOutMem_inst2~49, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~211 , EX_MEM_INST2_PIPE|AluOutMem_inst2~211, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[2] , EX_MEM_INST2_PIPE|AluOutMem_inst2[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~66 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~66, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[2] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[2], dual_issue_processor, 1
instance = comp, \RF|Mux60~10 , RF|Mux60~10, dual_issue_processor, 1
instance = comp, \RF|Mux60~11 , RF|Mux60~11, dual_issue_processor, 1
instance = comp, \RF|Mux60~17 , RF|Mux60~17, dual_issue_processor, 1
instance = comp, \RF|Mux60~18 , RF|Mux60~18, dual_issue_processor, 1
instance = comp, \RF|Mux60~12 , RF|Mux60~12, dual_issue_processor, 1
instance = comp, \RF|Mux60~13 , RF|Mux60~13, dual_issue_processor, 1
instance = comp, \RF|Mux60~14 , RF|Mux60~14, dual_issue_processor, 1
instance = comp, \RF|Mux60~15 , RF|Mux60~15, dual_issue_processor, 1
instance = comp, \RF|Mux60~16 , RF|Mux60~16, dual_issue_processor, 1
instance = comp, \RF|Mux60~19 , RF|Mux60~19, dual_issue_processor, 1
instance = comp, \RF|Mux60~7 , RF|Mux60~7, dual_issue_processor, 1
instance = comp, \RF|Mux60~8 , RF|Mux60~8, dual_issue_processor, 1
instance = comp, \RF|Mux60~0 , RF|Mux60~0, dual_issue_processor, 1
instance = comp, \RF|Mux60~1 , RF|Mux60~1, dual_issue_processor, 1
instance = comp, \RF|Mux60~4 , RF|Mux60~4, dual_issue_processor, 1
instance = comp, \RF|Mux60~5 , RF|Mux60~5, dual_issue_processor, 1
instance = comp, \RF|Mux60~2 , RF|Mux60~2, dual_issue_processor, 1
instance = comp, \RF|Mux60~3 , RF|Mux60~3, dual_issue_processor, 1
instance = comp, \RF|Mux60~6 , RF|Mux60~6, dual_issue_processor, 1
instance = comp, \RF|Mux60~9 , RF|Mux60~9, dual_issue_processor, 1
instance = comp, \RF|Mux60~20 , RF|Mux60~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[3] , ID_EX_INST1_PIPE|readData2_EX_inst1[3], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux28~0 , Forward_B_inst1|Mux28~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux28~1 , Forward_B_inst1|Mux28~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux28~2 , Forward_B_inst1|Mux28~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[3] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~67 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~67, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[3] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[3], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a2 , DM|altsyncram_component|auto_generated|ram_block1a2, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux29~0 , WRITE_BACK_MUX_INST2|Mux29~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux29~1 , WRITE_BACK_MUX_INST2|Mux29~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[2] , MEM_WB_INST2_PIPE|writeData_inst2_WB[2], dual_issue_processor, 1
instance = comp, \RF|registers[9][2]~62 , RF|registers[9][2]~62, dual_issue_processor, 1
instance = comp, \RF|registers[9][2]_NEW2032 , RF|registers[9][2]_NEW2032, dual_issue_processor, 1
instance = comp, \RF|registers[9][2] , RF|registers[9][2], dual_issue_processor, 1
instance = comp, \RF|Mux29~10 , RF|Mux29~10, dual_issue_processor, 1
instance = comp, \RF|Mux29~11 , RF|Mux29~11, dual_issue_processor, 1
instance = comp, \RF|Mux29~17 , RF|Mux29~17, dual_issue_processor, 1
instance = comp, \RF|Mux29~18 , RF|Mux29~18, dual_issue_processor, 1
instance = comp, \RF|Mux29~12 , RF|Mux29~12, dual_issue_processor, 1
instance = comp, \RF|Mux29~13 , RF|Mux29~13, dual_issue_processor, 1
instance = comp, \RF|Mux29~14 , RF|Mux29~14, dual_issue_processor, 1
instance = comp, \RF|Mux29~15 , RF|Mux29~15, dual_issue_processor, 1
instance = comp, \RF|Mux29~16 , RF|Mux29~16, dual_issue_processor, 1
instance = comp, \RF|Mux29~19 , RF|Mux29~19, dual_issue_processor, 1
instance = comp, \RF|Mux29~7 , RF|Mux29~7, dual_issue_processor, 1
instance = comp, \RF|Mux29~8 , RF|Mux29~8, dual_issue_processor, 1
instance = comp, \RF|Mux29~4 , RF|Mux29~4, dual_issue_processor, 1
instance = comp, \RF|Mux29~5 , RF|Mux29~5, dual_issue_processor, 1
instance = comp, \RF|Mux29~2 , RF|Mux29~2, dual_issue_processor, 1
instance = comp, \RF|Mux29~3 , RF|Mux29~3, dual_issue_processor, 1
instance = comp, \RF|Mux29~6 , RF|Mux29~6, dual_issue_processor, 1
instance = comp, \RF|Mux29~0 , RF|Mux29~0, dual_issue_processor, 1
instance = comp, \RF|Mux29~1 , RF|Mux29~1, dual_issue_processor, 1
instance = comp, \RF|Mux29~9 , RF|Mux29~9, dual_issue_processor, 1
instance = comp, \next_addr~12 , next_addr~12, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~2 , ID_EX_INST1_PIPE|readData1_EX_inst1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[2] , ID_EX_INST1_PIPE|readData1_EX_inst1[2], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux29~0 , Forward_A_inst1|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux29~1 , Forward_A_inst1|Mux29~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux29~2 , Forward_A_inst1|Mux29~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~4 , ALU_1|Mux29~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~3 , ALU_1|Mux29~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~1 , ALU_1|Mux29~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~2 , ALU_1|Mux29~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~5 , ALU_1|Mux29~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~93 , ALU_1|ShiftRight0~93, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~92 , ALU_1|ShiftRight0~92, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~94 , ALU_1|ShiftRight0~94, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~90 , ALU_1|ShiftRight0~90, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~95 , ALU_1|ShiftRight0~95, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~0 , ALU_1|Mux29~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~6 , ALU_1|Mux29~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[2] , EX_MEM_INST1_PIPE|AluOutMem_inst1[2], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux29~0 , WRITE_BACK_MUX_INST1|Mux29~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux29~1 , WRITE_BACK_MUX_INST1|Mux29~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[2] , MEM_WB_INST1_PIPE|writeData_inst1_WB[2], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux29~2 , Forward_B_inst1|Mux29~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[2] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[2], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux28~0 , WRITE_BACK_MUX_INST2|Mux28~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux28~1 , WRITE_BACK_MUX_INST2|Mux28~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[3] , MEM_WB_INST2_PIPE|writeData_inst2_WB[3], dual_issue_processor, 1
instance = comp, \RF|Mux28~17 , RF|Mux28~17, dual_issue_processor, 1
instance = comp, \RF|Mux28~18 , RF|Mux28~18, dual_issue_processor, 1
instance = comp, \RF|Mux28~10 , RF|Mux28~10, dual_issue_processor, 1
instance = comp, \RF|Mux28~11 , RF|Mux28~11, dual_issue_processor, 1
instance = comp, \RF|Mux28~12 , RF|Mux28~12, dual_issue_processor, 1
instance = comp, \RF|Mux28~13 , RF|Mux28~13, dual_issue_processor, 1
instance = comp, \RF|Mux28~14 , RF|Mux28~14, dual_issue_processor, 1
instance = comp, \RF|Mux28~15 , RF|Mux28~15, dual_issue_processor, 1
instance = comp, \RF|Mux28~16 , RF|Mux28~16, dual_issue_processor, 1
instance = comp, \RF|Mux28~19 , RF|Mux28~19, dual_issue_processor, 1
instance = comp, \RF|Mux28~7 , RF|Mux28~7, dual_issue_processor, 1
instance = comp, \RF|Mux28~8 , RF|Mux28~8, dual_issue_processor, 1
instance = comp, \RF|Mux28~0 , RF|Mux28~0, dual_issue_processor, 1
instance = comp, \RF|Mux28~1 , RF|Mux28~1, dual_issue_processor, 1
instance = comp, \RF|Mux28~4 , RF|Mux28~4, dual_issue_processor, 1
instance = comp, \RF|Mux28~5 , RF|Mux28~5, dual_issue_processor, 1
instance = comp, \RF|Mux28~2 , RF|Mux28~2, dual_issue_processor, 1
instance = comp, \RF|Mux28~3 , RF|Mux28~3, dual_issue_processor, 1
instance = comp, \RF|Mux28~6 , RF|Mux28~6, dual_issue_processor, 1
instance = comp, \RF|Mux28~9 , RF|Mux28~9, dual_issue_processor, 1
instance = comp, \next_addr~16 , next_addr~16, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~3 , ID_EX_INST1_PIPE|readData1_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[3] , ID_EX_INST1_PIPE|readData1_EX_inst1[3], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux28~0 , Forward_A_inst1|Mux28~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux28~1 , Forward_A_inst1|Mux28~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux28~2 , Forward_A_inst1|Mux28~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~13 , ID_EX_INST1_PIPE|Imm_EX_inst1~13, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[3] , ID_EX_INST1_PIPE|Imm_EX_inst1[3], dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~1 , ALU_1|Mux28~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~2 , ALU_1|Mux28~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~3 , ALU_1|Mux28~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~4 , ALU_1|Mux28~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~5 , ALU_1|Mux28~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~6 , ALU_1|Mux28~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~108 , ALU_1|ShiftRight0~108, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~107 , ALU_1|ShiftRight0~107, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~109 , ALU_1|ShiftRight0~109, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~110 , ALU_1|ShiftRight0~110, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~0 , ALU_1|Mux28~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~7 , ALU_1|Mux28~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[3] , EX_MEM_INST1_PIPE|AluOutMem_inst1[3], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux28~0 , WRITE_BACK_MUX_INST1|Mux28~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux28~1 , WRITE_BACK_MUX_INST1|Mux28~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[3] , MEM_WB_INST1_PIPE|writeData_inst1_WB[3], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[3]~48 , Final_Alu_inst1_B_Src|out[3]~48, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[3]~49 , Final_Alu_inst1_B_Src|out[3]~49, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~19 , ALU_1|ShiftLeft0~19, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~18 , ALU_1|ShiftLeft0~18, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~20 , ALU_1|ShiftLeft0~20, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~21 , ALU_1|ShiftLeft0~21, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~4 , ALU_1|Mux27~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~6 , ALU_1|Mux27~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~56 , ALU_1|ShiftRight0~56, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~58 , ALU_1|ShiftRight0~58, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~118 , ALU_1|ShiftRight0~118, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~148 , ALU_1|ShiftRight0~148, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~119 , ALU_1|ShiftRight0~119, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~120 , ALU_1|ShiftRight0~120, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~0 , ALU_1|Mux27~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~1 , ALU_1|Mux27~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~2 , ALU_1|Mux27~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~3 , ALU_1|Mux27~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~7 , ALU_1|Mux27~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[4] , EX_MEM_INST1_PIPE|AluOutMem_inst1[4], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux27~0 , WRITE_BACK_MUX_INST1|Mux27~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux27~1 , WRITE_BACK_MUX_INST1|Mux27~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[4] , MEM_WB_INST1_PIPE|writeData_inst1_WB[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~12 , ID_EX_INST1_PIPE|Imm_EX_inst1~12, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[4] , ID_EX_INST1_PIPE|Imm_EX_inst1[4], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[4]~46 , Final_Alu_inst1_B_Src|out[4]~46, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[4]~47 , Final_Alu_inst1_B_Src|out[4]~47, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~70 , ALU_1|ShiftRight0~70, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~66 , ALU_1|ShiftRight0~66, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~68 , ALU_1|ShiftRight0~68, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~69 , ALU_1|ShiftRight0~69, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~71 , ALU_1|ShiftRight0~71, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~72 , ALU_1|ShiftRight0~72, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~0 , ALU_1|Mux30~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~1 , ALU_1|Mux30~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~2 , ALU_1|Mux30~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~3 , ALU_1|Mux30~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~4 , ALU_1|Mux30~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~6 , ALU_1|Mux30~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~7 , ALU_1|Mux30~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~8 , ALU_1|Mux30~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[1] , EX_MEM_INST1_PIPE|AluOutMem_inst1[1], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux31~0 , WRITE_BACK_MUX_INST2|Mux31~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux31~1 , WRITE_BACK_MUX_INST2|Mux31~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[0] , MEM_WB_INST2_PIPE|writeData_inst2_WB[0], dual_issue_processor, 1
instance = comp, \RF|Mux63~0 , RF|Mux63~0, dual_issue_processor, 1
instance = comp, \RF|Mux63~1 , RF|Mux63~1, dual_issue_processor, 1
instance = comp, \RF|Mux63~2 , RF|Mux63~2, dual_issue_processor, 1
instance = comp, \RF|Mux63~3 , RF|Mux63~3, dual_issue_processor, 1
instance = comp, \RF|Mux63~4 , RF|Mux63~4, dual_issue_processor, 1
instance = comp, \RF|Mux63~5 , RF|Mux63~5, dual_issue_processor, 1
instance = comp, \RF|Mux63~6 , RF|Mux63~6, dual_issue_processor, 1
instance = comp, \RF|Mux63~7 , RF|Mux63~7, dual_issue_processor, 1
instance = comp, \RF|Mux63~8 , RF|Mux63~8, dual_issue_processor, 1
instance = comp, \RF|Mux63~9 , RF|Mux63~9, dual_issue_processor, 1
instance = comp, \RF|Mux63~17 , RF|Mux63~17, dual_issue_processor, 1
instance = comp, \RF|Mux63~18 , RF|Mux63~18, dual_issue_processor, 1
instance = comp, \RF|Mux63~14 , RF|Mux63~14, dual_issue_processor, 1
instance = comp, \RF|Mux63~15 , RF|Mux63~15, dual_issue_processor, 1
instance = comp, \RF|Mux63~12 , RF|Mux63~12, dual_issue_processor, 1
instance = comp, \RF|Mux63~13 , RF|Mux63~13, dual_issue_processor, 1
instance = comp, \RF|Mux63~16 , RF|Mux63~16, dual_issue_processor, 1
instance = comp, \RF|Mux63~10 , RF|Mux63~10, dual_issue_processor, 1
instance = comp, \RF|Mux63~11 , RF|Mux63~11, dual_issue_processor, 1
instance = comp, \RF|Mux63~19 , RF|Mux63~19, dual_issue_processor, 1
instance = comp, \RF|Mux63~20 , RF|Mux63~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[0] , ID_EX_INST1_PIPE|readData2_EX_inst1[0], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux31~0 , Forward_B_inst1|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux31~1 , Forward_B_inst1|Mux31~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[0]~22 , Final_Alu_inst1_B_Src|out[0]~22, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[0]~23 , Final_Alu_inst1_B_Src|out[0]~23, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8_RESYN2674 , ALU_1|Mux31~8_RESYN2674, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8_RESYN2678 , ALU_1|Mux31~8_RESYN2678, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8_RESYN2682 , ALU_1|Mux31~8_RESYN2682, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8_RESYN2684 , ALU_1|Mux31~8_RESYN2684, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~1 , ALU_1|LessThan0~1, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~3 , ALU_1|LessThan0~3, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~5 , ALU_1|LessThan0~5, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~7 , ALU_1|LessThan0~7, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~9 , ALU_1|LessThan0~9, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~11 , ALU_1|LessThan0~11, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~13 , ALU_1|LessThan0~13, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~15 , ALU_1|LessThan0~15, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~17 , ALU_1|LessThan0~17, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~19 , ALU_1|LessThan0~19, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~21 , ALU_1|LessThan0~21, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~23 , ALU_1|LessThan0~23, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~25 , ALU_1|LessThan0~25, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~27 , ALU_1|LessThan0~27, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~29 , ALU_1|LessThan0~29, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~31 , ALU_1|LessThan0~31, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~33 , ALU_1|LessThan0~33, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~35 , ALU_1|LessThan0~35, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~37 , ALU_1|LessThan0~37, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~39 , ALU_1|LessThan0~39, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~41 , ALU_1|LessThan0~41, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~43 , ALU_1|LessThan0~43, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~45 , ALU_1|LessThan0~45, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~47 , ALU_1|LessThan0~47, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~49 , ALU_1|LessThan0~49, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~51 , ALU_1|LessThan0~51, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~53 , ALU_1|LessThan0~53, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~55 , ALU_1|LessThan0~55, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~57 , ALU_1|LessThan0~57, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~59 , ALU_1|LessThan0~59, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~61 , ALU_1|LessThan0~61, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~62 , ALU_1|LessThan0~62, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8 , ALU_1|Mux31~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~9 , ALU_1|Mux31~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~10 , ALU_1|Mux31~10, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~11 , ALU_1|Mux31~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~12 , ALU_1|Mux31~12, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~1 , ALU_1|LessThan1~1, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~3 , ALU_1|LessThan1~3, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~5 , ALU_1|LessThan1~5, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~7 , ALU_1|LessThan1~7, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~9 , ALU_1|LessThan1~9, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~11 , ALU_1|LessThan1~11, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~13 , ALU_1|LessThan1~13, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~15 , ALU_1|LessThan1~15, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~17 , ALU_1|LessThan1~17, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~19 , ALU_1|LessThan1~19, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~21 , ALU_1|LessThan1~21, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~23 , ALU_1|LessThan1~23, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~25 , ALU_1|LessThan1~25, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~27 , ALU_1|LessThan1~27, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~29 , ALU_1|LessThan1~29, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~31 , ALU_1|LessThan1~31, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~33 , ALU_1|LessThan1~33, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~35 , ALU_1|LessThan1~35, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~37 , ALU_1|LessThan1~37, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~39 , ALU_1|LessThan1~39, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~41 , ALU_1|LessThan1~41, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~43 , ALU_1|LessThan1~43, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~45 , ALU_1|LessThan1~45, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~47 , ALU_1|LessThan1~47, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~49 , ALU_1|LessThan1~49, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~51 , ALU_1|LessThan1~51, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~53 , ALU_1|LessThan1~53, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~55 , ALU_1|LessThan1~55, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~57 , ALU_1|LessThan1~57, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~59 , ALU_1|LessThan1~59, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~61 , ALU_1|LessThan1~61, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~62 , ALU_1|LessThan1~62, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~16 , ALU_1|Mux31~16, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~13 , ALU_1|Mux31~13, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~15 , ALU_1|Mux31~15, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[0] , EX_MEM_INST1_PIPE|AluOutMem_inst1[0], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux31~0 , WRITE_BACK_MUX_INST1|Mux31~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux31~1 , WRITE_BACK_MUX_INST1|Mux31~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[0] , MEM_WB_INST1_PIPE|writeData_inst1_WB[0], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux31~2 , Forward_B_inst1|Mux31~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[0] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[0], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux30~0 , WRITE_BACK_MUX_INST1|Mux30~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux30~1 , WRITE_BACK_MUX_INST1|Mux30~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[1] , MEM_WB_INST1_PIPE|writeData_inst1_WB[1], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[1]~52 , Final_Alu_inst1_B_Src|out[1]~52, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[1]~53 , Final_Alu_inst1_B_Src|out[1]~53, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~14 , ALU_1|ShiftLeft0~14, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~15 , ALU_1|ShiftLeft0~15, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~42 , ALU_1|ShiftLeft0~42, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~43 , ALU_1|ShiftLeft0~43, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~2 , ALU_1|Mux21~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~3 , ALU_1|Mux21~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~0 , ALU_1|Mux21~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~1 , ALU_1|Mux21~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~4 , ALU_1|Mux21~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~5 , ALU_1|Mux21~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~6 , ALU_1|Mux21~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[10] , EX_MEM_INST1_PIPE|AluOutMem_inst1[10], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux21~0 , WRITE_BACK_MUX_INST1|Mux21~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[10] , MEM_WB_INST1_PIPE|writeData_inst1_WB[10], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux21~2 , Forward_B_inst1|Mux21~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[10] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[10], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux20~0 , WRITE_BACK_MUX_INST1|Mux20~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[11] , MEM_WB_INST1_PIPE|writeData_inst1_WB[11], dual_issue_processor, 1
instance = comp, \RF|Mux52~2 , RF|Mux52~2, dual_issue_processor, 1
instance = comp, \RF|Mux52~3 , RF|Mux52~3, dual_issue_processor, 1
instance = comp, \RF|Mux52~4 , RF|Mux52~4, dual_issue_processor, 1
instance = comp, \RF|Mux52~5 , RF|Mux52~5, dual_issue_processor, 1
instance = comp, \RF|Mux52~6 , RF|Mux52~6, dual_issue_processor, 1
instance = comp, \RF|Mux52~0 , RF|Mux52~0, dual_issue_processor, 1
instance = comp, \RF|Mux52~1 , RF|Mux52~1, dual_issue_processor, 1
instance = comp, \RF|Mux52~7 , RF|Mux52~7, dual_issue_processor, 1
instance = comp, \RF|Mux52~8 , RF|Mux52~8, dual_issue_processor, 1
instance = comp, \RF|Mux52~9 , RF|Mux52~9, dual_issue_processor, 1
instance = comp, \RF|Mux52~17 , RF|Mux52~17, dual_issue_processor, 1
instance = comp, \RF|Mux52~18 , RF|Mux52~18, dual_issue_processor, 1
instance = comp, \RF|Mux52~10 , RF|Mux52~10, dual_issue_processor, 1
instance = comp, \RF|Mux52~11 , RF|Mux52~11, dual_issue_processor, 1
instance = comp, \RF|Mux52~12 , RF|Mux52~12, dual_issue_processor, 1
instance = comp, \RF|Mux52~13 , RF|Mux52~13, dual_issue_processor, 1
instance = comp, \RF|Mux52~14 , RF|Mux52~14, dual_issue_processor, 1
instance = comp, \RF|Mux52~15 , RF|Mux52~15, dual_issue_processor, 1
instance = comp, \RF|Mux52~16 , RF|Mux52~16, dual_issue_processor, 1
instance = comp, \RF|Mux52~19 , RF|Mux52~19, dual_issue_processor, 1
instance = comp, \RF|Mux52~20 , RF|Mux52~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[11] , ID_EX_INST1_PIPE|readData2_EX_inst1[11], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux20~0 , Forward_B_inst1|Mux20~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux20~1 , Forward_B_inst1|Mux20~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux20~2 , Forward_B_inst1|Mux20~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[11]~33 , Final_Alu_inst1_B_Src|out[11]~33, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~62 , ALU_1|ShiftRight0~62, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~64 , ALU_1|ShiftRight0~64, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~123 , ALU_1|ShiftRight0~123, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~125 , ALU_1|ShiftRight0~125, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~0 , ALU_1|Mux26~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~3 , ALU_1|Mux26~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~4 , ALU_1|Mux26~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~5 , ALU_1|Mux26~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~1 , ALU_1|Mux26~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~2 , ALU_1|Mux26~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~6 , ALU_1|Mux26~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[5] , EX_MEM_INST1_PIPE|AluOutMem_inst1[5], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux26~0 , WRITE_BACK_MUX_INST1|Mux26~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux26~1 , WRITE_BACK_MUX_INST1|Mux26~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[5] , MEM_WB_INST1_PIPE|writeData_inst1_WB[5], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[5]~42 , Final_Alu_inst2_B_Src|out[5]~42, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[5]~43 , Final_Alu_inst2_B_Src|out[5]~43, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~19 , ALU_2|ShiftLeft0~19, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~26 , ALU_2|ShiftLeft0~26, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~27 , ALU_2|ShiftLeft0~27, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~4 , ALU_2|Mux8~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~5 , ALU_2|Mux8~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~2 , ALU_2|Mux8~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~143 , EX_MEM_INST2_PIPE|AluOutMem_inst2~143, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~144 , EX_MEM_INST2_PIPE|AluOutMem_inst2~144, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~145 , EX_MEM_INST2_PIPE|AluOutMem_inst2~145, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~216 , EX_MEM_INST2_PIPE|AluOutMem_inst2~216, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~146 , EX_MEM_INST2_PIPE|AluOutMem_inst2~146, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~147 , EX_MEM_INST2_PIPE|AluOutMem_inst2~147, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~148 , EX_MEM_INST2_PIPE|AluOutMem_inst2~148, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2~149 , EX_MEM_INST2_PIPE|AluOutMem_inst2~149, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[23] , EX_MEM_INST2_PIPE|AluOutMem_inst2[23], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux8~0 , WRITE_BACK_MUX_INST2|Mux8~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[23] , MEM_WB_INST2_PIPE|writeData_inst2_WB[23], dual_issue_processor, 1
instance = comp, \RF|Mux8~17 , RF|Mux8~17, dual_issue_processor, 1
instance = comp, \RF|Mux8~18 , RF|Mux8~18, dual_issue_processor, 1
instance = comp, \RF|Mux8~14 , RF|Mux8~14, dual_issue_processor, 1
instance = comp, \RF|Mux8~15 , RF|Mux8~15, dual_issue_processor, 1
instance = comp, \RF|Mux8~12 , RF|Mux8~12, dual_issue_processor, 1
instance = comp, \RF|Mux8~13 , RF|Mux8~13, dual_issue_processor, 1
instance = comp, \RF|Mux8~16 , RF|Mux8~16, dual_issue_processor, 1
instance = comp, \RF|Mux8~10 , RF|Mux8~10, dual_issue_processor, 1
instance = comp, \RF|Mux8~11 , RF|Mux8~11, dual_issue_processor, 1
instance = comp, \RF|Mux8~19 , RF|Mux8~19, dual_issue_processor, 1
instance = comp, \RF|Mux8~7 , RF|Mux8~7, dual_issue_processor, 1
instance = comp, \RF|Mux8~8 , RF|Mux8~8, dual_issue_processor, 1
instance = comp, \RF|Mux8~4 , RF|Mux8~4, dual_issue_processor, 1
instance = comp, \RF|Mux8~5 , RF|Mux8~5, dual_issue_processor, 1
instance = comp, \RF|Mux8~2 , RF|Mux8~2, dual_issue_processor, 1
instance = comp, \RF|Mux8~3 , RF|Mux8~3, dual_issue_processor, 1
instance = comp, \RF|Mux8~6 , RF|Mux8~6, dual_issue_processor, 1
instance = comp, \RF|Mux8~0 , RF|Mux8~0, dual_issue_processor, 1
instance = comp, \RF|Mux8~1 , RF|Mux8~1, dual_issue_processor, 1
instance = comp, \RF|Mux8~9 , RF|Mux8~9, dual_issue_processor, 1
instance = comp, \RF|Mux8~20 , RF|Mux8~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[23] , ID_EX_INST1_PIPE|readData1_EX_inst1[23], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux8~0 , Forward_A_inst1|Mux8~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux8~1 , Forward_A_inst1|Mux8~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux8~2 , Forward_A_inst1|Mux8~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~6 , ALU_1|Mux8~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~7 , ALU_1|Mux8~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~8 , ALU_1|Mux8~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~12 , ALU_1|Mux8~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~14 , ALU_1|Mux8~14, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~10 , ALU_1|Mux8~10, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~11 , ALU_1|Mux8~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~13 , ALU_1|Mux8~13, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[23] , EX_MEM_INST1_PIPE|AluOutMem_inst1[23], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux8~0 , WRITE_BACK_MUX_INST1|Mux8~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[23] , MEM_WB_INST1_PIPE|writeData_inst1_WB[23], dual_issue_processor, 1
instance = comp, \RF|Mux40~14 , RF|Mux40~14, dual_issue_processor, 1
instance = comp, \RF|Mux40~15 , RF|Mux40~15, dual_issue_processor, 1
instance = comp, \RF|Mux40~12 , RF|Mux40~12, dual_issue_processor, 1
instance = comp, \RF|Mux40~13 , RF|Mux40~13, dual_issue_processor, 1
instance = comp, \RF|Mux40~16 , RF|Mux40~16, dual_issue_processor, 1
instance = comp, \RF|Mux40~17 , RF|Mux40~17, dual_issue_processor, 1
instance = comp, \RF|Mux40~18 , RF|Mux40~18, dual_issue_processor, 1
instance = comp, \RF|Mux40~10 , RF|Mux40~10, dual_issue_processor, 1
instance = comp, \RF|Mux40~11 , RF|Mux40~11, dual_issue_processor, 1
instance = comp, \RF|Mux40~19 , RF|Mux40~19, dual_issue_processor, 1
instance = comp, \RF|Mux40~4 , RF|Mux40~4, dual_issue_processor, 1
instance = comp, \RF|Mux40~5 , RF|Mux40~5, dual_issue_processor, 1
instance = comp, \RF|Mux40~2 , RF|Mux40~2, dual_issue_processor, 1
instance = comp, \RF|Mux40~3 , RF|Mux40~3, dual_issue_processor, 1
instance = comp, \RF|Mux40~6 , RF|Mux40~6, dual_issue_processor, 1
instance = comp, \RF|Mux40~0 , RF|Mux40~0, dual_issue_processor, 1
instance = comp, \RF|Mux40~1 , RF|Mux40~1, dual_issue_processor, 1
instance = comp, \RF|Mux40~7 , RF|Mux40~7, dual_issue_processor, 1
instance = comp, \RF|Mux40~8 , RF|Mux40~8, dual_issue_processor, 1
instance = comp, \RF|Mux40~9 , RF|Mux40~9, dual_issue_processor, 1
instance = comp, \RF|Mux40~20 , RF|Mux40~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[23] , ID_EX_INST1_PIPE|readData2_EX_inst1[23], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux8~0 , Forward_B_inst1|Mux8~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux8~1 , Forward_B_inst1|Mux8~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux8~2 , Forward_B_inst1|Mux8~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~41 , ALU_1|ShiftRight0~41, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~43 , ALU_1|ShiftRight0~43, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~121 , ALU_1|ShiftRight0~121, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~11 , ALU_1|Mux19~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~6 , ALU_1|Mux19~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~7 , ALU_1|Mux19~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~4 , ALU_1|Mux19~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~5 , ALU_1|Mux19~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~8 , ALU_1|Mux19~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~9 , ALU_1|Mux19~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~10 , ALU_1|Mux19~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[12] , EX_MEM_INST1_PIPE|AluOutMem_inst1[12], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux19~0 , WRITE_BACK_MUX_INST1|Mux19~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[12] , MEM_WB_INST1_PIPE|writeData_inst1_WB[12], dual_issue_processor, 1
instance = comp, \RF|Mux51~7 , RF|Mux51~7, dual_issue_processor, 1
instance = comp, \RF|Mux51~8 , RF|Mux51~8, dual_issue_processor, 1
instance = comp, \RF|Mux51~2 , RF|Mux51~2, dual_issue_processor, 1
instance = comp, \RF|Mux51~3 , RF|Mux51~3, dual_issue_processor, 1
instance = comp, \RF|Mux51~4 , RF|Mux51~4, dual_issue_processor, 1
instance = comp, \RF|Mux51~5 , RF|Mux51~5, dual_issue_processor, 1
instance = comp, \RF|Mux51~6 , RF|Mux51~6, dual_issue_processor, 1
instance = comp, \RF|Mux51~0 , RF|Mux51~0, dual_issue_processor, 1
instance = comp, \RF|Mux51~1 , RF|Mux51~1, dual_issue_processor, 1
instance = comp, \RF|Mux51~9 , RF|Mux51~9, dual_issue_processor, 1
instance = comp, \RF|Mux51~17 , RF|Mux51~17, dual_issue_processor, 1
instance = comp, \RF|Mux51~18 , RF|Mux51~18, dual_issue_processor, 1
instance = comp, \RF|Mux51~10 , RF|Mux51~10, dual_issue_processor, 1
instance = comp, \RF|Mux51~11 , RF|Mux51~11, dual_issue_processor, 1
instance = comp, \RF|Mux51~12 , RF|Mux51~12, dual_issue_processor, 1
instance = comp, \RF|Mux51~13 , RF|Mux51~13, dual_issue_processor, 1
instance = comp, \RF|Mux51~14 , RF|Mux51~14, dual_issue_processor, 1
instance = comp, \RF|Mux51~15 , RF|Mux51~15, dual_issue_processor, 1
instance = comp, \RF|Mux51~16 , RF|Mux51~16, dual_issue_processor, 1
instance = comp, \RF|Mux51~19 , RF|Mux51~19, dual_issue_processor, 1
instance = comp, \RF|Mux51~20 , RF|Mux51~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[12] , ID_EX_INST1_PIPE|readData2_EX_inst1[12], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux19~0 , Forward_B_inst1|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux19~1 , Forward_B_inst1|Mux19~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux19~2 , Forward_B_inst1|Mux19~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~7 , branch_unit_inst1|Equal0~7, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~5 , branch_unit_inst1|Equal0~5, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~8 , branch_unit_inst1|Equal0~8, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~6 , branch_unit_inst1|Equal0~6, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~9 , branch_unit_inst1|Equal0~9, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~13 , branch_unit_inst1|Equal0~13, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~11 , branch_unit_inst1|Equal0~11, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~12 , branch_unit_inst1|Equal0~12, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~10 , branch_unit_inst1|Equal0~10, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~14 , branch_unit_inst1|Equal0~14, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~16 , branch_unit_inst1|Equal0~16, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~15 , branch_unit_inst1|Equal0~15, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~17 , branch_unit_inst1|Equal0~17, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~18 , branch_unit_inst1|Equal0~18, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~19 , branch_unit_inst1|Equal0~19, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~2 , branch_unit_inst1|Equal0~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~0 , branch_unit_inst1|Equal0~0, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~1 , branch_unit_inst1|Equal0~1, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~3 , branch_unit_inst1|Equal0~3, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~4 , branch_unit_inst1|Equal0~4, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~20 , branch_unit_inst1|Equal0~20, dual_issue_processor, 1
instance = comp, \branchAnd_1|out , branchAnd_1|out, dual_issue_processor, 1
instance = comp, \Add5~12 , Add5~12, dual_issue_processor, 1
instance = comp, \Add5~14 , Add5~14, dual_issue_processor, 1
instance = comp, \Add6~84 , Add6~84, dual_issue_processor, 1
instance = comp, \Add6~18 , Add6~18, dual_issue_processor, 1
instance = comp, \Add6~28 , Add6~28, dual_issue_processor, 1
instance = comp, \Add6~38 , Add6~38, dual_issue_processor, 1
instance = comp, \Add6~48 , Add6~48, dual_issue_processor, 1
instance = comp, \Add6~58 , Add6~58, dual_issue_processor, 1
instance = comp, \Add6~67 , Add6~67, dual_issue_processor, 1
instance = comp, \Add6~76 , Add6~76, dual_issue_processor, 1
instance = comp, \Add6~85 , Add6~85, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~7 , ID_EX_INST2_PIPE|pcBranch_EX~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[7] , ID_EX_INST2_PIPE|pcBranch_EX[7], dual_issue_processor, 1
instance = comp, \Add6~87 , Add6~87, dual_issue_processor, 1
instance = comp, \writeReg1D|Mux4~0 , writeReg1D|Mux4~0, dual_issue_processor, 1
instance = comp, \writeReg1D|Mux4~0_NEW_REG2634 , writeReg1D|Mux4~0_NEW_REG2634, dual_issue_processor, 1
instance = comp, \Equal0~0 , Equal0~0, dual_issue_processor, 1
instance = comp, \Equal0~1 , Equal0~1, dual_issue_processor, 1
instance = comp, \Equal0~2 , Equal0~2, dual_issue_processor, 1
instance = comp, \writeReg1D|Mux3~0 , writeReg1D|Mux3~0, dual_issue_processor, 1
instance = comp, \RAW_R~0 , RAW_R~0, dual_issue_processor, 1
instance = comp, \CU_inst2|JUMP~1_RESYN2788 , CU_inst2|JUMP~1_RESYN2788, dual_issue_processor, 1
instance = comp, \CU_inst2|JUMP~1 , CU_inst2|JUMP~1, dual_issue_processor, 1
instance = comp, \writeReg1D|Mux0~0 , writeReg1D|Mux0~0, dual_issue_processor, 1
instance = comp, \writeReg1D|Mux1~0 , writeReg1D|Mux1~0, dual_issue_processor, 1
instance = comp, \writeReg1D|Mux2~0 , writeReg1D|Mux2~0, dual_issue_processor, 1
instance = comp, \RAW_R~3 , RAW_R~3, dual_issue_processor, 1
instance = comp, \RAW_R~1_RTM02651 , RAW_R~1_RTM02651, dual_issue_processor, 1
instance = comp, \RAW_R~1_NEW_REG2648 , RAW_R~1_NEW_REG2648, dual_issue_processor, 1
instance = comp, \RAW_R~2 , RAW_R~2, dual_issue_processor, 1
instance = comp, \RAW_R~4 , RAW_R~4, dual_issue_processor, 1
instance = comp, \RAW_R~6 , RAW_R~6, dual_issue_processor, 1
instance = comp, \RAW_R~5 , RAW_R~5, dual_issue_processor, 1
instance = comp, \RAW_R~7 , RAW_R~7, dual_issue_processor, 1
instance = comp, \RAW_R~8 , RAW_R~8, dual_issue_processor, 1
instance = comp, \always4~0 , always4~0, dual_issue_processor, 1
instance = comp, \always4~1 , always4~1, dual_issue_processor, 1
instance = comp, \next_addr~0 , next_addr~0, dual_issue_processor, 1
instance = comp, \always4~2 , always4~2, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~1 , bpu|Decoder1~1, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~8 , bpu|Decoder1~8, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~51 , bpu|Decoder1~51, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~1 , bpu|Decoder0~1, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~8 , bpu|Decoder0~8, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~51 , bpu|Decoder0~51, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~20 , bpu|Decoder0~20, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~23 , bpu|Decoder0~23, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~0 , bpu|Decoder0~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~39 , bpu|Decoder1~39, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~35 , bpu|Decoder0~35, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~38 , bpu|Decoder0~38, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~39 , bpu|Decoder0~39, dual_issue_processor, 1
instance = comp, \bpu|bht~158 , bpu|bht~158, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~35 , bpu|Decoder1~35, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~38 , bpu|Decoder1~38, dual_issue_processor, 1
instance = comp, \bpu|bht~159 , bpu|bht~159, dual_issue_processor, 1
instance = comp, \bpu|bht[237][1] , bpu|bht[237][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~20 , bpu|Decoder1~20, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~23 , bpu|Decoder1~23, dual_issue_processor, 1
instance = comp, \bpu|bht~414 , bpu|bht~414, dual_issue_processor, 1
instance = comp, \bpu|bht~415 , bpu|bht~415, dual_issue_processor, 1
instance = comp, \bpu|bht[239][1] , bpu|bht[239][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~49 , bpu|Decoder1~49, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~49 , bpu|Decoder0~49, dual_issue_processor, 1
instance = comp, \bpu|bht~222 , bpu|bht~222, dual_issue_processor, 1
instance = comp, \bpu|bht~223 , bpu|bht~223, dual_issue_processor, 1
instance = comp, \bpu|bht[205][1] , bpu|bht[205][1], dual_issue_processor, 1
instance = comp, \bpu|bht~478 , bpu|bht~478, dual_issue_processor, 1
instance = comp, \bpu|bht~479 , bpu|bht~479, dual_issue_processor, 1
instance = comp, \bpu|bht[207][1] , bpu|bht[207][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~134 , bpu|Mux4~134, dual_issue_processor, 1
instance = comp, \bpu|Mux4~135 , bpu|Mux4~135, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~42 , bpu|Decoder1~42, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~43 , bpu|Decoder1~43, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~42 , bpu|Decoder0~42, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~43 , bpu|Decoder0~43, dual_issue_processor, 1
instance = comp, \bpu|bht~138 , bpu|bht~138, dual_issue_processor, 1
instance = comp, \bpu|bht~139 , bpu|bht~139, dual_issue_processor, 1
instance = comp, \bpu|bht[232][1] , bpu|bht[232][1], dual_issue_processor, 1
instance = comp, \bpu|bht~458 , bpu|bht~458, dual_issue_processor, 1
instance = comp, \bpu|bht~459 , bpu|bht~459, dual_issue_processor, 1
instance = comp, \bpu|bht[202][1]~feeder , bpu|bht[202][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[202][1] , bpu|bht[202][1], dual_issue_processor, 1
instance = comp, \bpu|bht~202 , bpu|bht~202, dual_issue_processor, 1
instance = comp, \bpu|bht~203 , bpu|bht~203, dual_issue_processor, 1
instance = comp, \bpu|bht[200][1] , bpu|bht[200][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~131 , bpu|Mux4~131, dual_issue_processor, 1
instance = comp, \bpu|bht~412 , bpu|bht~412, dual_issue_processor, 1
instance = comp, \bpu|bht~413 , bpu|bht~413, dual_issue_processor, 1
instance = comp, \bpu|bht[234][1] , bpu|bht[234][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~132 , bpu|Mux4~132, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~14 , bpu|Decoder1~14, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~17 , bpu|Decoder1~17, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~14 , bpu|Decoder0~14, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~17 , bpu|Decoder0~17, dual_issue_processor, 1
instance = comp, \bpu|bht~408 , bpu|bht~408, dual_issue_processor, 1
instance = comp, \bpu|bht~409 , bpu|bht~409, dual_issue_processor, 1
instance = comp, \bpu|bht[238][1] , bpu|bht[238][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder0~33 , bpu|Decoder0~33, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~34 , bpu|Decoder0~34, dual_issue_processor, 1
instance = comp, \bpu|bht~152 , bpu|bht~152, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~33 , bpu|Decoder1~33, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~34 , bpu|Decoder1~34, dual_issue_processor, 1
instance = comp, \bpu|bht~153 , bpu|bht~153, dual_issue_processor, 1
instance = comp, \bpu|bht[236][1] , bpu|bht[236][1], dual_issue_processor, 1
instance = comp, \bpu|bht~462 , bpu|bht~462, dual_issue_processor, 1
instance = comp, \bpu|bht~463 , bpu|bht~463, dual_issue_processor, 1
instance = comp, \bpu|bht[206][1] , bpu|bht[206][1], dual_issue_processor, 1
instance = comp, \bpu|bht~216 , bpu|bht~216, dual_issue_processor, 1
instance = comp, \bpu|bht~217 , bpu|bht~217, dual_issue_processor, 1
instance = comp, \bpu|bht[204][1] , bpu|bht[204][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~129 , bpu|Mux4~129, dual_issue_processor, 1
instance = comp, \bpu|Mux4~130 , bpu|Mux4~130, dual_issue_processor, 1
instance = comp, \bpu|Mux4~133 , bpu|Mux4~133, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~3 , bpu|Decoder1~3, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~10 , bpu|Decoder1~10, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~3 , bpu|Decoder0~3, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~10 , bpu|Decoder0~10, dual_issue_processor, 1
instance = comp, \bpu|bht~472 , bpu|bht~472, dual_issue_processor, 1
instance = comp, \bpu|bht~473 , bpu|bht~473, dual_issue_processor, 1
instance = comp, \bpu|bht[203][1] , bpu|bht[203][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder0~40 , bpu|Decoder0~40, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~45 , bpu|Decoder0~45, dual_issue_processor, 1
instance = comp, \bpu|bht~206 , bpu|bht~206, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~40 , bpu|Decoder1~40, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~45 , bpu|Decoder1~45, dual_issue_processor, 1
instance = comp, \bpu|bht~207 , bpu|bht~207, dual_issue_processor, 1
instance = comp, \bpu|bht[201][1] , bpu|bht[201][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~127 , bpu|Mux4~127, dual_issue_processor, 1
instance = comp, \bpu|bht~142 , bpu|bht~142, dual_issue_processor, 1
instance = comp, \bpu|bht~143 , bpu|bht~143, dual_issue_processor, 1
instance = comp, \bpu|bht[233][1] , bpu|bht[233][1], dual_issue_processor, 1
instance = comp, \bpu|bht~410 , bpu|bht~410, dual_issue_processor, 1
instance = comp, \bpu|bht~411 , bpu|bht~411, dual_issue_processor, 1
instance = comp, \bpu|bht[235][1] , bpu|bht[235][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~128 , bpu|Mux4~128, dual_issue_processor, 1
instance = comp, \bpu|Mux4~136 , bpu|Mux4~136, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~47 , bpu|Decoder1~47, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~47 , bpu|Decoder0~47, dual_issue_processor, 1
instance = comp, \bpu|bht~426 , bpu|bht~426, dual_issue_processor, 1
instance = comp, \bpu|bht~427 , bpu|bht~427, dual_issue_processor, 1
instance = comp, \bpu|bht[218][1] , bpu|bht[218][1], dual_issue_processor, 1
instance = comp, \bpu|bht~430 , bpu|bht~430, dual_issue_processor, 1
instance = comp, \bpu|bht~431 , bpu|bht~431, dual_issue_processor, 1
instance = comp, \bpu|bht[222][1] , bpu|bht[222][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~160 , bpu|Mux4~160, dual_issue_processor, 1
instance = comp, \bpu|bht~486 , bpu|bht~486, dual_issue_processor, 1
instance = comp, \bpu|bht~487 , bpu|bht~487, dual_issue_processor, 1
instance = comp, \bpu|bht[254][1] , bpu|bht[254][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~161 , bpu|Mux4~161, dual_issue_processor, 1
instance = comp, \bpu|bht~248 , bpu|bht~248, dual_issue_processor, 1
instance = comp, \bpu|bht~249 , bpu|bht~249, dual_issue_processor, 1
instance = comp, \bpu|bht[252][1] , bpu|bht[252][1], dual_issue_processor, 1
instance = comp, \bpu|bht~234 , bpu|bht~234, dual_issue_processor, 1
instance = comp, \bpu|bht~235 , bpu|bht~235, dual_issue_processor, 1
instance = comp, \bpu|bht[248][1] , bpu|bht[248][1], dual_issue_processor, 1
instance = comp, \bpu|bht~184 , bpu|bht~184, dual_issue_processor, 1
instance = comp, \bpu|bht~185 , bpu|bht~185, dual_issue_processor, 1
instance = comp, \bpu|bht[220][1] , bpu|bht[220][1], dual_issue_processor, 1
instance = comp, \bpu|bht~170 , bpu|bht~170, dual_issue_processor, 1
instance = comp, \bpu|bht~171 , bpu|bht~171, dual_issue_processor, 1
instance = comp, \bpu|bht[216][1] , bpu|bht[216][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~162 , bpu|Mux4~162, dual_issue_processor, 1
instance = comp, \bpu|Mux4~163 , bpu|Mux4~163, dual_issue_processor, 1
instance = comp, \bpu|Mux4~164 , bpu|Mux4~164, dual_issue_processor, 1
instance = comp, \bpu|bht~238 , bpu|bht~238, dual_issue_processor, 1
instance = comp, \bpu|bht~239 , bpu|bht~239, dual_issue_processor, 1
instance = comp, \bpu|bht[249][1] , bpu|bht[249][1], dual_issue_processor, 1
instance = comp, \bpu|bht~254 , bpu|bht~254, dual_issue_processor, 1
instance = comp, \bpu|bht~255 , bpu|bht~255, dual_issue_processor, 1
instance = comp, \bpu|bht[253][1] , bpu|bht[253][1], dual_issue_processor, 1
instance = comp, \bpu|bht~190 , bpu|bht~190, dual_issue_processor, 1
instance = comp, \bpu|bht~191 , bpu|bht~191, dual_issue_processor, 1
instance = comp, \bpu|bht[221][1] , bpu|bht[221][1], dual_issue_processor, 1
instance = comp, \bpu|bht~174 , bpu|bht~174, dual_issue_processor, 1
instance = comp, \bpu|bht~175 , bpu|bht~175, dual_issue_processor, 1
instance = comp, \bpu|bht[217][1] , bpu|bht[217][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~158 , bpu|Mux4~158, dual_issue_processor, 1
instance = comp, \bpu|Mux4~159 , bpu|Mux4~159, dual_issue_processor, 1
instance = comp, \bpu|bht~446 , bpu|bht~446, dual_issue_processor, 1
instance = comp, \bpu|bht~447 , bpu|bht~447, dual_issue_processor, 1
instance = comp, \bpu|bht[223][1] , bpu|bht[223][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~165 , bpu|Mux4~165, dual_issue_processor, 1
instance = comp, \bpu|bht~504 , bpu|bht~504, dual_issue_processor, 1
instance = comp, \bpu|bht~505 , bpu|bht~505, dual_issue_processor, 1
instance = comp, \bpu|bht[251][1] , bpu|bht[251][1], dual_issue_processor, 1
instance = comp, \bpu|bht~510 , bpu|bht~510, dual_issue_processor, 1
instance = comp, \bpu|bht~511 , bpu|bht~511, dual_issue_processor, 1
instance = comp, \bpu|bht[255][1] , bpu|bht[255][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~166 , bpu|Mux4~166, dual_issue_processor, 1
instance = comp, \bpu|Mux4~167 , bpu|Mux4~167, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~50 , bpu|Decoder1~50, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~50 , bpu|Decoder0~50, dual_issue_processor, 1
instance = comp, \bpu|bht~230 , bpu|bht~230, dual_issue_processor, 1
instance = comp, \bpu|bht~231 , bpu|bht~231, dual_issue_processor, 1
instance = comp, \bpu|bht[245][1] , bpu|bht[245][1], dual_issue_processor, 1
instance = comp, \bpu|bht~224 , bpu|bht~224, dual_issue_processor, 1
instance = comp, \bpu|bht~225 , bpu|bht~225, dual_issue_processor, 1
instance = comp, \bpu|bht[244][1] , bpu|bht[244][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~46 , bpu|Decoder1~46, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~46 , bpu|Decoder0~46, dual_issue_processor, 1
instance = comp, \bpu|bht~166 , bpu|bht~166, dual_issue_processor, 1
instance = comp, \bpu|bht~167 , bpu|bht~167, dual_issue_processor, 1
instance = comp, \bpu|bht[213][1] , bpu|bht[213][1], dual_issue_processor, 1
instance = comp, \bpu|bht~160 , bpu|bht~160, dual_issue_processor, 1
instance = comp, \bpu|bht~161 , bpu|bht~161, dual_issue_processor, 1
instance = comp, \bpu|bht[212][1] , bpu|bht[212][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~137 , bpu|Mux4~137, dual_issue_processor, 1
instance = comp, \bpu|Mux4~138 , bpu|Mux4~138, dual_issue_processor, 1
instance = comp, \bpu|bht~506 , bpu|bht~506, dual_issue_processor, 1
instance = comp, \bpu|bht~507 , bpu|bht~507, dual_issue_processor, 1
instance = comp, \bpu|bht[247][1] , bpu|bht[247][1], dual_issue_processor, 1
instance = comp, \bpu|bht~482 , bpu|bht~482, dual_issue_processor, 1
instance = comp, \bpu|bht~483 , bpu|bht~483, dual_issue_processor, 1
instance = comp, \bpu|bht[246][1] , bpu|bht[246][1], dual_issue_processor, 1
instance = comp, \bpu|bht~424 , bpu|bht~424, dual_issue_processor, 1
instance = comp, \bpu|bht~425 , bpu|bht~425, dual_issue_processor, 1
instance = comp, \bpu|bht[214][1] , bpu|bht[214][1], dual_issue_processor, 1
instance = comp, \bpu|bht~442 , bpu|bht~442, dual_issue_processor, 1
instance = comp, \bpu|bht~443 , bpu|bht~443, dual_issue_processor, 1
instance = comp, \bpu|bht[215][1] , bpu|bht[215][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~144 , bpu|Mux4~144, dual_issue_processor, 1
instance = comp, \bpu|Mux4~145 , bpu|Mux4~145, dual_issue_processor, 1
instance = comp, \bpu|bht~242 , bpu|bht~242, dual_issue_processor, 1
instance = comp, \bpu|bht~243 , bpu|bht~243, dual_issue_processor, 1
instance = comp, \bpu|bht[240][1] , bpu|bht[240][1], dual_issue_processor, 1
instance = comp, \bpu|bht~182 , bpu|bht~182, dual_issue_processor, 1
instance = comp, \bpu|bht~183 , bpu|bht~183, dual_issue_processor, 1
instance = comp, \bpu|bht[209][1] , bpu|bht[209][1], dual_issue_processor, 1
instance = comp, \bpu|bht~178 , bpu|bht~178, dual_issue_processor, 1
instance = comp, \bpu|bht~179 , bpu|bht~179, dual_issue_processor, 1
instance = comp, \bpu|bht[208][1] , bpu|bht[208][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~141 , bpu|Mux4~141, dual_issue_processor, 1
instance = comp, \bpu|bht~246 , bpu|bht~246, dual_issue_processor, 1
instance = comp, \bpu|bht~247 , bpu|bht~247, dual_issue_processor, 1
instance = comp, \bpu|bht[241][1]~feeder , bpu|bht[241][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[241][1] , bpu|bht[241][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~142 , bpu|Mux4~142, dual_issue_processor, 1
instance = comp, \bpu|bht~508 , bpu|bht~508, dual_issue_processor, 1
instance = comp, \bpu|bht~509 , bpu|bht~509, dual_issue_processor, 1
instance = comp, \bpu|bht[243][1]~feeder , bpu|bht[243][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[243][1] , bpu|bht[243][1], dual_issue_processor, 1
instance = comp, \bpu|bht~484 , bpu|bht~484, dual_issue_processor, 1
instance = comp, \bpu|bht~485 , bpu|bht~485, dual_issue_processor, 1
instance = comp, \bpu|bht[242][1] , bpu|bht[242][1], dual_issue_processor, 1
instance = comp, \bpu|bht~428 , bpu|bht~428, dual_issue_processor, 1
instance = comp, \bpu|bht~429 , bpu|bht~429, dual_issue_processor, 1
instance = comp, \bpu|bht[210][1] , bpu|bht[210][1], dual_issue_processor, 1
instance = comp, \bpu|bht~444 , bpu|bht~444, dual_issue_processor, 1
instance = comp, \bpu|bht~445 , bpu|bht~445, dual_issue_processor, 1
instance = comp, \bpu|bht[211][1]~feeder , bpu|bht[211][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[211][1] , bpu|bht[211][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~139 , bpu|Mux4~139, dual_issue_processor, 1
instance = comp, \bpu|Mux4~140 , bpu|Mux4~140, dual_issue_processor, 1
instance = comp, \bpu|Mux4~143 , bpu|Mux4~143, dual_issue_processor, 1
instance = comp, \bpu|Mux4~146 , bpu|Mux4~146, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~32 , bpu|Decoder1~32, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~32 , bpu|Decoder0~32, dual_issue_processor, 1
instance = comp, \bpu|bht~150 , bpu|bht~150, dual_issue_processor, 1
instance = comp, \bpu|bht~151 , bpu|bht~151, dual_issue_processor, 1
instance = comp, \bpu|bht[225][1] , bpu|bht[225][1], dual_issue_processor, 1
instance = comp, \bpu|bht~134 , bpu|bht~134, dual_issue_processor, 1
instance = comp, \bpu|bht~135 , bpu|bht~135, dual_issue_processor, 1
instance = comp, \bpu|bht[229][1] , bpu|bht[229][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~48 , bpu|Decoder1~48, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~48 , bpu|Decoder0~48, dual_issue_processor, 1
instance = comp, \bpu|bht~214 , bpu|bht~214, dual_issue_processor, 1
instance = comp, \bpu|bht~215 , bpu|bht~215, dual_issue_processor, 1
instance = comp, \bpu|bht[193][1] , bpu|bht[193][1], dual_issue_processor, 1
instance = comp, \bpu|bht~198 , bpu|bht~198, dual_issue_processor, 1
instance = comp, \bpu|bht~199 , bpu|bht~199, dual_issue_processor, 1
instance = comp, \bpu|bht[197][1] , bpu|bht[197][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~147 , bpu|Mux4~147, dual_issue_processor, 1
instance = comp, \bpu|Mux4~148 , bpu|Mux4~148, dual_issue_processor, 1
instance = comp, \bpu|bht~476 , bpu|bht~476, dual_issue_processor, 1
instance = comp, \bpu|bht~477 , bpu|bht~477, dual_issue_processor, 1
instance = comp, \bpu|bht[195][1] , bpu|bht[195][1], dual_issue_processor, 1
instance = comp, \bpu|bht~474 , bpu|bht~474, dual_issue_processor, 1
instance = comp, \bpu|bht~475 , bpu|bht~475, dual_issue_processor, 1
instance = comp, \bpu|bht[199][1] , bpu|bht[199][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~154 , bpu|Mux4~154, dual_issue_processor, 1
instance = comp, \bpu|bht~398 , bpu|bht~398, dual_issue_processor, 1
instance = comp, \bpu|bht~399 , bpu|bht~399, dual_issue_processor, 1
instance = comp, \bpu|bht[231][1] , bpu|bht[231][1], dual_issue_processor, 1
instance = comp, \bpu|bht~394 , bpu|bht~394, dual_issue_processor, 1
instance = comp, \bpu|bht~395 , bpu|bht~395, dual_issue_processor, 1
instance = comp, \bpu|bht[227][1] , bpu|bht[227][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~155 , bpu|Mux4~155, dual_issue_processor, 1
instance = comp, \bpu|bht~396 , bpu|bht~396, dual_issue_processor, 1
instance = comp, \bpu|bht~397 , bpu|bht~397, dual_issue_processor, 1
instance = comp, \bpu|bht[226][1] , bpu|bht[226][1], dual_issue_processor, 1
instance = comp, \bpu|bht~392 , bpu|bht~392, dual_issue_processor, 1
instance = comp, \bpu|bht~393 , bpu|bht~393, dual_issue_processor, 1
instance = comp, \bpu|bht[230][1] , bpu|bht[230][1], dual_issue_processor, 1
instance = comp, \bpu|bht~456 , bpu|bht~456, dual_issue_processor, 1
instance = comp, \bpu|bht~457 , bpu|bht~457, dual_issue_processor, 1
instance = comp, \bpu|bht[198][1] , bpu|bht[198][1], dual_issue_processor, 1
instance = comp, \bpu|bht~460 , bpu|bht~460, dual_issue_processor, 1
instance = comp, \bpu|bht~461 , bpu|bht~461, dual_issue_processor, 1
instance = comp, \bpu|bht[194][1] , bpu|bht[194][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~149 , bpu|Mux4~149, dual_issue_processor, 1
instance = comp, \bpu|Mux4~150 , bpu|Mux4~150, dual_issue_processor, 1
instance = comp, \bpu|bht~210 , bpu|bht~210, dual_issue_processor, 1
instance = comp, \bpu|bht~211 , bpu|bht~211, dual_issue_processor, 1
instance = comp, \bpu|bht[192][1] , bpu|bht[192][1], dual_issue_processor, 1
instance = comp, \bpu|bht~192 , bpu|bht~192, dual_issue_processor, 1
instance = comp, \bpu|bht~193 , bpu|bht~193, dual_issue_processor, 1
instance = comp, \bpu|bht[196][1] , bpu|bht[196][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~151 , bpu|Mux4~151, dual_issue_processor, 1
instance = comp, \bpu|bht~128 , bpu|bht~128, dual_issue_processor, 1
instance = comp, \bpu|bht~129 , bpu|bht~129, dual_issue_processor, 1
instance = comp, \bpu|bht[228][1] , bpu|bht[228][1], dual_issue_processor, 1
instance = comp, \bpu|bht~146 , bpu|bht~146, dual_issue_processor, 1
instance = comp, \bpu|bht~147 , bpu|bht~147, dual_issue_processor, 1
instance = comp, \bpu|bht[224][1] , bpu|bht[224][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~152 , bpu|Mux4~152, dual_issue_processor, 1
instance = comp, \bpu|Mux4~153 , bpu|Mux4~153, dual_issue_processor, 1
instance = comp, \bpu|Mux4~156 , bpu|Mux4~156, dual_issue_processor, 1
instance = comp, \bpu|Mux4~157 , bpu|Mux4~157, dual_issue_processor, 1
instance = comp, \bpu|Mux4~168 , bpu|Mux4~168, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~25 , bpu|Decoder1~25, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~25 , bpu|Decoder0~25, dual_issue_processor, 1
instance = comp, \bpu|bht~492 , bpu|bht~492, dual_issue_processor, 1
instance = comp, \bpu|bht~493 , bpu|bht~493, dual_issue_processor, 1
instance = comp, \bpu|bht[115][1] , bpu|bht[115][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder0~62 , bpu|Decoder0~62, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~62 , bpu|Decoder1~62, dual_issue_processor, 1
instance = comp, \bpu|bht~488 , bpu|bht~488, dual_issue_processor, 1
instance = comp, \bpu|bht~489 , bpu|bht~489, dual_issue_processor, 1
instance = comp, \bpu|bht[123][1] , bpu|bht[123][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~38 , bpu|Mux4~38, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~21 , bpu|Decoder1~21, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~21 , bpu|Decoder0~21, dual_issue_processor, 1
instance = comp, \bpu|bht~490 , bpu|bht~490, dual_issue_processor, 1
instance = comp, \bpu|bht~491 , bpu|bht~491, dual_issue_processor, 1
instance = comp, \bpu|bht[119][1] , bpu|bht[119][1], dual_issue_processor, 1
instance = comp, \bpu|bht~494 , bpu|bht~494, dual_issue_processor, 1
instance = comp, \bpu|bht~495 , bpu|bht~495, dual_issue_processor, 1
instance = comp, \bpu|bht[127][1] , bpu|bht[127][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~39 , bpu|Mux4~39, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~41 , bpu|Decoder1~41, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~41 , bpu|Decoder0~41, dual_issue_processor, 1
instance = comp, \bpu|bht~232 , bpu|bht~232, dual_issue_processor, 1
instance = comp, \bpu|bht~233 , bpu|bht~233, dual_issue_processor, 1
instance = comp, \bpu|bht[121][1] , bpu|bht[121][1], dual_issue_processor, 1
instance = comp, \bpu|bht~240 , bpu|bht~240, dual_issue_processor, 1
instance = comp, \bpu|bht~241 , bpu|bht~241, dual_issue_processor, 1
instance = comp, \bpu|bht[113][1] , bpu|bht[113][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~33 , bpu|Mux4~33, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~36 , bpu|Decoder0~36, dual_issue_processor, 1
instance = comp, \bpu|bht~226 , bpu|bht~226, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~36 , bpu|Decoder1~36, dual_issue_processor, 1
instance = comp, \bpu|bht~227 , bpu|bht~227, dual_issue_processor, 1
instance = comp, \bpu|bht[117][1] , bpu|bht[117][1], dual_issue_processor, 1
instance = comp, \bpu|bht~250 , bpu|bht~250, dual_issue_processor, 1
instance = comp, \bpu|bht~251 , bpu|bht~251, dual_issue_processor, 1
instance = comp, \bpu|bht[125][1] , bpu|bht[125][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~34 , bpu|Mux4~34, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~37 , bpu|Decoder1~37, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~37 , bpu|Decoder0~37, dual_issue_processor, 1
instance = comp, \bpu|bht~228 , bpu|bht~228, dual_issue_processor, 1
instance = comp, \bpu|bht~229 , bpu|bht~229, dual_issue_processor, 1
instance = comp, \bpu|bht[116][1] , bpu|bht[116][1], dual_issue_processor, 1
instance = comp, \bpu|bht~252 , bpu|bht~252, dual_issue_processor, 1
instance = comp, \bpu|bht~253 , bpu|bht~253, dual_issue_processor, 1
instance = comp, \bpu|bht[124][1] , bpu|bht[124][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder0~44 , bpu|Decoder0~44, dual_issue_processor, 1
instance = comp, \bpu|bht~244 , bpu|bht~244, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~44 , bpu|Decoder1~44, dual_issue_processor, 1
instance = comp, \bpu|bht~245 , bpu|bht~245, dual_issue_processor, 1
instance = comp, \bpu|bht[112][1] , bpu|bht[112][1], dual_issue_processor, 1
instance = comp, \bpu|bht~236 , bpu|bht~236, dual_issue_processor, 1
instance = comp, \bpu|bht~237 , bpu|bht~237, dual_issue_processor, 1
instance = comp, \bpu|bht[120][1] , bpu|bht[120][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~35 , bpu|Mux4~35, dual_issue_processor, 1
instance = comp, \bpu|Mux4~36 , bpu|Mux4~36, dual_issue_processor, 1
instance = comp, \bpu|Mux4~37 , bpu|Mux4~37, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~2 , bpu|Decoder0~2, dual_issue_processor, 1
instance = comp, \bpu|bht~496 , bpu|bht~496, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~2 , bpu|Decoder1~2, dual_issue_processor, 1
instance = comp, \bpu|bht~497 , bpu|bht~497, dual_issue_processor, 1
instance = comp, \bpu|bht[122][1] , bpu|bht[122][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~63 , bpu|Decoder1~63, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~63 , bpu|Decoder0~63, dual_issue_processor, 1
instance = comp, \bpu|bht~502 , bpu|bht~502, dual_issue_processor, 1
instance = comp, \bpu|bht~503 , bpu|bht~503, dual_issue_processor, 1
instance = comp, \bpu|bht[126][1] , bpu|bht[126][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder0~15 , bpu|Decoder0~15, dual_issue_processor, 1
instance = comp, \bpu|bht~498 , bpu|bht~498, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~15 , bpu|Decoder1~15, dual_issue_processor, 1
instance = comp, \bpu|bht~499 , bpu|bht~499, dual_issue_processor, 1
instance = comp, \bpu|bht[118][1] , bpu|bht[118][1], dual_issue_processor, 1
instance = comp, \bpu|bht~500 , bpu|bht~500, dual_issue_processor, 1
instance = comp, \bpu|bht~501 , bpu|bht~501, dual_issue_processor, 1
instance = comp, \bpu|bht[114][1] , bpu|bht[114][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~31 , bpu|Mux4~31, dual_issue_processor, 1
instance = comp, \bpu|Mux4~32 , bpu|Mux4~32, dual_issue_processor, 1
instance = comp, \bpu|Mux4~40 , bpu|Mux4~40, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~57 , bpu|Decoder1~57, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~57 , bpu|Decoder0~57, dual_issue_processor, 1
instance = comp, \bpu|bht~438 , bpu|bht~438, dual_issue_processor, 1
instance = comp, \bpu|bht~439 , bpu|bht~439, dual_issue_processor, 1
instance = comp, \bpu|bht[94][1] , bpu|bht[94][1], dual_issue_processor, 1
instance = comp, \bpu|bht~432 , bpu|bht~432, dual_issue_processor, 1
instance = comp, \bpu|bht~433 , bpu|bht~433, dual_issue_processor, 1
instance = comp, \bpu|bht[86][1] , bpu|bht[86][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~7 , bpu|Mux4~7, dual_issue_processor, 1
instance = comp, \bpu|bht~418 , bpu|bht~418, dual_issue_processor, 1
instance = comp, \bpu|bht~419 , bpu|bht~419, dual_issue_processor, 1
instance = comp, \bpu|bht[87][1] , bpu|bht[87][1], dual_issue_processor, 1
instance = comp, \bpu|bht~422 , bpu|bht~422, dual_issue_processor, 1
instance = comp, \bpu|bht~423 , bpu|bht~423, dual_issue_processor, 1
instance = comp, \bpu|bht[95][1]~feeder , bpu|bht[95][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[95][1] , bpu|bht[95][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~8 , bpu|Mux4~8, dual_issue_processor, 1
instance = comp, \bpu|bht~186 , bpu|bht~186, dual_issue_processor, 1
instance = comp, \bpu|bht~187 , bpu|bht~187, dual_issue_processor, 1
instance = comp, \bpu|bht[93][1] , bpu|bht[93][1], dual_issue_processor, 1
instance = comp, \bpu|bht~164 , bpu|bht~164, dual_issue_processor, 1
instance = comp, \bpu|bht~165 , bpu|bht~165, dual_issue_processor, 1
instance = comp, \bpu|bht[84][1] , bpu|bht[84][1], dual_issue_processor, 1
instance = comp, \bpu|bht~188 , bpu|bht~188, dual_issue_processor, 1
instance = comp, \bpu|bht~189 , bpu|bht~189, dual_issue_processor, 1
instance = comp, \bpu|bht[92][1] , bpu|bht[92][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~0 , bpu|Mux4~0, dual_issue_processor, 1
instance = comp, \bpu|bht~162 , bpu|bht~162, dual_issue_processor, 1
instance = comp, \bpu|bht~163 , bpu|bht~163, dual_issue_processor, 1
instance = comp, \bpu|bht[85][1] , bpu|bht[85][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~1 , bpu|Mux4~1, dual_issue_processor, 1
instance = comp, \bpu|bht~172 , bpu|bht~172, dual_issue_processor, 1
instance = comp, \bpu|bht~173 , bpu|bht~173, dual_issue_processor, 1
instance = comp, \bpu|bht[88][1] , bpu|bht[88][1], dual_issue_processor, 1
instance = comp, \bpu|bht~180 , bpu|bht~180, dual_issue_processor, 1
instance = comp, \bpu|bht~181 , bpu|bht~181, dual_issue_processor, 1
instance = comp, \bpu|bht[80][1] , bpu|bht[80][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~4 , bpu|Mux4~4, dual_issue_processor, 1
instance = comp, \bpu|bht~176 , bpu|bht~176, dual_issue_processor, 1
instance = comp, \bpu|bht~177 , bpu|bht~177, dual_issue_processor, 1
instance = comp, \bpu|bht[81][1] , bpu|bht[81][1], dual_issue_processor, 1
instance = comp, \bpu|bht~168 , bpu|bht~168, dual_issue_processor, 1
instance = comp, \bpu|bht~169 , bpu|bht~169, dual_issue_processor, 1
instance = comp, \bpu|bht[89][1] , bpu|bht[89][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~5 , bpu|Mux4~5, dual_issue_processor, 1
instance = comp, \bpu|bht~420 , bpu|bht~420, dual_issue_processor, 1
instance = comp, \bpu|bht~421 , bpu|bht~421, dual_issue_processor, 1
instance = comp, \bpu|bht[83][1] , bpu|bht[83][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~56 , bpu|Decoder1~56, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~56 , bpu|Decoder0~56, dual_issue_processor, 1
instance = comp, \bpu|bht~416 , bpu|bht~416, dual_issue_processor, 1
instance = comp, \bpu|bht~417 , bpu|bht~417, dual_issue_processor, 1
instance = comp, \bpu|bht[91][1] , bpu|bht[91][1], dual_issue_processor, 1
instance = comp, \bpu|bht~434 , bpu|bht~434, dual_issue_processor, 1
instance = comp, \bpu|bht~435 , bpu|bht~435, dual_issue_processor, 1
instance = comp, \bpu|bht[90][1] , bpu|bht[90][1], dual_issue_processor, 1
instance = comp, \bpu|bht~436 , bpu|bht~436, dual_issue_processor, 1
instance = comp, \bpu|bht~437 , bpu|bht~437, dual_issue_processor, 1
instance = comp, \bpu|bht[82][1] , bpu|bht[82][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~2 , bpu|Mux4~2, dual_issue_processor, 1
instance = comp, \bpu|Mux4~3 , bpu|Mux4~3, dual_issue_processor, 1
instance = comp, \bpu|Mux4~6 , bpu|Mux4~6, dual_issue_processor, 1
instance = comp, \bpu|Mux4~9 , bpu|Mux4~9, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~52 , bpu|Decoder1~52, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~52 , bpu|Decoder0~52, dual_issue_processor, 1
instance = comp, \bpu|bht~384 , bpu|bht~384, dual_issue_processor, 1
instance = comp, \bpu|bht~385 , bpu|bht~385, dual_issue_processor, 1
instance = comp, \bpu|bht[110][1] , bpu|bht[110][1], dual_issue_processor, 1
instance = comp, \bpu|bht~156 , bpu|bht~156, dual_issue_processor, 1
instance = comp, \bpu|bht~157 , bpu|bht~157, dual_issue_processor, 1
instance = comp, \bpu|bht[108][1] , bpu|bht[108][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~17 , bpu|Mux4~17, dual_issue_processor, 1
instance = comp, \bpu|bht~154 , bpu|bht~154, dual_issue_processor, 1
instance = comp, \bpu|bht~155 , bpu|bht~155, dual_issue_processor, 1
instance = comp, \bpu|bht[109][1] , bpu|bht[109][1], dual_issue_processor, 1
instance = comp, \bpu|bht~390 , bpu|bht~390, dual_issue_processor, 1
instance = comp, \bpu|bht~391 , bpu|bht~391, dual_issue_processor, 1
instance = comp, \bpu|bht[111][1] , bpu|bht[111][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~18 , bpu|Mux4~18, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~53 , bpu|Decoder1~53, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~53 , bpu|Decoder0~53, dual_issue_processor, 1
instance = comp, \bpu|bht~386 , bpu|bht~386, dual_issue_processor, 1
instance = comp, \bpu|bht~387 , bpu|bht~387, dual_issue_processor, 1
instance = comp, \bpu|bht[107][1] , bpu|bht[107][1], dual_issue_processor, 1
instance = comp, \bpu|bht~388 , bpu|bht~388, dual_issue_processor, 1
instance = comp, \bpu|bht~389 , bpu|bht~389, dual_issue_processor, 1
instance = comp, \bpu|bht[106][1] , bpu|bht[106][1], dual_issue_processor, 1
instance = comp, \bpu|bht~136 , bpu|bht~136, dual_issue_processor, 1
instance = comp, \bpu|bht~137 , bpu|bht~137, dual_issue_processor, 1
instance = comp, \bpu|bht[105][1] , bpu|bht[105][1], dual_issue_processor, 1
instance = comp, \bpu|bht~140 , bpu|bht~140, dual_issue_processor, 1
instance = comp, \bpu|bht~141 , bpu|bht~141, dual_issue_processor, 1
instance = comp, \bpu|bht[104][1] , bpu|bht[104][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~12 , bpu|Mux4~12, dual_issue_processor, 1
instance = comp, \bpu|Mux4~13 , bpu|Mux4~13, dual_issue_processor, 1
instance = comp, \bpu|bht~404 , bpu|bht~404, dual_issue_processor, 1
instance = comp, \bpu|bht~405 , bpu|bht~405, dual_issue_processor, 1
instance = comp, \bpu|bht[98][1]~feeder , bpu|bht[98][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[98][1] , bpu|bht[98][1], dual_issue_processor, 1
instance = comp, \bpu|bht~144 , bpu|bht~144, dual_issue_processor, 1
instance = comp, \bpu|bht~145 , bpu|bht~145, dual_issue_processor, 1
instance = comp, \bpu|bht[97][1] , bpu|bht[97][1], dual_issue_processor, 1
instance = comp, \bpu|bht~148 , bpu|bht~148, dual_issue_processor, 1
instance = comp, \bpu|bht~149 , bpu|bht~149, dual_issue_processor, 1
instance = comp, \bpu|bht[96][1] , bpu|bht[96][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~14 , bpu|Mux4~14, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~55 , bpu|Decoder1~55, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~55 , bpu|Decoder0~55, dual_issue_processor, 1
instance = comp, \bpu|bht~402 , bpu|bht~402, dual_issue_processor, 1
instance = comp, \bpu|bht~403 , bpu|bht~403, dual_issue_processor, 1
instance = comp, \bpu|bht[99][1] , bpu|bht[99][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~15 , bpu|Mux4~15, dual_issue_processor, 1
instance = comp, \bpu|Mux4~16 , bpu|Mux4~16, dual_issue_processor, 1
instance = comp, \bpu|bht~406 , bpu|bht~406, dual_issue_processor, 1
instance = comp, \bpu|bht~407 , bpu|bht~407, dual_issue_processor, 1
instance = comp, \bpu|bht[103][1] , bpu|bht[103][1], dual_issue_processor, 1
instance = comp, \bpu|bht~132 , bpu|bht~132, dual_issue_processor, 1
instance = comp, \bpu|bht~133 , bpu|bht~133, dual_issue_processor, 1
instance = comp, \bpu|bht[100][1] , bpu|bht[100][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~54 , bpu|Decoder1~54, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~54 , bpu|Decoder0~54, dual_issue_processor, 1
instance = comp, \bpu|bht~400 , bpu|bht~400, dual_issue_processor, 1
instance = comp, \bpu|bht~401 , bpu|bht~401, dual_issue_processor, 1
instance = comp, \bpu|bht[102][1] , bpu|bht[102][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~10 , bpu|Mux4~10, dual_issue_processor, 1
instance = comp, \bpu|bht~130 , bpu|bht~130, dual_issue_processor, 1
instance = comp, \bpu|bht~131 , bpu|bht~131, dual_issue_processor, 1
instance = comp, \bpu|bht[101][1] , bpu|bht[101][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~11 , bpu|Mux4~11, dual_issue_processor, 1
instance = comp, \bpu|Mux4~19 , bpu|Mux4~19, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~58 , bpu|Decoder1~58, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~58 , bpu|Decoder0~58, dual_issue_processor, 1
instance = comp, \bpu|bht~448 , bpu|bht~448, dual_issue_processor, 1
instance = comp, \bpu|bht~449 , bpu|bht~449, dual_issue_processor, 1
instance = comp, \bpu|bht[75][1] , bpu|bht[75][1], dual_issue_processor, 1
instance = comp, \bpu|bht~454 , bpu|bht~454, dual_issue_processor, 1
instance = comp, \bpu|bht~455 , bpu|bht~455, dual_issue_processor, 1
instance = comp, \bpu|bht[79][1] , bpu|bht[79][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~59 , bpu|Decoder1~59, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~59 , bpu|Decoder0~59, dual_issue_processor, 1
instance = comp, \bpu|bht~452 , bpu|bht~452, dual_issue_processor, 1
instance = comp, \bpu|bht~453 , bpu|bht~453, dual_issue_processor, 1
instance = comp, \bpu|bht[67][1] , bpu|bht[67][1], dual_issue_processor, 1
instance = comp, \bpu|bht~450 , bpu|bht~450, dual_issue_processor, 1
instance = comp, \bpu|bht~451 , bpu|bht~451, dual_issue_processor, 1
instance = comp, \bpu|bht[71][1] , bpu|bht[71][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~27 , bpu|Mux4~27, dual_issue_processor, 1
instance = comp, \bpu|Mux4~28 , bpu|Mux4~28, dual_issue_processor, 1
instance = comp, \bpu|bht~196 , bpu|bht~196, dual_issue_processor, 1
instance = comp, \bpu|bht~197 , bpu|bht~197, dual_issue_processor, 1
instance = comp, \bpu|bht[68][1] , bpu|bht[68][1], dual_issue_processor, 1
instance = comp, \bpu|bht~204 , bpu|bht~204, dual_issue_processor, 1
instance = comp, \bpu|bht~205 , bpu|bht~205, dual_issue_processor, 1
instance = comp, \bpu|bht[72][1] , bpu|bht[72][1], dual_issue_processor, 1
instance = comp, \bpu|bht~212 , bpu|bht~212, dual_issue_processor, 1
instance = comp, \bpu|bht~213 , bpu|bht~213, dual_issue_processor, 1
instance = comp, \bpu|bht[64][1] , bpu|bht[64][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~24 , bpu|Mux4~24, dual_issue_processor, 1
instance = comp, \bpu|bht~220 , bpu|bht~220, dual_issue_processor, 1
instance = comp, \bpu|bht~221 , bpu|bht~221, dual_issue_processor, 1
instance = comp, \bpu|bht[76][1]~feeder , bpu|bht[76][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[76][1] , bpu|bht[76][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~25 , bpu|Mux4~25, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~61 , bpu|Decoder1~61, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~61 , bpu|Decoder0~61, dual_issue_processor, 1
instance = comp, \bpu|bht~470 , bpu|bht~470, dual_issue_processor, 1
instance = comp, \bpu|bht~471 , bpu|bht~471, dual_issue_processor, 1
instance = comp, \bpu|bht[78][1] , bpu|bht[78][1], dual_issue_processor, 1
instance = comp, \bpu|bht~466 , bpu|bht~466, dual_issue_processor, 1
instance = comp, \bpu|bht~467 , bpu|bht~467, dual_issue_processor, 1
instance = comp, \bpu|bht[74][1] , bpu|bht[74][1], dual_issue_processor, 1
instance = comp, \bpu|bht~468 , bpu|bht~468, dual_issue_processor, 1
instance = comp, \bpu|bht~469 , bpu|bht~469, dual_issue_processor, 1
instance = comp, \bpu|bht[66][1] , bpu|bht[66][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~22 , bpu|Mux4~22, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~60 , bpu|Decoder1~60, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~60 , bpu|Decoder0~60, dual_issue_processor, 1
instance = comp, \bpu|bht~464 , bpu|bht~464, dual_issue_processor, 1
instance = comp, \bpu|bht~465 , bpu|bht~465, dual_issue_processor, 1
instance = comp, \bpu|bht[70][1] , bpu|bht[70][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~23 , bpu|Mux4~23, dual_issue_processor, 1
instance = comp, \bpu|Mux4~26 , bpu|Mux4~26, dual_issue_processor, 1
instance = comp, \bpu|bht~218 , bpu|bht~218, dual_issue_processor, 1
instance = comp, \bpu|bht~219 , bpu|bht~219, dual_issue_processor, 1
instance = comp, \bpu|bht[77][1] , bpu|bht[77][1], dual_issue_processor, 1
instance = comp, \bpu|bht~200 , bpu|bht~200, dual_issue_processor, 1
instance = comp, \bpu|bht~201 , bpu|bht~201, dual_issue_processor, 1
instance = comp, \bpu|bht[73][1]~feeder , bpu|bht[73][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[73][1] , bpu|bht[73][1], dual_issue_processor, 1
instance = comp, \bpu|bht~208 , bpu|bht~208, dual_issue_processor, 1
instance = comp, \bpu|bht~209 , bpu|bht~209, dual_issue_processor, 1
instance = comp, \bpu|bht[65][1] , bpu|bht[65][1], dual_issue_processor, 1
instance = comp, \bpu|bht~194 , bpu|bht~194, dual_issue_processor, 1
instance = comp, \bpu|bht~195 , bpu|bht~195, dual_issue_processor, 1
instance = comp, \bpu|bht[69][1]~feeder , bpu|bht[69][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[69][1] , bpu|bht[69][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~20 , bpu|Mux4~20, dual_issue_processor, 1
instance = comp, \bpu|Mux4~21 , bpu|Mux4~21, dual_issue_processor, 1
instance = comp, \bpu|Mux4~29 , bpu|Mux4~29, dual_issue_processor, 1
instance = comp, \bpu|Mux4~30 , bpu|Mux4~30, dual_issue_processor, 1
instance = comp, \bpu|Mux4~41 , bpu|Mux4~41, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~4 , bpu|Decoder1~4, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~4 , bpu|Decoder0~4, dual_issue_processor, 1
instance = comp, \bpu|bht~118 , bpu|bht~118, dual_issue_processor, 1
instance = comp, \bpu|bht~119 , bpu|bht~119, dual_issue_processor, 1
instance = comp, \bpu|bht[174][1] , bpu|bht[174][1], dual_issue_processor, 1
instance = comp, \bpu|bht~312 , bpu|bht~312, dual_issue_processor, 1
instance = comp, \bpu|bht~313 , bpu|bht~313, dual_issue_processor, 1
instance = comp, \bpu|bht[172][1] , bpu|bht[172][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~0 , bpu|Decoder1~0, dual_issue_processor, 1
instance = comp, \bpu|bht~376 , bpu|bht~376, dual_issue_processor, 1
instance = comp, \bpu|bht~377 , bpu|bht~377, dual_issue_processor, 1
instance = comp, \bpu|bht[188][1] , bpu|bht[188][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~73 , bpu|Mux4~73, dual_issue_processor, 1
instance = comp, \bpu|bht~102 , bpu|bht~102, dual_issue_processor, 1
instance = comp, \bpu|bht~103 , bpu|bht~103, dual_issue_processor, 1
instance = comp, \bpu|bht[190][1] , bpu|bht[190][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~74 , bpu|Mux4~74, dual_issue_processor, 1
instance = comp, \bpu|bht~362 , bpu|bht~362, dual_issue_processor, 1
instance = comp, \bpu|bht~363 , bpu|bht~363, dual_issue_processor, 1
instance = comp, \bpu|bht[184][1] , bpu|bht[184][1], dual_issue_processor, 1
instance = comp, \bpu|bht~24 , bpu|bht~24, dual_issue_processor, 1
instance = comp, \bpu|bht~25 , bpu|bht~25, dual_issue_processor, 1
instance = comp, \bpu|bht[186][1] , bpu|bht[186][1], dual_issue_processor, 1
instance = comp, \bpu|bht~298 , bpu|bht~298, dual_issue_processor, 1
instance = comp, \bpu|bht~299 , bpu|bht~299, dual_issue_processor, 1
instance = comp, \bpu|bht[168][1] , bpu|bht[168][1], dual_issue_processor, 1
instance = comp, \bpu|bht~28 , bpu|bht~28, dual_issue_processor, 1
instance = comp, \bpu|bht~29 , bpu|bht~29, dual_issue_processor, 1
instance = comp, \bpu|bht[170][1] , bpu|bht[170][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~77 , bpu|Mux4~77, dual_issue_processor, 1
instance = comp, \bpu|Mux4~78 , bpu|Mux4~78, dual_issue_processor, 1
instance = comp, \bpu|bht~366 , bpu|bht~366, dual_issue_processor, 1
instance = comp, \bpu|bht~367 , bpu|bht~367, dual_issue_processor, 1
instance = comp, \bpu|bht[185][1] , bpu|bht[185][1], dual_issue_processor, 1
instance = comp, \bpu|bht~30 , bpu|bht~30, dual_issue_processor, 1
instance = comp, \bpu|bht~31 , bpu|bht~31, dual_issue_processor, 1
instance = comp, \bpu|bht[187][1] , bpu|bht[187][1], dual_issue_processor, 1
instance = comp, \bpu|bht~26 , bpu|bht~26, dual_issue_processor, 1
instance = comp, \bpu|bht~27 , bpu|bht~27, dual_issue_processor, 1
instance = comp, \bpu|bht[171][1] , bpu|bht[171][1], dual_issue_processor, 1
instance = comp, \bpu|bht~302 , bpu|bht~302, dual_issue_processor, 1
instance = comp, \bpu|bht~303 , bpu|bht~303, dual_issue_processor, 1
instance = comp, \bpu|bht[169][1] , bpu|bht[169][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~75 , bpu|Mux4~75, dual_issue_processor, 1
instance = comp, \bpu|Mux4~76 , bpu|Mux4~76, dual_issue_processor, 1
instance = comp, \bpu|Mux4~79 , bpu|Mux4~79, dual_issue_processor, 1
instance = comp, \bpu|bht~126 , bpu|bht~126, dual_issue_processor, 1
instance = comp, \bpu|bht~127 , bpu|bht~127, dual_issue_processor, 1
instance = comp, \bpu|bht[191][1] , bpu|bht[191][1], dual_issue_processor, 1
instance = comp, \bpu|bht~318 , bpu|bht~318, dual_issue_processor, 1
instance = comp, \bpu|bht~319 , bpu|bht~319, dual_issue_processor, 1
instance = comp, \bpu|bht[173][1] , bpu|bht[173][1], dual_issue_processor, 1
instance = comp, \bpu|bht~382 , bpu|bht~382, dual_issue_processor, 1
instance = comp, \bpu|bht~383 , bpu|bht~383, dual_issue_processor, 1
instance = comp, \bpu|bht[189][1] , bpu|bht[189][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~80 , bpu|Mux4~80, dual_issue_processor, 1
instance = comp, \bpu|bht~110 , bpu|bht~110, dual_issue_processor, 1
instance = comp, \bpu|bht~111 , bpu|bht~111, dual_issue_processor, 1
instance = comp, \bpu|bht[175][1] , bpu|bht[175][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~81 , bpu|Mux4~81, dual_issue_processor, 1
instance = comp, \bpu|Mux4~82 , bpu|Mux4~82, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~7 , bpu|Decoder1~7, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~7 , bpu|Decoder0~7, dual_issue_processor, 1
instance = comp, \bpu|bht~14 , bpu|bht~14, dual_issue_processor, 1
instance = comp, \bpu|bht~15 , bpu|bht~15, dual_issue_processor, 1
instance = comp, \bpu|bht[155][1] , bpu|bht[155][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~9 , bpu|Decoder1~9, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~9 , bpu|Decoder0~9, dual_issue_processor, 1
instance = comp, \bpu|bht~12 , bpu|bht~12, dual_issue_processor, 1
instance = comp, \bpu|bht~13 , bpu|bht~13, dual_issue_processor, 1
instance = comp, \bpu|bht[138][1] , bpu|bht[138][1], dual_issue_processor, 1
instance = comp, \bpu|bht~10 , bpu|bht~10, dual_issue_processor, 1
instance = comp, \bpu|bht~11 , bpu|bht~11, dual_issue_processor, 1
instance = comp, \bpu|bht[139][1] , bpu|bht[139][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~42 , bpu|Mux4~42, dual_issue_processor, 1
instance = comp, \bpu|bht~8 , bpu|bht~8, dual_issue_processor, 1
instance = comp, \bpu|bht~9 , bpu|bht~9, dual_issue_processor, 1
instance = comp, \bpu|bht[154][1] , bpu|bht[154][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~43 , bpu|Mux4~43, dual_issue_processor, 1
instance = comp, \bpu|bht~358 , bpu|bht~358, dual_issue_processor, 1
instance = comp, \bpu|bht~359 , bpu|bht~359, dual_issue_processor, 1
instance = comp, \bpu|bht[157][1] , bpu|bht[157][1], dual_issue_processor, 1
instance = comp, \bpu|bht~352 , bpu|bht~352, dual_issue_processor, 1
instance = comp, \bpu|bht~353 , bpu|bht~353, dual_issue_processor, 1
instance = comp, \bpu|bht[156][1] , bpu|bht[156][1], dual_issue_processor, 1
instance = comp, \bpu|bht~288 , bpu|bht~288, dual_issue_processor, 1
instance = comp, \bpu|bht~289 , bpu|bht~289, dual_issue_processor, 1
instance = comp, \bpu|bht[140][1] , bpu|bht[140][1], dual_issue_processor, 1
instance = comp, \bpu|bht~294 , bpu|bht~294, dual_issue_processor, 1
instance = comp, \bpu|bht~295 , bpu|bht~295, dual_issue_processor, 1
instance = comp, \bpu|bht[141][1] , bpu|bht[141][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~44 , bpu|Mux4~44, dual_issue_processor, 1
instance = comp, \bpu|Mux4~45 , bpu|Mux4~45, dual_issue_processor, 1
instance = comp, \bpu|bht~374 , bpu|bht~374, dual_issue_processor, 1
instance = comp, \bpu|bht~375 , bpu|bht~375, dual_issue_processor, 1
instance = comp, \bpu|bht[153][1] , bpu|bht[153][1], dual_issue_processor, 1
instance = comp, \bpu|bht~310 , bpu|bht~310, dual_issue_processor, 1
instance = comp, \bpu|bht~311 , bpu|bht~311, dual_issue_processor, 1
instance = comp, \bpu|bht[137][1] , bpu|bht[137][1], dual_issue_processor, 1
instance = comp, \bpu|bht~306 , bpu|bht~306, dual_issue_processor, 1
instance = comp, \bpu|bht~307 , bpu|bht~307, dual_issue_processor, 1
instance = comp, \bpu|bht[136][1] , bpu|bht[136][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~46 , bpu|Mux4~46, dual_issue_processor, 1
instance = comp, \bpu|bht~370 , bpu|bht~370, dual_issue_processor, 1
instance = comp, \bpu|bht~371 , bpu|bht~371, dual_issue_processor, 1
instance = comp, \bpu|bht[152][1] , bpu|bht[152][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~47 , bpu|Mux4~47, dual_issue_processor, 1
instance = comp, \bpu|Mux4~48 , bpu|Mux4~48, dual_issue_processor, 1
instance = comp, \bpu|bht~122 , bpu|bht~122, dual_issue_processor, 1
instance = comp, \bpu|bht~123 , bpu|bht~123, dual_issue_processor, 1
instance = comp, \bpu|bht[159][1] , bpu|bht[159][1], dual_issue_processor, 1
instance = comp, \bpu|bht~98 , bpu|bht~98, dual_issue_processor, 1
instance = comp, \bpu|bht~99 , bpu|bht~99, dual_issue_processor, 1
instance = comp, \bpu|bht[158][1]~feeder , bpu|bht[158][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[158][1] , bpu|bht[158][1], dual_issue_processor, 1
instance = comp, \bpu|bht~114 , bpu|bht~114, dual_issue_processor, 1
instance = comp, \bpu|bht~115 , bpu|bht~115, dual_issue_processor, 1
instance = comp, \bpu|bht[142][1] , bpu|bht[142][1], dual_issue_processor, 1
instance = comp, \bpu|bht~106 , bpu|bht~106, dual_issue_processor, 1
instance = comp, \bpu|bht~107 , bpu|bht~107, dual_issue_processor, 1
instance = comp, \bpu|bht[143][1] , bpu|bht[143][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~49 , bpu|Mux4~49, dual_issue_processor, 1
instance = comp, \bpu|Mux4~50 , bpu|Mux4~50, dual_issue_processor, 1
instance = comp, \bpu|Mux4~51 , bpu|Mux4~51, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~13 , bpu|Decoder1~13, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~13 , bpu|Decoder0~13, dual_issue_processor, 1
instance = comp, \bpu|bht~94 , bpu|bht~94, dual_issue_processor, 1
instance = comp, \bpu|bht~95 , bpu|bht~95, dual_issue_processor, 1
instance = comp, \bpu|bht[179][1] , bpu|bht[179][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~16 , bpu|Decoder1~16, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~16 , bpu|Decoder0~16, dual_issue_processor, 1
instance = comp, \bpu|bht~78 , bpu|bht~78, dual_issue_processor, 1
instance = comp, \bpu|bht~79 , bpu|bht~79, dual_issue_processor, 1
instance = comp, \bpu|bht[163][1] , bpu|bht[163][1], dual_issue_processor, 1
instance = comp, \bpu|bht~58 , bpu|bht~58, dual_issue_processor, 1
instance = comp, \bpu|bht~59 , bpu|bht~59, dual_issue_processor, 1
instance = comp, \bpu|bht[167][1] , bpu|bht[167][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~59 , bpu|Mux4~59, dual_issue_processor, 1
instance = comp, \bpu|bht~62 , bpu|bht~62, dual_issue_processor, 1
instance = comp, \bpu|bht~63 , bpu|bht~63, dual_issue_processor, 1
instance = comp, \bpu|bht[183][1] , bpu|bht[183][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~60 , bpu|Mux4~60, dual_issue_processor, 1
instance = comp, \bpu|bht~334 , bpu|bht~334, dual_issue_processor, 1
instance = comp, \bpu|bht~335 , bpu|bht~335, dual_issue_processor, 1
instance = comp, \bpu|bht[161][1] , bpu|bht[161][1], dual_issue_processor, 1
instance = comp, \bpu|bht~350 , bpu|bht~350, dual_issue_processor, 1
instance = comp, \bpu|bht~351 , bpu|bht~351, dual_issue_processor, 1
instance = comp, \bpu|bht[165][1] , bpu|bht[165][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~52 , bpu|Mux4~52, dual_issue_processor, 1
instance = comp, \bpu|bht~270 , bpu|bht~270, dual_issue_processor, 1
instance = comp, \bpu|bht~271 , bpu|bht~271, dual_issue_processor, 1
instance = comp, \bpu|bht[177][1] , bpu|bht[177][1], dual_issue_processor, 1
instance = comp, \bpu|bht~286 , bpu|bht~286, dual_issue_processor, 1
instance = comp, \bpu|bht~287 , bpu|bht~287, dual_issue_processor, 1
instance = comp, \bpu|bht[181][1] , bpu|bht[181][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~53 , bpu|Mux4~53, dual_issue_processor, 1
instance = comp, \bpu|bht~280 , bpu|bht~280, dual_issue_processor, 1
instance = comp, \bpu|bht~281 , bpu|bht~281, dual_issue_processor, 1
instance = comp, \bpu|bht[180][1] , bpu|bht[180][1], dual_issue_processor, 1
instance = comp, \bpu|bht~344 , bpu|bht~344, dual_issue_processor, 1
instance = comp, \bpu|bht~345 , bpu|bht~345, dual_issue_processor, 1
instance = comp, \bpu|bht[164][1] , bpu|bht[164][1], dual_issue_processor, 1
instance = comp, \bpu|bht~330 , bpu|bht~330, dual_issue_processor, 1
instance = comp, \bpu|bht~331 , bpu|bht~331, dual_issue_processor, 1
instance = comp, \bpu|bht[160][1] , bpu|bht[160][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~56 , bpu|Mux4~56, dual_issue_processor, 1
instance = comp, \bpu|bht~266 , bpu|bht~266, dual_issue_processor, 1
instance = comp, \bpu|bht~267 , bpu|bht~267, dual_issue_processor, 1
instance = comp, \bpu|bht[176][1] , bpu|bht[176][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~57 , bpu|Mux4~57, dual_issue_processor, 1
instance = comp, \bpu|bht~34 , bpu|bht~34, dual_issue_processor, 1
instance = comp, \bpu|bht~35 , bpu|bht~35, dual_issue_processor, 1
instance = comp, \bpu|bht[166][1] , bpu|bht[166][1], dual_issue_processor, 1
instance = comp, \bpu|bht~74 , bpu|bht~74, dual_issue_processor, 1
instance = comp, \bpu|bht~75 , bpu|bht~75, dual_issue_processor, 1
instance = comp, \bpu|bht[162][1] , bpu|bht[162][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~54 , bpu|Mux4~54, dual_issue_processor, 1
instance = comp, \bpu|bht~38 , bpu|bht~38, dual_issue_processor, 1
instance = comp, \bpu|bht~39 , bpu|bht~39, dual_issue_processor, 1
instance = comp, \bpu|bht[182][1] , bpu|bht[182][1], dual_issue_processor, 1
instance = comp, \bpu|bht~88 , bpu|bht~88, dual_issue_processor, 1
instance = comp, \bpu|bht~89 , bpu|bht~89, dual_issue_processor, 1
instance = comp, \bpu|bht[178][1] , bpu|bht[178][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~55 , bpu|Mux4~55, dual_issue_processor, 1
instance = comp, \bpu|Mux4~58 , bpu|Mux4~58, dual_issue_processor, 1
instance = comp, \bpu|Mux4~61 , bpu|Mux4~61, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~19 , bpu|Decoder1~19, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~19 , bpu|Decoder0~19, dual_issue_processor, 1
instance = comp, \bpu|bht~46 , bpu|bht~46, dual_issue_processor, 1
instance = comp, \bpu|bht~47 , bpu|bht~47, dual_issue_processor, 1
instance = comp, \bpu|bht[151][1] , bpu|bht[151][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~22 , bpu|Decoder1~22, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~22 , bpu|Decoder0~22, dual_issue_processor, 1
instance = comp, \bpu|bht~326 , bpu|bht~326, dual_issue_processor, 1
instance = comp, \bpu|bht~327 , bpu|bht~327, dual_issue_processor, 1
instance = comp, \bpu|bht[133][1] , bpu|bht[133][1], dual_issue_processor, 1
instance = comp, \bpu|bht~42 , bpu|bht~42, dual_issue_processor, 1
instance = comp, \bpu|bht~43 , bpu|bht~43, dual_issue_processor, 1
instance = comp, \bpu|bht[135][1] , bpu|bht[135][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~69 , bpu|Mux4~69, dual_issue_processor, 1
instance = comp, \bpu|bht~262 , bpu|bht~262, dual_issue_processor, 1
instance = comp, \bpu|bht~263 , bpu|bht~263, dual_issue_processor, 1
instance = comp, \bpu|bht[149][1] , bpu|bht[149][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~70 , bpu|Mux4~70, dual_issue_processor, 1
instance = comp, \bpu|bht~256 , bpu|bht~256, dual_issue_processor, 1
instance = comp, \bpu|bht~257 , bpu|bht~257, dual_issue_processor, 1
instance = comp, \bpu|bht[148][1]~feeder , bpu|bht[148][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[148][1] , bpu|bht[148][1], dual_issue_processor, 1
instance = comp, \bpu|bht~54 , bpu|bht~54, dual_issue_processor, 1
instance = comp, \bpu|bht~55 , bpu|bht~55, dual_issue_processor, 1
instance = comp, \bpu|bht[150][1] , bpu|bht[150][1], dual_issue_processor, 1
instance = comp, \bpu|bht~320 , bpu|bht~320, dual_issue_processor, 1
instance = comp, \bpu|bht~321 , bpu|bht~321, dual_issue_processor, 1
instance = comp, \bpu|bht[132][1] , bpu|bht[132][1], dual_issue_processor, 1
instance = comp, \bpu|bht~50 , bpu|bht~50, dual_issue_processor, 1
instance = comp, \bpu|bht~51 , bpu|bht~51, dual_issue_processor, 1
instance = comp, \bpu|bht[134][1] , bpu|bht[134][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~62 , bpu|Mux4~62, dual_issue_processor, 1
instance = comp, \bpu|Mux4~63 , bpu|Mux4~63, dual_issue_processor, 1
instance = comp, \bpu|bht~342 , bpu|bht~342, dual_issue_processor, 1
instance = comp, \bpu|bht~343 , bpu|bht~343, dual_issue_processor, 1
instance = comp, \bpu|bht[129][1] , bpu|bht[129][1], dual_issue_processor, 1
instance = comp, \bpu|bht~86 , bpu|bht~86, dual_issue_processor, 1
instance = comp, \bpu|bht~87 , bpu|bht~87, dual_issue_processor, 1
instance = comp, \bpu|bht[131][1]~feeder , bpu|bht[131][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[131][1] , bpu|bht[131][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~64 , bpu|Mux4~64, dual_issue_processor, 1
instance = comp, \bpu|bht~278 , bpu|bht~278, dual_issue_processor, 1
instance = comp, \bpu|bht~279 , bpu|bht~279, dual_issue_processor, 1
instance = comp, \bpu|bht[145][1]~feeder , bpu|bht[145][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[145][1] , bpu|bht[145][1], dual_issue_processor, 1
instance = comp, \bpu|bht~70 , bpu|bht~70, dual_issue_processor, 1
instance = comp, \bpu|bht~71 , bpu|bht~71, dual_issue_processor, 1
instance = comp, \bpu|bht[147][1] , bpu|bht[147][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~65 , bpu|Mux4~65, dual_issue_processor, 1
instance = comp, \bpu|bht~82 , bpu|bht~82, dual_issue_processor, 1
instance = comp, \bpu|bht~83 , bpu|bht~83, dual_issue_processor, 1
instance = comp, \bpu|bht[130][1]~feeder , bpu|bht[130][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[130][1] , bpu|bht[130][1], dual_issue_processor, 1
instance = comp, \bpu|bht~338 , bpu|bht~338, dual_issue_processor, 1
instance = comp, \bpu|bht~339 , bpu|bht~339, dual_issue_processor, 1
instance = comp, \bpu|bht[128][1] , bpu|bht[128][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~66 , bpu|Mux4~66, dual_issue_processor, 1
instance = comp, \bpu|bht~64 , bpu|bht~64, dual_issue_processor, 1
instance = comp, \bpu|bht~65 , bpu|bht~65, dual_issue_processor, 1
instance = comp, \bpu|bht[146][1] , bpu|bht[146][1], dual_issue_processor, 1
instance = comp, \bpu|bht~274 , bpu|bht~274, dual_issue_processor, 1
instance = comp, \bpu|bht~275 , bpu|bht~275, dual_issue_processor, 1
instance = comp, \bpu|bht[144][1] , bpu|bht[144][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~67 , bpu|Mux4~67, dual_issue_processor, 1
instance = comp, \bpu|Mux4~68 , bpu|Mux4~68, dual_issue_processor, 1
instance = comp, \bpu|Mux4~71 , bpu|Mux4~71, dual_issue_processor, 1
instance = comp, \bpu|Mux4~72 , bpu|Mux4~72, dual_issue_processor, 1
instance = comp, \bpu|Mux4~83 , bpu|Mux4~83, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~18 , bpu|Decoder1~18, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~18 , bpu|Decoder0~18, dual_issue_processor, 1
instance = comp, \bpu|bht~36 , bpu|bht~36, dual_issue_processor, 1
instance = comp, \bpu|bht~37 , bpu|bht~37, dual_issue_processor, 1
instance = comp, \bpu|bht[38][1] , bpu|bht[38][1], dual_issue_processor, 1
instance = comp, \bpu|bht~60 , bpu|bht~60, dual_issue_processor, 1
instance = comp, \bpu|bht~61 , bpu|bht~61, dual_issue_processor, 1
instance = comp, \bpu|bht[39][1] , bpu|bht[39][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~91 , bpu|Mux4~91, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~30 , bpu|Decoder1~30, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~30 , bpu|Decoder0~30, dual_issue_processor, 1
instance = comp, \bpu|bht~112 , bpu|bht~112, dual_issue_processor, 1
instance = comp, \bpu|bht~113 , bpu|bht~113, dual_issue_processor, 1
instance = comp, \bpu|bht[46][1] , bpu|bht[46][1], dual_issue_processor, 1
instance = comp, \bpu|bht~104 , bpu|bht~104, dual_issue_processor, 1
instance = comp, \bpu|bht~105 , bpu|bht~105, dual_issue_processor, 1
instance = comp, \bpu|bht[47][1] , bpu|bht[47][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~92 , bpu|Mux4~92, dual_issue_processor, 1
instance = comp, \bpu|bht~314 , bpu|bht~314, dual_issue_processor, 1
instance = comp, \bpu|bht~315 , bpu|bht~315, dual_issue_processor, 1
instance = comp, \bpu|bht[45][1] , bpu|bht[45][1], dual_issue_processor, 1
instance = comp, \bpu|bht~316 , bpu|bht~316, dual_issue_processor, 1
instance = comp, \bpu|bht~317 , bpu|bht~317, dual_issue_processor, 1
instance = comp, \bpu|bht[44][1] , bpu|bht[44][1], dual_issue_processor, 1
instance = comp, \bpu|bht~348 , bpu|bht~348, dual_issue_processor, 1
instance = comp, \bpu|bht~349 , bpu|bht~349, dual_issue_processor, 1
instance = comp, \bpu|bht[36][1] , bpu|bht[36][1], dual_issue_processor, 1
instance = comp, \bpu|bht~346 , bpu|bht~346, dual_issue_processor, 1
instance = comp, \bpu|bht~347 , bpu|bht~347, dual_issue_processor, 1
instance = comp, \bpu|bht[37][1] , bpu|bht[37][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~84 , bpu|Mux4~84, dual_issue_processor, 1
instance = comp, \bpu|Mux4~85 , bpu|Mux4~85, dual_issue_processor, 1
instance = comp, \bpu|bht~300 , bpu|bht~300, dual_issue_processor, 1
instance = comp, \bpu|bht~301 , bpu|bht~301, dual_issue_processor, 1
instance = comp, \bpu|bht[40][1] , bpu|bht[40][1], dual_issue_processor, 1
instance = comp, \bpu|bht~328 , bpu|bht~328, dual_issue_processor, 1
instance = comp, \bpu|bht~329 , bpu|bht~329, dual_issue_processor, 1
instance = comp, \bpu|bht[33][1] , bpu|bht[33][1], dual_issue_processor, 1
instance = comp, \bpu|bht~332 , bpu|bht~332, dual_issue_processor, 1
instance = comp, \bpu|bht~333 , bpu|bht~333, dual_issue_processor, 1
instance = comp, \bpu|bht[32][1] , bpu|bht[32][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~88 , bpu|Mux4~88, dual_issue_processor, 1
instance = comp, \bpu|bht~296 , bpu|bht~296, dual_issue_processor, 1
instance = comp, \bpu|bht~297 , bpu|bht~297, dual_issue_processor, 1
instance = comp, \bpu|bht[41][1] , bpu|bht[41][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~89 , bpu|Mux4~89, dual_issue_processor, 1
instance = comp, \bpu|bht~4 , bpu|bht~4, dual_issue_processor, 1
instance = comp, \bpu|bht~5 , bpu|bht~5, dual_issue_processor, 1
instance = comp, \bpu|bht[42][1] , bpu|bht[42][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~5 , bpu|Decoder1~5, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~5 , bpu|Decoder0~5, dual_issue_processor, 1
instance = comp, \bpu|bht~2 , bpu|bht~2, dual_issue_processor, 1
instance = comp, \bpu|bht~3 , bpu|bht~3, dual_issue_processor, 1
instance = comp, \bpu|bht[43][1] , bpu|bht[43][1], dual_issue_processor, 1
instance = comp, \bpu|bht~76 , bpu|bht~76, dual_issue_processor, 1
instance = comp, \bpu|bht~77 , bpu|bht~77, dual_issue_processor, 1
instance = comp, \bpu|bht[34][1]~feeder , bpu|bht[34][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[34][1] , bpu|bht[34][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~26 , bpu|Decoder1~26, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~26 , bpu|Decoder0~26, dual_issue_processor, 1
instance = comp, \bpu|bht~72 , bpu|bht~72, dual_issue_processor, 1
instance = comp, \bpu|bht~73 , bpu|bht~73, dual_issue_processor, 1
instance = comp, \bpu|bht[35][1] , bpu|bht[35][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~86 , bpu|Mux4~86, dual_issue_processor, 1
instance = comp, \bpu|Mux4~87 , bpu|Mux4~87, dual_issue_processor, 1
instance = comp, \bpu|Mux4~90 , bpu|Mux4~90, dual_issue_processor, 1
instance = comp, \bpu|Mux4~93 , bpu|Mux4~93, dual_issue_processor, 1
instance = comp, \bpu|bht~264 , bpu|bht~264, dual_issue_processor, 1
instance = comp, \bpu|bht~265 , bpu|bht~265, dual_issue_processor, 1
instance = comp, \bpu|bht[49][1]~feeder , bpu|bht[49][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[49][1] , bpu|bht[49][1], dual_issue_processor, 1
instance = comp, \bpu|bht~90 , bpu|bht~90, dual_issue_processor, 1
instance = comp, \bpu|bht~91 , bpu|bht~91, dual_issue_processor, 1
instance = comp, \bpu|bht[51][1] , bpu|bht[51][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~115 , bpu|Mux4~115, dual_issue_processor, 1
instance = comp, \bpu|bht~360 , bpu|bht~360, dual_issue_processor, 1
instance = comp, \bpu|bht~361 , bpu|bht~361, dual_issue_processor, 1
instance = comp, \bpu|bht[57][1] , bpu|bht[57][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~6 , bpu|Decoder1~6, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~6 , bpu|Decoder0~6, dual_issue_processor, 1
instance = comp, \bpu|bht~6 , bpu|bht~6, dual_issue_processor, 1
instance = comp, \bpu|bht~7 , bpu|bht~7, dual_issue_processor, 1
instance = comp, \bpu|bht[59][1]~feeder , bpu|bht[59][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[59][1] , bpu|bht[59][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~116 , bpu|Mux4~116, dual_issue_processor, 1
instance = comp, \bpu|bht~282 , bpu|bht~282, dual_issue_processor, 1
instance = comp, \bpu|bht~283 , bpu|bht~283, dual_issue_processor, 1
instance = comp, \bpu|bht[53][1] , bpu|bht[53][1], dual_issue_processor, 1
instance = comp, \bpu|bht~56 , bpu|bht~56, dual_issue_processor, 1
instance = comp, \bpu|bht~57 , bpu|bht~57, dual_issue_processor, 1
instance = comp, \bpu|bht[55][1] , bpu|bht[55][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~122 , bpu|Mux4~122, dual_issue_processor, 1
instance = comp, \bpu|bht~378 , bpu|bht~378, dual_issue_processor, 1
instance = comp, \bpu|bht~379 , bpu|bht~379, dual_issue_processor, 1
instance = comp, \bpu|bht[61][1] , bpu|bht[61][1], dual_issue_processor, 1
instance = comp, \bpu|bht~120 , bpu|bht~120, dual_issue_processor, 1
instance = comp, \bpu|bht~121 , bpu|bht~121, dual_issue_processor, 1
instance = comp, \bpu|bht[63][1] , bpu|bht[63][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~123 , bpu|Mux4~123, dual_issue_processor, 1
instance = comp, \bpu|bht~364 , bpu|bht~364, dual_issue_processor, 1
instance = comp, \bpu|bht~365 , bpu|bht~365, dual_issue_processor, 1
instance = comp, \bpu|bht[56][1] , bpu|bht[56][1], dual_issue_processor, 1
instance = comp, \bpu|bht~0 , bpu|bht~0, dual_issue_processor, 1
instance = comp, \bpu|bht~1 , bpu|bht~1, dual_issue_processor, 1
instance = comp, \bpu|bht[58][1] , bpu|bht[58][1], dual_issue_processor, 1
instance = comp, \bpu|bht~92 , bpu|bht~92, dual_issue_processor, 1
instance = comp, \bpu|bht~93 , bpu|bht~93, dual_issue_processor, 1
instance = comp, \bpu|bht[50][1] , bpu|bht[50][1], dual_issue_processor, 1
instance = comp, \bpu|bht~268 , bpu|bht~268, dual_issue_processor, 1
instance = comp, \bpu|bht~269 , bpu|bht~269, dual_issue_processor, 1
instance = comp, \bpu|bht[48][1] , bpu|bht[48][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~119 , bpu|Mux4~119, dual_issue_processor, 1
instance = comp, \bpu|Mux4~120 , bpu|Mux4~120, dual_issue_processor, 1
instance = comp, \bpu|bht~284 , bpu|bht~284, dual_issue_processor, 1
instance = comp, \bpu|bht~285 , bpu|bht~285, dual_issue_processor, 1
instance = comp, \bpu|bht[52][1] , bpu|bht[52][1], dual_issue_processor, 1
instance = comp, \bpu|bht~32 , bpu|bht~32, dual_issue_processor, 1
instance = comp, \bpu|bht~33 , bpu|bht~33, dual_issue_processor, 1
instance = comp, \bpu|bht[54][1] , bpu|bht[54][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~117 , bpu|Mux4~117, dual_issue_processor, 1
instance = comp, \bpu|bht~380 , bpu|bht~380, dual_issue_processor, 1
instance = comp, \bpu|bht~381 , bpu|bht~381, dual_issue_processor, 1
instance = comp, \bpu|bht[60][1] , bpu|bht[60][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~28 , bpu|Decoder1~28, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~28 , bpu|Decoder0~28, dual_issue_processor, 1
instance = comp, \bpu|bht~96 , bpu|bht~96, dual_issue_processor, 1
instance = comp, \bpu|bht~97 , bpu|bht~97, dual_issue_processor, 1
instance = comp, \bpu|bht[62][1] , bpu|bht[62][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~118 , bpu|Mux4~118, dual_issue_processor, 1
instance = comp, \bpu|Mux4~121 , bpu|Mux4~121, dual_issue_processor, 1
instance = comp, \bpu|Mux4~124 , bpu|Mux4~124, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~11 , bpu|Decoder1~11, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~11 , bpu|Decoder0~11, dual_issue_processor, 1
instance = comp, \bpu|bht~18 , bpu|bht~18, dual_issue_processor, 1
instance = comp, \bpu|bht~19 , bpu|bht~19, dual_issue_processor, 1
instance = comp, \bpu|bht[11][1] , bpu|bht[11][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~27 , bpu|Decoder1~27, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~27 , bpu|Decoder0~27, dual_issue_processor, 1
instance = comp, \bpu|bht~80 , bpu|bht~80, dual_issue_processor, 1
instance = comp, \bpu|bht~81 , bpu|bht~81, dual_issue_processor, 1
instance = comp, \bpu|bht[3][1] , bpu|bht[3][1], dual_issue_processor, 1
instance = comp, \bpu|bht~336 , bpu|bht~336, dual_issue_processor, 1
instance = comp, \bpu|bht~337 , bpu|bht~337, dual_issue_processor, 1
instance = comp, \bpu|bht[1][1] , bpu|bht[1][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~104 , bpu|Mux4~104, dual_issue_processor, 1
instance = comp, \bpu|bht~304 , bpu|bht~304, dual_issue_processor, 1
instance = comp, \bpu|bht~305 , bpu|bht~305, dual_issue_processor, 1
instance = comp, \bpu|bht[9][1] , bpu|bht[9][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~105 , bpu|Mux4~105, dual_issue_processor, 1
instance = comp, \bpu|bht~108 , bpu|bht~108, dual_issue_processor, 1
instance = comp, \bpu|bht~109 , bpu|bht~109, dual_issue_processor, 1
instance = comp, \bpu|bht[15][1] , bpu|bht[15][1], dual_issue_processor, 1
instance = comp, \bpu|bht~322 , bpu|bht~322, dual_issue_processor, 1
instance = comp, \bpu|bht~323 , bpu|bht~323, dual_issue_processor, 1
instance = comp, \bpu|bht[5][1]~feeder , bpu|bht[5][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[5][1] , bpu|bht[5][1], dual_issue_processor, 1
instance = comp, \bpu|bht~44 , bpu|bht~44, dual_issue_processor, 1
instance = comp, \bpu|bht~45 , bpu|bht~45, dual_issue_processor, 1
instance = comp, \bpu|bht[7][1]~feeder , bpu|bht[7][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[7][1] , bpu|bht[7][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~111 , bpu|Mux4~111, dual_issue_processor, 1
instance = comp, \bpu|bht~290 , bpu|bht~290, dual_issue_processor, 1
instance = comp, \bpu|bht~291 , bpu|bht~291, dual_issue_processor, 1
instance = comp, \bpu|bht[13][1] , bpu|bht[13][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~112 , bpu|Mux4~112, dual_issue_processor, 1
instance = comp, \bpu|bht~292 , bpu|bht~292, dual_issue_processor, 1
instance = comp, \bpu|bht~293 , bpu|bht~293, dual_issue_processor, 1
instance = comp, \bpu|bht[12][1] , bpu|bht[12][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~31 , bpu|Decoder1~31, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~31 , bpu|Decoder0~31, dual_issue_processor, 1
instance = comp, \bpu|bht~116 , bpu|bht~116, dual_issue_processor, 1
instance = comp, \bpu|bht~117 , bpu|bht~117, dual_issue_processor, 1
instance = comp, \bpu|bht[14][1] , bpu|bht[14][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder1~24 , bpu|Decoder1~24, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~24 , bpu|Decoder0~24, dual_issue_processor, 1
instance = comp, \bpu|bht~52 , bpu|bht~52, dual_issue_processor, 1
instance = comp, \bpu|bht~53 , bpu|bht~53, dual_issue_processor, 1
instance = comp, \bpu|bht[6][1] , bpu|bht[6][1], dual_issue_processor, 1
instance = comp, \bpu|bht~324 , bpu|bht~324, dual_issue_processor, 1
instance = comp, \bpu|bht~325 , bpu|bht~325, dual_issue_processor, 1
instance = comp, \bpu|bht[4][1] , bpu|bht[4][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~106 , bpu|Mux4~106, dual_issue_processor, 1
instance = comp, \bpu|Mux4~107 , bpu|Mux4~107, dual_issue_processor, 1
instance = comp, \bpu|bht~308 , bpu|bht~308, dual_issue_processor, 1
instance = comp, \bpu|bht~309 , bpu|bht~309, dual_issue_processor, 1
instance = comp, \bpu|bht[8][1] , bpu|bht[8][1], dual_issue_processor, 1
instance = comp, \bpu|bht~20 , bpu|bht~20, dual_issue_processor, 1
instance = comp, \bpu|bht~21 , bpu|bht~21, dual_issue_processor, 1
instance = comp, \bpu|bht[10][1] , bpu|bht[10][1], dual_issue_processor, 1
instance = comp, \bpu|bht~340 , bpu|bht~340, dual_issue_processor, 1
instance = comp, \bpu|bht~341 , bpu|bht~341, dual_issue_processor, 1
instance = comp, \bpu|bht[0][1] , bpu|bht[0][1], dual_issue_processor, 1
instance = comp, \bpu|bht~84 , bpu|bht~84, dual_issue_processor, 1
instance = comp, \bpu|bht~85 , bpu|bht~85, dual_issue_processor, 1
instance = comp, \bpu|bht[2][1]~feeder , bpu|bht[2][1]~feeder, dual_issue_processor, 1
instance = comp, \bpu|bht[2][1] , bpu|bht[2][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~108 , bpu|Mux4~108, dual_issue_processor, 1
instance = comp, \bpu|Mux4~109 , bpu|Mux4~109, dual_issue_processor, 1
instance = comp, \bpu|Mux4~110 , bpu|Mux4~110, dual_issue_processor, 1
instance = comp, \bpu|Mux4~113 , bpu|Mux4~113, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~12 , bpu|Decoder1~12, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~12 , bpu|Decoder0~12, dual_issue_processor, 1
instance = comp, \bpu|bht~22 , bpu|bht~22, dual_issue_processor, 1
instance = comp, \bpu|bht~23 , bpu|bht~23, dual_issue_processor, 1
instance = comp, \bpu|bht[27][1] , bpu|bht[27][1], dual_issue_processor, 1
instance = comp, \bpu|bht~124 , bpu|bht~124, dual_issue_processor, 1
instance = comp, \bpu|bht~125 , bpu|bht~125, dual_issue_processor, 1
instance = comp, \bpu|bht[31][1] , bpu|bht[31][1], dual_issue_processor, 1
instance = comp, \bpu|bht~66 , bpu|bht~66, dual_issue_processor, 1
instance = comp, \bpu|bht~67 , bpu|bht~67, dual_issue_processor, 1
instance = comp, \bpu|bht[19][1] , bpu|bht[19][1], dual_issue_processor, 1
instance = comp, \bpu|bht~40 , bpu|bht~40, dual_issue_processor, 1
instance = comp, \bpu|bht~41 , bpu|bht~41, dual_issue_processor, 1
instance = comp, \bpu|bht[23][1] , bpu|bht[23][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~101 , bpu|Mux4~101, dual_issue_processor, 1
instance = comp, \bpu|Mux4~102 , bpu|Mux4~102, dual_issue_processor, 1
instance = comp, \bpu|bht~354 , bpu|bht~354, dual_issue_processor, 1
instance = comp, \bpu|bht~355 , bpu|bht~355, dual_issue_processor, 1
instance = comp, \bpu|bht[29][1] , bpu|bht[29][1], dual_issue_processor, 1
instance = comp, \bpu|bht~368 , bpu|bht~368, dual_issue_processor, 1
instance = comp, \bpu|bht~369 , bpu|bht~369, dual_issue_processor, 1
instance = comp, \bpu|bht[25][1] , bpu|bht[25][1], dual_issue_processor, 1
instance = comp, \bpu|bht~258 , bpu|bht~258, dual_issue_processor, 1
instance = comp, \bpu|bht~259 , bpu|bht~259, dual_issue_processor, 1
instance = comp, \bpu|bht[21][1] , bpu|bht[21][1], dual_issue_processor, 1
instance = comp, \bpu|bht~272 , bpu|bht~272, dual_issue_processor, 1
instance = comp, \bpu|bht~273 , bpu|bht~273, dual_issue_processor, 1
instance = comp, \bpu|bht[17][1] , bpu|bht[17][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~94 , bpu|Mux4~94, dual_issue_processor, 1
instance = comp, \bpu|Mux4~95 , bpu|Mux4~95, dual_issue_processor, 1
instance = comp, \bpu|bht~372 , bpu|bht~372, dual_issue_processor, 1
instance = comp, \bpu|bht~373 , bpu|bht~373, dual_issue_processor, 1
instance = comp, \bpu|bht[24][1] , bpu|bht[24][1], dual_issue_processor, 1
instance = comp, \bpu|bht~276 , bpu|bht~276, dual_issue_processor, 1
instance = comp, \bpu|bht~277 , bpu|bht~277, dual_issue_processor, 1
instance = comp, \bpu|bht[16][1] , bpu|bht[16][1], dual_issue_processor, 1
instance = comp, \bpu|bht~260 , bpu|bht~260, dual_issue_processor, 1
instance = comp, \bpu|bht~261 , bpu|bht~261, dual_issue_processor, 1
instance = comp, \bpu|bht[20][1] , bpu|bht[20][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~98 , bpu|Mux4~98, dual_issue_processor, 1
instance = comp, \bpu|bht~356 , bpu|bht~356, dual_issue_processor, 1
instance = comp, \bpu|bht~357 , bpu|bht~357, dual_issue_processor, 1
instance = comp, \bpu|bht[28][1] , bpu|bht[28][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~99 , bpu|Mux4~99, dual_issue_processor, 1
instance = comp, \bpu|Decoder1~29 , bpu|Decoder1~29, dual_issue_processor, 1
instance = comp, \bpu|Decoder0~29 , bpu|Decoder0~29, dual_issue_processor, 1
instance = comp, \bpu|bht~100 , bpu|bht~100, dual_issue_processor, 1
instance = comp, \bpu|bht~101 , bpu|bht~101, dual_issue_processor, 1
instance = comp, \bpu|bht[30][1] , bpu|bht[30][1], dual_issue_processor, 1
instance = comp, \bpu|bht~68 , bpu|bht~68, dual_issue_processor, 1
instance = comp, \bpu|bht~69 , bpu|bht~69, dual_issue_processor, 1
instance = comp, \bpu|bht[18][1] , bpu|bht[18][1], dual_issue_processor, 1
instance = comp, \bpu|bht~48 , bpu|bht~48, dual_issue_processor, 1
instance = comp, \bpu|bht~49 , bpu|bht~49, dual_issue_processor, 1
instance = comp, \bpu|bht[22][1] , bpu|bht[22][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~96 , bpu|Mux4~96, dual_issue_processor, 1
instance = comp, \bpu|bht~16 , bpu|bht~16, dual_issue_processor, 1
instance = comp, \bpu|bht~17 , bpu|bht~17, dual_issue_processor, 1
instance = comp, \bpu|bht[26][1] , bpu|bht[26][1], dual_issue_processor, 1
instance = comp, \bpu|Mux4~97 , bpu|Mux4~97, dual_issue_processor, 1
instance = comp, \bpu|Mux4~100 , bpu|Mux4~100, dual_issue_processor, 1
instance = comp, \bpu|Mux4~103 , bpu|Mux4~103, dual_issue_processor, 1
instance = comp, \bpu|Mux4~114 , bpu|Mux4~114, dual_issue_processor, 1
instance = comp, \bpu|Mux4~125 , bpu|Mux4~125, dual_issue_processor, 1
instance = comp, \bpu|Mux4~126 , bpu|Mux4~126, dual_issue_processor, 1
instance = comp, \bpu|Mux4~169 , bpu|Mux4~169, dual_issue_processor, 1
instance = comp, \bpu|Mux7~0 , bpu|Mux7~0, dual_issue_processor, 1
instance = comp, \bpu|bht~998 , bpu|bht~998, dual_issue_processor, 1
instance = comp, \bpu|bht~880 , bpu|bht~880, dual_issue_processor, 1
instance = comp, \bpu|bht~881 , bpu|bht~881, dual_issue_processor, 1
instance = comp, \bpu|bht[70][0] , bpu|bht[70][0], dual_issue_processor, 1
instance = comp, \bpu|bht~882 , bpu|bht~882, dual_issue_processor, 1
instance = comp, \bpu|bht~883 , bpu|bht~883, dual_issue_processor, 1
instance = comp, \bpu|bht[38][0] , bpu|bht[38][0], dual_issue_processor, 1
instance = comp, \bpu|bht~884 , bpu|bht~884, dual_issue_processor, 1
instance = comp, \bpu|bht~885 , bpu|bht~885, dual_issue_processor, 1
instance = comp, \bpu|bht[6][0] , bpu|bht[6][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~119 , bpu|Mux9~119, dual_issue_processor, 1
instance = comp, \bpu|bht~886 , bpu|bht~886, dual_issue_processor, 1
instance = comp, \bpu|bht~887 , bpu|bht~887, dual_issue_processor, 1
instance = comp, \bpu|bht[102][0] , bpu|bht[102][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~120 , bpu|Mux9~120, dual_issue_processor, 1
instance = comp, \bpu|bht~872 , bpu|bht~872, dual_issue_processor, 1
instance = comp, \bpu|bht~873 , bpu|bht~873, dual_issue_processor, 1
instance = comp, \bpu|bht[86][0] , bpu|bht[86][0], dual_issue_processor, 1
instance = comp, \bpu|bht~878 , bpu|bht~878, dual_issue_processor, 1
instance = comp, \bpu|bht~879 , bpu|bht~879, dual_issue_processor, 1
instance = comp, \bpu|bht[118][0] , bpu|bht[118][0], dual_issue_processor, 1
instance = comp, \bpu|bht~874 , bpu|bht~874, dual_issue_processor, 1
instance = comp, \bpu|bht~875 , bpu|bht~875, dual_issue_processor, 1
instance = comp, \bpu|bht[54][0] , bpu|bht[54][0], dual_issue_processor, 1
instance = comp, \bpu|bht~876 , bpu|bht~876, dual_issue_processor, 1
instance = comp, \bpu|bht~877 , bpu|bht~877, dual_issue_processor, 1
instance = comp, \bpu|bht[22][0] , bpu|bht[22][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~117 , bpu|Mux9~117, dual_issue_processor, 1
instance = comp, \bpu|Mux9~118 , bpu|Mux9~118, dual_issue_processor, 1
instance = comp, \bpu|Mux9~121 , bpu|Mux9~121, dual_issue_processor, 1
instance = comp, \bpu|bht~870 , bpu|bht~870, dual_issue_processor, 1
instance = comp, \bpu|bht~871 , bpu|bht~871, dual_issue_processor, 1
instance = comp, \bpu|bht[103][0] , bpu|bht[103][0], dual_issue_processor, 1
instance = comp, \bpu|bht~864 , bpu|bht~864, dual_issue_processor, 1
instance = comp, \bpu|bht~865 , bpu|bht~865, dual_issue_processor, 1
instance = comp, \bpu|bht[71][0] , bpu|bht[71][0], dual_issue_processor, 1
instance = comp, \bpu|bht~866 , bpu|bht~866, dual_issue_processor, 1
instance = comp, \bpu|bht~867 , bpu|bht~867, dual_issue_processor, 1
instance = comp, \bpu|bht[39][0] , bpu|bht[39][0], dual_issue_processor, 1
instance = comp, \bpu|bht~868 , bpu|bht~868, dual_issue_processor, 1
instance = comp, \bpu|bht~869 , bpu|bht~869, dual_issue_processor, 1
instance = comp, \bpu|bht[7][0] , bpu|bht[7][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~115 , bpu|Mux9~115, dual_issue_processor, 1
instance = comp, \bpu|Mux9~116 , bpu|Mux9~116, dual_issue_processor, 1
instance = comp, \bpu|bht~892 , bpu|bht~892, dual_issue_processor, 1
instance = comp, \bpu|bht~893 , bpu|bht~893, dual_issue_processor, 1
instance = comp, \bpu|bht[23][0] , bpu|bht[23][0], dual_issue_processor, 1
instance = comp, \bpu|bht~890 , bpu|bht~890, dual_issue_processor, 1
instance = comp, \bpu|bht~891 , bpu|bht~891, dual_issue_processor, 1
instance = comp, \bpu|bht[55][0] , bpu|bht[55][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~122 , bpu|Mux9~122, dual_issue_processor, 1
instance = comp, \bpu|bht~894 , bpu|bht~894, dual_issue_processor, 1
instance = comp, \bpu|bht~895 , bpu|bht~895, dual_issue_processor, 1
instance = comp, \bpu|bht[119][0] , bpu|bht[119][0], dual_issue_processor, 1
instance = comp, \bpu|bht~888 , bpu|bht~888, dual_issue_processor, 1
instance = comp, \bpu|bht~889 , bpu|bht~889, dual_issue_processor, 1
instance = comp, \bpu|bht[87][0] , bpu|bht[87][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~123 , bpu|Mux9~123, dual_issue_processor, 1
instance = comp, \bpu|Mux9~124 , bpu|Mux9~124, dual_issue_processor, 1
instance = comp, \bpu|bht~792 , bpu|bht~792, dual_issue_processor, 1
instance = comp, \bpu|bht~793 , bpu|bht~793, dual_issue_processor, 1
instance = comp, \bpu|bht[101][0] , bpu|bht[101][0], dual_issue_processor, 1
instance = comp, \bpu|bht~798 , bpu|bht~798, dual_issue_processor, 1
instance = comp, \bpu|bht~799 , bpu|bht~799, dual_issue_processor, 1
instance = comp, \bpu|bht[117][0] , bpu|bht[117][0], dual_issue_processor, 1
instance = comp, \bpu|bht~794 , bpu|bht~794, dual_issue_processor, 1
instance = comp, \bpu|bht~795 , bpu|bht~795, dual_issue_processor, 1
instance = comp, \bpu|bht[53][0] , bpu|bht[53][0], dual_issue_processor, 1
instance = comp, \bpu|bht~796 , bpu|bht~796, dual_issue_processor, 1
instance = comp, \bpu|bht~797 , bpu|bht~797, dual_issue_processor, 1
instance = comp, \bpu|bht[37][0] , bpu|bht[37][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~91 , bpu|Mux9~91, dual_issue_processor, 1
instance = comp, \bpu|Mux9~92 , bpu|Mux9~92, dual_issue_processor, 1
instance = comp, \bpu|bht~790 , bpu|bht~790, dual_issue_processor, 1
instance = comp, \bpu|bht~791 , bpu|bht~791, dual_issue_processor, 1
instance = comp, \bpu|bht[84][0] , bpu|bht[84][0], dual_issue_processor, 1
instance = comp, \bpu|bht~784 , bpu|bht~784, dual_issue_processor, 1
instance = comp, \bpu|bht~785 , bpu|bht~785, dual_issue_processor, 1
instance = comp, \bpu|bht[68][0] , bpu|bht[68][0], dual_issue_processor, 1
instance = comp, \bpu|bht~786 , bpu|bht~786, dual_issue_processor, 1
instance = comp, \bpu|bht~787 , bpu|bht~787, dual_issue_processor, 1
instance = comp, \bpu|bht[20][0] , bpu|bht[20][0], dual_issue_processor, 1
instance = comp, \bpu|bht~788 , bpu|bht~788, dual_issue_processor, 1
instance = comp, \bpu|bht~789 , bpu|bht~789, dual_issue_processor, 1
instance = comp, \bpu|bht[4][0] , bpu|bht[4][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~88 , bpu|Mux9~88, dual_issue_processor, 1
instance = comp, \bpu|Mux9~89 , bpu|Mux9~89, dual_issue_processor, 1
instance = comp, \bpu|bht~782 , bpu|bht~782, dual_issue_processor, 1
instance = comp, \bpu|bht~783 , bpu|bht~783, dual_issue_processor, 1
instance = comp, \bpu|bht[116][0] , bpu|bht[116][0], dual_issue_processor, 1
instance = comp, \bpu|bht~776 , bpu|bht~776, dual_issue_processor, 1
instance = comp, \bpu|bht~777 , bpu|bht~777, dual_issue_processor, 1
instance = comp, \bpu|bht[100][0] , bpu|bht[100][0], dual_issue_processor, 1
instance = comp, \bpu|bht~778 , bpu|bht~778, dual_issue_processor, 1
instance = comp, \bpu|bht~779 , bpu|bht~779, dual_issue_processor, 1
instance = comp, \bpu|bht[52][0] , bpu|bht[52][0], dual_issue_processor, 1
instance = comp, \bpu|bht~780 , bpu|bht~780, dual_issue_processor, 1
instance = comp, \bpu|bht~781 , bpu|bht~781, dual_issue_processor, 1
instance = comp, \bpu|bht[36][0] , bpu|bht[36][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~86 , bpu|Mux9~86, dual_issue_processor, 1
instance = comp, \bpu|Mux9~87 , bpu|Mux9~87, dual_issue_processor, 1
instance = comp, \bpu|Mux9~90 , bpu|Mux9~90, dual_issue_processor, 1
instance = comp, \bpu|bht~770 , bpu|bht~770, dual_issue_processor, 1
instance = comp, \bpu|bht~771 , bpu|bht~771, dual_issue_processor, 1
instance = comp, \bpu|bht[21][0] , bpu|bht[21][0], dual_issue_processor, 1
instance = comp, \bpu|bht~772 , bpu|bht~772, dual_issue_processor, 1
instance = comp, \bpu|bht~773 , bpu|bht~773, dual_issue_processor, 1
instance = comp, \bpu|bht[5][0] , bpu|bht[5][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~84 , bpu|Mux9~84, dual_issue_processor, 1
instance = comp, \bpu|bht~768 , bpu|bht~768, dual_issue_processor, 1
instance = comp, \bpu|bht~769 , bpu|bht~769, dual_issue_processor, 1
instance = comp, \bpu|bht[69][0] , bpu|bht[69][0], dual_issue_processor, 1
instance = comp, \bpu|bht~774 , bpu|bht~774, dual_issue_processor, 1
instance = comp, \bpu|bht~775 , bpu|bht~775, dual_issue_processor, 1
instance = comp, \bpu|bht[85][0] , bpu|bht[85][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~85 , bpu|Mux9~85, dual_issue_processor, 1
instance = comp, \bpu|Mux9~93 , bpu|Mux9~93, dual_issue_processor, 1
instance = comp, \bpu|bht~832 , bpu|bht~832, dual_issue_processor, 1
instance = comp, \bpu|bht~833 , bpu|bht~833, dual_issue_processor, 1
instance = comp, \bpu|bht[96][0] , bpu|bht[96][0], dual_issue_processor, 1
instance = comp, \bpu|bht~838 , bpu|bht~838, dual_issue_processor, 1
instance = comp, \bpu|bht~839 , bpu|bht~839, dual_issue_processor, 1
instance = comp, \bpu|bht[112][0] , bpu|bht[112][0], dual_issue_processor, 1
instance = comp, \bpu|bht~834 , bpu|bht~834, dual_issue_processor, 1
instance = comp, \bpu|bht~835 , bpu|bht~835, dual_issue_processor, 1
instance = comp, \bpu|bht[48][0] , bpu|bht[48][0], dual_issue_processor, 1
instance = comp, \bpu|bht~836 , bpu|bht~836, dual_issue_processor, 1
instance = comp, \bpu|bht~837 , bpu|bht~837, dual_issue_processor, 1
instance = comp, \bpu|bht[32][0] , bpu|bht[32][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~104 , bpu|Mux9~104, dual_issue_processor, 1
instance = comp, \bpu|Mux9~105 , bpu|Mux9~105, dual_issue_processor, 1
instance = comp, \bpu|bht~862 , bpu|bht~862, dual_issue_processor, 1
instance = comp, \bpu|bht~863 , bpu|bht~863, dual_issue_processor, 1
instance = comp, \bpu|bht[113][0] , bpu|bht[113][0], dual_issue_processor, 1
instance = comp, \bpu|bht~860 , bpu|bht~860, dual_issue_processor, 1
instance = comp, \bpu|bht~861 , bpu|bht~861, dual_issue_processor, 1
instance = comp, \bpu|bht[33][0] , bpu|bht[33][0], dual_issue_processor, 1
instance = comp, \bpu|bht~858 , bpu|bht~858, dual_issue_processor, 1
instance = comp, \bpu|bht~859 , bpu|bht~859, dual_issue_processor, 1
instance = comp, \bpu|bht[49][0] , bpu|bht[49][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~111 , bpu|Mux9~111, dual_issue_processor, 1
instance = comp, \bpu|bht~856 , bpu|bht~856, dual_issue_processor, 1
instance = comp, \bpu|bht~857 , bpu|bht~857, dual_issue_processor, 1
instance = comp, \bpu|bht[97][0] , bpu|bht[97][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~112 , bpu|Mux9~112, dual_issue_processor, 1
instance = comp, \bpu|bht~854 , bpu|bht~854, dual_issue_processor, 1
instance = comp, \bpu|bht~855 , bpu|bht~855, dual_issue_processor, 1
instance = comp, \bpu|bht[80][0] , bpu|bht[80][0], dual_issue_processor, 1
instance = comp, \bpu|bht~848 , bpu|bht~848, dual_issue_processor, 1
instance = comp, \bpu|bht~849 , bpu|bht~849, dual_issue_processor, 1
instance = comp, \bpu|bht[64][0] , bpu|bht[64][0], dual_issue_processor, 1
instance = comp, \bpu|bht~852 , bpu|bht~852, dual_issue_processor, 1
instance = comp, \bpu|bht~853 , bpu|bht~853, dual_issue_processor, 1
instance = comp, \bpu|bht[0][0] , bpu|bht[0][0], dual_issue_processor, 1
instance = comp, \bpu|bht~850 , bpu|bht~850, dual_issue_processor, 1
instance = comp, \bpu|bht~851 , bpu|bht~851, dual_issue_processor, 1
instance = comp, \bpu|bht[16][0] , bpu|bht[16][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~108 , bpu|Mux9~108, dual_issue_processor, 1
instance = comp, \bpu|Mux9~109 , bpu|Mux9~109, dual_issue_processor, 1
instance = comp, \bpu|bht~846 , bpu|bht~846, dual_issue_processor, 1
instance = comp, \bpu|bht~847 , bpu|bht~847, dual_issue_processor, 1
instance = comp, \bpu|bht[81][0] , bpu|bht[81][0], dual_issue_processor, 1
instance = comp, \bpu|bht~842 , bpu|bht~842, dual_issue_processor, 1
instance = comp, \bpu|bht~843 , bpu|bht~843, dual_issue_processor, 1
instance = comp, \bpu|bht[17][0] , bpu|bht[17][0], dual_issue_processor, 1
instance = comp, \bpu|bht~844 , bpu|bht~844, dual_issue_processor, 1
instance = comp, \bpu|bht~845 , bpu|bht~845, dual_issue_processor, 1
instance = comp, \bpu|bht[1][0] , bpu|bht[1][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~106 , bpu|Mux9~106, dual_issue_processor, 1
instance = comp, \bpu|bht~840 , bpu|bht~840, dual_issue_processor, 1
instance = comp, \bpu|bht~841 , bpu|bht~841, dual_issue_processor, 1
instance = comp, \bpu|bht[65][0] , bpu|bht[65][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~107 , bpu|Mux9~107, dual_issue_processor, 1
instance = comp, \bpu|Mux9~110 , bpu|Mux9~110, dual_issue_processor, 1
instance = comp, \bpu|Mux9~113 , bpu|Mux9~113, dual_issue_processor, 1
instance = comp, \bpu|bht~806 , bpu|bht~806, dual_issue_processor, 1
instance = comp, \bpu|bht~807 , bpu|bht~807, dual_issue_processor, 1
instance = comp, \bpu|bht[114][0] , bpu|bht[114][0], dual_issue_processor, 1
instance = comp, \bpu|bht~800 , bpu|bht~800, dual_issue_processor, 1
instance = comp, \bpu|bht~801 , bpu|bht~801, dual_issue_processor, 1
instance = comp, \bpu|bht[82][0] , bpu|bht[82][0], dual_issue_processor, 1
instance = comp, \bpu|bht~802 , bpu|bht~802, dual_issue_processor, 1
instance = comp, \bpu|bht~803 , bpu|bht~803, dual_issue_processor, 1
instance = comp, \bpu|bht[50][0] , bpu|bht[50][0], dual_issue_processor, 1
instance = comp, \bpu|bht~804 , bpu|bht~804, dual_issue_processor, 1
instance = comp, \bpu|bht~805 , bpu|bht~805, dual_issue_processor, 1
instance = comp, \bpu|bht[18][0] , bpu|bht[18][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~94 , bpu|Mux9~94, dual_issue_processor, 1
instance = comp, \bpu|Mux9~95 , bpu|Mux9~95, dual_issue_processor, 1
instance = comp, \bpu|bht~830 , bpu|bht~830, dual_issue_processor, 1
instance = comp, \bpu|bht~831 , bpu|bht~831, dual_issue_processor, 1
instance = comp, \bpu|bht[115][0] , bpu|bht[115][0], dual_issue_processor, 1
instance = comp, \bpu|bht~824 , bpu|bht~824, dual_issue_processor, 1
instance = comp, \bpu|bht~825 , bpu|bht~825, dual_issue_processor, 1
instance = comp, \bpu|bht[83][0] , bpu|bht[83][0], dual_issue_processor, 1
instance = comp, \bpu|bht~828 , bpu|bht~828, dual_issue_processor, 1
instance = comp, \bpu|bht~829 , bpu|bht~829, dual_issue_processor, 1
instance = comp, \bpu|bht[19][0] , bpu|bht[19][0], dual_issue_processor, 1
instance = comp, \bpu|bht~826 , bpu|bht~826, dual_issue_processor, 1
instance = comp, \bpu|bht~827 , bpu|bht~827, dual_issue_processor, 1
instance = comp, \bpu|bht[51][0] , bpu|bht[51][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~101 , bpu|Mux9~101, dual_issue_processor, 1
instance = comp, \bpu|Mux9~102 , bpu|Mux9~102, dual_issue_processor, 1
instance = comp, \bpu|bht~808 , bpu|bht~808, dual_issue_processor, 1
instance = comp, \bpu|bht~809 , bpu|bht~809, dual_issue_processor, 1
instance = comp, \bpu|bht[67][0] , bpu|bht[67][0], dual_issue_processor, 1
instance = comp, \bpu|bht~814 , bpu|bht~814, dual_issue_processor, 1
instance = comp, \bpu|bht~815 , bpu|bht~815, dual_issue_processor, 1
instance = comp, \bpu|bht[99][0] , bpu|bht[99][0], dual_issue_processor, 1
instance = comp, \bpu|bht~812 , bpu|bht~812, dual_issue_processor, 1
instance = comp, \bpu|bht~813 , bpu|bht~813, dual_issue_processor, 1
instance = comp, \bpu|bht[3][0] , bpu|bht[3][0], dual_issue_processor, 1
instance = comp, \bpu|bht~810 , bpu|bht~810, dual_issue_processor, 1
instance = comp, \bpu|bht~811 , bpu|bht~811, dual_issue_processor, 1
instance = comp, \bpu|bht[35][0] , bpu|bht[35][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~96 , bpu|Mux9~96, dual_issue_processor, 1
instance = comp, \bpu|Mux9~97 , bpu|Mux9~97, dual_issue_processor, 1
instance = comp, \bpu|bht~816 , bpu|bht~816, dual_issue_processor, 1
instance = comp, \bpu|bht~817 , bpu|bht~817, dual_issue_processor, 1
instance = comp, \bpu|bht[66][0] , bpu|bht[66][0], dual_issue_processor, 1
instance = comp, \bpu|bht~822 , bpu|bht~822, dual_issue_processor, 1
instance = comp, \bpu|bht~823 , bpu|bht~823, dual_issue_processor, 1
instance = comp, \bpu|bht[98][0] , bpu|bht[98][0], dual_issue_processor, 1
instance = comp, \bpu|bht~818 , bpu|bht~818, dual_issue_processor, 1
instance = comp, \bpu|bht~819 , bpu|bht~819, dual_issue_processor, 1
instance = comp, \bpu|bht[34][0] , bpu|bht[34][0], dual_issue_processor, 1
instance = comp, \bpu|bht~820 , bpu|bht~820, dual_issue_processor, 1
instance = comp, \bpu|bht~821 , bpu|bht~821, dual_issue_processor, 1
instance = comp, \bpu|bht[2][0] , bpu|bht[2][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~98 , bpu|Mux9~98, dual_issue_processor, 1
instance = comp, \bpu|Mux9~99 , bpu|Mux9~99, dual_issue_processor, 1
instance = comp, \bpu|Mux9~100 , bpu|Mux9~100, dual_issue_processor, 1
instance = comp, \bpu|Mux9~103 , bpu|Mux9~103, dual_issue_processor, 1
instance = comp, \bpu|Mux9~114 , bpu|Mux9~114, dual_issue_processor, 1
instance = comp, \bpu|Mux9~125 , bpu|Mux9~125, dual_issue_processor, 1
instance = comp, \bpu|bht~758 , bpu|bht~758, dual_issue_processor, 1
instance = comp, \bpu|bht~759 , bpu|bht~759, dual_issue_processor, 1
instance = comp, \bpu|bht[211][0] , bpu|bht[211][0], dual_issue_processor, 1
instance = comp, \bpu|bht~752 , bpu|bht~752, dual_issue_processor, 1
instance = comp, \bpu|bht~753 , bpu|bht~753, dual_issue_processor, 1
instance = comp, \bpu|bht[147][0] , bpu|bht[147][0], dual_issue_processor, 1
instance = comp, \bpu|bht~756 , bpu|bht~756, dual_issue_processor, 1
instance = comp, \bpu|bht~757 , bpu|bht~757, dual_issue_processor, 1
instance = comp, \bpu|bht[146][0] , bpu|bht[146][0], dual_issue_processor, 1
instance = comp, \bpu|bht~754 , bpu|bht~754, dual_issue_processor, 1
instance = comp, \bpu|bht~755 , bpu|bht~755, dual_issue_processor, 1
instance = comp, \bpu|bht[210][0] , bpu|bht[210][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~77 , bpu|Mux9~77, dual_issue_processor, 1
instance = comp, \bpu|Mux9~78 , bpu|Mux9~78, dual_issue_processor, 1
instance = comp, \bpu|bht~750 , bpu|bht~750, dual_issue_processor, 1
instance = comp, \bpu|bht~751 , bpu|bht~751, dual_issue_processor, 1
instance = comp, \bpu|bht[243][0] , bpu|bht[243][0], dual_issue_processor, 1
instance = comp, \bpu|bht~748 , bpu|bht~748, dual_issue_processor, 1
instance = comp, \bpu|bht~749 , bpu|bht~749, dual_issue_processor, 1
instance = comp, \bpu|bht[178][0] , bpu|bht[178][0], dual_issue_processor, 1
instance = comp, \bpu|bht~746 , bpu|bht~746, dual_issue_processor, 1
instance = comp, \bpu|bht~747 , bpu|bht~747, dual_issue_processor, 1
instance = comp, \bpu|bht[242][0] , bpu|bht[242][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~75 , bpu|Mux9~75, dual_issue_processor, 1
instance = comp, \bpu|bht~744 , bpu|bht~744, dual_issue_processor, 1
instance = comp, \bpu|bht~745 , bpu|bht~745, dual_issue_processor, 1
instance = comp, \bpu|bht[179][0] , bpu|bht[179][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~76 , bpu|Mux9~76, dual_issue_processor, 1
instance = comp, \bpu|Mux9~79 , bpu|Mux9~79, dual_issue_processor, 1
instance = comp, \bpu|bht~766 , bpu|bht~766, dual_issue_processor, 1
instance = comp, \bpu|bht~767 , bpu|bht~767, dual_issue_processor, 1
instance = comp, \bpu|bht[247][0] , bpu|bht[247][0], dual_issue_processor, 1
instance = comp, \bpu|bht~760 , bpu|bht~760, dual_issue_processor, 1
instance = comp, \bpu|bht~761 , bpu|bht~761, dual_issue_processor, 1
instance = comp, \bpu|bht[183][0] , bpu|bht[183][0], dual_issue_processor, 1
instance = comp, \bpu|bht~762 , bpu|bht~762, dual_issue_processor, 1
instance = comp, \bpu|bht~763 , bpu|bht~763, dual_issue_processor, 1
instance = comp, \bpu|bht[246][0] , bpu|bht[246][0], dual_issue_processor, 1
instance = comp, \bpu|bht~764 , bpu|bht~764, dual_issue_processor, 1
instance = comp, \bpu|bht~765 , bpu|bht~765, dual_issue_processor, 1
instance = comp, \bpu|bht[182][0] , bpu|bht[182][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~80 , bpu|Mux9~80, dual_issue_processor, 1
instance = comp, \bpu|Mux9~81 , bpu|Mux9~81, dual_issue_processor, 1
instance = comp, \bpu|bht~742 , bpu|bht~742, dual_issue_processor, 1
instance = comp, \bpu|bht~743 , bpu|bht~743, dual_issue_processor, 1
instance = comp, \bpu|bht[215][0] , bpu|bht[215][0], dual_issue_processor, 1
instance = comp, \bpu|bht~738 , bpu|bht~738, dual_issue_processor, 1
instance = comp, \bpu|bht~739 , bpu|bht~739, dual_issue_processor, 1
instance = comp, \bpu|bht[214][0] , bpu|bht[214][0], dual_issue_processor, 1
instance = comp, \bpu|bht~740 , bpu|bht~740, dual_issue_processor, 1
instance = comp, \bpu|bht~741 , bpu|bht~741, dual_issue_processor, 1
instance = comp, \bpu|bht[150][0] , bpu|bht[150][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~73 , bpu|Mux9~73, dual_issue_processor, 1
instance = comp, \bpu|bht~736 , bpu|bht~736, dual_issue_processor, 1
instance = comp, \bpu|bht~737 , bpu|bht~737, dual_issue_processor, 1
instance = comp, \bpu|bht[151][0] , bpu|bht[151][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~74 , bpu|Mux9~74, dual_issue_processor, 1
instance = comp, \bpu|Mux9~82 , bpu|Mux9~82, dual_issue_processor, 1
instance = comp, \bpu|bht~646 , bpu|bht~646, dual_issue_processor, 1
instance = comp, \bpu|bht~647 , bpu|bht~647, dual_issue_processor, 1
instance = comp, \bpu|bht[227][0] , bpu|bht[227][0], dual_issue_processor, 1
instance = comp, \bpu|bht~640 , bpu|bht~640, dual_issue_processor, 1
instance = comp, \bpu|bht~641 , bpu|bht~641, dual_issue_processor, 1
instance = comp, \bpu|bht[163][0] , bpu|bht[163][0], dual_issue_processor, 1
instance = comp, \bpu|bht~642 , bpu|bht~642, dual_issue_processor, 1
instance = comp, \bpu|bht~643 , bpu|bht~643, dual_issue_processor, 1
instance = comp, \bpu|bht[195][0] , bpu|bht[195][0], dual_issue_processor, 1
instance = comp, \bpu|bht~644 , bpu|bht~644, dual_issue_processor, 1
instance = comp, \bpu|bht~645 , bpu|bht~645, dual_issue_processor, 1
instance = comp, \bpu|bht[131][0] , bpu|bht[131][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~42 , bpu|Mux9~42, dual_issue_processor, 1
instance = comp, \bpu|Mux9~43 , bpu|Mux9~43, dual_issue_processor, 1
instance = comp, \bpu|bht~670 , bpu|bht~670, dual_issue_processor, 1
instance = comp, \bpu|bht~671 , bpu|bht~671, dual_issue_processor, 1
instance = comp, \bpu|bht[231][0] , bpu|bht[231][0], dual_issue_processor, 1
instance = comp, \bpu|bht~664 , bpu|bht~664, dual_issue_processor, 1
instance = comp, \bpu|bht~665 , bpu|bht~665, dual_issue_processor, 1
instance = comp, \bpu|bht[167][0] , bpu|bht[167][0], dual_issue_processor, 1
instance = comp, \bpu|bht~666 , bpu|bht~666, dual_issue_processor, 1
instance = comp, \bpu|bht~667 , bpu|bht~667, dual_issue_processor, 1
instance = comp, \bpu|bht[199][0] , bpu|bht[199][0], dual_issue_processor, 1
instance = comp, \bpu|bht~668 , bpu|bht~668, dual_issue_processor, 1
instance = comp, \bpu|bht~669 , bpu|bht~669, dual_issue_processor, 1
instance = comp, \bpu|bht[135][0] , bpu|bht[135][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~49 , bpu|Mux9~49, dual_issue_processor, 1
instance = comp, \bpu|Mux9~50 , bpu|Mux9~50, dual_issue_processor, 1
instance = comp, \bpu|bht~658 , bpu|bht~658, dual_issue_processor, 1
instance = comp, \bpu|bht~659 , bpu|bht~659, dual_issue_processor, 1
instance = comp, \bpu|bht[194][0] , bpu|bht[194][0], dual_issue_processor, 1
instance = comp, \bpu|bht~660 , bpu|bht~660, dual_issue_processor, 1
instance = comp, \bpu|bht~661 , bpu|bht~661, dual_issue_processor, 1
instance = comp, \bpu|bht[130][0] , bpu|bht[130][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~46 , bpu|Mux9~46, dual_issue_processor, 1
instance = comp, \bpu|bht~662 , bpu|bht~662, dual_issue_processor, 1
instance = comp, \bpu|bht~663 , bpu|bht~663, dual_issue_processor, 1
instance = comp, \bpu|bht[226][0] , bpu|bht[226][0], dual_issue_processor, 1
instance = comp, \bpu|bht~656 , bpu|bht~656, dual_issue_processor, 1
instance = comp, \bpu|bht~657 , bpu|bht~657, dual_issue_processor, 1
instance = comp, \bpu|bht[162][0] , bpu|bht[162][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~47 , bpu|Mux9~47, dual_issue_processor, 1
instance = comp, \bpu|bht~654 , bpu|bht~654, dual_issue_processor, 1
instance = comp, \bpu|bht~655 , bpu|bht~655, dual_issue_processor, 1
instance = comp, \bpu|bht[230][0] , bpu|bht[230][0], dual_issue_processor, 1
instance = comp, \bpu|bht~648 , bpu|bht~648, dual_issue_processor, 1
instance = comp, \bpu|bht~649 , bpu|bht~649, dual_issue_processor, 1
instance = comp, \bpu|bht[166][0] , bpu|bht[166][0], dual_issue_processor, 1
instance = comp, \bpu|bht~650 , bpu|bht~650, dual_issue_processor, 1
instance = comp, \bpu|bht~651 , bpu|bht~651, dual_issue_processor, 1
instance = comp, \bpu|bht[198][0] , bpu|bht[198][0], dual_issue_processor, 1
instance = comp, \bpu|bht~652 , bpu|bht~652, dual_issue_processor, 1
instance = comp, \bpu|bht~653 , bpu|bht~653, dual_issue_processor, 1
instance = comp, \bpu|bht[134][0] , bpu|bht[134][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~44 , bpu|Mux9~44, dual_issue_processor, 1
instance = comp, \bpu|Mux9~45 , bpu|Mux9~45, dual_issue_processor, 1
instance = comp, \bpu|Mux9~48 , bpu|Mux9~48, dual_issue_processor, 1
instance = comp, \bpu|Mux9~51 , bpu|Mux9~51, dual_issue_processor, 1
instance = comp, \bpu|bht~728 , bpu|bht~728, dual_issue_processor, 1
instance = comp, \bpu|bht~729 , bpu|bht~729, dual_issue_processor, 1
instance = comp, \bpu|bht[165][0] , bpu|bht[165][0], dual_issue_processor, 1
instance = comp, \bpu|bht~730 , bpu|bht~730, dual_issue_processor, 1
instance = comp, \bpu|bht~731 , bpu|bht~731, dual_issue_processor, 1
instance = comp, \bpu|bht[197][0] , bpu|bht[197][0], dual_issue_processor, 1
instance = comp, \bpu|bht~732 , bpu|bht~732, dual_issue_processor, 1
instance = comp, \bpu|bht~733 , bpu|bht~733, dual_issue_processor, 1
instance = comp, \bpu|bht[133][0] , bpu|bht[133][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~69 , bpu|Mux9~69, dual_issue_processor, 1
instance = comp, \bpu|bht~734 , bpu|bht~734, dual_issue_processor, 1
instance = comp, \bpu|bht~735 , bpu|bht~735, dual_issue_processor, 1
instance = comp, \bpu|bht[229][0] , bpu|bht[229][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~70 , bpu|Mux9~70, dual_issue_processor, 1
instance = comp, \bpu|bht~716 , bpu|bht~716, dual_issue_processor, 1
instance = comp, \bpu|bht~717 , bpu|bht~717, dual_issue_processor, 1
instance = comp, \bpu|bht[132][0] , bpu|bht[132][0], dual_issue_processor, 1
instance = comp, \bpu|bht~714 , bpu|bht~714, dual_issue_processor, 1
instance = comp, \bpu|bht~715 , bpu|bht~715, dual_issue_processor, 1
instance = comp, \bpu|bht[196][0] , bpu|bht[196][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~64 , bpu|Mux9~64, dual_issue_processor, 1
instance = comp, \bpu|bht~718 , bpu|bht~718, dual_issue_processor, 1
instance = comp, \bpu|bht~719 , bpu|bht~719, dual_issue_processor, 1
instance = comp, \bpu|bht[228][0] , bpu|bht[228][0], dual_issue_processor, 1
instance = comp, \bpu|bht~712 , bpu|bht~712, dual_issue_processor, 1
instance = comp, \bpu|bht~713 , bpu|bht~713, dual_issue_processor, 1
instance = comp, \bpu|bht[164][0] , bpu|bht[164][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~65 , bpu|Mux9~65, dual_issue_processor, 1
instance = comp, \bpu|bht~720 , bpu|bht~720, dual_issue_processor, 1
instance = comp, \bpu|bht~721 , bpu|bht~721, dual_issue_processor, 1
instance = comp, \bpu|bht[160][0] , bpu|bht[160][0], dual_issue_processor, 1
instance = comp, \bpu|bht~722 , bpu|bht~722, dual_issue_processor, 1
instance = comp, \bpu|bht~723 , bpu|bht~723, dual_issue_processor, 1
instance = comp, \bpu|bht[192][0] , bpu|bht[192][0], dual_issue_processor, 1
instance = comp, \bpu|bht~724 , bpu|bht~724, dual_issue_processor, 1
instance = comp, \bpu|bht~725 , bpu|bht~725, dual_issue_processor, 1
instance = comp, \bpu|bht[128][0] , bpu|bht[128][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~66 , bpu|Mux9~66, dual_issue_processor, 1
instance = comp, \bpu|bht~726 , bpu|bht~726, dual_issue_processor, 1
instance = comp, \bpu|bht~727 , bpu|bht~727, dual_issue_processor, 1
instance = comp, \bpu|bht[224][0] , bpu|bht[224][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~67 , bpu|Mux9~67, dual_issue_processor, 1
instance = comp, \bpu|Mux9~68 , bpu|Mux9~68, dual_issue_processor, 1
instance = comp, \bpu|bht~710 , bpu|bht~710, dual_issue_processor, 1
instance = comp, \bpu|bht~711 , bpu|bht~711, dual_issue_processor, 1
instance = comp, \bpu|bht[225][0] , bpu|bht[225][0], dual_issue_processor, 1
instance = comp, \bpu|bht~706 , bpu|bht~706, dual_issue_processor, 1
instance = comp, \bpu|bht~707 , bpu|bht~707, dual_issue_processor, 1
instance = comp, \bpu|bht[193][0] , bpu|bht[193][0], dual_issue_processor, 1
instance = comp, \bpu|bht~708 , bpu|bht~708, dual_issue_processor, 1
instance = comp, \bpu|bht~709 , bpu|bht~709, dual_issue_processor, 1
instance = comp, \bpu|bht[129][0] , bpu|bht[129][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~62 , bpu|Mux9~62, dual_issue_processor, 1
instance = comp, \bpu|bht~704 , bpu|bht~704, dual_issue_processor, 1
instance = comp, \bpu|bht~705 , bpu|bht~705, dual_issue_processor, 1
instance = comp, \bpu|bht[161][0] , bpu|bht[161][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~63 , bpu|Mux9~63, dual_issue_processor, 1
instance = comp, \bpu|Mux9~71 , bpu|Mux9~71, dual_issue_processor, 1
instance = comp, \bpu|bht~688 , bpu|bht~688, dual_issue_processor, 1
instance = comp, \bpu|bht~689 , bpu|bht~689, dual_issue_processor, 1
instance = comp, \bpu|bht[176][0] , bpu|bht[176][0], dual_issue_processor, 1
instance = comp, \bpu|bht~694 , bpu|bht~694, dual_issue_processor, 1
instance = comp, \bpu|bht~695 , bpu|bht~695, dual_issue_processor, 1
instance = comp, \bpu|bht[240][0] , bpu|bht[240][0], dual_issue_processor, 1
instance = comp, \bpu|bht~690 , bpu|bht~690, dual_issue_processor, 1
instance = comp, \bpu|bht~691 , bpu|bht~691, dual_issue_processor, 1
instance = comp, \bpu|bht[208][0] , bpu|bht[208][0], dual_issue_processor, 1
instance = comp, \bpu|bht~692 , bpu|bht~692, dual_issue_processor, 1
instance = comp, \bpu|bht~693 , bpu|bht~693, dual_issue_processor, 1
instance = comp, \bpu|bht[144][0] , bpu|bht[144][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~56 , bpu|Mux9~56, dual_issue_processor, 1
instance = comp, \bpu|Mux9~57 , bpu|Mux9~57, dual_issue_processor, 1
instance = comp, \bpu|bht~686 , bpu|bht~686, dual_issue_processor, 1
instance = comp, \bpu|bht~687 , bpu|bht~687, dual_issue_processor, 1
instance = comp, \bpu|bht[244][0] , bpu|bht[244][0], dual_issue_processor, 1
instance = comp, \bpu|bht~680 , bpu|bht~680, dual_issue_processor, 1
instance = comp, \bpu|bht~681 , bpu|bht~681, dual_issue_processor, 1
instance = comp, \bpu|bht[212][0] , bpu|bht[212][0], dual_issue_processor, 1
instance = comp, \bpu|bht~684 , bpu|bht~684, dual_issue_processor, 1
instance = comp, \bpu|bht~685 , bpu|bht~685, dual_issue_processor, 1
instance = comp, \bpu|bht[148][0] , bpu|bht[148][0], dual_issue_processor, 1
instance = comp, \bpu|bht~682 , bpu|bht~682, dual_issue_processor, 1
instance = comp, \bpu|bht~683 , bpu|bht~683, dual_issue_processor, 1
instance = comp, \bpu|bht[180][0] , bpu|bht[180][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~54 , bpu|Mux9~54, dual_issue_processor, 1
instance = comp, \bpu|Mux9~55 , bpu|Mux9~55, dual_issue_processor, 1
instance = comp, \bpu|Mux9~58 , bpu|Mux9~58, dual_issue_processor, 1
instance = comp, \bpu|bht~672 , bpu|bht~672, dual_issue_processor, 1
instance = comp, \bpu|bht~673 , bpu|bht~673, dual_issue_processor, 1
instance = comp, \bpu|bht[177][0] , bpu|bht[177][0], dual_issue_processor, 1
instance = comp, \bpu|bht~678 , bpu|bht~678, dual_issue_processor, 1
instance = comp, \bpu|bht~679 , bpu|bht~679, dual_issue_processor, 1
instance = comp, \bpu|bht[241][0] , bpu|bht[241][0], dual_issue_processor, 1
instance = comp, \bpu|bht~676 , bpu|bht~676, dual_issue_processor, 1
instance = comp, \bpu|bht~677 , bpu|bht~677, dual_issue_processor, 1
instance = comp, \bpu|bht[145][0] , bpu|bht[145][0], dual_issue_processor, 1
instance = comp, \bpu|bht~674 , bpu|bht~674, dual_issue_processor, 1
instance = comp, \bpu|bht~675 , bpu|bht~675, dual_issue_processor, 1
instance = comp, \bpu|bht[209][0] , bpu|bht[209][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~52 , bpu|Mux9~52, dual_issue_processor, 1
instance = comp, \bpu|Mux9~53 , bpu|Mux9~53, dual_issue_processor, 1
instance = comp, \bpu|bht~696 , bpu|bht~696, dual_issue_processor, 1
instance = comp, \bpu|bht~697 , bpu|bht~697, dual_issue_processor, 1
instance = comp, \bpu|bht[181][0] , bpu|bht[181][0], dual_issue_processor, 1
instance = comp, \bpu|bht~698 , bpu|bht~698, dual_issue_processor, 1
instance = comp, \bpu|bht~699 , bpu|bht~699, dual_issue_processor, 1
instance = comp, \bpu|bht[213][0] , bpu|bht[213][0], dual_issue_processor, 1
instance = comp, \bpu|bht~700 , bpu|bht~700, dual_issue_processor, 1
instance = comp, \bpu|bht~701 , bpu|bht~701, dual_issue_processor, 1
instance = comp, \bpu|bht[149][0] , bpu|bht[149][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~59 , bpu|Mux9~59, dual_issue_processor, 1
instance = comp, \bpu|bht~702 , bpu|bht~702, dual_issue_processor, 1
instance = comp, \bpu|bht~703 , bpu|bht~703, dual_issue_processor, 1
instance = comp, \bpu|bht[245][0] , bpu|bht[245][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~60 , bpu|Mux9~60, dual_issue_processor, 1
instance = comp, \bpu|Mux9~61 , bpu|Mux9~61, dual_issue_processor, 1
instance = comp, \bpu|Mux9~72 , bpu|Mux9~72, dual_issue_processor, 1
instance = comp, \bpu|Mux9~83 , bpu|Mux9~83, dual_issue_processor, 1
instance = comp, \bpu|Mux9~126 , bpu|Mux9~126, dual_issue_processor, 1
instance = comp, \bpu|bht~624 , bpu|bht~624, dual_issue_processor, 1
instance = comp, \bpu|bht~625 , bpu|bht~625, dual_issue_processor, 1
instance = comp, \bpu|bht[43][0] , bpu|bht[43][0], dual_issue_processor, 1
instance = comp, \bpu|bht~630 , bpu|bht~630, dual_issue_processor, 1
instance = comp, \bpu|bht~631 , bpu|bht~631, dual_issue_processor, 1
instance = comp, \bpu|bht[107][0] , bpu|bht[107][0], dual_issue_processor, 1
instance = comp, \bpu|bht~626 , bpu|bht~626, dual_issue_processor, 1
instance = comp, \bpu|bht~627 , bpu|bht~627, dual_issue_processor, 1
instance = comp, \bpu|bht[105][0] , bpu|bht[105][0], dual_issue_processor, 1
instance = comp, \bpu|bht~628 , bpu|bht~628, dual_issue_processor, 1
instance = comp, \bpu|bht~629 , bpu|bht~629, dual_issue_processor, 1
instance = comp, \bpu|bht[41][0] , bpu|bht[41][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~35 , bpu|Mux9~35, dual_issue_processor, 1
instance = comp, \bpu|Mux9~36 , bpu|Mux9~36, dual_issue_processor, 1
instance = comp, \bpu|bht~618 , bpu|bht~618, dual_issue_processor, 1
instance = comp, \bpu|bht~619 , bpu|bht~619, dual_issue_processor, 1
instance = comp, \bpu|bht[121][0] , bpu|bht[121][0], dual_issue_processor, 1
instance = comp, \bpu|bht~620 , bpu|bht~620, dual_issue_processor, 1
instance = comp, \bpu|bht~621 , bpu|bht~621, dual_issue_processor, 1
instance = comp, \bpu|bht[57][0] , bpu|bht[57][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~33 , bpu|Mux9~33, dual_issue_processor, 1
instance = comp, \bpu|bht~622 , bpu|bht~622, dual_issue_processor, 1
instance = comp, \bpu|bht~623 , bpu|bht~623, dual_issue_processor, 1
instance = comp, \bpu|bht[123][0] , bpu|bht[123][0], dual_issue_processor, 1
instance = comp, \bpu|bht~616 , bpu|bht~616, dual_issue_processor, 1
instance = comp, \bpu|bht~617 , bpu|bht~617, dual_issue_processor, 1
instance = comp, \bpu|bht[59][0] , bpu|bht[59][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~34 , bpu|Mux9~34, dual_issue_processor, 1
instance = comp, \bpu|Mux9~37 , bpu|Mux9~37, dual_issue_processor, 1
instance = comp, \bpu|bht~638 , bpu|bht~638, dual_issue_processor, 1
instance = comp, \bpu|bht~639 , bpu|bht~639, dual_issue_processor, 1
instance = comp, \bpu|bht[127][0] , bpu|bht[127][0], dual_issue_processor, 1
instance = comp, \bpu|bht~632 , bpu|bht~632, dual_issue_processor, 1
instance = comp, \bpu|bht~633 , bpu|bht~633, dual_issue_processor, 1
instance = comp, \bpu|bht[63][0] , bpu|bht[63][0], dual_issue_processor, 1
instance = comp, \bpu|bht~634 , bpu|bht~634, dual_issue_processor, 1
instance = comp, \bpu|bht~635 , bpu|bht~635, dual_issue_processor, 1
instance = comp, \bpu|bht[125][0] , bpu|bht[125][0], dual_issue_processor, 1
instance = comp, \bpu|bht~636 , bpu|bht~636, dual_issue_processor, 1
instance = comp, \bpu|bht~637 , bpu|bht~637, dual_issue_processor, 1
instance = comp, \bpu|bht[61][0] , bpu|bht[61][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~38 , bpu|Mux9~38, dual_issue_processor, 1
instance = comp, \bpu|Mux9~39 , bpu|Mux9~39, dual_issue_processor, 1
instance = comp, \bpu|bht~614 , bpu|bht~614, dual_issue_processor, 1
instance = comp, \bpu|bht~615 , bpu|bht~615, dual_issue_processor, 1
instance = comp, \bpu|bht[111][0] , bpu|bht[111][0], dual_issue_processor, 1
instance = comp, \bpu|bht~610 , bpu|bht~610, dual_issue_processor, 1
instance = comp, \bpu|bht~611 , bpu|bht~611, dual_issue_processor, 1
instance = comp, \bpu|bht[109][0] , bpu|bht[109][0], dual_issue_processor, 1
instance = comp, \bpu|bht~612 , bpu|bht~612, dual_issue_processor, 1
instance = comp, \bpu|bht~613 , bpu|bht~613, dual_issue_processor, 1
instance = comp, \bpu|bht[45][0] , bpu|bht[45][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~31 , bpu|Mux9~31, dual_issue_processor, 1
instance = comp, \bpu|bht~608 , bpu|bht~608, dual_issue_processor, 1
instance = comp, \bpu|bht~609 , bpu|bht~609, dual_issue_processor, 1
instance = comp, \bpu|bht[47][0] , bpu|bht[47][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~32 , bpu|Mux9~32, dual_issue_processor, 1
instance = comp, \bpu|Mux9~40 , bpu|Mux9~40, dual_issue_processor, 1
instance = comp, \bpu|bht~580 , bpu|bht~580, dual_issue_processor, 1
instance = comp, \bpu|bht~581 , bpu|bht~581, dual_issue_processor, 1
instance = comp, \bpu|bht[12][0] , bpu|bht[12][0], dual_issue_processor, 1
instance = comp, \bpu|bht~578 , bpu|bht~578, dual_issue_processor, 1
instance = comp, \bpu|bht~579 , bpu|bht~579, dual_issue_processor, 1
instance = comp, \bpu|bht[28][0] , bpu|bht[28][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~20 , bpu|Mux9~20, dual_issue_processor, 1
instance = comp, \bpu|bht~576 , bpu|bht~576, dual_issue_processor, 1
instance = comp, \bpu|bht~577 , bpu|bht~577, dual_issue_processor, 1
instance = comp, \bpu|bht[76][0] , bpu|bht[76][0], dual_issue_processor, 1
instance = comp, \bpu|bht~582 , bpu|bht~582, dual_issue_processor, 1
instance = comp, \bpu|bht~583 , bpu|bht~583, dual_issue_processor, 1
instance = comp, \bpu|bht[92][0] , bpu|bht[92][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~21 , bpu|Mux9~21, dual_issue_processor, 1
instance = comp, \bpu|bht~598 , bpu|bht~598, dual_issue_processor, 1
instance = comp, \bpu|bht~599 , bpu|bht~599, dual_issue_processor, 1
instance = comp, \bpu|bht[88][0] , bpu|bht[88][0], dual_issue_processor, 1
instance = comp, \bpu|bht~592 , bpu|bht~592, dual_issue_processor, 1
instance = comp, \bpu|bht~593 , bpu|bht~593, dual_issue_processor, 1
instance = comp, \bpu|bht[72][0] , bpu|bht[72][0], dual_issue_processor, 1
instance = comp, \bpu|bht~594 , bpu|bht~594, dual_issue_processor, 1
instance = comp, \bpu|bht~595 , bpu|bht~595, dual_issue_processor, 1
instance = comp, \bpu|bht[24][0] , bpu|bht[24][0], dual_issue_processor, 1
instance = comp, \bpu|bht~596 , bpu|bht~596, dual_issue_processor, 1
instance = comp, \bpu|bht~597 , bpu|bht~597, dual_issue_processor, 1
instance = comp, \bpu|bht[8][0] , bpu|bht[8][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~24 , bpu|Mux9~24, dual_issue_processor, 1
instance = comp, \bpu|Mux9~25 , bpu|Mux9~25, dual_issue_processor, 1
instance = comp, \bpu|bht~588 , bpu|bht~588, dual_issue_processor, 1
instance = comp, \bpu|bht~589 , bpu|bht~589, dual_issue_processor, 1
instance = comp, \bpu|bht[10][0] , bpu|bht[10][0], dual_issue_processor, 1
instance = comp, \bpu|bht~586 , bpu|bht~586, dual_issue_processor, 1
instance = comp, \bpu|bht~587 , bpu|bht~587, dual_issue_processor, 1
instance = comp, \bpu|bht[26][0] , bpu|bht[26][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~22 , bpu|Mux9~22, dual_issue_processor, 1
instance = comp, \bpu|bht~590 , bpu|bht~590, dual_issue_processor, 1
instance = comp, \bpu|bht~591 , bpu|bht~591, dual_issue_processor, 1
instance = comp, \bpu|bht[90][0] , bpu|bht[90][0], dual_issue_processor, 1
instance = comp, \bpu|bht~584 , bpu|bht~584, dual_issue_processor, 1
instance = comp, \bpu|bht~585 , bpu|bht~585, dual_issue_processor, 1
instance = comp, \bpu|bht[74][0] , bpu|bht[74][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~23 , bpu|Mux9~23, dual_issue_processor, 1
instance = comp, \bpu|Mux9~26 , bpu|Mux9~26, dual_issue_processor, 1
instance = comp, \bpu|bht~606 , bpu|bht~606, dual_issue_processor, 1
instance = comp, \bpu|bht~607 , bpu|bht~607, dual_issue_processor, 1
instance = comp, \bpu|bht[94][0] , bpu|bht[94][0], dual_issue_processor, 1
instance = comp, \bpu|bht~600 , bpu|bht~600, dual_issue_processor, 1
instance = comp, \bpu|bht~601 , bpu|bht~601, dual_issue_processor, 1
instance = comp, \bpu|bht[78][0] , bpu|bht[78][0], dual_issue_processor, 1
instance = comp, \bpu|bht~602 , bpu|bht~602, dual_issue_processor, 1
instance = comp, \bpu|bht~603 , bpu|bht~603, dual_issue_processor, 1
instance = comp, \bpu|bht[30][0] , bpu|bht[30][0], dual_issue_processor, 1
instance = comp, \bpu|bht~604 , bpu|bht~604, dual_issue_processor, 1
instance = comp, \bpu|bht~605 , bpu|bht~605, dual_issue_processor, 1
instance = comp, \bpu|bht[14][0] , bpu|bht[14][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~27 , bpu|Mux9~27, dual_issue_processor, 1
instance = comp, \bpu|Mux9~28 , bpu|Mux9~28, dual_issue_processor, 1
instance = comp, \bpu|Mux9~29 , bpu|Mux9~29, dual_issue_processor, 1
instance = comp, \bpu|bht~550 , bpu|bht~550, dual_issue_processor, 1
instance = comp, \bpu|bht~551 , bpu|bht~551, dual_issue_processor, 1
instance = comp, \bpu|bht[122][0] , bpu|bht[122][0], dual_issue_processor, 1
instance = comp, \bpu|bht~544 , bpu|bht~544, dual_issue_processor, 1
instance = comp, \bpu|bht~545 , bpu|bht~545, dual_issue_processor, 1
instance = comp, \bpu|bht[106][0] , bpu|bht[106][0], dual_issue_processor, 1
instance = comp, \bpu|bht~546 , bpu|bht~546, dual_issue_processor, 1
instance = comp, \bpu|bht~547 , bpu|bht~547, dual_issue_processor, 1
instance = comp, \bpu|bht[58][0] , bpu|bht[58][0], dual_issue_processor, 1
instance = comp, \bpu|bht~548 , bpu|bht~548, dual_issue_processor, 1
instance = comp, \bpu|bht~549 , bpu|bht~549, dual_issue_processor, 1
instance = comp, \bpu|bht[42][0] , bpu|bht[42][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~10 , bpu|Mux9~10, dual_issue_processor, 1
instance = comp, \bpu|Mux9~11 , bpu|Mux9~11, dual_issue_processor, 1
instance = comp, \bpu|bht~568 , bpu|bht~568, dual_issue_processor, 1
instance = comp, \bpu|bht~569 , bpu|bht~569, dual_issue_processor, 1
instance = comp, \bpu|bht[110][0] , bpu|bht[110][0], dual_issue_processor, 1
instance = comp, \bpu|bht~572 , bpu|bht~572, dual_issue_processor, 1
instance = comp, \bpu|bht~573 , bpu|bht~573, dual_issue_processor, 1
instance = comp, \bpu|bht[46][0] , bpu|bht[46][0], dual_issue_processor, 1
instance = comp, \bpu|bht~570 , bpu|bht~570, dual_issue_processor, 1
instance = comp, \bpu|bht~571 , bpu|bht~571, dual_issue_processor, 1
instance = comp, \bpu|bht[62][0] , bpu|bht[62][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~17 , bpu|Mux9~17, dual_issue_processor, 1
instance = comp, \bpu|bht~574 , bpu|bht~574, dual_issue_processor, 1
instance = comp, \bpu|bht~575 , bpu|bht~575, dual_issue_processor, 1
instance = comp, \bpu|bht[126][0] , bpu|bht[126][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~18 , bpu|Mux9~18, dual_issue_processor, 1
instance = comp, \bpu|bht~558 , bpu|bht~558, dual_issue_processor, 1
instance = comp, \bpu|bht~559 , bpu|bht~559, dual_issue_processor, 1
instance = comp, \bpu|bht[124][0] , bpu|bht[124][0], dual_issue_processor, 1
instance = comp, \bpu|bht~554 , bpu|bht~554, dual_issue_processor, 1
instance = comp, \bpu|bht~555 , bpu|bht~555, dual_issue_processor, 1
instance = comp, \bpu|bht[60][0] , bpu|bht[60][0], dual_issue_processor, 1
instance = comp, \bpu|bht~556 , bpu|bht~556, dual_issue_processor, 1
instance = comp, \bpu|bht~557 , bpu|bht~557, dual_issue_processor, 1
instance = comp, \bpu|bht[44][0] , bpu|bht[44][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~12 , bpu|Mux9~12, dual_issue_processor, 1
instance = comp, \bpu|bht~552 , bpu|bht~552, dual_issue_processor, 1
instance = comp, \bpu|bht~553 , bpu|bht~553, dual_issue_processor, 1
instance = comp, \bpu|bht[108][0] , bpu|bht[108][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~13 , bpu|Mux9~13, dual_issue_processor, 1
instance = comp, \bpu|bht~560 , bpu|bht~560, dual_issue_processor, 1
instance = comp, \bpu|bht~561 , bpu|bht~561, dual_issue_processor, 1
instance = comp, \bpu|bht[104][0] , bpu|bht[104][0], dual_issue_processor, 1
instance = comp, \bpu|bht~566 , bpu|bht~566, dual_issue_processor, 1
instance = comp, \bpu|bht~567 , bpu|bht~567, dual_issue_processor, 1
instance = comp, \bpu|bht[120][0] , bpu|bht[120][0], dual_issue_processor, 1
instance = comp, \bpu|bht~564 , bpu|bht~564, dual_issue_processor, 1
instance = comp, \bpu|bht~565 , bpu|bht~565, dual_issue_processor, 1
instance = comp, \bpu|bht[40][0] , bpu|bht[40][0], dual_issue_processor, 1
instance = comp, \bpu|bht~562 , bpu|bht~562, dual_issue_processor, 1
instance = comp, \bpu|bht~563 , bpu|bht~563, dual_issue_processor, 1
instance = comp, \bpu|bht[56][0] , bpu|bht[56][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~14 , bpu|Mux9~14, dual_issue_processor, 1
instance = comp, \bpu|Mux9~15 , bpu|Mux9~15, dual_issue_processor, 1
instance = comp, \bpu|Mux9~16 , bpu|Mux9~16, dual_issue_processor, 1
instance = comp, \bpu|Mux9~19 , bpu|Mux9~19, dual_issue_processor, 1
instance = comp, \bpu|Mux9~30 , bpu|Mux9~30, dual_issue_processor, 1
instance = comp, \bpu|bht~536 , bpu|bht~536, dual_issue_processor, 1
instance = comp, \bpu|bht~537 , bpu|bht~537, dual_issue_processor, 1
instance = comp, \bpu|bht[31][0] , bpu|bht[31][0], dual_issue_processor, 1
instance = comp, \bpu|bht~542 , bpu|bht~542, dual_issue_processor, 1
instance = comp, \bpu|bht~543 , bpu|bht~543, dual_issue_processor, 1
instance = comp, \bpu|bht[95][0] , bpu|bht[95][0], dual_issue_processor, 1
instance = comp, \bpu|bht~540 , bpu|bht~540, dual_issue_processor, 1
instance = comp, \bpu|bht~541 , bpu|bht~541, dual_issue_processor, 1
instance = comp, \bpu|bht[27][0] , bpu|bht[27][0], dual_issue_processor, 1
instance = comp, \bpu|bht~538 , bpu|bht~538, dual_issue_processor, 1
instance = comp, \bpu|bht~539 , bpu|bht~539, dual_issue_processor, 1
instance = comp, \bpu|bht[91][0] , bpu|bht[91][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~7 , bpu|Mux9~7, dual_issue_processor, 1
instance = comp, \bpu|Mux9~8 , bpu|Mux9~8, dual_issue_processor, 1
instance = comp, \bpu|bht~518 , bpu|bht~518, dual_issue_processor, 1
instance = comp, \bpu|bht~519 , bpu|bht~519, dual_issue_processor, 1
instance = comp, \bpu|bht[79][0] , bpu|bht[79][0], dual_issue_processor, 1
instance = comp, \bpu|bht~512 , bpu|bht~512, dual_issue_processor, 1
instance = comp, \bpu|bht~513 , bpu|bht~513, dual_issue_processor, 1
instance = comp, \bpu|bht[15][0] , bpu|bht[15][0], dual_issue_processor, 1
instance = comp, \bpu|bht~514 , bpu|bht~514, dual_issue_processor, 1
instance = comp, \bpu|bht~515 , bpu|bht~515, dual_issue_processor, 1
instance = comp, \bpu|bht[75][0] , bpu|bht[75][0], dual_issue_processor, 1
instance = comp, \bpu|bht~516 , bpu|bht~516, dual_issue_processor, 1
instance = comp, \bpu|bht~517 , bpu|bht~517, dual_issue_processor, 1
instance = comp, \bpu|bht[11][0] , bpu|bht[11][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~0 , bpu|Mux9~0, dual_issue_processor, 1
instance = comp, \bpu|Mux9~1 , bpu|Mux9~1, dual_issue_processor, 1
instance = comp, \bpu|bht~526 , bpu|bht~526, dual_issue_processor, 1
instance = comp, \bpu|bht~527 , bpu|bht~527, dual_issue_processor, 1
instance = comp, \bpu|bht[93][0] , bpu|bht[93][0], dual_issue_processor, 1
instance = comp, \bpu|bht~522 , bpu|bht~522, dual_issue_processor, 1
instance = comp, \bpu|bht~523 , bpu|bht~523, dual_issue_processor, 1
instance = comp, \bpu|bht[89][0] , bpu|bht[89][0], dual_issue_processor, 1
instance = comp, \bpu|bht~524 , bpu|bht~524, dual_issue_processor, 1
instance = comp, \bpu|bht~525 , bpu|bht~525, dual_issue_processor, 1
instance = comp, \bpu|bht[25][0] , bpu|bht[25][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~2 , bpu|Mux9~2, dual_issue_processor, 1
instance = comp, \bpu|bht~520 , bpu|bht~520, dual_issue_processor, 1
instance = comp, \bpu|bht~521 , bpu|bht~521, dual_issue_processor, 1
instance = comp, \bpu|bht[29][0] , bpu|bht[29][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~3 , bpu|Mux9~3, dual_issue_processor, 1
instance = comp, \bpu|bht~528 , bpu|bht~528, dual_issue_processor, 1
instance = comp, \bpu|bht~529 , bpu|bht~529, dual_issue_processor, 1
instance = comp, \bpu|bht[13][0] , bpu|bht[13][0], dual_issue_processor, 1
instance = comp, \bpu|bht~534 , bpu|bht~534, dual_issue_processor, 1
instance = comp, \bpu|bht~535 , bpu|bht~535, dual_issue_processor, 1
instance = comp, \bpu|bht[77][0] , bpu|bht[77][0], dual_issue_processor, 1
instance = comp, \bpu|bht~532 , bpu|bht~532, dual_issue_processor, 1
instance = comp, \bpu|bht~533 , bpu|bht~533, dual_issue_processor, 1
instance = comp, \bpu|bht[9][0] , bpu|bht[9][0], dual_issue_processor, 1
instance = comp, \bpu|bht~530 , bpu|bht~530, dual_issue_processor, 1
instance = comp, \bpu|bht~531 , bpu|bht~531, dual_issue_processor, 1
instance = comp, \bpu|bht[73][0] , bpu|bht[73][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~4 , bpu|Mux9~4, dual_issue_processor, 1
instance = comp, \bpu|Mux9~5 , bpu|Mux9~5, dual_issue_processor, 1
instance = comp, \bpu|Mux9~6 , bpu|Mux9~6, dual_issue_processor, 1
instance = comp, \bpu|Mux9~9 , bpu|Mux9~9, dual_issue_processor, 1
instance = comp, \bpu|Mux9~41 , bpu|Mux9~41, dual_issue_processor, 1
instance = comp, \bpu|bht~992 , bpu|bht~992, dual_issue_processor, 1
instance = comp, \bpu|bht~993 , bpu|bht~993, dual_issue_processor, 1
instance = comp, \bpu|bht[159][0] , bpu|bht[159][0], dual_issue_processor, 1
instance = comp, \bpu|bht~996 , bpu|bht~996, dual_issue_processor, 1
instance = comp, \bpu|bht~997 , bpu|bht~997, dual_issue_processor, 1
instance = comp, \bpu|bht[143][0] , bpu|bht[143][0], dual_issue_processor, 1
instance = comp, \bpu|bht~994 , bpu|bht~994, dual_issue_processor, 1
instance = comp, \bpu|bht~995 , bpu|bht~995, dual_issue_processor, 1
instance = comp, \bpu|bht[175][0] , bpu|bht[175][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~158 , bpu|Mux9~158, dual_issue_processor, 1
instance = comp, \bpu|Mux9~159 , bpu|Mux9~159, dual_issue_processor, 1
instance = comp, \bpu|bht~1000 , bpu|bht~1000, dual_issue_processor, 1
instance = comp, \bpu|bht~1001 , bpu|bht~1001, dual_issue_processor, 1
instance = comp, \bpu|bht[221][0] , bpu|bht[221][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1002 , bpu|bht~1002, dual_issue_processor, 1
instance = comp, \bpu|bht~1003 , bpu|bht~1003, dual_issue_processor, 1
instance = comp, \bpu|bht[237][0] , bpu|bht[237][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1004 , bpu|bht~1004, dual_issue_processor, 1
instance = comp, \bpu|bht~1005 , bpu|bht~1005, dual_issue_processor, 1
instance = comp, \bpu|bht[205][0] , bpu|bht[205][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~160 , bpu|Mux9~160, dual_issue_processor, 1
instance = comp, \bpu|bht~1006 , bpu|bht~1006, dual_issue_processor, 1
instance = comp, \bpu|bht~1007 , bpu|bht~1007, dual_issue_processor, 1
instance = comp, \bpu|bht[253][0] , bpu|bht[253][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~161 , bpu|Mux9~161, dual_issue_processor, 1
instance = comp, \bpu|bht~1014 , bpu|bht~1014, dual_issue_processor, 1
instance = comp, \bpu|bht~1015 , bpu|bht~1015, dual_issue_processor, 1
instance = comp, \bpu|bht[189][0] , bpu|bht[189][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1008 , bpu|bht~1008, dual_issue_processor, 1
instance = comp, \bpu|bht~1009 , bpu|bht~1009, dual_issue_processor, 1
instance = comp, \bpu|bht[157][0] , bpu|bht[157][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1010 , bpu|bht~1010, dual_issue_processor, 1
instance = comp, \bpu|bht~1011 , bpu|bht~1011, dual_issue_processor, 1
instance = comp, \bpu|bht[173][0] , bpu|bht[173][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1012 , bpu|bht~1012, dual_issue_processor, 1
instance = comp, \bpu|bht~1013 , bpu|bht~1013, dual_issue_processor, 1
instance = comp, \bpu|bht[141][0] , bpu|bht[141][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~162 , bpu|Mux9~162, dual_issue_processor, 1
instance = comp, \bpu|Mux9~163 , bpu|Mux9~163, dual_issue_processor, 1
instance = comp, \bpu|Mux9~164 , bpu|Mux9~164, dual_issue_processor, 1
instance = comp, \bpu|bht~1016 , bpu|bht~1016, dual_issue_processor, 1
instance = comp, \bpu|bht~1017 , bpu|bht~1017, dual_issue_processor, 1
instance = comp, \bpu|bht[223][0] , bpu|bht[223][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1022 , bpu|bht~1022, dual_issue_processor, 1
instance = comp, \bpu|bht~1023 , bpu|bht~1023, dual_issue_processor, 1
instance = comp, \bpu|bht[255][0] , bpu|bht[255][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1018 , bpu|bht~1018, dual_issue_processor, 1
instance = comp, \bpu|bht~1019 , bpu|bht~1019, dual_issue_processor, 1
instance = comp, \bpu|bht[239][0] , bpu|bht[239][0], dual_issue_processor, 1
instance = comp, \bpu|bht~1020 , bpu|bht~1020, dual_issue_processor, 1
instance = comp, \bpu|bht~1021 , bpu|bht~1021, dual_issue_processor, 1
instance = comp, \bpu|bht[207][0] , bpu|bht[207][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~165 , bpu|Mux9~165, dual_issue_processor, 1
instance = comp, \bpu|Mux9~166 , bpu|Mux9~166, dual_issue_processor, 1
instance = comp, \bpu|Mux9~167 , bpu|Mux9~167, dual_issue_processor, 1
instance = comp, \bpu|bht~910 , bpu|bht~910, dual_issue_processor, 1
instance = comp, \bpu|bht~911 , bpu|bht~911, dual_issue_processor, 1
instance = comp, \bpu|bht[235][0] , bpu|bht[235][0], dual_issue_processor, 1
instance = comp, \bpu|bht~906 , bpu|bht~906, dual_issue_processor, 1
instance = comp, \bpu|bht~907 , bpu|bht~907, dual_issue_processor, 1
instance = comp, \bpu|bht[233][0] , bpu|bht[233][0], dual_issue_processor, 1
instance = comp, \bpu|bht~908 , bpu|bht~908, dual_issue_processor, 1
instance = comp, \bpu|bht~909 , bpu|bht~909, dual_issue_processor, 1
instance = comp, \bpu|bht[169][0] , bpu|bht[169][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~129 , bpu|Mux9~129, dual_issue_processor, 1
instance = comp, \bpu|bht~904 , bpu|bht~904, dual_issue_processor, 1
instance = comp, \bpu|bht~905 , bpu|bht~905, dual_issue_processor, 1
instance = comp, \bpu|bht[171][0] , bpu|bht[171][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~130 , bpu|Mux9~130, dual_issue_processor, 1
instance = comp, \bpu|bht~912 , bpu|bht~912, dual_issue_processor, 1
instance = comp, \bpu|bht~913 , bpu|bht~913, dual_issue_processor, 1
instance = comp, \bpu|bht[139][0] , bpu|bht[139][0], dual_issue_processor, 1
instance = comp, \bpu|bht~918 , bpu|bht~918, dual_issue_processor, 1
instance = comp, \bpu|bht~919 , bpu|bht~919, dual_issue_processor, 1
instance = comp, \bpu|bht[203][0] , bpu|bht[203][0], dual_issue_processor, 1
instance = comp, \bpu|bht~916 , bpu|bht~916, dual_issue_processor, 1
instance = comp, \bpu|bht~917 , bpu|bht~917, dual_issue_processor, 1
instance = comp, \bpu|bht[137][0] , bpu|bht[137][0], dual_issue_processor, 1
instance = comp, \bpu|bht~914 , bpu|bht~914, dual_issue_processor, 1
instance = comp, \bpu|bht~915 , bpu|bht~915, dual_issue_processor, 1
instance = comp, \bpu|bht[201][0] , bpu|bht[201][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~131 , bpu|Mux9~131, dual_issue_processor, 1
instance = comp, \bpu|Mux9~132 , bpu|Mux9~132, dual_issue_processor, 1
instance = comp, \bpu|Mux9~133 , bpu|Mux9~133, dual_issue_processor, 1
instance = comp, \bpu|bht~922 , bpu|bht~922, dual_issue_processor, 1
instance = comp, \bpu|bht~923 , bpu|bht~923, dual_issue_processor, 1
instance = comp, \bpu|bht[249][0] , bpu|bht[249][0], dual_issue_processor, 1
instance = comp, \bpu|bht~924 , bpu|bht~924, dual_issue_processor, 1
instance = comp, \bpu|bht~925 , bpu|bht~925, dual_issue_processor, 1
instance = comp, \bpu|bht[185][0] , bpu|bht[185][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~134 , bpu|Mux9~134, dual_issue_processor, 1
instance = comp, \bpu|bht~920 , bpu|bht~920, dual_issue_processor, 1
instance = comp, \bpu|bht~921 , bpu|bht~921, dual_issue_processor, 1
instance = comp, \bpu|bht[187][0] , bpu|bht[187][0], dual_issue_processor, 1
instance = comp, \bpu|bht~926 , bpu|bht~926, dual_issue_processor, 1
instance = comp, \bpu|bht~927 , bpu|bht~927, dual_issue_processor, 1
instance = comp, \bpu|bht[251][0] , bpu|bht[251][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~135 , bpu|Mux9~135, dual_issue_processor, 1
instance = comp, \bpu|bht~896 , bpu|bht~896, dual_issue_processor, 1
instance = comp, \bpu|bht~897 , bpu|bht~897, dual_issue_processor, 1
instance = comp, \bpu|bht[155][0] , bpu|bht[155][0], dual_issue_processor, 1
instance = comp, \bpu|bht~902 , bpu|bht~902, dual_issue_processor, 1
instance = comp, \bpu|bht~903 , bpu|bht~903, dual_issue_processor, 1
instance = comp, \bpu|bht[219][0] , bpu|bht[219][0], dual_issue_processor, 1
instance = comp, \bpu|bht~898 , bpu|bht~898, dual_issue_processor, 1
instance = comp, \bpu|bht~899 , bpu|bht~899, dual_issue_processor, 1
instance = comp, \bpu|bht[217][0] , bpu|bht[217][0], dual_issue_processor, 1
instance = comp, \bpu|bht~900 , bpu|bht~900, dual_issue_processor, 1
instance = comp, \bpu|bht~901 , bpu|bht~901, dual_issue_processor, 1
instance = comp, \bpu|bht[153][0] , bpu|bht[153][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~127 , bpu|Mux9~127, dual_issue_processor, 1
instance = comp, \bpu|Mux9~128 , bpu|Mux9~128, dual_issue_processor, 1
instance = comp, \bpu|Mux9~136 , bpu|Mux9~136, dual_issue_processor, 1
instance = comp, \bpu|bht~932 , bpu|bht~932, dual_issue_processor, 1
instance = comp, \bpu|bht~933 , bpu|bht~933, dual_issue_processor, 1
instance = comp, \bpu|bht[142][0] , bpu|bht[142][0], dual_issue_processor, 1
instance = comp, \bpu|bht~930 , bpu|bht~930, dual_issue_processor, 1
instance = comp, \bpu|bht~931 , bpu|bht~931, dual_issue_processor, 1
instance = comp, \bpu|bht[174][0] , bpu|bht[174][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~137 , bpu|Mux9~137, dual_issue_processor, 1
instance = comp, \bpu|bht~934 , bpu|bht~934, dual_issue_processor, 1
instance = comp, \bpu|bht~935 , bpu|bht~935, dual_issue_processor, 1
instance = comp, \bpu|bht[190][0] , bpu|bht[190][0], dual_issue_processor, 1
instance = comp, \bpu|bht~928 , bpu|bht~928, dual_issue_processor, 1
instance = comp, \bpu|bht~929 , bpu|bht~929, dual_issue_processor, 1
instance = comp, \bpu|bht[158][0] , bpu|bht[158][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~138 , bpu|Mux9~138, dual_issue_processor, 1
instance = comp, \bpu|bht~944 , bpu|bht~944, dual_issue_processor, 1
instance = comp, \bpu|bht~945 , bpu|bht~945, dual_issue_processor, 1
instance = comp, \bpu|bht[156][0] , bpu|bht[156][0], dual_issue_processor, 1
instance = comp, \bpu|bht~946 , bpu|bht~946, dual_issue_processor, 1
instance = comp, \bpu|bht~947 , bpu|bht~947, dual_issue_processor, 1
instance = comp, \bpu|bht[172][0] , bpu|bht[172][0], dual_issue_processor, 1
instance = comp, \bpu|bht~948 , bpu|bht~948, dual_issue_processor, 1
instance = comp, \bpu|bht~949 , bpu|bht~949, dual_issue_processor, 1
instance = comp, \bpu|bht[140][0] , bpu|bht[140][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~141 , bpu|Mux9~141, dual_issue_processor, 1
instance = comp, \bpu|bht~950 , bpu|bht~950, dual_issue_processor, 1
instance = comp, \bpu|bht~951 , bpu|bht~951, dual_issue_processor, 1
instance = comp, \bpu|bht[188][0] , bpu|bht[188][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~142 , bpu|Mux9~142, dual_issue_processor, 1
instance = comp, \bpu|bht~942 , bpu|bht~942, dual_issue_processor, 1
instance = comp, \bpu|bht~943 , bpu|bht~943, dual_issue_processor, 1
instance = comp, \bpu|bht[252][0] , bpu|bht[252][0], dual_issue_processor, 1
instance = comp, \bpu|bht~936 , bpu|bht~936, dual_issue_processor, 1
instance = comp, \bpu|bht~937 , bpu|bht~937, dual_issue_processor, 1
instance = comp, \bpu|bht[220][0] , bpu|bht[220][0], dual_issue_processor, 1
instance = comp, \bpu|bht~938 , bpu|bht~938, dual_issue_processor, 1
instance = comp, \bpu|bht~939 , bpu|bht~939, dual_issue_processor, 1
instance = comp, \bpu|bht[236][0] , bpu|bht[236][0], dual_issue_processor, 1
instance = comp, \bpu|bht~940 , bpu|bht~940, dual_issue_processor, 1
instance = comp, \bpu|bht~941 , bpu|bht~941, dual_issue_processor, 1
instance = comp, \bpu|bht[204][0] , bpu|bht[204][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~139 , bpu|Mux9~139, dual_issue_processor, 1
instance = comp, \bpu|Mux9~140 , bpu|Mux9~140, dual_issue_processor, 1
instance = comp, \bpu|Mux9~143 , bpu|Mux9~143, dual_issue_processor, 1
instance = comp, \bpu|bht~954 , bpu|bht~954, dual_issue_processor, 1
instance = comp, \bpu|bht~955 , bpu|bht~955, dual_issue_processor, 1
instance = comp, \bpu|bht[238][0] , bpu|bht[238][0], dual_issue_processor, 1
instance = comp, \bpu|bht~956 , bpu|bht~956, dual_issue_processor, 1
instance = comp, \bpu|bht~957 , bpu|bht~957, dual_issue_processor, 1
instance = comp, \bpu|bht[206][0] , bpu|bht[206][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~144 , bpu|Mux9~144, dual_issue_processor, 1
instance = comp, \bpu|bht~958 , bpu|bht~958, dual_issue_processor, 1
instance = comp, \bpu|bht~959 , bpu|bht~959, dual_issue_processor, 1
instance = comp, \bpu|bht[254][0] , bpu|bht[254][0], dual_issue_processor, 1
instance = comp, \bpu|bht~952 , bpu|bht~952, dual_issue_processor, 1
instance = comp, \bpu|bht~953 , bpu|bht~953, dual_issue_processor, 1
instance = comp, \bpu|bht[222][0] , bpu|bht[222][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~145 , bpu|Mux9~145, dual_issue_processor, 1
instance = comp, \bpu|Mux9~146 , bpu|Mux9~146, dual_issue_processor, 1
instance = comp, \bpu|bht~962 , bpu|bht~962, dual_issue_processor, 1
instance = comp, \bpu|bht~963 , bpu|bht~963, dual_issue_processor, 1
instance = comp, \bpu|bht[170][0] , bpu|bht[170][0], dual_issue_processor, 1
instance = comp, \bpu|bht~964 , bpu|bht~964, dual_issue_processor, 1
instance = comp, \bpu|bht~965 , bpu|bht~965, dual_issue_processor, 1
instance = comp, \bpu|bht[168][0] , bpu|bht[168][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~147 , bpu|Mux9~147, dual_issue_processor, 1
instance = comp, \bpu|bht~966 , bpu|bht~966, dual_issue_processor, 1
instance = comp, \bpu|bht~967 , bpu|bht~967, dual_issue_processor, 1
instance = comp, \bpu|bht[186][0] , bpu|bht[186][0], dual_issue_processor, 1
instance = comp, \bpu|bht~960 , bpu|bht~960, dual_issue_processor, 1
instance = comp, \bpu|bht~961 , bpu|bht~961, dual_issue_processor, 1
instance = comp, \bpu|bht[184][0] , bpu|bht[184][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~148 , bpu|Mux9~148, dual_issue_processor, 1
instance = comp, \bpu|bht~974 , bpu|bht~974, dual_issue_processor, 1
instance = comp, \bpu|bht~975 , bpu|bht~975, dual_issue_processor, 1
instance = comp, \bpu|bht[218][0] , bpu|bht[218][0], dual_issue_processor, 1
instance = comp, \bpu|bht~968 , bpu|bht~968, dual_issue_processor, 1
instance = comp, \bpu|bht~969 , bpu|bht~969, dual_issue_processor, 1
instance = comp, \bpu|bht[202][0] , bpu|bht[202][0], dual_issue_processor, 1
instance = comp, \bpu|bht~970 , bpu|bht~970, dual_issue_processor, 1
instance = comp, \bpu|bht~971 , bpu|bht~971, dual_issue_processor, 1
instance = comp, \bpu|bht[216][0] , bpu|bht[216][0], dual_issue_processor, 1
instance = comp, \bpu|bht~972 , bpu|bht~972, dual_issue_processor, 1
instance = comp, \bpu|bht~973 , bpu|bht~973, dual_issue_processor, 1
instance = comp, \bpu|bht[200][0] , bpu|bht[200][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~149 , bpu|Mux9~149, dual_issue_processor, 1
instance = comp, \bpu|Mux9~150 , bpu|Mux9~150, dual_issue_processor, 1
instance = comp, \bpu|bht~976 , bpu|bht~976, dual_issue_processor, 1
instance = comp, \bpu|bht~977 , bpu|bht~977, dual_issue_processor, 1
instance = comp, \bpu|bht[138][0] , bpu|bht[138][0], dual_issue_processor, 1
instance = comp, \bpu|bht~982 , bpu|bht~982, dual_issue_processor, 1
instance = comp, \bpu|bht~983 , bpu|bht~983, dual_issue_processor, 1
instance = comp, \bpu|bht[154][0] , bpu|bht[154][0], dual_issue_processor, 1
instance = comp, \bpu|bht~978 , bpu|bht~978, dual_issue_processor, 1
instance = comp, \bpu|bht~979 , bpu|bht~979, dual_issue_processor, 1
instance = comp, \bpu|bht[152][0] , bpu|bht[152][0], dual_issue_processor, 1
instance = comp, \bpu|bht~980 , bpu|bht~980, dual_issue_processor, 1
instance = comp, \bpu|bht~981 , bpu|bht~981, dual_issue_processor, 1
instance = comp, \bpu|bht[136][0] , bpu|bht[136][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~151 , bpu|Mux9~151, dual_issue_processor, 1
instance = comp, \bpu|Mux9~152 , bpu|Mux9~152, dual_issue_processor, 1
instance = comp, \bpu|Mux9~153 , bpu|Mux9~153, dual_issue_processor, 1
instance = comp, \bpu|bht~990 , bpu|bht~990, dual_issue_processor, 1
instance = comp, \bpu|bht~991 , bpu|bht~991, dual_issue_processor, 1
instance = comp, \bpu|bht[250][0] , bpu|bht[250][0], dual_issue_processor, 1
instance = comp, \bpu|bht~984 , bpu|bht~984, dual_issue_processor, 1
instance = comp, \bpu|bht~985 , bpu|bht~985, dual_issue_processor, 1
instance = comp, \bpu|bht[248][0] , bpu|bht[248][0], dual_issue_processor, 1
instance = comp, \bpu|bht~986 , bpu|bht~986, dual_issue_processor, 1
instance = comp, \bpu|bht~987 , bpu|bht~987, dual_issue_processor, 1
instance = comp, \bpu|bht[234][0] , bpu|bht[234][0], dual_issue_processor, 1
instance = comp, \bpu|bht~988 , bpu|bht~988, dual_issue_processor, 1
instance = comp, \bpu|bht~989 , bpu|bht~989, dual_issue_processor, 1
instance = comp, \bpu|bht[232][0] , bpu|bht[232][0], dual_issue_processor, 1
instance = comp, \bpu|Mux9~154 , bpu|Mux9~154, dual_issue_processor, 1
instance = comp, \bpu|Mux9~155 , bpu|Mux9~155, dual_issue_processor, 1
instance = comp, \bpu|Mux9~156 , bpu|Mux9~156, dual_issue_processor, 1
instance = comp, \bpu|Mux9~157 , bpu|Mux9~157, dual_issue_processor, 1
instance = comp, \bpu|Mux9~168 , bpu|Mux9~168, dual_issue_processor, 1
instance = comp, \bpu|Mux9~169 , bpu|Mux9~169, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~0 , branch_unit_inst2|Equal0~0, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~3 , branch_unit_inst2|Equal0~3, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux29~2 , Forward_B_inst2|Mux29~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~1 , branch_unit_inst2|Equal0~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux27~2 , Forward_B_inst2|Mux27~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~2 , branch_unit_inst2|Equal0~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~4 , branch_unit_inst2|Equal0~4, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~18 , branch_unit_inst2|Equal0~18, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~16 , branch_unit_inst2|Equal0~16, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~17 , branch_unit_inst2|Equal0~17, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~19 , branch_unit_inst2|Equal0~19, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~20 , branch_unit_inst2|Equal0~20, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~7 , branch_unit_inst2|Equal0~7, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~8 , branch_unit_inst2|Equal0~8, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux21~2 , Forward_B_inst2|Mux21~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~6 , branch_unit_inst2|Equal0~6, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux23~2 , Forward_B_inst2|Mux23~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~5 , branch_unit_inst2|Equal0~5, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~9 , branch_unit_inst2|Equal0~9, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~21 , branch_unit_inst2|Equal0~21, dual_issue_processor, 1
instance = comp, \branchAnd_2|out , branchAnd_2|out, dual_issue_processor, 1
instance = comp, \bpu|Mux11~0 , bpu|Mux11~0, dual_issue_processor, 1
instance = comp, \bpu|bht~999 , bpu|bht~999, dual_issue_processor, 1
instance = comp, \bpu|bht[191][0] , bpu|bht[191][0], dual_issue_processor, 1
instance = comp, \bpu|Mux5~158 , bpu|Mux5~158, dual_issue_processor, 1
instance = comp, \bpu|Mux5~159 , bpu|Mux5~159, dual_issue_processor, 1
instance = comp, \bpu|Mux5~165 , bpu|Mux5~165, dual_issue_processor, 1
instance = comp, \bpu|Mux5~166 , bpu|Mux5~166, dual_issue_processor, 1
instance = comp, \bpu|Mux5~160 , bpu|Mux5~160, dual_issue_processor, 1
instance = comp, \bpu|Mux5~161 , bpu|Mux5~161, dual_issue_processor, 1
instance = comp, \bpu|Mux5~162 , bpu|Mux5~162, dual_issue_processor, 1
instance = comp, \bpu|Mux5~163 , bpu|Mux5~163, dual_issue_processor, 1
instance = comp, \bpu|Mux5~164 , bpu|Mux5~164, dual_issue_processor, 1
instance = comp, \bpu|Mux5~167 , bpu|Mux5~167, dual_issue_processor, 1
instance = comp, \bpu|Mux5~134 , bpu|Mux5~134, dual_issue_processor, 1
instance = comp, \bpu|Mux5~135 , bpu|Mux5~135, dual_issue_processor, 1
instance = comp, \bpu|Mux5~127 , bpu|Mux5~127, dual_issue_processor, 1
instance = comp, \bpu|Mux5~128 , bpu|Mux5~128, dual_issue_processor, 1
instance = comp, \bpu|Mux5~131 , bpu|Mux5~131, dual_issue_processor, 1
instance = comp, \bpu|Mux5~132 , bpu|Mux5~132, dual_issue_processor, 1
instance = comp, \bpu|Mux5~129 , bpu|Mux5~129, dual_issue_processor, 1
instance = comp, \bpu|Mux5~130 , bpu|Mux5~130, dual_issue_processor, 1
instance = comp, \bpu|Mux5~133 , bpu|Mux5~133, dual_issue_processor, 1
instance = comp, \bpu|Mux5~136 , bpu|Mux5~136, dual_issue_processor, 1
instance = comp, \bpu|Mux5~137 , bpu|Mux5~137, dual_issue_processor, 1
instance = comp, \bpu|Mux5~138 , bpu|Mux5~138, dual_issue_processor, 1
instance = comp, \bpu|Mux5~144 , bpu|Mux5~144, dual_issue_processor, 1
instance = comp, \bpu|Mux5~145 , bpu|Mux5~145, dual_issue_processor, 1
instance = comp, \bpu|Mux5~139 , bpu|Mux5~139, dual_issue_processor, 1
instance = comp, \bpu|Mux5~140 , bpu|Mux5~140, dual_issue_processor, 1
instance = comp, \bpu|Mux5~141 , bpu|Mux5~141, dual_issue_processor, 1
instance = comp, \bpu|Mux5~142 , bpu|Mux5~142, dual_issue_processor, 1
instance = comp, \bpu|Mux5~143 , bpu|Mux5~143, dual_issue_processor, 1
instance = comp, \bpu|Mux5~146 , bpu|Mux5~146, dual_issue_processor, 1
instance = comp, \bpu|Mux5~147 , bpu|Mux5~147, dual_issue_processor, 1
instance = comp, \bpu|Mux5~148 , bpu|Mux5~148, dual_issue_processor, 1
instance = comp, \bpu|Mux5~154 , bpu|Mux5~154, dual_issue_processor, 1
instance = comp, \bpu|Mux5~155 , bpu|Mux5~155, dual_issue_processor, 1
instance = comp, \bpu|Mux5~151 , bpu|Mux5~151, dual_issue_processor, 1
instance = comp, \bpu|Mux5~152 , bpu|Mux5~152, dual_issue_processor, 1
instance = comp, \bpu|Mux5~149 , bpu|Mux5~149, dual_issue_processor, 1
instance = comp, \bpu|Mux5~150 , bpu|Mux5~150, dual_issue_processor, 1
instance = comp, \bpu|Mux5~153 , bpu|Mux5~153, dual_issue_processor, 1
instance = comp, \bpu|Mux5~156 , bpu|Mux5~156, dual_issue_processor, 1
instance = comp, \bpu|Mux5~157 , bpu|Mux5~157, dual_issue_processor, 1
instance = comp, \bpu|Mux5~168 , bpu|Mux5~168, dual_issue_processor, 1
instance = comp, \bpu|Mux5~91 , bpu|Mux5~91, dual_issue_processor, 1
instance = comp, \bpu|Mux5~92 , bpu|Mux5~92, dual_issue_processor, 1
instance = comp, \bpu|Mux5~84 , bpu|Mux5~84, dual_issue_processor, 1
instance = comp, \bpu|Mux5~85 , bpu|Mux5~85, dual_issue_processor, 1
instance = comp, \bpu|Mux5~86 , bpu|Mux5~86, dual_issue_processor, 1
instance = comp, \bpu|Mux5~87 , bpu|Mux5~87, dual_issue_processor, 1
instance = comp, \bpu|Mux5~88 , bpu|Mux5~88, dual_issue_processor, 1
instance = comp, \bpu|Mux5~89 , bpu|Mux5~89, dual_issue_processor, 1
instance = comp, \bpu|Mux5~90 , bpu|Mux5~90, dual_issue_processor, 1
instance = comp, \bpu|Mux5~93 , bpu|Mux5~93, dual_issue_processor, 1
instance = comp, \bpu|Mux5~122 , bpu|Mux5~122, dual_issue_processor, 1
instance = comp, \bpu|Mux5~123 , bpu|Mux5~123, dual_issue_processor, 1
instance = comp, \bpu|Mux5~117 , bpu|Mux5~117, dual_issue_processor, 1
instance = comp, \bpu|Mux5~118 , bpu|Mux5~118, dual_issue_processor, 1
instance = comp, \bpu|Mux5~119 , bpu|Mux5~119, dual_issue_processor, 1
instance = comp, \bpu|Mux5~120 , bpu|Mux5~120, dual_issue_processor, 1
instance = comp, \bpu|Mux5~121 , bpu|Mux5~121, dual_issue_processor, 1
instance = comp, \bpu|Mux5~115 , bpu|Mux5~115, dual_issue_processor, 1
instance = comp, \bpu|Mux5~116 , bpu|Mux5~116, dual_issue_processor, 1
instance = comp, \bpu|Mux5~124 , bpu|Mux5~124, dual_issue_processor, 1
instance = comp, \bpu|Mux5~111 , bpu|Mux5~111, dual_issue_processor, 1
instance = comp, \bpu|Mux5~112 , bpu|Mux5~112, dual_issue_processor, 1
instance = comp, \bpu|Mux5~108 , bpu|Mux5~108, dual_issue_processor, 1
instance = comp, \bpu|Mux5~109 , bpu|Mux5~109, dual_issue_processor, 1
instance = comp, \bpu|Mux5~106 , bpu|Mux5~106, dual_issue_processor, 1
instance = comp, \bpu|Mux5~107 , bpu|Mux5~107, dual_issue_processor, 1
instance = comp, \bpu|Mux5~110 , bpu|Mux5~110, dual_issue_processor, 1
instance = comp, \bpu|Mux5~104 , bpu|Mux5~104, dual_issue_processor, 1
instance = comp, \bpu|Mux5~105 , bpu|Mux5~105, dual_issue_processor, 1
instance = comp, \bpu|Mux5~113 , bpu|Mux5~113, dual_issue_processor, 1
instance = comp, \bpu|Mux5~94 , bpu|Mux5~94, dual_issue_processor, 1
instance = comp, \bpu|Mux5~95 , bpu|Mux5~95, dual_issue_processor, 1
instance = comp, \bpu|Mux5~101 , bpu|Mux5~101, dual_issue_processor, 1
instance = comp, \bpu|Mux5~102 , bpu|Mux5~102, dual_issue_processor, 1
instance = comp, \bpu|Mux5~98 , bpu|Mux5~98, dual_issue_processor, 1
instance = comp, \bpu|Mux5~99 , bpu|Mux5~99, dual_issue_processor, 1
instance = comp, \bpu|Mux5~96 , bpu|Mux5~96, dual_issue_processor, 1
instance = comp, \bpu|Mux5~97 , bpu|Mux5~97, dual_issue_processor, 1
instance = comp, \bpu|Mux5~100 , bpu|Mux5~100, dual_issue_processor, 1
instance = comp, \bpu|Mux5~103 , bpu|Mux5~103, dual_issue_processor, 1
instance = comp, \bpu|Mux5~114 , bpu|Mux5~114, dual_issue_processor, 1
instance = comp, \bpu|Mux5~125 , bpu|Mux5~125, dual_issue_processor, 1
instance = comp, \bpu|Mux5~49 , bpu|Mux5~49, dual_issue_processor, 1
instance = comp, \bpu|Mux5~50 , bpu|Mux5~50, dual_issue_processor, 1
instance = comp, \bpu|Mux5~42 , bpu|Mux5~42, dual_issue_processor, 1
instance = comp, \bpu|Mux5~43 , bpu|Mux5~43, dual_issue_processor, 1
instance = comp, \bpu|Mux5~46 , bpu|Mux5~46, dual_issue_processor, 1
instance = comp, \bpu|Mux5~47 , bpu|Mux5~47, dual_issue_processor, 1
instance = comp, \bpu|Mux5~44 , bpu|Mux5~44, dual_issue_processor, 1
instance = comp, \bpu|Mux5~45 , bpu|Mux5~45, dual_issue_processor, 1
instance = comp, \bpu|Mux5~48 , bpu|Mux5~48, dual_issue_processor, 1
instance = comp, \bpu|Mux5~51 , bpu|Mux5~51, dual_issue_processor, 1
instance = comp, \bpu|Mux5~80 , bpu|Mux5~80, dual_issue_processor, 1
instance = comp, \bpu|Mux5~81 , bpu|Mux5~81, dual_issue_processor, 1
instance = comp, \bpu|Mux5~75 , bpu|Mux5~75, dual_issue_processor, 1
instance = comp, \bpu|Mux5~76 , bpu|Mux5~76, dual_issue_processor, 1
instance = comp, \bpu|Mux5~77 , bpu|Mux5~77, dual_issue_processor, 1
instance = comp, \bpu|Mux5~78 , bpu|Mux5~78, dual_issue_processor, 1
instance = comp, \bpu|Mux5~79 , bpu|Mux5~79, dual_issue_processor, 1
instance = comp, \bpu|Mux5~73 , bpu|Mux5~73, dual_issue_processor, 1
instance = comp, \bpu|Mux5~74 , bpu|Mux5~74, dual_issue_processor, 1
instance = comp, \bpu|Mux5~82 , bpu|Mux5~82, dual_issue_processor, 1
instance = comp, \bpu|Mux5~69 , bpu|Mux5~69, dual_issue_processor, 1
instance = comp, \bpu|Mux5~70 , bpu|Mux5~70, dual_issue_processor, 1
instance = comp, \bpu|Mux5~62 , bpu|Mux5~62, dual_issue_processor, 1
instance = comp, \bpu|Mux5~63 , bpu|Mux5~63, dual_issue_processor, 1
instance = comp, \bpu|Mux5~66 , bpu|Mux5~66, dual_issue_processor, 1
instance = comp, \bpu|Mux5~67 , bpu|Mux5~67, dual_issue_processor, 1
instance = comp, \bpu|Mux5~64 , bpu|Mux5~64, dual_issue_processor, 1
instance = comp, \bpu|Mux5~65 , bpu|Mux5~65, dual_issue_processor, 1
instance = comp, \bpu|Mux5~68 , bpu|Mux5~68, dual_issue_processor, 1
instance = comp, \bpu|Mux5~71 , bpu|Mux5~71, dual_issue_processor, 1
instance = comp, \bpu|Mux5~52 , bpu|Mux5~52, dual_issue_processor, 1
instance = comp, \bpu|Mux5~53 , bpu|Mux5~53, dual_issue_processor, 1
instance = comp, \bpu|Mux5~54 , bpu|Mux5~54, dual_issue_processor, 1
instance = comp, \bpu|Mux5~55 , bpu|Mux5~55, dual_issue_processor, 1
instance = comp, \bpu|Mux5~56 , bpu|Mux5~56, dual_issue_processor, 1
instance = comp, \bpu|Mux5~57 , bpu|Mux5~57, dual_issue_processor, 1
instance = comp, \bpu|Mux5~58 , bpu|Mux5~58, dual_issue_processor, 1
instance = comp, \bpu|Mux5~59 , bpu|Mux5~59, dual_issue_processor, 1
instance = comp, \bpu|Mux5~60 , bpu|Mux5~60, dual_issue_processor, 1
instance = comp, \bpu|Mux5~61 , bpu|Mux5~61, dual_issue_processor, 1
instance = comp, \bpu|Mux5~72 , bpu|Mux5~72, dual_issue_processor, 1
instance = comp, \bpu|Mux5~83 , bpu|Mux5~83, dual_issue_processor, 1
instance = comp, \bpu|Mux5~126 , bpu|Mux5~126, dual_issue_processor, 1
instance = comp, \bpu|Mux5~35 , bpu|Mux5~35, dual_issue_processor, 1
instance = comp, \bpu|Mux5~36 , bpu|Mux5~36, dual_issue_processor, 1
instance = comp, \bpu|Mux5~33 , bpu|Mux5~33, dual_issue_processor, 1
instance = comp, \bpu|Mux5~34 , bpu|Mux5~34, dual_issue_processor, 1
instance = comp, \bpu|Mux5~37 , bpu|Mux5~37, dual_issue_processor, 1
instance = comp, \bpu|Mux5~38 , bpu|Mux5~38, dual_issue_processor, 1
instance = comp, \bpu|Mux5~39 , bpu|Mux5~39, dual_issue_processor, 1
instance = comp, \bpu|Mux5~31 , bpu|Mux5~31, dual_issue_processor, 1
instance = comp, \bpu|Mux5~32 , bpu|Mux5~32, dual_issue_processor, 1
instance = comp, \bpu|Mux5~40 , bpu|Mux5~40, dual_issue_processor, 1
instance = comp, \bpu|Mux5~0 , bpu|Mux5~0, dual_issue_processor, 1
instance = comp, \bpu|Mux5~1 , bpu|Mux5~1, dual_issue_processor, 1
instance = comp, \bpu|Mux5~7 , bpu|Mux5~7, dual_issue_processor, 1
instance = comp, \bpu|Mux5~8 , bpu|Mux5~8, dual_issue_processor, 1
instance = comp, \bpu|Mux5~2 , bpu|Mux5~2, dual_issue_processor, 1
instance = comp, \bpu|Mux5~3 , bpu|Mux5~3, dual_issue_processor, 1
instance = comp, \bpu|Mux5~4 , bpu|Mux5~4, dual_issue_processor, 1
instance = comp, \bpu|Mux5~5 , bpu|Mux5~5, dual_issue_processor, 1
instance = comp, \bpu|Mux5~6 , bpu|Mux5~6, dual_issue_processor, 1
instance = comp, \bpu|Mux5~9 , bpu|Mux5~9, dual_issue_processor, 1
instance = comp, \bpu|Mux5~12 , bpu|Mux5~12, dual_issue_processor, 1
instance = comp, \bpu|Mux5~13 , bpu|Mux5~13, dual_issue_processor, 1
instance = comp, \bpu|Mux5~14 , bpu|Mux5~14, dual_issue_processor, 1
instance = comp, \bpu|Mux5~15 , bpu|Mux5~15, dual_issue_processor, 1
instance = comp, \bpu|Mux5~16 , bpu|Mux5~16, dual_issue_processor, 1
instance = comp, \bpu|Mux5~10 , bpu|Mux5~10, dual_issue_processor, 1
instance = comp, \bpu|Mux5~11 , bpu|Mux5~11, dual_issue_processor, 1
instance = comp, \bpu|Mux5~17 , bpu|Mux5~17, dual_issue_processor, 1
instance = comp, \bpu|Mux5~18 , bpu|Mux5~18, dual_issue_processor, 1
instance = comp, \bpu|Mux5~19 , bpu|Mux5~19, dual_issue_processor, 1
instance = comp, \bpu|Mux5~20 , bpu|Mux5~20, dual_issue_processor, 1
instance = comp, \bpu|Mux5~21 , bpu|Mux5~21, dual_issue_processor, 1
instance = comp, \bpu|Mux5~22 , bpu|Mux5~22, dual_issue_processor, 1
instance = comp, \bpu|Mux5~23 , bpu|Mux5~23, dual_issue_processor, 1
instance = comp, \bpu|Mux5~24 , bpu|Mux5~24, dual_issue_processor, 1
instance = comp, \bpu|Mux5~25 , bpu|Mux5~25, dual_issue_processor, 1
instance = comp, \bpu|Mux5~26 , bpu|Mux5~26, dual_issue_processor, 1
instance = comp, \bpu|Mux5~27 , bpu|Mux5~27, dual_issue_processor, 1
instance = comp, \bpu|Mux5~28 , bpu|Mux5~28, dual_issue_processor, 1
instance = comp, \bpu|Mux5~29 , bpu|Mux5~29, dual_issue_processor, 1
instance = comp, \bpu|Mux5~30 , bpu|Mux5~30, dual_issue_processor, 1
instance = comp, \bpu|Mux5~41 , bpu|Mux5~41, dual_issue_processor, 1
instance = comp, \bpu|Mux5~169 , bpu|Mux5~169, dual_issue_processor, 1
instance = comp, \bpu|Mux6~0 , bpu|Mux6~0, dual_issue_processor, 1
instance = comp, \bpu|bht~480 , bpu|bht~480, dual_issue_processor, 1
instance = comp, \bpu|bht~481 , bpu|bht~481, dual_issue_processor, 1
instance = comp, \bpu|bht[250][1] , bpu|bht[250][1], dual_issue_processor, 1
instance = comp, \bpu|Mux8~160 , bpu|Mux8~160, dual_issue_processor, 1
instance = comp, \bpu|Mux8~161 , bpu|Mux8~161, dual_issue_processor, 1
instance = comp, \bpu|Mux8~162 , bpu|Mux8~162, dual_issue_processor, 1
instance = comp, \bpu|Mux8~163 , bpu|Mux8~163, dual_issue_processor, 1
instance = comp, \bpu|Mux8~164 , bpu|Mux8~164, dual_issue_processor, 1
instance = comp, \bpu|Mux8~165 , bpu|Mux8~165, dual_issue_processor, 1
instance = comp, \bpu|Mux8~166 , bpu|Mux8~166, dual_issue_processor, 1
instance = comp, \bpu|Mux8~158 , bpu|Mux8~158, dual_issue_processor, 1
instance = comp, \bpu|Mux8~159 , bpu|Mux8~159, dual_issue_processor, 1
instance = comp, \bpu|Mux8~167 , bpu|Mux8~167, dual_issue_processor, 1
instance = comp, \bpu|Mux8~137 , bpu|Mux8~137, dual_issue_processor, 1
instance = comp, \bpu|Mux8~138 , bpu|Mux8~138, dual_issue_processor, 1
instance = comp, \bpu|Mux8~144 , bpu|Mux8~144, dual_issue_processor, 1
instance = comp, \bpu|Mux8~145 , bpu|Mux8~145, dual_issue_processor, 1
instance = comp, \bpu|Mux8~141 , bpu|Mux8~141, dual_issue_processor, 1
instance = comp, \bpu|Mux8~142 , bpu|Mux8~142, dual_issue_processor, 1
instance = comp, \bpu|Mux8~139 , bpu|Mux8~139, dual_issue_processor, 1
instance = comp, \bpu|Mux8~140 , bpu|Mux8~140, dual_issue_processor, 1
instance = comp, \bpu|Mux8~143 , bpu|Mux8~143, dual_issue_processor, 1
instance = comp, \bpu|Mux8~146 , bpu|Mux8~146, dual_issue_processor, 1
instance = comp, \bpu|Mux8~151 , bpu|Mux8~151, dual_issue_processor, 1
instance = comp, \bpu|Mux8~152 , bpu|Mux8~152, dual_issue_processor, 1
instance = comp, \bpu|Mux8~149 , bpu|Mux8~149, dual_issue_processor, 1
instance = comp, \bpu|Mux8~150 , bpu|Mux8~150, dual_issue_processor, 1
instance = comp, \bpu|Mux8~153 , bpu|Mux8~153, dual_issue_processor, 1
instance = comp, \bpu|Mux8~154 , bpu|Mux8~154, dual_issue_processor, 1
instance = comp, \bpu|Mux8~155 , bpu|Mux8~155, dual_issue_processor, 1
instance = comp, \bpu|Mux8~147 , bpu|Mux8~147, dual_issue_processor, 1
instance = comp, \bpu|Mux8~148 , bpu|Mux8~148, dual_issue_processor, 1
instance = comp, \bpu|Mux8~156 , bpu|Mux8~156, dual_issue_processor, 1
instance = comp, \bpu|Mux8~157 , bpu|Mux8~157, dual_issue_processor, 1
instance = comp, \bpu|Mux8~131 , bpu|Mux8~131, dual_issue_processor, 1
instance = comp, \bpu|Mux8~132 , bpu|Mux8~132, dual_issue_processor, 1
instance = comp, \bpu|Mux8~129 , bpu|Mux8~129, dual_issue_processor, 1
instance = comp, \bpu|Mux8~130 , bpu|Mux8~130, dual_issue_processor, 1
instance = comp, \bpu|Mux8~133 , bpu|Mux8~133, dual_issue_processor, 1
instance = comp, \bpu|Mux8~134 , bpu|Mux8~134, dual_issue_processor, 1
instance = comp, \bpu|Mux8~135 , bpu|Mux8~135, dual_issue_processor, 1
instance = comp, \bpu|Mux8~127 , bpu|Mux8~127, dual_issue_processor, 1
instance = comp, \bpu|Mux8~128 , bpu|Mux8~128, dual_issue_processor, 1
instance = comp, \bpu|Mux8~136 , bpu|Mux8~136, dual_issue_processor, 1
instance = comp, \bpu|Mux8~168 , bpu|Mux8~168, dual_issue_processor, 1
instance = comp, \bpu|Mux8~7 , bpu|Mux8~7, dual_issue_processor, 1
instance = comp, \bpu|Mux8~8 , bpu|Mux8~8, dual_issue_processor, 1
instance = comp, \bpu|Mux8~2 , bpu|Mux8~2, dual_issue_processor, 1
instance = comp, \bpu|Mux8~3 , bpu|Mux8~3, dual_issue_processor, 1
instance = comp, \bpu|Mux8~4 , bpu|Mux8~4, dual_issue_processor, 1
instance = comp, \bpu|Mux8~5 , bpu|Mux8~5, dual_issue_processor, 1
instance = comp, \bpu|Mux8~6 , bpu|Mux8~6, dual_issue_processor, 1
instance = comp, \bpu|Mux8~0 , bpu|Mux8~0, dual_issue_processor, 1
instance = comp, \bpu|Mux8~1 , bpu|Mux8~1, dual_issue_processor, 1
instance = comp, \bpu|Mux8~9 , bpu|Mux8~9, dual_issue_processor, 1
instance = comp, \bpu|Mux8~38 , bpu|Mux8~38, dual_issue_processor, 1
instance = comp, \bpu|Mux8~39 , bpu|Mux8~39, dual_issue_processor, 1
instance = comp, \bpu|Mux8~31 , bpu|Mux8~31, dual_issue_processor, 1
instance = comp, \bpu|Mux8~32 , bpu|Mux8~32, dual_issue_processor, 1
instance = comp, \bpu|Mux8~35 , bpu|Mux8~35, dual_issue_processor, 1
instance = comp, \bpu|Mux8~36 , bpu|Mux8~36, dual_issue_processor, 1
instance = comp, \bpu|Mux8~33 , bpu|Mux8~33, dual_issue_processor, 1
instance = comp, \bpu|Mux8~34 , bpu|Mux8~34, dual_issue_processor, 1
instance = comp, \bpu|Mux8~37 , bpu|Mux8~37, dual_issue_processor, 1
instance = comp, \bpu|Mux8~40 , bpu|Mux8~40, dual_issue_processor, 1
instance = comp, \bpu|Mux8~14 , bpu|Mux8~14, dual_issue_processor, 1
instance = comp, \bpu|Mux8~15 , bpu|Mux8~15, dual_issue_processor, 1
instance = comp, \bpu|Mux8~12 , bpu|Mux8~12, dual_issue_processor, 1
instance = comp, \bpu|Mux8~13 , bpu|Mux8~13, dual_issue_processor, 1
instance = comp, \bpu|Mux8~16 , bpu|Mux8~16, dual_issue_processor, 1
instance = comp, \bpu|Mux8~17 , bpu|Mux8~17, dual_issue_processor, 1
instance = comp, \bpu|Mux8~18 , bpu|Mux8~18, dual_issue_processor, 1
instance = comp, \bpu|Mux8~10 , bpu|Mux8~10, dual_issue_processor, 1
instance = comp, \bpu|Mux8~11 , bpu|Mux8~11, dual_issue_processor, 1
instance = comp, \bpu|Mux8~19 , bpu|Mux8~19, dual_issue_processor, 1
instance = comp, \bpu|Mux8~24 , bpu|Mux8~24, dual_issue_processor, 1
instance = comp, \bpu|Mux8~25 , bpu|Mux8~25, dual_issue_processor, 1
instance = comp, \bpu|Mux8~22 , bpu|Mux8~22, dual_issue_processor, 1
instance = comp, \bpu|Mux8~23 , bpu|Mux8~23, dual_issue_processor, 1
instance = comp, \bpu|Mux8~26 , bpu|Mux8~26, dual_issue_processor, 1
instance = comp, \bpu|Mux8~27 , bpu|Mux8~27, dual_issue_processor, 1
instance = comp, \bpu|Mux8~28 , bpu|Mux8~28, dual_issue_processor, 1
instance = comp, \bpu|Mux8~20 , bpu|Mux8~20, dual_issue_processor, 1
instance = comp, \bpu|Mux8~21 , bpu|Mux8~21, dual_issue_processor, 1
instance = comp, \bpu|Mux8~29 , bpu|Mux8~29, dual_issue_processor, 1
instance = comp, \bpu|Mux8~30 , bpu|Mux8~30, dual_issue_processor, 1
instance = comp, \bpu|Mux8~41 , bpu|Mux8~41, dual_issue_processor, 1
instance = comp, \bpu|Mux8~94 , bpu|Mux8~94, dual_issue_processor, 1
instance = comp, \bpu|Mux8~95 , bpu|Mux8~95, dual_issue_processor, 1
instance = comp, \bpu|Mux8~101 , bpu|Mux8~101, dual_issue_processor, 1
instance = comp, \bpu|Mux8~102 , bpu|Mux8~102, dual_issue_processor, 1
instance = comp, \bpu|Mux8~98 , bpu|Mux8~98, dual_issue_processor, 1
instance = comp, \bpu|Mux8~99 , bpu|Mux8~99, dual_issue_processor, 1
instance = comp, \bpu|Mux8~96 , bpu|Mux8~96, dual_issue_processor, 1
instance = comp, \bpu|Mux8~97 , bpu|Mux8~97, dual_issue_processor, 1
instance = comp, \bpu|Mux8~100 , bpu|Mux8~100, dual_issue_processor, 1
instance = comp, \bpu|Mux8~103 , bpu|Mux8~103, dual_issue_processor, 1
instance = comp, \bpu|Mux8~104 , bpu|Mux8~104, dual_issue_processor, 1
instance = comp, \bpu|Mux8~105 , bpu|Mux8~105, dual_issue_processor, 1
instance = comp, \bpu|Mux8~111 , bpu|Mux8~111, dual_issue_processor, 1
instance = comp, \bpu|Mux8~112 , bpu|Mux8~112, dual_issue_processor, 1
instance = comp, \bpu|Mux8~108 , bpu|Mux8~108, dual_issue_processor, 1
instance = comp, \bpu|Mux8~109 , bpu|Mux8~109, dual_issue_processor, 1
instance = comp, \bpu|Mux8~106 , bpu|Mux8~106, dual_issue_processor, 1
instance = comp, \bpu|Mux8~107 , bpu|Mux8~107, dual_issue_processor, 1
instance = comp, \bpu|Mux8~110 , bpu|Mux8~110, dual_issue_processor, 1
instance = comp, \bpu|Mux8~113 , bpu|Mux8~113, dual_issue_processor, 1
instance = comp, \bpu|Mux8~114 , bpu|Mux8~114, dual_issue_processor, 1
instance = comp, \bpu|Mux8~84 , bpu|Mux8~84, dual_issue_processor, 1
instance = comp, \bpu|Mux8~85 , bpu|Mux8~85, dual_issue_processor, 1
instance = comp, \bpu|Mux8~91 , bpu|Mux8~91, dual_issue_processor, 1
instance = comp, \bpu|Mux8~92 , bpu|Mux8~92, dual_issue_processor, 1
instance = comp, \bpu|Mux8~88 , bpu|Mux8~88, dual_issue_processor, 1
instance = comp, \bpu|Mux8~89 , bpu|Mux8~89, dual_issue_processor, 1
instance = comp, \bpu|Mux8~86 , bpu|Mux8~86, dual_issue_processor, 1
instance = comp, \bpu|Mux8~87 , bpu|Mux8~87, dual_issue_processor, 1
instance = comp, \bpu|Mux8~90 , bpu|Mux8~90, dual_issue_processor, 1
instance = comp, \bpu|Mux8~93 , bpu|Mux8~93, dual_issue_processor, 1
instance = comp, \bpu|Mux8~117 , bpu|Mux8~117, dual_issue_processor, 1
instance = comp, \bpu|Mux8~118 , bpu|Mux8~118, dual_issue_processor, 1
instance = comp, \bpu|Mux8~119 , bpu|Mux8~119, dual_issue_processor, 1
instance = comp, \bpu|Mux8~120 , bpu|Mux8~120, dual_issue_processor, 1
instance = comp, \bpu|Mux8~121 , bpu|Mux8~121, dual_issue_processor, 1
instance = comp, \bpu|Mux8~122 , bpu|Mux8~122, dual_issue_processor, 1
instance = comp, \bpu|Mux8~123 , bpu|Mux8~123, dual_issue_processor, 1
instance = comp, \bpu|Mux8~115 , bpu|Mux8~115, dual_issue_processor, 1
instance = comp, \bpu|Mux8~116 , bpu|Mux8~116, dual_issue_processor, 1
instance = comp, \bpu|Mux8~124 , bpu|Mux8~124, dual_issue_processor, 1
instance = comp, \bpu|Mux8~125 , bpu|Mux8~125, dual_issue_processor, 1
instance = comp, \bpu|Mux8~80 , bpu|Mux8~80, dual_issue_processor, 1
instance = comp, \bpu|Mux8~81 , bpu|Mux8~81, dual_issue_processor, 1
instance = comp, \bpu|Mux8~73 , bpu|Mux8~73, dual_issue_processor, 1
instance = comp, \bpu|Mux8~74 , bpu|Mux8~74, dual_issue_processor, 1
instance = comp, \bpu|Mux8~75 , bpu|Mux8~75, dual_issue_processor, 1
instance = comp, \bpu|Mux8~76 , bpu|Mux8~76, dual_issue_processor, 1
instance = comp, \bpu|Mux8~77 , bpu|Mux8~77, dual_issue_processor, 1
instance = comp, \bpu|Mux8~78 , bpu|Mux8~78, dual_issue_processor, 1
instance = comp, \bpu|Mux8~79 , bpu|Mux8~79, dual_issue_processor, 1
instance = comp, \bpu|Mux8~82 , bpu|Mux8~82, dual_issue_processor, 1
instance = comp, \bpu|Mux8~46 , bpu|Mux8~46, dual_issue_processor, 1
instance = comp, \bpu|Mux8~47 , bpu|Mux8~47, dual_issue_processor, 1
instance = comp, \bpu|Mux8~44 , bpu|Mux8~44, dual_issue_processor, 1
instance = comp, \bpu|Mux8~45 , bpu|Mux8~45, dual_issue_processor, 1
instance = comp, \bpu|Mux8~48 , bpu|Mux8~48, dual_issue_processor, 1
instance = comp, \bpu|Mux8~49 , bpu|Mux8~49, dual_issue_processor, 1
instance = comp, \bpu|Mux8~50 , bpu|Mux8~50, dual_issue_processor, 1
instance = comp, \bpu|Mux8~42 , bpu|Mux8~42, dual_issue_processor, 1
instance = comp, \bpu|Mux8~43 , bpu|Mux8~43, dual_issue_processor, 1
instance = comp, \bpu|Mux8~51 , bpu|Mux8~51, dual_issue_processor, 1
instance = comp, \bpu|Mux8~69 , bpu|Mux8~69, dual_issue_processor, 1
instance = comp, \bpu|Mux8~70 , bpu|Mux8~70, dual_issue_processor, 1
instance = comp, \bpu|Mux8~62 , bpu|Mux8~62, dual_issue_processor, 1
instance = comp, \bpu|Mux8~63 , bpu|Mux8~63, dual_issue_processor, 1
instance = comp, \bpu|Mux8~64 , bpu|Mux8~64, dual_issue_processor, 1
instance = comp, \bpu|Mux8~65 , bpu|Mux8~65, dual_issue_processor, 1
instance = comp, \bpu|Mux8~66 , bpu|Mux8~66, dual_issue_processor, 1
instance = comp, \bpu|Mux8~67 , bpu|Mux8~67, dual_issue_processor, 1
instance = comp, \bpu|Mux8~68 , bpu|Mux8~68, dual_issue_processor, 1
instance = comp, \bpu|Mux8~71 , bpu|Mux8~71, dual_issue_processor, 1
instance = comp, \bpu|Mux8~52 , bpu|Mux8~52, dual_issue_processor, 1
instance = comp, \bpu|Mux8~53 , bpu|Mux8~53, dual_issue_processor, 1
instance = comp, \bpu|Mux8~54 , bpu|Mux8~54, dual_issue_processor, 1
instance = comp, \bpu|Mux8~55 , bpu|Mux8~55, dual_issue_processor, 1
instance = comp, \bpu|Mux8~56 , bpu|Mux8~56, dual_issue_processor, 1
instance = comp, \bpu|Mux8~57 , bpu|Mux8~57, dual_issue_processor, 1
instance = comp, \bpu|Mux8~58 , bpu|Mux8~58, dual_issue_processor, 1
instance = comp, \bpu|Mux8~59 , bpu|Mux8~59, dual_issue_processor, 1
instance = comp, \bpu|Mux8~60 , bpu|Mux8~60, dual_issue_processor, 1
instance = comp, \bpu|Mux8~61 , bpu|Mux8~61, dual_issue_processor, 1
instance = comp, \bpu|Mux8~72 , bpu|Mux8~72, dual_issue_processor, 1
instance = comp, \bpu|Mux8~83 , bpu|Mux8~83, dual_issue_processor, 1
instance = comp, \bpu|Mux8~126 , bpu|Mux8~126, dual_issue_processor, 1
instance = comp, \bpu|Mux8~169 , bpu|Mux8~169, dual_issue_processor, 1
instance = comp, \bpu|Mux10~0 , bpu|Mux10~0, dual_issue_processor, 1
instance = comp, \bpu|bht~440 , bpu|bht~440, dual_issue_processor, 1
instance = comp, \bpu|bht~441 , bpu|bht~441, dual_issue_processor, 1
instance = comp, \bpu|bht[219][1] , bpu|bht[219][1], dual_issue_processor, 1
instance = comp, \bpu|Mux2~33_RTM02505 , bpu|Mux2~33_RTM02505, dual_issue_processor, 1
instance = comp, \bpu|Mux2~33_NEW_REG2502 , bpu|Mux2~33_NEW_REG2502, dual_issue_processor, 1
instance = comp, \bpu|Mux2~34 , bpu|Mux2~34, dual_issue_processor, 1
instance = comp, \bpu|Mux2~35_RTM02509 , bpu|Mux2~35_RTM02509, dual_issue_processor, 1
instance = comp, \bpu|Mux2~35_NEW_REG2506 , bpu|Mux2~35_NEW_REG2506, dual_issue_processor, 1
instance = comp, \bpu|Mux2~36 , bpu|Mux2~36, dual_issue_processor, 1
instance = comp, \bpu|Mux2~37 , bpu|Mux2~37, dual_issue_processor, 1
instance = comp, \bpu|Mux2~31 , bpu|Mux2~31, dual_issue_processor, 1
instance = comp, \bpu|Mux2~32 , bpu|Mux2~32, dual_issue_processor, 1
instance = comp, \bpu|Mux2~38 , bpu|Mux2~38, dual_issue_processor, 1
instance = comp, \bpu|Mux2~39 , bpu|Mux2~39, dual_issue_processor, 1
instance = comp, \bpu|Mux2~40 , bpu|Mux2~40, dual_issue_processor, 1
instance = comp, \bpu|Mux2~10_RTM02349 , bpu|Mux2~10_RTM02349, dual_issue_processor, 1
instance = comp, \bpu|Mux2~10_NEW_REG2346 , bpu|Mux2~10_NEW_REG2346, dual_issue_processor, 1
instance = comp, \bpu|Mux2~11 , bpu|Mux2~11, dual_issue_processor, 1
instance = comp, \bpu|Mux2~17_RTM02543 , bpu|Mux2~17_RTM02543, dual_issue_processor, 1
instance = comp, \bpu|Mux2~17_NEW_REG2540 , bpu|Mux2~17_NEW_REG2540, dual_issue_processor, 1
instance = comp, \bpu|Mux2~18 , bpu|Mux2~18, dual_issue_processor, 1
instance = comp, \bpu|Mux2~12_RTM02353 , bpu|Mux2~12_RTM02353, dual_issue_processor, 1
instance = comp, \bpu|Mux2~12_NEW_REG2350 , bpu|Mux2~12_NEW_REG2350, dual_issue_processor, 1
instance = comp, \bpu|Mux2~13 , bpu|Mux2~13, dual_issue_processor, 1
instance = comp, \bpu|Mux2~14_RTM02357 , bpu|Mux2~14_RTM02357, dual_issue_processor, 1
instance = comp, \bpu|Mux2~15 , bpu|Mux2~15, dual_issue_processor, 1
instance = comp, \bpu|Mux2~15_NEW_REG2554 , bpu|Mux2~15_NEW_REG2554, dual_issue_processor, 1
instance = comp, \bpu|Mux2~16 , bpu|Mux2~16, dual_issue_processor, 1
instance = comp, \bpu|Mux2~19 , bpu|Mux2~19, dual_issue_processor, 1
instance = comp, \bpu|Mux2~27_RTM02547 , bpu|Mux2~27_RTM02547, dual_issue_processor, 1
instance = comp, \bpu|Mux2~27_NEW_REG2544 , bpu|Mux2~27_NEW_REG2544, dual_issue_processor, 1
instance = comp, \bpu|Mux2~28 , bpu|Mux2~28, dual_issue_processor, 1
instance = comp, \bpu|Mux2~24_RTM02369 , bpu|Mux2~24_RTM02369, dual_issue_processor, 1
instance = comp, \bpu|Mux2~25 , bpu|Mux2~25, dual_issue_processor, 1
instance = comp, \bpu|Mux2~22_RTM02365 , bpu|Mux2~22_RTM02365, dual_issue_processor, 1
instance = comp, \bpu|Mux2~23 , bpu|Mux2~23, dual_issue_processor, 1
instance = comp, \bpu|Mux2~26_RTM02603 , bpu|Mux2~26_RTM02603, dual_issue_processor, 1
instance = comp, \bpu|Mux2~26_NEW_REG2600 , bpu|Mux2~26_NEW_REG2600, dual_issue_processor, 1
instance = comp, \bpu|Mux2~20_RTM02361 , bpu|Mux2~20_RTM02361, dual_issue_processor, 1
instance = comp, \bpu|Mux2~20_NEW_REG2358 , bpu|Mux2~20_NEW_REG2358, dual_issue_processor, 1
instance = comp, \bpu|Mux2~21 , bpu|Mux2~21, dual_issue_processor, 1
instance = comp, \bpu|Mux2~29 , bpu|Mux2~29, dual_issue_processor, 1
instance = comp, \bpu|Mux2~30 , bpu|Mux2~30, dual_issue_processor, 1
instance = comp, \bpu|Mux2~7 , bpu|Mux2~7, dual_issue_processor, 1
instance = comp, \bpu|Mux2~8 , bpu|Mux2~8, dual_issue_processor, 1
instance = comp, \bpu|Mux2~4_RTM02345 , bpu|Mux2~4_RTM02345, dual_issue_processor, 1
instance = comp, \bpu|Mux2~4_NEW_REG2342 , bpu|Mux2~4_NEW_REG2342, dual_issue_processor, 1
instance = comp, \bpu|Mux2~5 , bpu|Mux2~5, dual_issue_processor, 1
instance = comp, \bpu|Mux2~2_RTM02341 , bpu|Mux2~2_RTM02341, dual_issue_processor, 1
instance = comp, \bpu|Mux2~2_NEW_REG2338 , bpu|Mux2~2_NEW_REG2338, dual_issue_processor, 1
instance = comp, \bpu|Mux2~3 , bpu|Mux2~3, dual_issue_processor, 1
instance = comp, \bpu|Mux2~6 , bpu|Mux2~6, dual_issue_processor, 1
instance = comp, \bpu|Mux2~0_RTM02539 , bpu|Mux2~0_RTM02539, dual_issue_processor, 1
instance = comp, \bpu|Mux2~0_NEW_REG2536 , bpu|Mux2~0_NEW_REG2536, dual_issue_processor, 1
instance = comp, \bpu|Mux2~1 , bpu|Mux2~1, dual_issue_processor, 1
instance = comp, \bpu|Mux2~9 , bpu|Mux2~9, dual_issue_processor, 1
instance = comp, \bpu|Mux2~41 , bpu|Mux2~41, dual_issue_processor, 1
instance = comp, \bpu|Mux2~46_RTM02381 , bpu|Mux2~46_RTM02381, dual_issue_processor, 1
instance = comp, \bpu|Mux2~47 , bpu|Mux2~47, dual_issue_processor, 1
instance = comp, \bpu|Mux2~44_RTM02377 , bpu|Mux2~44_RTM02377, dual_issue_processor, 1
instance = comp, \bpu|Mux2~45 , bpu|Mux2~45, dual_issue_processor, 1
instance = comp, \bpu|Mux2~48_RTM02607 , bpu|Mux2~48_RTM02607, dual_issue_processor, 1
instance = comp, \bpu|Mux2~48_NEW_REG2604 , bpu|Mux2~48_NEW_REG2604, dual_issue_processor, 1
instance = comp, \bpu|Mux2~49_RTM02563 , bpu|Mux2~49_RTM02563, dual_issue_processor, 1
instance = comp, \bpu|Mux2~49_NEW_REG2560 , bpu|Mux2~49_NEW_REG2560, dual_issue_processor, 1
instance = comp, \bpu|Mux2~50 , bpu|Mux2~50, dual_issue_processor, 1
instance = comp, \bpu|Mux2~42_RTM02373 , bpu|Mux2~42_RTM02373, dual_issue_processor, 1
instance = comp, \bpu|Mux2~42_NEW_REG2370 , bpu|Mux2~42_NEW_REG2370, dual_issue_processor, 1
instance = comp, \bpu|Mux2~43 , bpu|Mux2~43, dual_issue_processor, 1
instance = comp, \bpu|Mux2~51 , bpu|Mux2~51, dual_issue_processor, 1
instance = comp, \bpu|Mux2~69_RTM02405 , bpu|Mux2~69_RTM02405, dual_issue_processor, 1
instance = comp, \bpu|Mux2~69_NEW_REG2402 , bpu|Mux2~69_NEW_REG2402, dual_issue_processor, 1
instance = comp, \bpu|Mux2~70 , bpu|Mux2~70, dual_issue_processor, 1
instance = comp, \bpu|Mux2~64_RTM02401 , bpu|Mux2~64_RTM02401, dual_issue_processor, 1
instance = comp, \bpu|Mux2~65 , bpu|Mux2~65, dual_issue_processor, 1
instance = comp, \bpu|Mux2~66_RTM0165 , bpu|Mux2~66_RTM0165, dual_issue_processor, 1
instance = comp, \bpu|Mux2~67 , bpu|Mux2~67, dual_issue_processor, 1
instance = comp, \bpu|Mux2~68_RTM02615 , bpu|Mux2~68_RTM02615, dual_issue_processor, 1
instance = comp, \bpu|Mux2~68_NEW_REG2612 , bpu|Mux2~68_NEW_REG2612, dual_issue_processor, 1
instance = comp, \bpu|Mux2~62_RTM02397 , bpu|Mux2~62_RTM02397, dual_issue_processor, 1
instance = comp, \bpu|Mux2~63 , bpu|Mux2~63, dual_issue_processor, 1
instance = comp, \bpu|Mux2~63_NEW_REG2586 , bpu|Mux2~63_NEW_REG2586, dual_issue_processor, 1
instance = comp, \bpu|Mux2~71 , bpu|Mux2~71, dual_issue_processor, 1
instance = comp, \bpu|Mux2~56_RTM0177 , bpu|Mux2~56_RTM0177, dual_issue_processor, 1
instance = comp, \bpu|Mux2~57 , bpu|Mux2~57, dual_issue_processor, 1
instance = comp, \bpu|Mux2~54_RTM02389 , bpu|Mux2~54_RTM02389, dual_issue_processor, 1
instance = comp, \bpu|Mux2~55 , bpu|Mux2~55, dual_issue_processor, 1
instance = comp, \bpu|Mux2~58_RTM02611 , bpu|Mux2~58_RTM02611, dual_issue_processor, 1
instance = comp, \bpu|Mux2~58_NEW_REG2608 , bpu|Mux2~58_NEW_REG2608, dual_issue_processor, 1
instance = comp, \bpu|Mux2~52_RTM02385 , bpu|Mux2~52_RTM02385, dual_issue_processor, 1
instance = comp, \bpu|Mux2~53 , bpu|Mux2~53, dual_issue_processor, 1
instance = comp, \bpu|Mux2~53_NEW_REG2584 , bpu|Mux2~53_NEW_REG2584, dual_issue_processor, 1
instance = comp, \bpu|Mux2~59_RTM02393 , bpu|Mux2~59_RTM02393, dual_issue_processor, 1
instance = comp, \bpu|Mux2~59_NEW_REG2390 , bpu|Mux2~59_NEW_REG2390, dual_issue_processor, 1
instance = comp, \bpu|Mux2~60 , bpu|Mux2~60, dual_issue_processor, 1
instance = comp, \bpu|Mux2~61 , bpu|Mux2~61, dual_issue_processor, 1
instance = comp, \bpu|Mux2~72 , bpu|Mux2~72, dual_issue_processor, 1
instance = comp, \bpu|Mux2~73_RTM02567 , bpu|Mux2~73_RTM02567, dual_issue_processor, 1
instance = comp, \bpu|Mux2~73_NEW_REG2564 , bpu|Mux2~73_NEW_REG2564, dual_issue_processor, 1
instance = comp, \bpu|Mux2~74 , bpu|Mux2~74, dual_issue_processor, 1
instance = comp, \bpu|Mux2~80 , bpu|Mux2~80, dual_issue_processor, 1
instance = comp, \bpu|Mux2~81 , bpu|Mux2~81, dual_issue_processor, 1
instance = comp, \bpu|Mux2~75_RTM02409 , bpu|Mux2~75_RTM02409, dual_issue_processor, 1
instance = comp, \bpu|Mux2~75_NEW_REG2406 , bpu|Mux2~75_NEW_REG2406, dual_issue_processor, 1
instance = comp, \bpu|Mux2~76 , bpu|Mux2~76, dual_issue_processor, 1
instance = comp, \bpu|Mux2~77_RTM02413 , bpu|Mux2~77_RTM02413, dual_issue_processor, 1
instance = comp, \bpu|Mux2~77_NEW_REG2410 , bpu|Mux2~77_NEW_REG2410, dual_issue_processor, 1
instance = comp, \bpu|Mux2~78 , bpu|Mux2~78, dual_issue_processor, 1
instance = comp, \bpu|Mux2~79 , bpu|Mux2~79, dual_issue_processor, 1
instance = comp, \bpu|Mux2~82 , bpu|Mux2~82, dual_issue_processor, 1
instance = comp, \bpu|Mux2~83 , bpu|Mux2~83, dual_issue_processor, 1
instance = comp, \bpu|Mux2~84_RTM02301 , bpu|Mux2~84_RTM02301, dual_issue_processor, 1
instance = comp, \bpu|Mux2~84_NEW_REG2298 , bpu|Mux2~84_NEW_REG2298, dual_issue_processor, 1
instance = comp, \bpu|Mux2~85 , bpu|Mux2~85, dual_issue_processor, 1
instance = comp, \bpu|Mux2~88_RTM0185 , bpu|Mux2~88_RTM0185, dual_issue_processor, 1
instance = comp, \bpu|Mux2~89 , bpu|Mux2~89, dual_issue_processor, 1
instance = comp, \bpu|Mux2~89_NEW_REG2616 , bpu|Mux2~89_NEW_REG2616, dual_issue_processor, 1
instance = comp, \bpu|Mux2~86_RTM02305 , bpu|Mux2~86_RTM02305, dual_issue_processor, 1
instance = comp, \bpu|Mux2~87 , bpu|Mux2~87, dual_issue_processor, 1
instance = comp, \bpu|Mux2~87_NEW_REG2620 , bpu|Mux2~87_NEW_REG2620, dual_issue_processor, 1
instance = comp, \bpu|Mux2~90 , bpu|Mux2~90, dual_issue_processor, 1
instance = comp, \bpu|Mux2~91_RTM02513 , bpu|Mux2~91_RTM02513, dual_issue_processor, 1
instance = comp, \bpu|Mux2~91_NEW_REG2510 , bpu|Mux2~91_NEW_REG2510, dual_issue_processor, 1
instance = comp, \bpu|Mux2~92 , bpu|Mux2~92, dual_issue_processor, 1
instance = comp, \bpu|Mux2~93 , bpu|Mux2~93, dual_issue_processor, 1
instance = comp, \bpu|Mux2~115_RTM02517 , bpu|Mux2~115_RTM02517, dual_issue_processor, 1
instance = comp, \bpu|Mux2~115_NEW_REG2514 , bpu|Mux2~115_NEW_REG2514, dual_issue_processor, 1
instance = comp, \bpu|Mux2~116 , bpu|Mux2~116, dual_issue_processor, 1
instance = comp, \bpu|Mux2~122 , bpu|Mux2~122, dual_issue_processor, 1
instance = comp, \bpu|Mux2~123 , bpu|Mux2~123, dual_issue_processor, 1
instance = comp, \bpu|Mux2~119_RTM02321 , bpu|Mux2~119_RTM02321, dual_issue_processor, 1
instance = comp, \bpu|Mux2~119_NEW_REG2318 , bpu|Mux2~119_NEW_REG2318, dual_issue_processor, 1
instance = comp, \bpu|Mux2~120 , bpu|Mux2~120, dual_issue_processor, 1
instance = comp, \bpu|Mux2~117_RTM02317 , bpu|Mux2~117_RTM02317, dual_issue_processor, 1
instance = comp, \bpu|Mux2~117_NEW_REG2314 , bpu|Mux2~117_NEW_REG2314, dual_issue_processor, 1
instance = comp, \bpu|Mux2~118 , bpu|Mux2~118, dual_issue_processor, 1
instance = comp, \bpu|Mux2~121 , bpu|Mux2~121, dual_issue_processor, 1
instance = comp, \bpu|Mux2~124 , bpu|Mux2~124, dual_issue_processor, 1
instance = comp, \bpu|Mux2~101_RTM02313 , bpu|Mux2~101_RTM02313, dual_issue_processor, 1
instance = comp, \bpu|Mux2~101_NEW_REG2310 , bpu|Mux2~101_NEW_REG2310, dual_issue_processor, 1
instance = comp, \bpu|Mux2~102 , bpu|Mux2~102, dual_issue_processor, 1
instance = comp, \bpu|Mux2~94_RTM02309 , bpu|Mux2~94_RTM02309, dual_issue_processor, 1
instance = comp, \bpu|Mux2~95 , bpu|Mux2~95, dual_issue_processor, 1
instance = comp, \bpu|Mux2~95_NEW_REG2534 , bpu|Mux2~95_NEW_REG2534, dual_issue_processor, 1
instance = comp, \bpu|Mux2~96_RTM0193 , bpu|Mux2~96_RTM0193, dual_issue_processor, 1
instance = comp, \bpu|Mux2~97 , bpu|Mux2~97, dual_issue_processor, 1
instance = comp, \bpu|Mux2~97_NEW_REG2472 , bpu|Mux2~97_NEW_REG2472, dual_issue_processor, 1
instance = comp, \bpu|Mux2~98_RTM0173 , bpu|Mux2~98_RTM0173, dual_issue_processor, 1
instance = comp, \bpu|Mux2~99 , bpu|Mux2~99, dual_issue_processor, 1
instance = comp, \bpu|Mux2~99_NEW_REG2468 , bpu|Mux2~99_NEW_REG2468, dual_issue_processor, 1
instance = comp, \bpu|Mux2~100 , bpu|Mux2~100, dual_issue_processor, 1
instance = comp, \bpu|Mux2~103 , bpu|Mux2~103, dual_issue_processor, 1
instance = comp, \bpu|Mux2~104_RTM0205 , bpu|Mux2~104_RTM0205, dual_issue_processor, 1
instance = comp, \bpu|Mux2~105 , bpu|Mux2~105, dual_issue_processor, 1
instance = comp, \bpu|Mux2~105_NEW_REG2618 , bpu|Mux2~105_NEW_REG2618, dual_issue_processor, 1
instance = comp, \bpu|Mux2~111_RTM02273 , bpu|Mux2~111_RTM02273, dual_issue_processor, 1
instance = comp, \bpu|Mux2~111_NEW_REG2270 , bpu|Mux2~111_NEW_REG2270, dual_issue_processor, 1
instance = comp, \bpu|Mux2~112 , bpu|Mux2~112, dual_issue_processor, 1
instance = comp, \bpu|Mux2~108_RTM0169 , bpu|Mux2~108_RTM0169, dual_issue_processor, 1
instance = comp, \bpu|Mux2~109 , bpu|Mux2~109, dual_issue_processor, 1
instance = comp, \bpu|Mux2~109_NEW_REG2466 , bpu|Mux2~109_NEW_REG2466, dual_issue_processor, 1
instance = comp, \bpu|Mux2~106_RTM0189 , bpu|Mux2~106_RTM0189, dual_issue_processor, 1
instance = comp, \bpu|Mux2~107 , bpu|Mux2~107, dual_issue_processor, 1
instance = comp, \bpu|Mux2~107_NEW_REG2470 , bpu|Mux2~107_NEW_REG2470, dual_issue_processor, 1
instance = comp, \bpu|Mux2~110 , bpu|Mux2~110, dual_issue_processor, 1
instance = comp, \bpu|Mux2~113 , bpu|Mux2~113, dual_issue_processor, 1
instance = comp, \bpu|Mux2~114 , bpu|Mux2~114, dual_issue_processor, 1
instance = comp, \bpu|Mux2~125 , bpu|Mux2~125, dual_issue_processor, 1
instance = comp, \bpu|Mux2~126 , bpu|Mux2~126, dual_issue_processor, 1
instance = comp, \bpu|Mux2~134 , bpu|Mux2~134, dual_issue_processor, 1
instance = comp, \bpu|Mux2~135 , bpu|Mux2~135, dual_issue_processor, 1
instance = comp, \bpu|Mux2~127 , bpu|Mux2~127, dual_issue_processor, 1
instance = comp, \bpu|Mux2~128 , bpu|Mux2~128, dual_issue_processor, 1
instance = comp, \bpu|Mux2~129_RTM02521 , bpu|Mux2~129_RTM02521, dual_issue_processor, 1
instance = comp, \bpu|Mux2~129_NEW_REG2518 , bpu|Mux2~129_NEW_REG2518, dual_issue_processor, 1
instance = comp, \bpu|Mux2~130 , bpu|Mux2~130, dual_issue_processor, 1
instance = comp, \bpu|Mux2~131_RTM02525 , bpu|Mux2~131_RTM02525, dual_issue_processor, 1
instance = comp, \bpu|Mux2~131_NEW_REG2522 , bpu|Mux2~131_NEW_REG2522, dual_issue_processor, 1
instance = comp, \bpu|Mux2~132 , bpu|Mux2~132, dual_issue_processor, 1
instance = comp, \bpu|Mux2~133 , bpu|Mux2~133, dual_issue_processor, 1
instance = comp, \bpu|Mux2~136 , bpu|Mux2~136, dual_issue_processor, 1
instance = comp, \bpu|Mux2~144 , bpu|Mux2~144, dual_issue_processor, 1
instance = comp, \bpu|Mux2~145 , bpu|Mux2~145, dual_issue_processor, 1
instance = comp, \bpu|Mux2~137_RTM02529 , bpu|Mux2~137_RTM02529, dual_issue_processor, 1
instance = comp, \bpu|Mux2~137_NEW_REG2526 , bpu|Mux2~137_NEW_REG2526, dual_issue_processor, 1
instance = comp, \bpu|Mux2~138 , bpu|Mux2~138, dual_issue_processor, 1
instance = comp, \bpu|Mux2~139_RTM02325 , bpu|Mux2~139_RTM02325, dual_issue_processor, 1
instance = comp, \bpu|Mux2~139_NEW_REG2322 , bpu|Mux2~139_NEW_REG2322, dual_issue_processor, 1
instance = comp, \bpu|Mux2~140 , bpu|Mux2~140, dual_issue_processor, 1
instance = comp, \bpu|Mux2~141_RTM02329 , bpu|Mux2~141_RTM02329, dual_issue_processor, 1
instance = comp, \bpu|Mux2~141_NEW_REG2326 , bpu|Mux2~141_NEW_REG2326, dual_issue_processor, 1
instance = comp, \bpu|Mux2~142 , bpu|Mux2~142, dual_issue_processor, 1
instance = comp, \bpu|Mux2~143 , bpu|Mux2~143, dual_issue_processor, 1
instance = comp, \bpu|Mux2~146 , bpu|Mux2~146, dual_issue_processor, 1
instance = comp, \bpu|Mux2~147_RTM02533 , bpu|Mux2~147_RTM02533, dual_issue_processor, 1
instance = comp, \bpu|Mux2~147_NEW_REG2530 , bpu|Mux2~147_NEW_REG2530, dual_issue_processor, 1
instance = comp, \bpu|Mux2~148 , bpu|Mux2~148, dual_issue_processor, 1
instance = comp, \bpu|Mux2~154 , bpu|Mux2~154, dual_issue_processor, 1
instance = comp, \bpu|Mux2~155 , bpu|Mux2~155, dual_issue_processor, 1
instance = comp, \bpu|Mux2~151_RTM02337 , bpu|Mux2~151_RTM02337, dual_issue_processor, 1
instance = comp, \bpu|Mux2~151_NEW_REG2334 , bpu|Mux2~151_NEW_REG2334, dual_issue_processor, 1
instance = comp, \bpu|Mux2~152 , bpu|Mux2~152, dual_issue_processor, 1
instance = comp, \bpu|Mux2~149_RTM02333 , bpu|Mux2~149_RTM02333, dual_issue_processor, 1
instance = comp, \bpu|Mux2~149_NEW_REG2330 , bpu|Mux2~149_NEW_REG2330, dual_issue_processor, 1
instance = comp, \bpu|Mux2~150 , bpu|Mux2~150, dual_issue_processor, 1
instance = comp, \bpu|Mux2~153 , bpu|Mux2~153, dual_issue_processor, 1
instance = comp, \bpu|Mux2~156 , bpu|Mux2~156, dual_issue_processor, 1
instance = comp, \bpu|Mux2~157 , bpu|Mux2~157, dual_issue_processor, 1
instance = comp, \bpu|Mux2~158 , bpu|Mux2~158, dual_issue_processor, 1
instance = comp, \bpu|Mux2~159 , bpu|Mux2~159, dual_issue_processor, 1
instance = comp, \bpu|Mux2~165 , bpu|Mux2~165, dual_issue_processor, 1
instance = comp, \bpu|Mux2~166 , bpu|Mux2~166, dual_issue_processor, 1
instance = comp, \bpu|Mux2~162 , bpu|Mux2~162, dual_issue_processor, 1
instance = comp, \bpu|Mux2~163 , bpu|Mux2~163, dual_issue_processor, 1
instance = comp, \bpu|Mux2~160 , bpu|Mux2~160, dual_issue_processor, 1
instance = comp, \bpu|Mux2~161 , bpu|Mux2~161, dual_issue_processor, 1
instance = comp, \bpu|Mux2~164 , bpu|Mux2~164, dual_issue_processor, 1
instance = comp, \bpu|Mux2~167 , bpu|Mux2~167, dual_issue_processor, 1
instance = comp, \bpu|Mux2~168 , bpu|Mux2~168, dual_issue_processor, 1
instance = comp, \bpu|Mux2~169 , bpu|Mux2~169, dual_issue_processor, 1
instance = comp, \always4~3 , always4~3, dual_issue_processor, 1
instance = comp, \next_addr~30 , next_addr~30, dual_issue_processor, 1
instance = comp, \next_addr~6 , next_addr~6, dual_issue_processor, 1
instance = comp, \next_addr~7 , next_addr~7, dual_issue_processor, 1
instance = comp, \Add6~80 , Add6~80, dual_issue_processor, 1
instance = comp, \CU_inst1|JUMP~0_NEW_REG144 , CU_inst1|JUMP~0_NEW_REG144, dual_issue_processor, 1
instance = comp, \CU_inst1|JUMP~1 , CU_inst1|JUMP~1, dual_issue_processor, 1
instance = comp, \next_addr~32 , next_addr~32, dual_issue_processor, 1
instance = comp, \next_addr~3 , next_addr~3, dual_issue_processor, 1
instance = comp, \next_addr~33 , next_addr~33, dual_issue_processor, 1
instance = comp, \Add6~81 , Add6~81, dual_issue_processor, 1
instance = comp, \Add6~82 , Add6~82, dual_issue_processor, 1
instance = comp, \Add6~83 , Add6~83, dual_issue_processor, 1
instance = comp, \Add6~88 , Add6~88, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~8 , FETCH_DECODE1_PIPE|inst2_Decode~8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[18] , FETCH_DECODE1_PIPE|inst2_Decode[18], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~2 , ID_EX_INST2_PIPE|Rt_EX_inst2~2, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux2~0 , regDstEMux_inst2|Mux2~0, dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux2~0_NEW_REG2628 , regDstEMux_inst2|Mux2~0_NEW_REG2628, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~1 , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem~1, dual_issue_processor, 1
instance = comp, \FU|always0~0_RTM0133 , FU|always0~0_RTM0133, dual_issue_processor, 1
instance = comp, \FU|always0~3 , FU|always0~3, dual_issue_processor, 1
instance = comp, \FU|always0~1_RTM0107 , FU|always0~1_RTM0107, dual_issue_processor, 1
instance = comp, \FU|always0~4 , FU|always0~4, dual_issue_processor, 1
instance = comp, \FU|always0~4_NEW_REG2268 , FU|always0~4_NEW_REG2268, dual_issue_processor, 1
instance = comp, \FU|always0~8_OTERM2265feeder , FU|always0~8_OTERM2265feeder, dual_issue_processor, 1
instance = comp, \FU|always0~8_NEW_REG2264 , FU|always0~8_NEW_REG2264, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~7 , FU|forwardA_inst2[2]~7, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux14~2_RESYN2734 , Forward_A_inst2|Mux14~2_RESYN2734, dual_issue_processor, 1
instance = comp, \RF|Mux78~17 , RF|Mux78~17, dual_issue_processor, 1
instance = comp, \RF|Mux78~18 , RF|Mux78~18, dual_issue_processor, 1
instance = comp, \RF|Mux78~14 , RF|Mux78~14, dual_issue_processor, 1
instance = comp, \RF|Mux78~15 , RF|Mux78~15, dual_issue_processor, 1
instance = comp, \RF|Mux78~12 , RF|Mux78~12, dual_issue_processor, 1
instance = comp, \RF|Mux78~13 , RF|Mux78~13, dual_issue_processor, 1
instance = comp, \RF|Mux78~16 , RF|Mux78~16, dual_issue_processor, 1
instance = comp, \RF|Mux78~10 , RF|Mux78~10, dual_issue_processor, 1
instance = comp, \RF|Mux78~11 , RF|Mux78~11, dual_issue_processor, 1
instance = comp, \RF|Mux78~19 , RF|Mux78~19, dual_issue_processor, 1
instance = comp, \RF|Mux78~2 , RF|Mux78~2, dual_issue_processor, 1
instance = comp, \RF|Mux78~3 , RF|Mux78~3, dual_issue_processor, 1
instance = comp, \RF|Mux78~4 , RF|Mux78~4, dual_issue_processor, 1
instance = comp, \RF|Mux78~5 , RF|Mux78~5, dual_issue_processor, 1
instance = comp, \RF|Mux78~6 , RF|Mux78~6, dual_issue_processor, 1
instance = comp, \RF|Mux78~0 , RF|Mux78~0, dual_issue_processor, 1
instance = comp, \RF|Mux78~1 , RF|Mux78~1, dual_issue_processor, 1
instance = comp, \RF|Mux78~7 , RF|Mux78~7, dual_issue_processor, 1
instance = comp, \RF|Mux78~8 , RF|Mux78~8, dual_issue_processor, 1
instance = comp, \RF|Mux78~9 , RF|Mux78~9, dual_issue_processor, 1
instance = comp, \RF|Mux78~20 , RF|Mux78~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[17] , ID_EX_INST2_PIPE|readData1_EX_inst2[17], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux14~2_RESYN2736 , Forward_A_inst2|Mux14~2_RESYN2736, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux14~2_RESYN2738 , Forward_A_inst2|Mux14~2_RESYN2738, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux14~2 , Forward_A_inst2|Mux14~2, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~11 , branch_unit_inst2|Equal0~11, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~13 , branch_unit_inst2|Equal0~13, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~14 , branch_unit_inst2|Equal0~14, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~12 , branch_unit_inst2|Equal0~12, dual_issue_processor, 1
instance = comp, \branch_unit_inst2|Equal0~15 , branch_unit_inst2|Equal0~15, dual_issue_processor, 1
instance = comp, \XnorBranch_2|out~0_RESYN2782 , XnorBranch_2|out~0_RESYN2782, dual_issue_processor, 1
instance = comp, \XnorBranch_2|out~0 , XnorBranch_2|out~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~6 , FETCH_DECODE1_PIPE|pcBranchD_inst2~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[6] , FETCH_DECODE1_PIPE|pcBranchD_inst2[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~6 , ID_EX_INST2_PIPE|pcBranch_EX~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[6] , ID_EX_INST2_PIPE|pcBranch_EX[6], dual_issue_processor, 1
instance = comp, \Add6~78 , Add6~78, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~6 , FETCH_DECODE1_PIPE|pcBranchD~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[6] , FETCH_DECODE1_PIPE|pcBranchD[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~6 , ID_EX_INST1_PIPE|pcBranch_EX~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[6] , ID_EX_INST1_PIPE|pcBranch_EX[6], dual_issue_processor, 1
instance = comp, \Add6~75 , Add6~75, dual_issue_processor, 1
instance = comp, \Add6~71 , Add6~71, dual_issue_processor, 1
instance = comp, \Add6~91 , Add6~91, dual_issue_processor, 1
instance = comp, \next_addr~29 , next_addr~29, dual_issue_processor, 1
instance = comp, \Add6~72 , Add6~72, dual_issue_processor, 1
instance = comp, \next_addr~27 , next_addr~27, dual_issue_processor, 1
instance = comp, \next_addr~28 , next_addr~28, dual_issue_processor, 1
instance = comp, \Add6~73 , Add6~73, dual_issue_processor, 1
instance = comp, \Add6~74 , Add6~74, dual_issue_processor, 1
instance = comp, \Add6~79 , Add6~79, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~5 , FETCH_DECODE1_PIPE|pcBranchD_inst2~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[5] , FETCH_DECODE1_PIPE|pcBranchD_inst2[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~5 , FETCH_DECODE1_PIPE|pcBranchD~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[5] , FETCH_DECODE1_PIPE|pcBranchD[5], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~5 , ID_EX_INST1_PIPE|pcBranch_EX~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[5] , ID_EX_INST1_PIPE|pcBranch_EX[5], dual_issue_processor, 1
instance = comp, \Add6~66 , Add6~66, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~5 , ID_EX_INST2_PIPE|pcBranch_EX~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[5] , ID_EX_INST2_PIPE|pcBranch_EX[5], dual_issue_processor, 1
instance = comp, \Add6~69 , Add6~69, dual_issue_processor, 1
instance = comp, \Add6~62 , Add6~62, dual_issue_processor, 1
instance = comp, \next_addr~22 , next_addr~22, dual_issue_processor, 1
instance = comp, \next_addr~24 , next_addr~24, dual_issue_processor, 1
instance = comp, \next_addr~25 , next_addr~25, dual_issue_processor, 1
instance = comp, \Add6~63 , Add6~63, dual_issue_processor, 1
instance = comp, \Add6~64 , Add6~64, dual_issue_processor, 1
instance = comp, \Add6~65 , Add6~65, dual_issue_processor, 1
instance = comp, \Add6~70 , Add6~70, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~4 , FETCH_DECODE1_PIPE|pcBranchD_inst2~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[4] , FETCH_DECODE1_PIPE|pcBranchD_inst2[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~4 , FETCH_DECODE1_PIPE|pcBranchD~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[4] , FETCH_DECODE1_PIPE|pcBranchD[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~4 , ID_EX_INST1_PIPE|pcBranch_EX~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[4] , ID_EX_INST1_PIPE|pcBranch_EX[4], dual_issue_processor, 1
instance = comp, \Add6~57 , Add6~57, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~4 , ID_EX_INST2_PIPE|pcBranch_EX~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[4] , ID_EX_INST2_PIPE|pcBranch_EX[4], dual_issue_processor, 1
instance = comp, \Add6~60 , Add6~60, dual_issue_processor, 1
instance = comp, \next_addr~19 , next_addr~19, dual_issue_processor, 1
instance = comp, \Add6~52_RESYN2800 , Add6~52_RESYN2800, dual_issue_processor, 1
instance = comp, \Add6~52 , Add6~52, dual_issue_processor, 1
instance = comp, \next_addr~21 , next_addr~21, dual_issue_processor, 1
instance = comp, \Add6~54 , Add6~54, dual_issue_processor, 1
instance = comp, \Add6~53 , Add6~53, dual_issue_processor, 1
instance = comp, \Add6~55 , Add6~55, dual_issue_processor, 1
instance = comp, \Add6~56 , Add6~56, dual_issue_processor, 1
instance = comp, \Add6~61 , Add6~61, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~9 , FETCH_DECODE1_PIPE|inst2_Decode~9, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[20] , FETCH_DECODE1_PIPE|inst2_Decode[20], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~4 , ID_EX_INST2_PIPE|Rt_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2[4] , ID_EX_INST2_PIPE|Rt_EX_inst2[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegDst_inst2_EX[0]~feeder , ID_EX_INST2_PIPE|RegDst_inst2_EX[0]~feeder, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegDst_inst2_EX[0] , ID_EX_INST2_PIPE|RegDst_inst2_EX[0], dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux0~0 , regDstEMux_inst2|Mux0~0, dual_issue_processor, 1
instance = comp, \Equal12~0 , Equal12~0, dual_issue_processor, 1
instance = comp, \outer_depend~3 , outer_depend~3, dual_issue_processor, 1
instance = comp, \outer_depend~4 , outer_depend~4, dual_issue_processor, 1
instance = comp, \outer_depend~5 , outer_depend~5, dual_issue_processor, 1
instance = comp, \outer_depend~0 , outer_depend~0, dual_issue_processor, 1
instance = comp, \outer_depend~1 , outer_depend~1, dual_issue_processor, 1
instance = comp, \outer_depend~2 , outer_depend~2, dual_issue_processor, 1
instance = comp, \outer_depend~6 , outer_depend~6, dual_issue_processor, 1
instance = comp, \outer_depend~10 , outer_depend~10, dual_issue_processor, 1
instance = comp, \outer_depend~7 , outer_depend~7, dual_issue_processor, 1
instance = comp, \outer_depend~8 , outer_depend~8, dual_issue_processor, 1
instance = comp, \outer_depend~9 , outer_depend~9, dual_issue_processor, 1
instance = comp, \outer_depend~11 , outer_depend~11, dual_issue_processor, 1
instance = comp, \outer_depend~12 , outer_depend~12, dual_issue_processor, 1
instance = comp, \outer_depend~13 , outer_depend~13, dual_issue_processor, 1
instance = comp, \outer_depend~14 , outer_depend~14, dual_issue_processor, 1
instance = comp, \outer_depend~15 , outer_depend~15, dual_issue_processor, 1
instance = comp, \outer_depend~32 , outer_depend~32, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|bit26_E_inst1~0 , ID_EX_INST1_PIPE|bit26_E_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|bit26_E_inst1 , ID_EX_INST1_PIPE|bit26_E_inst1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_1~0 , FETCH_DECODE1_PIPE|predictionD_1~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_1 , FETCH_DECODE1_PIPE|predictionD_1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|prediction_EX~0 , ID_EX_INST1_PIPE|prediction_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|prediction_EX , ID_EX_INST1_PIPE|prediction_EX, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD~3 , FETCH_DECODE1_PIPE|pcD~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD[3] , FETCH_DECODE1_PIPE|pcD[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX~3 , ID_EX_INST1_PIPE|pc_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pc_EX[3] , ID_EX_INST1_PIPE|pc_EX[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~3 , FETCH_DECODE1_PIPE|pcBranchD_inst2~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[3] , FETCH_DECODE1_PIPE|pcBranchD_inst2[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~3 , FETCH_DECODE1_PIPE|pcBranchD~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[3] , FETCH_DECODE1_PIPE|pcBranchD[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~3 , ID_EX_INST1_PIPE|pcBranch_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[3] , ID_EX_INST1_PIPE|pcBranch_EX[3], dual_issue_processor, 1
instance = comp, \Add6~47 , Add6~47, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~3 , ID_EX_INST2_PIPE|pcBranch_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[3] , ID_EX_INST2_PIPE|pcBranch_EX[3], dual_issue_processor, 1
instance = comp, \Add6~50 , Add6~50, dual_issue_processor, 1
instance = comp, \Add6~89 , Add6~89, dual_issue_processor, 1
instance = comp, \Add6~42 , Add6~42, dual_issue_processor, 1
instance = comp, \Add6~43 , Add6~43, dual_issue_processor, 1
instance = comp, \Add6~90 , Add6~90, dual_issue_processor, 1
instance = comp, \next_addr~17 , next_addr~17, dual_issue_processor, 1
instance = comp, \next_addr~18 , next_addr~18, dual_issue_processor, 1
instance = comp, \Add6~44 , Add6~44, dual_issue_processor, 1
instance = comp, \Add6~45 , Add6~45, dual_issue_processor, 1
instance = comp, \Add6~46 , Add6~46, dual_issue_processor, 1
instance = comp, \Add6~51 , Add6~51, dual_issue_processor, 1
instance = comp, \pcF_inst1[3]~2 , pcF_inst1[3]~2, dual_issue_processor, 1
instance = comp, \pcF_inst1[3] , pcF_inst1[3], dual_issue_processor, 1
instance = comp, \bpu|Mux0~31_RTM02285 , bpu|Mux0~31_RTM02285, dual_issue_processor, 1
instance = comp, \bpu|Mux0~32 , bpu|Mux0~32, dual_issue_processor, 1
instance = comp, \bpu|Mux0~32_NEW_REG2548 , bpu|Mux0~32_NEW_REG2548, dual_issue_processor, 1
instance = comp, \bpu|Mux0~38_RTM02297 , bpu|Mux0~38_RTM02297, dual_issue_processor, 1
instance = comp, \bpu|Mux0~38_NEW_REG2294 , bpu|Mux0~38_NEW_REG2294, dual_issue_processor, 1
instance = comp, \bpu|Mux0~39 , bpu|Mux0~39, dual_issue_processor, 1
instance = comp, \bpu|Mux0~33_RTM02289 , bpu|Mux0~33_RTM02289, dual_issue_processor, 1
instance = comp, \bpu|Mux0~34 , bpu|Mux0~34, dual_issue_processor, 1
instance = comp, \bpu|Mux0~34_NEW_REG2550 , bpu|Mux0~34_NEW_REG2550, dual_issue_processor, 1
instance = comp, \bpu|Mux0~35_RTM02293 , bpu|Mux0~35_RTM02293, dual_issue_processor, 1
instance = comp, \bpu|Mux0~36 , bpu|Mux0~36, dual_issue_processor, 1
instance = comp, \bpu|Mux0~36_NEW_REG2552 , bpu|Mux0~36_NEW_REG2552, dual_issue_processor, 1
instance = comp, \bpu|Mux0~37 , bpu|Mux0~37, dual_issue_processor, 1
instance = comp, \bpu|Mux0~40 , bpu|Mux0~40, dual_issue_processor, 1
instance = comp, \bpu|Mux0~17_RTM02281 , bpu|Mux0~17_RTM02281, dual_issue_processor, 1
instance = comp, \bpu|Mux0~18 , bpu|Mux0~18, dual_issue_processor, 1
instance = comp, \bpu|Mux0~18_NEW_REG2570 , bpu|Mux0~18_NEW_REG2570, dual_issue_processor, 1
instance = comp, \bpu|Mux0~10_RTM02277 , bpu|Mux0~10_RTM02277, dual_issue_processor, 1
instance = comp, \bpu|Mux0~11 , bpu|Mux0~11, dual_issue_processor, 1
instance = comp, \bpu|Mux0~11_NEW_REG2568 , bpu|Mux0~11_NEW_REG2568, dual_issue_processor, 1
instance = comp, \bpu|Mux0~14_RTM0197 , bpu|Mux0~14_RTM0197, dual_issue_processor, 1
instance = comp, \bpu|Mux0~15 , bpu|Mux0~15, dual_issue_processor, 1
instance = comp, \bpu|Mux0~15_NEW_REG2418 , bpu|Mux0~15_NEW_REG2418, dual_issue_processor, 1
instance = comp, \bpu|Mux0~12_RTM0201 , bpu|Mux0~12_RTM0201, dual_issue_processor, 1
instance = comp, \bpu|Mux0~13 , bpu|Mux0~13, dual_issue_processor, 1
instance = comp, \bpu|Mux0~13_NEW_REG2420 , bpu|Mux0~13_NEW_REG2420, dual_issue_processor, 1
instance = comp, \bpu|Mux0~16 , bpu|Mux0~16, dual_issue_processor, 1
instance = comp, \bpu|Mux0~19 , bpu|Mux0~19, dual_issue_processor, 1
instance = comp, \bpu|Mux0~20 , bpu|Mux0~20, dual_issue_processor, 1
instance = comp, \bpu|Mux0~21 , bpu|Mux0~21, dual_issue_processor, 1
instance = comp, \bpu|Mux0~27 , bpu|Mux0~27, dual_issue_processor, 1
instance = comp, \bpu|Mux0~28 , bpu|Mux0~28, dual_issue_processor, 1
instance = comp, \bpu|Mux0~22 , bpu|Mux0~22, dual_issue_processor, 1
instance = comp, \bpu|Mux0~23 , bpu|Mux0~23, dual_issue_processor, 1
instance = comp, \bpu|Mux0~24 , bpu|Mux0~24, dual_issue_processor, 1
instance = comp, \bpu|Mux0~25 , bpu|Mux0~25, dual_issue_processor, 1
instance = comp, \bpu|Mux0~26 , bpu|Mux0~26, dual_issue_processor, 1
instance = comp, \bpu|Mux0~29 , bpu|Mux0~29, dual_issue_processor, 1
instance = comp, \bpu|Mux0~30 , bpu|Mux0~30, dual_issue_processor, 1
instance = comp, \bpu|Mux0~7 , bpu|Mux0~7, dual_issue_processor, 1
instance = comp, \bpu|Mux0~8 , bpu|Mux0~8, dual_issue_processor, 1
instance = comp, \bpu|Mux0~0 , bpu|Mux0~0, dual_issue_processor, 1
instance = comp, \bpu|Mux0~1 , bpu|Mux0~1, dual_issue_processor, 1
instance = comp, \bpu|Mux0~2 , bpu|Mux0~2, dual_issue_processor, 1
instance = comp, \bpu|Mux0~3 , bpu|Mux0~3, dual_issue_processor, 1
instance = comp, \bpu|Mux0~4 , bpu|Mux0~4, dual_issue_processor, 1
instance = comp, \bpu|Mux0~5 , bpu|Mux0~5, dual_issue_processor, 1
instance = comp, \bpu|Mux0~6 , bpu|Mux0~6, dual_issue_processor, 1
instance = comp, \bpu|Mux0~9 , bpu|Mux0~9, dual_issue_processor, 1
instance = comp, \bpu|Mux0~41 , bpu|Mux0~41, dual_issue_processor, 1
instance = comp, \bpu|Mux0~137_RTM02425 , bpu|Mux0~137_RTM02425, dual_issue_processor, 1
instance = comp, \bpu|Mux0~138 , bpu|Mux0~138, dual_issue_processor, 1
instance = comp, \bpu|Mux0~138_NEW_REG2588 , bpu|Mux0~138_NEW_REG2588, dual_issue_processor, 1
instance = comp, \bpu|Mux0~144_RTM02437 , bpu|Mux0~144_RTM02437, dual_issue_processor, 1
instance = comp, \bpu|Mux0~145 , bpu|Mux0~145, dual_issue_processor, 1
instance = comp, \bpu|Mux0~145_NEW_REG2590 , bpu|Mux0~145_NEW_REG2590, dual_issue_processor, 1
instance = comp, \bpu|Mux0~141_RTM02433 , bpu|Mux0~141_RTM02433, dual_issue_processor, 1
instance = comp, \bpu|Mux0~142 , bpu|Mux0~142, dual_issue_processor, 1
instance = comp, \bpu|Mux0~142_NEW_REG2638 , bpu|Mux0~142_NEW_REG2638, dual_issue_processor, 1
instance = comp, \bpu|Mux0~139_RTM02429 , bpu|Mux0~139_RTM02429, dual_issue_processor, 1
instance = comp, \bpu|Mux0~140 , bpu|Mux0~140, dual_issue_processor, 1
instance = comp, \bpu|Mux0~140_NEW_REG2640 , bpu|Mux0~140_NEW_REG2640, dual_issue_processor, 1
instance = comp, \bpu|Mux0~143 , bpu|Mux0~143, dual_issue_processor, 1
instance = comp, \bpu|Mux0~146 , bpu|Mux0~146, dual_issue_processor, 1
instance = comp, \bpu|Mux0~147_RTM02441 , bpu|Mux0~147_RTM02441, dual_issue_processor, 1
instance = comp, \bpu|Mux0~148 , bpu|Mux0~148, dual_issue_processor, 1
instance = comp, \bpu|Mux0~148_NEW_REG2592 , bpu|Mux0~148_NEW_REG2592, dual_issue_processor, 1
instance = comp, \bpu|Mux0~154_RTM02453 , bpu|Mux0~154_RTM02453, dual_issue_processor, 1
instance = comp, \bpu|Mux0~155 , bpu|Mux0~155, dual_issue_processor, 1
instance = comp, \bpu|Mux0~155_NEW_REG2594 , bpu|Mux0~155_NEW_REG2594, dual_issue_processor, 1
instance = comp, \bpu|Mux0~149_RTM02445 , bpu|Mux0~149_RTM02445, dual_issue_processor, 1
instance = comp, \bpu|Mux0~150 , bpu|Mux0~150, dual_issue_processor, 1
instance = comp, \bpu|Mux0~150_NEW_REG2636 , bpu|Mux0~150_NEW_REG2636, dual_issue_processor, 1
instance = comp, \bpu|Mux0~151_RTM02449 , bpu|Mux0~151_RTM02449, dual_issue_processor, 1
instance = comp, \bpu|Mux0~152 , bpu|Mux0~152, dual_issue_processor, 1
instance = comp, \bpu|Mux0~152_NEW_REG2642 , bpu|Mux0~152_NEW_REG2642, dual_issue_processor, 1
instance = comp, \bpu|Mux0~153 , bpu|Mux0~153, dual_issue_processor, 1
instance = comp, \bpu|Mux0~156 , bpu|Mux0~156, dual_issue_processor, 1
instance = comp, \bpu|Mux0~157 , bpu|Mux0~157, dual_issue_processor, 1
instance = comp, \bpu|Mux0~160_RTM02461 , bpu|Mux0~160_RTM02461, dual_issue_processor, 1
instance = comp, \bpu|Mux0~161 , bpu|Mux0~161, dual_issue_processor, 1
instance = comp, \bpu|Mux0~161_NEW_REG2596 , bpu|Mux0~161_NEW_REG2596, dual_issue_processor, 1
instance = comp, \bpu|Mux0~162_RTM02465 , bpu|Mux0~162_RTM02465, dual_issue_processor, 1
instance = comp, \bpu|Mux0~163 , bpu|Mux0~163, dual_issue_processor, 1
instance = comp, \bpu|Mux0~163_NEW_REG2598 , bpu|Mux0~163_NEW_REG2598, dual_issue_processor, 1
instance = comp, \bpu|Mux0~164 , bpu|Mux0~164, dual_issue_processor, 1
instance = comp, \bpu|Mux0~165_RTM02581 , bpu|Mux0~165_RTM02581, dual_issue_processor, 1
instance = comp, \bpu|Mux0~165_NEW_REG2578 , bpu|Mux0~165_NEW_REG2578, dual_issue_processor, 1
instance = comp, \bpu|Mux0~166 , bpu|Mux0~166, dual_issue_processor, 1
instance = comp, \bpu|Mux0~158_RTM02457 , bpu|Mux0~158_RTM02457, dual_issue_processor, 1
instance = comp, \bpu|Mux0~158_NEW_REG2454 , bpu|Mux0~158_NEW_REG2454, dual_issue_processor, 1
instance = comp, \bpu|Mux0~159 , bpu|Mux0~159, dual_issue_processor, 1
instance = comp, \bpu|Mux0~167 , bpu|Mux0~167, dual_issue_processor, 1
instance = comp, \bpu|Mux0~134 , bpu|Mux0~134, dual_issue_processor, 1
instance = comp, \bpu|Mux0~135 , bpu|Mux0~135, dual_issue_processor, 1
instance = comp, \bpu|Mux0~127 , bpu|Mux0~127, dual_issue_processor, 1
instance = comp, \bpu|Mux0~128 , bpu|Mux0~128, dual_issue_processor, 1
instance = comp, \bpu|Mux0~129 , bpu|Mux0~129, dual_issue_processor, 1
instance = comp, \bpu|Mux0~130 , bpu|Mux0~130, dual_issue_processor, 1
instance = comp, \bpu|Mux0~131 , bpu|Mux0~131, dual_issue_processor, 1
instance = comp, \bpu|Mux0~132 , bpu|Mux0~132, dual_issue_processor, 1
instance = comp, \bpu|Mux0~133 , bpu|Mux0~133, dual_issue_processor, 1
instance = comp, \bpu|Mux0~136 , bpu|Mux0~136, dual_issue_processor, 1
instance = comp, \bpu|Mux0~168 , bpu|Mux0~168, dual_issue_processor, 1
instance = comp, \bpu|Mux0~42 , bpu|Mux0~42, dual_issue_processor, 1
instance = comp, \bpu|Mux0~43 , bpu|Mux0~43, dual_issue_processor, 1
instance = comp, \bpu|Mux0~49 , bpu|Mux0~49, dual_issue_processor, 1
instance = comp, \bpu|Mux0~50 , bpu|Mux0~50, dual_issue_processor, 1
instance = comp, \bpu|Mux0~46 , bpu|Mux0~46, dual_issue_processor, 1
instance = comp, \bpu|Mux0~47 , bpu|Mux0~47, dual_issue_processor, 1
instance = comp, \bpu|Mux0~44 , bpu|Mux0~44, dual_issue_processor, 1
instance = comp, \bpu|Mux0~45 , bpu|Mux0~45, dual_issue_processor, 1
instance = comp, \bpu|Mux0~48 , bpu|Mux0~48, dual_issue_processor, 1
instance = comp, \bpu|Mux0~51 , bpu|Mux0~51, dual_issue_processor, 1
instance = comp, \bpu|Mux0~62 , bpu|Mux0~62, dual_issue_processor, 1
instance = comp, \bpu|Mux0~63 , bpu|Mux0~63, dual_issue_processor, 1
instance = comp, \bpu|Mux0~64 , bpu|Mux0~64, dual_issue_processor, 1
instance = comp, \bpu|Mux0~65 , bpu|Mux0~65, dual_issue_processor, 1
instance = comp, \bpu|Mux0~66 , bpu|Mux0~66, dual_issue_processor, 1
instance = comp, \bpu|Mux0~67 , bpu|Mux0~67, dual_issue_processor, 1
instance = comp, \bpu|Mux0~68 , bpu|Mux0~68, dual_issue_processor, 1
instance = comp, \bpu|Mux0~69 , bpu|Mux0~69, dual_issue_processor, 1
instance = comp, \bpu|Mux0~70 , bpu|Mux0~70, dual_issue_processor, 1
instance = comp, \bpu|Mux0~71 , bpu|Mux0~71, dual_issue_processor, 1
instance = comp, \bpu|Mux0~59 , bpu|Mux0~59, dual_issue_processor, 1
instance = comp, \bpu|Mux0~60 , bpu|Mux0~60, dual_issue_processor, 1
instance = comp, \bpu|Mux0~52 , bpu|Mux0~52, dual_issue_processor, 1
instance = comp, \bpu|Mux0~53 , bpu|Mux0~53, dual_issue_processor, 1
instance = comp, \bpu|Mux0~54 , bpu|Mux0~54, dual_issue_processor, 1
instance = comp, \bpu|Mux0~55 , bpu|Mux0~55, dual_issue_processor, 1
instance = comp, \bpu|Mux0~56 , bpu|Mux0~56, dual_issue_processor, 1
instance = comp, \bpu|Mux0~57 , bpu|Mux0~57, dual_issue_processor, 1
instance = comp, \bpu|Mux0~58 , bpu|Mux0~58, dual_issue_processor, 1
instance = comp, \bpu|Mux0~61 , bpu|Mux0~61, dual_issue_processor, 1
instance = comp, \bpu|Mux0~72 , bpu|Mux0~72, dual_issue_processor, 1
instance = comp, \bpu|Mux0~73 , bpu|Mux0~73, dual_issue_processor, 1
instance = comp, \bpu|Mux0~74 , bpu|Mux0~74, dual_issue_processor, 1
instance = comp, \bpu|Mux0~80 , bpu|Mux0~80, dual_issue_processor, 1
instance = comp, \bpu|Mux0~81 , bpu|Mux0~81, dual_issue_processor, 1
instance = comp, \bpu|Mux0~77 , bpu|Mux0~77, dual_issue_processor, 1
instance = comp, \bpu|Mux0~78 , bpu|Mux0~78, dual_issue_processor, 1
instance = comp, \bpu|Mux0~75 , bpu|Mux0~75, dual_issue_processor, 1
instance = comp, \bpu|Mux0~76 , bpu|Mux0~76, dual_issue_processor, 1
instance = comp, \bpu|Mux0~79 , bpu|Mux0~79, dual_issue_processor, 1
instance = comp, \bpu|Mux0~82 , bpu|Mux0~82, dual_issue_processor, 1
instance = comp, \bpu|Mux0~83 , bpu|Mux0~83, dual_issue_processor, 1
instance = comp, \bpu|Mux0~91 , bpu|Mux0~91, dual_issue_processor, 1
instance = comp, \bpu|Mux0~92 , bpu|Mux0~92, dual_issue_processor, 1
instance = comp, \bpu|Mux0~84 , bpu|Mux0~84, dual_issue_processor, 1
instance = comp, \bpu|Mux0~85 , bpu|Mux0~85, dual_issue_processor, 1
instance = comp, \bpu|Mux0~86 , bpu|Mux0~86, dual_issue_processor, 1
instance = comp, \bpu|Mux0~87 , bpu|Mux0~87, dual_issue_processor, 1
instance = comp, \bpu|Mux0~88 , bpu|Mux0~88, dual_issue_processor, 1
instance = comp, \bpu|Mux0~89 , bpu|Mux0~89, dual_issue_processor, 1
instance = comp, \bpu|Mux0~90 , bpu|Mux0~90, dual_issue_processor, 1
instance = comp, \bpu|Mux0~93 , bpu|Mux0~93, dual_issue_processor, 1
instance = comp, \bpu|Mux0~122 , bpu|Mux0~122, dual_issue_processor, 1
instance = comp, \bpu|Mux0~123 , bpu|Mux0~123, dual_issue_processor, 1
instance = comp, \bpu|Mux0~115 , bpu|Mux0~115, dual_issue_processor, 1
instance = comp, \bpu|Mux0~116 , bpu|Mux0~116, dual_issue_processor, 1
instance = comp, \bpu|Mux0~117 , bpu|Mux0~117, dual_issue_processor, 1
instance = comp, \bpu|Mux0~118 , bpu|Mux0~118, dual_issue_processor, 1
instance = comp, \bpu|Mux0~119 , bpu|Mux0~119, dual_issue_processor, 1
instance = comp, \bpu|Mux0~120 , bpu|Mux0~120, dual_issue_processor, 1
instance = comp, \bpu|Mux0~121 , bpu|Mux0~121, dual_issue_processor, 1
instance = comp, \bpu|Mux0~124 , bpu|Mux0~124, dual_issue_processor, 1
instance = comp, \bpu|Mux0~101 , bpu|Mux0~101, dual_issue_processor, 1
instance = comp, \bpu|Mux0~102 , bpu|Mux0~102, dual_issue_processor, 1
instance = comp, \bpu|Mux0~94 , bpu|Mux0~94, dual_issue_processor, 1
instance = comp, \bpu|Mux0~95 , bpu|Mux0~95, dual_issue_processor, 1
instance = comp, \bpu|Mux0~98 , bpu|Mux0~98, dual_issue_processor, 1
instance = comp, \bpu|Mux0~99 , bpu|Mux0~99, dual_issue_processor, 1
instance = comp, \bpu|Mux0~96 , bpu|Mux0~96, dual_issue_processor, 1
instance = comp, \bpu|Mux0~97 , bpu|Mux0~97, dual_issue_processor, 1
instance = comp, \bpu|Mux0~100 , bpu|Mux0~100, dual_issue_processor, 1
instance = comp, \bpu|Mux0~103 , bpu|Mux0~103, dual_issue_processor, 1
instance = comp, \bpu|Mux0~104 , bpu|Mux0~104, dual_issue_processor, 1
instance = comp, \bpu|Mux0~105 , bpu|Mux0~105, dual_issue_processor, 1
instance = comp, \bpu|Mux0~111 , bpu|Mux0~111, dual_issue_processor, 1
instance = comp, \bpu|Mux0~112 , bpu|Mux0~112, dual_issue_processor, 1
instance = comp, \bpu|Mux0~106 , bpu|Mux0~106, dual_issue_processor, 1
instance = comp, \bpu|Mux0~107 , bpu|Mux0~107, dual_issue_processor, 1
instance = comp, \bpu|Mux0~108 , bpu|Mux0~108, dual_issue_processor, 1
instance = comp, \bpu|Mux0~109 , bpu|Mux0~109, dual_issue_processor, 1
instance = comp, \bpu|Mux0~110 , bpu|Mux0~110, dual_issue_processor, 1
instance = comp, \bpu|Mux0~113 , bpu|Mux0~113, dual_issue_processor, 1
instance = comp, \bpu|Mux0~114 , bpu|Mux0~114, dual_issue_processor, 1
instance = comp, \bpu|Mux0~125 , bpu|Mux0~125, dual_issue_processor, 1
instance = comp, \bpu|Mux0~126 , bpu|Mux0~126, dual_issue_processor, 1
instance = comp, \bpu|Mux0~169 , bpu|Mux0~169, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_2~0 , FETCH_DECODE1_PIPE|predictionD_2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_2 , FETCH_DECODE1_PIPE|predictionD_2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|prediction_EX_2~0 , ID_EX_INST2_PIPE|prediction_EX_2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|prediction_EX_2 , ID_EX_INST2_PIPE|prediction_EX_2, dual_issue_processor, 1
instance = comp, \Add6~21 , Add6~21, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~2 , FETCH_DECODE1_PIPE|pcBranchD_inst2~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[2] , FETCH_DECODE1_PIPE|pcBranchD_inst2[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~2 , FETCH_DECODE1_PIPE|pcBranchD~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[2] , FETCH_DECODE1_PIPE|pcBranchD[2], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~2 , ID_EX_INST1_PIPE|pcBranch_EX~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[2] , ID_EX_INST1_PIPE|pcBranch_EX[2], dual_issue_processor, 1
instance = comp, \Add6~37 , Add6~37, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~2 , ID_EX_INST2_PIPE|pcBranch_EX~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[2] , ID_EX_INST2_PIPE|pcBranch_EX[2], dual_issue_processor, 1
instance = comp, \Add6~40 , Add6~40, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder0~1_NEW_REG2632 , CU_inst1|Decoder0~1_NEW_REG2632, dual_issue_processor, 1
instance = comp, \Add6~93 , Add6~93, dual_issue_processor, 1
instance = comp, \Add6~33_RESYN2672 , Add6~33_RESYN2672, dual_issue_processor, 1
instance = comp, \Add6~33 , Add6~33, dual_issue_processor, 1
instance = comp, \next_addr~15 , next_addr~15, dual_issue_processor, 1
instance = comp, \Add6~34 , Add6~34, dual_issue_processor, 1
instance = comp, \next_addr~13 , next_addr~13, dual_issue_processor, 1
instance = comp, \next_addr~14 , next_addr~14, dual_issue_processor, 1
instance = comp, \Add6~35 , Add6~35, dual_issue_processor, 1
instance = comp, \Add6~36 , Add6~36, dual_issue_processor, 1
instance = comp, \Add6~41 , Add6~41, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~11 , FETCH_DECODE1_PIPE|inst2_Decode~11, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[27] , FETCH_DECODE1_PIPE|inst2_Decode[27], dual_issue_processor, 1
instance = comp, \CU_inst2|Selector4~0_RESYN2786 , CU_inst2|Selector4~0_RESYN2786, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector4~0 , CU_inst2|Selector4~0, dual_issue_processor, 1
instance = comp, \flush_F_1~0 , flush_F_1~0, dual_issue_processor, 1
instance = comp, \flush_F_2~1 , flush_F_2~1, dual_issue_processor, 1
instance = comp, \flush_F_2~2 , flush_F_2~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2~1 , FETCH_DECODE1_PIPE|pcD_inst2~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcD_inst2[1] , FETCH_DECODE1_PIPE|pcD_inst2[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2~1 , ID_EX_INST2_PIPE|pcE_inst2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcE_inst2[1] , ID_EX_INST2_PIPE|pcE_inst2[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~1 , FETCH_DECODE1_PIPE|pcBranchD_inst2~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[1] , FETCH_DECODE1_PIPE|pcBranchD_inst2[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~1 , ID_EX_INST2_PIPE|pcBranch_EX~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[1] , ID_EX_INST2_PIPE|pcBranch_EX[1], dual_issue_processor, 1
instance = comp, \Add6~30 , Add6~30, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~1 , FETCH_DECODE1_PIPE|pcBranchD~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[1] , FETCH_DECODE1_PIPE|pcBranchD[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~1 , ID_EX_INST1_PIPE|pcBranch_EX~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[1] , ID_EX_INST1_PIPE|pcBranch_EX[1], dual_issue_processor, 1
instance = comp, \Add6~27 , Add6~27, dual_issue_processor, 1
instance = comp, \next_addr~8 , next_addr~8, dual_issue_processor, 1
instance = comp, \Add6~23 , Add6~23, dual_issue_processor, 1
instance = comp, \next_addr~10 , next_addr~10, dual_issue_processor, 1
instance = comp, \next_addr~11 , next_addr~11, dual_issue_processor, 1
instance = comp, \Add6~24 , Add6~24, dual_issue_processor, 1
instance = comp, \Add6~25 , Add6~25, dual_issue_processor, 1
instance = comp, \Add6~26 , Add6~26, dual_issue_processor, 1
instance = comp, \Add6~31 , Add6~31, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~14 , FETCH_DECODE1_PIPE|inst2_Decode~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[29] , FETCH_DECODE1_PIPE|inst2_Decode[29], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~14 , FETCH_DECODE1_PIPE|inst1_Decode~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[29] , FETCH_DECODE1_PIPE|inst1_Decode[29], dual_issue_processor, 1
instance = comp, \CU_inst1|Branch~0 , CU_inst1|Branch~0, dual_issue_processor, 1
instance = comp, \flush_D_2~0 , flush_D_2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|bit26_E_inst2~0 , ID_EX_INST2_PIPE|bit26_E_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|bit26_E_inst2 , ID_EX_INST2_PIPE|bit26_E_inst2, dual_issue_processor, 1
instance = comp, \stallFinal~2 , stallFinal~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~12 , FETCH_DECODE1_PIPE|inst2_Decode~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[26] , FETCH_DECODE1_PIPE|inst2_Decode[26], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~11 , FETCH_DECODE1_PIPE|inst1_Decode~11, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[26] , FETCH_DECODE1_PIPE|inst1_Decode[26], dual_issue_processor, 1
instance = comp, \CU_inst1|Selector4~0 , CU_inst1|Selector4~0, dual_issue_processor, 1
instance = comp, \switchy~0 , switchy~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~13 , FETCH_DECODE1_PIPE|inst2_Decode~13, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[28] , FETCH_DECODE1_PIPE|inst2_Decode[28], dual_issue_processor, 1
instance = comp, \CU_inst2|Branch~0 , CU_inst2|Branch~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Branch_inst2_EX , ID_EX_INST2_PIPE|Branch_inst2_EX, dual_issue_processor, 1
instance = comp, \flush_F_2~0 , flush_F_2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~0 , FETCH_DECODE1_PIPE|pcBranchD_inst2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[0] , FETCH_DECODE1_PIPE|pcBranchD_inst2[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~0 , FETCH_DECODE1_PIPE|pcBranchD~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[0] , FETCH_DECODE1_PIPE|pcBranchD[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~0 , ID_EX_INST1_PIPE|pcBranch_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[0] , ID_EX_INST1_PIPE|pcBranch_EX[0], dual_issue_processor, 1
instance = comp, \Add6~17 , Add6~17, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~0 , ID_EX_INST2_PIPE|pcBranch_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[0] , ID_EX_INST2_PIPE|pcBranch_EX[0], dual_issue_processor, 1
instance = comp, \Add6~20 , Add6~20, dual_issue_processor, 1
instance = comp, \Add6~22_RESYN2794 , Add6~22_RESYN2794, dual_issue_processor, 1
instance = comp, \Add6~13 , Add6~13, dual_issue_processor, 1
instance = comp, \Add6~22_RESYN2790 , Add6~22_RESYN2790, dual_issue_processor, 1
instance = comp, \next_addr~4 , next_addr~4, dual_issue_processor, 1
instance = comp, \next_addr~5 , next_addr~5, dual_issue_processor, 1
instance = comp, \Add6~22_RESYN2792 , Add6~22_RESYN2792, dual_issue_processor, 1
instance = comp, \Add6~22_RESYN2796 , Add6~22_RESYN2796, dual_issue_processor, 1
instance = comp, \Add6~22_RESYN2798 , Add6~22_RESYN2798, dual_issue_processor, 1
instance = comp, \Add6~22 , Add6~22, dual_issue_processor, 1
instance = comp, \pcPlus2F[0] , pcPlus2F[0], dual_issue_processor, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, dual_issue_processor, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, dual_issue_processor, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, dual_issue_processor, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
