[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ExplictiPorts/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<487> s<486> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<test> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<299> c<2> s<28> l<1:1> el<1:15>
n<> u<7> t<NetType_Wire> p<22> s<18> l<2:1> el<2:5>
n<1> u<8> t<IntConst> p<9> l<2:7> el<2:8>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:7> el<2:8>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:7> el<2:8>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:7> el<2:8>
n<0> u<12> t<IntConst> p<13> l<2:9> el<2:10>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:9> el<2:10>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:9> el<2:10>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:9> el<2:10>
n<> u<16> t<Constant_range> p<17> c<11> l<2:7> el<2:10>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:6> el<2:11>
n<> u<18> t<Data_type_or_implicit> p<22> c<17> s<21> l<2:6> el<2:11>
n<a> u<19> t<StringConst> p<20> l<2:12> el<2:13>
n<> u<20> t<Net_decl_assignment> p<21> c<19> l<2:12> el<2:13>
n<> u<21> t<List_of_net_decl_assignments> p<22> c<20> l<2:12> el<2:13>
n<> u<22> t<Net_declaration> p<23> c<7> l<2:1> el<2:14>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:1> el<2:14>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<2:1> el<2:14>
n<> u<25> t<Module_common_item> p<26> c<24> l<2:1> el<2:14>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<2:1> el<2:14>
n<> u<27> t<Non_port_module_item> p<28> c<26> l<2:1> el<2:14>
n<> u<28> t<Module_item> p<299> c<27> s<50> l<2:1> el<2:14>
n<> u<29> t<NetType_Wire> p<44> s<40> l<3:1> el<3:5>
n<9> u<30> t<IntConst> p<31> l<3:7> el<3:8>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:7> el<3:8>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:7> el<3:8>
n<> u<33> t<Constant_expression> p<38> c<32> s<37> l<3:7> el<3:8>
n<0> u<34> t<IntConst> p<35> l<3:9> el<3:10>
n<> u<35> t<Primary_literal> p<36> c<34> l<3:9> el<3:10>
n<> u<36> t<Constant_primary> p<37> c<35> l<3:9> el<3:10>
n<> u<37> t<Constant_expression> p<38> c<36> l<3:9> el<3:10>
n<> u<38> t<Constant_range> p<39> c<33> l<3:7> el<3:10>
n<> u<39> t<Packed_dimension> p<40> c<38> l<3:6> el<3:11>
n<> u<40> t<Data_type_or_implicit> p<44> c<39> s<43> l<3:6> el<3:11>
n<b> u<41> t<StringConst> p<42> l<3:12> el<3:13>
n<> u<42> t<Net_decl_assignment> p<43> c<41> l<3:12> el<3:13>
n<> u<43> t<List_of_net_decl_assignments> p<44> c<42> l<3:12> el<3:13>
n<> u<44> t<Net_declaration> p<45> c<29> l<3:1> el<3:14>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<3:1> el<3:14>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<3:1> el<3:14>
n<> u<47> t<Module_common_item> p<48> c<46> l<3:1> el<3:14>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<3:1> el<3:14>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<3:1> el<3:14>
n<> u<50> t<Module_item> p<299> c<49> s<72> l<3:1> el<3:14>
n<> u<51> t<NetType_Wire> p<66> s<62> l<4:1> el<4:5>
n<0> u<52> t<IntConst> p<53> l<4:7> el<4:8>
n<> u<53> t<Primary_literal> p<54> c<52> l<4:7> el<4:8>
n<> u<54> t<Constant_primary> p<55> c<53> l<4:7> el<4:8>
n<> u<55> t<Constant_expression> p<60> c<54> s<59> l<4:7> el<4:8>
n<9> u<56> t<IntConst> p<57> l<4:9> el<4:10>
n<> u<57> t<Primary_literal> p<58> c<56> l<4:9> el<4:10>
n<> u<58> t<Constant_primary> p<59> c<57> l<4:9> el<4:10>
n<> u<59> t<Constant_expression> p<60> c<58> l<4:9> el<4:10>
n<> u<60> t<Constant_range> p<61> c<55> l<4:7> el<4:10>
n<> u<61> t<Packed_dimension> p<62> c<60> l<4:6> el<4:11>
n<> u<62> t<Data_type_or_implicit> p<66> c<61> s<65> l<4:6> el<4:11>
n<d> u<63> t<StringConst> p<64> l<4:12> el<4:13>
n<> u<64> t<Net_decl_assignment> p<65> c<63> l<4:12> el<4:13>
n<> u<65> t<List_of_net_decl_assignments> p<66> c<64> l<4:12> el<4:13>
n<> u<66> t<Net_declaration> p<67> c<51> l<4:1> el<4:14>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<4:1> el<4:14>
n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<4:1> el<4:14>
n<> u<69> t<Module_common_item> p<70> c<68> l<4:1> el<4:14>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<4:1> el<4:14>
n<> u<71> t<Non_port_module_item> p<72> c<70> l<4:1> el<4:14>
n<> u<72> t<Module_item> p<299> c<71> s<89> l<4:1> el<4:14>
n<a> u<73> t<StringConst> p<86> s<85> l<5:1> el<5:2>
n<a1> u<74> t<StringConst> p<75> l<5:9> el<5:11>
n<> u<75> t<Name_of_instance> p<85> c<74> s<84> l<5:9> el<5:11>
n<a> u<76> t<StringConst> p<83> s<81> l<5:13> el<5:14>
n<c> u<77> t<StringConst> p<78> l<5:15> el<5:16>
n<> u<78> t<Primary_literal> p<79> c<77> l<5:15> el<5:16>
n<> u<79> t<Primary> p<80> c<78> l<5:15> el<5:16>
n<> u<80> t<Expression> p<83> c<79> s<82> l<5:15> el<5:16>
n<> u<81> t<OPEN_PARENS> p<83> s<80> l<5:14> el<5:15>
n<> u<82> t<CLOSE_PARENS> p<83> l<5:16> el<5:17>
n<> u<83> t<Named_port_connection> p<84> c<76> l<5:12> el<5:17>
n<> u<84> t<List_of_port_connections> p<85> c<83> l<5:12> el<5:17>
n<> u<85> t<Hierarchical_instance> p<86> c<75> l<5:9> el<5:18>
n<> u<86> t<Module_instantiation> p<87> c<73> l<5:1> el<5:19>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<5:1> el<5:19>
n<> u<88> t<Non_port_module_item> p<89> c<87> l<5:1> el<5:19>
n<> u<89> t<Module_item> p<299> c<88> s<112> l<5:1> el<5:19>
n<b> u<90> t<StringConst> p<109> s<108> l<6:1> el<6:2>
n<b1> u<91> t<StringConst> p<92> l<6:9> el<6:11>
n<> u<92> t<Name_of_instance> p<108> c<91> s<107> l<6:9> el<6:11>
n<a> u<93> t<StringConst> p<106> s<104> l<6:13> el<6:14>
n<a> u<94> t<StringConst> p<101> s<100> l<6:15> el<6:16>
n<0> u<95> t<IntConst> p<96> l<6:17> el<6:18>
n<> u<96> t<Primary_literal> p<97> c<95> l<6:17> el<6:18>
n<> u<97> t<Primary> p<98> c<96> l<6:17> el<6:18>
n<> u<98> t<Expression> p<99> c<97> l<6:17> el<6:18>
n<> u<99> t<Bit_select> p<100> c<98> l<6:16> el<6:19>
n<> u<100> t<Select> p<101> c<99> l<6:16> el<6:19>
n<> u<101> t<Complex_func_call> p<102> c<94> l<6:15> el<6:19>
n<> u<102> t<Primary> p<103> c<101> l<6:15> el<6:19>
n<> u<103> t<Expression> p<106> c<102> s<105> l<6:15> el<6:19>
n<> u<104> t<OPEN_PARENS> p<106> s<103> l<6:14> el<6:15>
n<> u<105> t<CLOSE_PARENS> p<106> l<6:19> el<6:20>
n<> u<106> t<Named_port_connection> p<107> c<93> l<6:12> el<6:20>
n<> u<107> t<List_of_port_connections> p<108> c<106> l<6:12> el<6:20>
n<> u<108> t<Hierarchical_instance> p<109> c<92> l<6:9> el<6:21>
n<> u<109> t<Module_instantiation> p<110> c<90> l<6:1> el<6:22>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<6:1> el<6:22>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<6:1> el<6:22>
n<> u<112> t<Module_item> p<299> c<111> s<136> l<6:1> el<6:22>
n<c> u<113> t<StringConst> p<133> s<132> l<7:1> el<7:2>
n<ci> u<114> t<StringConst> p<115> l<7:9> el<7:11>
n<> u<115> t<Name_of_instance> p<132> c<114> s<131> l<7:9> el<7:11>
n<a> u<116> t<StringConst> p<130> s<128> l<7:13> el<7:14>
n<a> u<117> t<StringConst> p<118> l<7:16> el<7:17>
n<> u<118> t<Primary_literal> p<119> c<117> l<7:16> el<7:17>
n<> u<119> t<Primary> p<120> c<118> l<7:16> el<7:17>
n<> u<120> t<Expression> p<125> c<119> s<124> l<7:16> el<7:17>
n<b> u<121> t<StringConst> p<122> l<7:19> el<7:20>
n<> u<122> t<Primary_literal> p<123> c<121> l<7:19> el<7:20>
n<> u<123> t<Primary> p<124> c<122> l<7:19> el<7:20>
n<> u<124> t<Expression> p<125> c<123> l<7:19> el<7:20>
n<> u<125> t<Concatenation> p<126> c<120> l<7:15> el<7:21>
n<> u<126> t<Primary> p<127> c<125> l<7:15> el<7:21>
n<> u<127> t<Expression> p<130> c<126> s<129> l<7:15> el<7:21>
n<> u<128> t<OPEN_PARENS> p<130> s<127> l<7:14> el<7:15>
n<> u<129> t<CLOSE_PARENS> p<130> l<7:21> el<7:22>
n<> u<130> t<Named_port_connection> p<131> c<116> l<7:12> el<7:22>
n<> u<131> t<List_of_port_connections> p<132> c<130> l<7:12> el<7:22>
n<> u<132> t<Hierarchical_instance> p<133> c<115> l<7:9> el<7:23>
n<> u<133> t<Module_instantiation> p<134> c<113> l<7:1> el<7:24>
n<> u<134> t<Module_or_generate_item> p<135> c<133> l<7:1> el<7:24>
n<> u<135> t<Non_port_module_item> p<136> c<134> l<7:1> el<7:24>
n<> u<136> t<Module_item> p<299> c<135> s<192> l<7:1> el<7:24>
n<d> u<137> t<StringConst> p<189> s<188> l<8:1> el<8:2>
n<d1> u<138> t<StringConst> p<139> l<8:9> el<8:11>
n<> u<139> t<Name_of_instance> p<188> c<138> s<187> l<8:9> el<8:11>
n<a> u<140> t<StringConst> p<178> s<176> l<8:13> el<8:14>
n<d> u<141> t<StringConst> p<154> s<153> l<8:16> el<8:17>
n<> u<142> t<Bit_select> p<153> s<152> l<8:17> el<8:17>
n<0> u<143> t<IntConst> p<144> l<8:18> el<8:19>
n<> u<144> t<Primary_literal> p<145> c<143> l<8:18> el<8:19>
n<> u<145> t<Constant_primary> p<146> c<144> l<8:18> el<8:19>
n<> u<146> t<Constant_expression> p<151> c<145> s<150> l<8:18> el<8:19>
n<9> u<147> t<IntConst> p<148> l<8:20> el<8:21>
n<> u<148> t<Primary_literal> p<149> c<147> l<8:20> el<8:21>
n<> u<149> t<Constant_primary> p<150> c<148> l<8:20> el<8:21>
n<> u<150> t<Constant_expression> p<151> c<149> l<8:20> el<8:21>
n<> u<151> t<Constant_range> p<152> c<146> l<8:18> el<8:21>
n<> u<152> t<Part_select_range> p<153> c<151> l<8:18> el<8:21>
n<> u<153> t<Select> p<154> c<142> l<8:17> el<8:22>
n<> u<154> t<Complex_func_call> p<155> c<141> l<8:16> el<8:22>
n<> u<155> t<Primary> p<156> c<154> l<8:16> el<8:22>
n<> u<156> t<Expression> p<173> c<155> s<172> l<8:16> el<8:22>
n<a> u<157> t<StringConst> p<170> s<169> l<8:24> el<8:25>
n<> u<158> t<Bit_select> p<169> s<168> l<8:25> el<8:25>
n<1> u<159> t<IntConst> p<160> l<8:26> el<8:27>
n<> u<160> t<Primary_literal> p<161> c<159> l<8:26> el<8:27>
n<> u<161> t<Constant_primary> p<162> c<160> l<8:26> el<8:27>
n<> u<162> t<Constant_expression> p<167> c<161> s<166> l<8:26> el<8:27>
n<0> u<163> t<IntConst> p<164> l<8:28> el<8:29>
n<> u<164> t<Primary_literal> p<165> c<163> l<8:28> el<8:29>
n<> u<165> t<Constant_primary> p<166> c<164> l<8:28> el<8:29>
n<> u<166> t<Constant_expression> p<167> c<165> l<8:28> el<8:29>
n<> u<167> t<Constant_range> p<168> c<162> l<8:26> el<8:29>
n<> u<168> t<Part_select_range> p<169> c<167> l<8:26> el<8:29>
n<> u<169> t<Select> p<170> c<158> l<8:25> el<8:30>
n<> u<170> t<Complex_func_call> p<171> c<157> l<8:24> el<8:30>
n<> u<171> t<Primary> p<172> c<170> l<8:24> el<8:30>
n<> u<172> t<Expression> p<173> c<171> l<8:24> el<8:30>
n<> u<173> t<Concatenation> p<174> c<156> l<8:15> el<8:31>
n<> u<174> t<Primary> p<175> c<173> l<8:15> el<8:31>
n<> u<175> t<Expression> p<178> c<174> s<177> l<8:15> el<8:31>
n<> u<176> t<OPEN_PARENS> p<178> s<175> l<8:14> el<8:15>
n<> u<177> t<CLOSE_PARENS> p<178> l<8:31> el<8:32>
n<> u<178> t<Named_port_connection> p<187> c<140> s<186> l<8:12> el<8:32>
n<d> u<179> t<StringConst> p<186> s<184> l<8:35> el<8:36>
n<c> u<180> t<StringConst> p<181> l<8:37> el<8:38>
n<> u<181> t<Primary_literal> p<182> c<180> l<8:37> el<8:38>
n<> u<182> t<Primary> p<183> c<181> l<8:37> el<8:38>
n<> u<183> t<Expression> p<186> c<182> s<185> l<8:37> el<8:38>
n<> u<184> t<OPEN_PARENS> p<186> s<183> l<8:36> el<8:37>
n<> u<185> t<CLOSE_PARENS> p<186> l<8:38> el<8:39>
n<> u<186> t<Named_port_connection> p<187> c<179> l<8:34> el<8:39>
n<> u<187> t<List_of_port_connections> p<188> c<178> l<8:12> el<8:39>
n<> u<188> t<Hierarchical_instance> p<189> c<139> l<8:9> el<8:40>
n<> u<189> t<Module_instantiation> p<190> c<137> l<8:1> el<8:41>
n<> u<190> t<Module_or_generate_item> p<191> c<189> l<8:1> el<8:41>
n<> u<191> t<Non_port_module_item> p<192> c<190> l<8:1> el<8:41>
n<> u<192> t<Module_item> p<299> c<191> s<206> l<8:1> el<8:41>
n<f> u<193> t<StringConst> p<203> s<202> l<9:1> el<9:2>
n<f> u<194> t<StringConst> p<195> l<9:9> el<9:10>
n<> u<195> t<Name_of_instance> p<202> c<194> s<201> l<9:9> el<9:10>
n<a> u<196> t<StringConst> p<197> l<9:11> el<9:12>
n<> u<197> t<Primary_literal> p<198> c<196> l<9:11> el<9:12>
n<> u<198> t<Primary> p<199> c<197> l<9:11> el<9:12>
n<> u<199> t<Expression> p<200> c<198> l<9:11> el<9:12>
n<> u<200> t<Ordered_port_connection> p<201> c<199> l<9:11> el<9:12>
n<> u<201> t<List_of_port_connections> p<202> c<200> l<9:11> el<9:12>
n<> u<202> t<Hierarchical_instance> p<203> c<195> l<9:9> el<9:13>
n<> u<203> t<Module_instantiation> p<204> c<193> l<9:1> el<9:14>
n<> u<204> t<Module_or_generate_item> p<205> c<203> l<9:1> el<9:14>
n<> u<205> t<Non_port_module_item> p<206> c<204> l<9:1> el<9:14>
n<> u<206> t<Module_item> p<299> c<205> s<226> l<9:1> el<9:14>
n<a> u<207> t<StringConst> p<223> s<222> l<10:1> el<10:2>
n<a3> u<208> t<StringConst> p<209> l<10:9> el<10:11>
n<> u<209> t<Name_of_instance> p<222> c<208> s<221> l<10:9> el<10:11>
n<a> u<210> t<StringConst> p<217> s<216> l<10:12> el<10:13>
n<1> u<211> t<IntConst> p<212> l<10:14> el<10:15>
n<> u<212> t<Primary_literal> p<213> c<211> l<10:14> el<10:15>
n<> u<213> t<Primary> p<214> c<212> l<10:14> el<10:15>
n<> u<214> t<Expression> p<215> c<213> l<10:14> el<10:15>
n<> u<215> t<Bit_select> p<216> c<214> l<10:13> el<10:16>
n<> u<216> t<Select> p<217> c<215> l<10:13> el<10:16>
n<> u<217> t<Complex_func_call> p<218> c<210> l<10:12> el<10:16>
n<> u<218> t<Primary> p<219> c<217> l<10:12> el<10:16>
n<> u<219> t<Expression> p<220> c<218> l<10:12> el<10:16>
n<> u<220> t<Ordered_port_connection> p<221> c<219> l<10:12> el<10:16>
n<> u<221> t<List_of_port_connections> p<222> c<220> l<10:12> el<10:16>
n<> u<222> t<Hierarchical_instance> p<223> c<209> l<10:9> el<10:17>
n<> u<223> t<Module_instantiation> p<224> c<207> l<10:1> el<10:18>
n<> u<224> t<Module_or_generate_item> p<225> c<223> l<10:1> el<10:18>
n<> u<225> t<Non_port_module_item> p<226> c<224> l<10:1> el<10:18>
n<> u<226> t<Module_item> p<299> c<225> s<249> l<10:1> el<10:18>
n<a> u<227> t<StringConst> p<246> s<245> l<11:1> el<11:2>
n<a4> u<228> t<StringConst> p<229> l<11:9> el<11:11>
n<> u<229> t<Name_of_instance> p<245> c<228> s<244> l<11:9> el<11:11>
n<a> u<230> t<StringConst> p<237> s<236> l<11:13> el<11:14>
n<1> u<231> t<IntConst> p<232> l<11:15> el<11:16>
n<> u<232> t<Primary_literal> p<233> c<231> l<11:15> el<11:16>
n<> u<233> t<Primary> p<234> c<232> l<11:15> el<11:16>
n<> u<234> t<Expression> p<235> c<233> l<11:15> el<11:16>
n<> u<235> t<Bit_select> p<236> c<234> l<11:14> el<11:17>
n<> u<236> t<Select> p<237> c<235> l<11:14> el<11:17>
n<> u<237> t<Complex_func_call> p<238> c<230> l<11:13> el<11:17>
n<> u<238> t<Primary> p<239> c<237> l<11:13> el<11:17>
n<> u<239> t<Expression> p<240> c<238> l<11:13> el<11:17>
n<> u<240> t<Concatenation> p<241> c<239> l<11:12> el<11:18>
n<> u<241> t<Primary> p<242> c<240> l<11:12> el<11:18>
n<> u<242> t<Expression> p<243> c<241> l<11:12> el<11:18>
n<> u<243> t<Ordered_port_connection> p<244> c<242> l<11:12> el<11:18>
n<> u<244> t<List_of_port_connections> p<245> c<243> l<11:12> el<11:18>
n<> u<245> t<Hierarchical_instance> p<246> c<229> l<11:9> el<11:19>
n<> u<246> t<Module_instantiation> p<247> c<227> l<11:1> el<11:20>
n<> u<247> t<Module_or_generate_item> p<248> c<246> l<11:1> el<11:20>
n<> u<248> t<Non_port_module_item> p<249> c<247> l<11:1> el<11:20>
n<> u<249> t<Module_item> p<299> c<248> s<270> l<11:1> el<11:20>
n<g> u<250> t<StringConst> p<267> s<266> l<12:1> el<12:2>
n<g> u<251> t<StringConst> p<252> l<12:9> el<12:10>
n<> u<252> t<Name_of_instance> p<266> c<251> s<265> l<12:9> el<12:10>
n<a> u<253> t<StringConst> p<254> l<12:12> el<12:13>
n<> u<254> t<Primary_literal> p<255> c<253> l<12:12> el<12:13>
n<> u<255> t<Primary> p<256> c<254> l<12:12> el<12:13>
n<> u<256> t<Expression> p<261> c<255> s<260> l<12:12> el<12:13>
n<b> u<257> t<StringConst> p<258> l<12:14> el<12:15>
n<> u<258> t<Primary_literal> p<259> c<257> l<12:14> el<12:15>
n<> u<259> t<Primary> p<260> c<258> l<12:14> el<12:15>
n<> u<260> t<Expression> p<261> c<259> l<12:14> el<12:15>
n<> u<261> t<Concatenation> p<262> c<256> l<12:11> el<12:16>
n<> u<262> t<Primary> p<263> c<261> l<12:11> el<12:16>
n<> u<263> t<Expression> p<264> c<262> l<12:11> el<12:16>
n<> u<264> t<Ordered_port_connection> p<265> c<263> l<12:11> el<12:16>
n<> u<265> t<List_of_port_connections> p<266> c<264> l<12:11> el<12:16>
n<> u<266> t<Hierarchical_instance> p<267> c<252> l<12:9> el<12:17>
n<> u<267> t<Module_instantiation> p<268> c<250> l<12:1> el<12:18>
n<> u<268> t<Module_or_generate_item> p<269> c<267> l<12:1> el<12:18>
n<> u<269> t<Non_port_module_item> p<270> c<268> l<12:1> el<12:18>
n<> u<270> t<Module_item> p<299> c<269> s<280> l<12:1> el<12:18>
n<e> u<271> t<StringConst> p<277> s<276> l<13:1> el<13:2>
n<e> u<272> t<StringConst> p<273> l<13:9> el<13:10>
n<> u<273> t<Name_of_instance> p<276> c<272> s<275> l<13:9> el<13:10>
n<> u<274> t<Ordered_port_connection> p<275> l<13:11> el<13:11>
n<> u<275> t<List_of_port_connections> p<276> c<274> l<13:11> el<13:11>
n<> u<276> t<Hierarchical_instance> p<277> c<273> l<13:9> el<13:12>
n<> u<277> t<Module_instantiation> p<278> c<271> l<13:1> el<13:13>
n<> u<278> t<Module_or_generate_item> p<279> c<277> l<13:1> el<13:13>
n<> u<279> t<Non_port_module_item> p<280> c<278> l<13:1> el<13:13>
n<> u<280> t<Module_item> p<299> c<279> s<297> l<13:1> el<13:13>
n<> u<281> t<Dollar_keyword> p<288> s<282> l<16:3> el<16:4>
n<display> u<282> t<StringConst> p<288> s<287> l<16:4> el<16:11>
n<"PASSED"> u<283> t<StringLiteral> p<284> l<16:12> el<16:20>
n<> u<284> t<Primary_literal> p<285> c<283> l<16:12> el<16:20>
n<> u<285> t<Primary> p<286> c<284> l<16:12> el<16:20>
n<> u<286> t<Expression> p<287> c<285> l<16:12> el<16:20>
n<> u<287> t<List_of_arguments> p<288> c<286> l<16:12> el<16:20>
n<> u<288> t<Subroutine_call> p<289> c<281> l<16:3> el<16:21>
n<> u<289> t<Subroutine_call_statement> p<290> c<288> l<16:3> el<16:22>
n<> u<290> t<Statement_item> p<291> c<289> l<16:3> el<16:22>
n<> u<291> t<Statement> p<292> c<290> l<16:3> el<16:22>
n<> u<292> t<Statement_or_null> p<293> c<291> l<16:3> el<16:22>
n<> u<293> t<Initial_construct> p<294> c<292> l<15:1> el<16:22>
n<> u<294> t<Module_common_item> p<295> c<293> l<15:1> el<16:22>
n<> u<295> t<Module_or_generate_item> p<296> c<294> l<15:1> el<16:22>
n<> u<296> t<Non_port_module_item> p<297> c<295> l<15:1> el<16:22>
n<> u<297> t<Module_item> p<299> c<296> s<298> l<15:1> el<16:22>
n<> u<298> t<ENDMODULE> p<299> l<17:1> el<17:10>
n<> u<299> t<Module_declaration> p<300> c<6> l<1:1> el<17:10>
n<> u<300> t<Description> p<486> c<299> s<320> l<1:1> el<17:10>
n<module> u<301> t<Module_keyword> p<310> s<302> l<20:1> el<20:7>
n<a> u<302> t<StringConst> p<310> s<309> l<20:8> el<20:9>
n<a> u<303> t<StringConst> p<306> s<305> l<20:10> el<20:11>
n<> u<304> t<Constant_bit_select> p<305> l<20:11> el<20:11>
n<> u<305> t<Constant_select> p<306> c<304> l<20:11> el<20:11>
n<> u<306> t<Port_reference> p<307> c<303> l<20:10> el<20:11>
n<> u<307> t<Port_expression> p<308> c<306> l<20:10> el<20:11>
n<> u<308> t<Port> p<309> c<307> l<20:10> el<20:11>
n<> u<309> t<List_of_ports> p<310> c<308> l<20:9> el<20:12>
n<> u<310> t<Module_nonansi_header> p<319> c<301> s<317> l<20:1> el<20:13>
n<> u<311> t<Data_type_or_implicit> p<312> l<21:7> el<21:7>
n<> u<312> t<Net_port_type> p<315> c<311> s<314> l<21:7> el<21:7>
n<a> u<313> t<StringConst> p<314> l<21:7> el<21:8>
n<> u<314> t<List_of_port_identifiers> p<315> c<313> l<21:7> el<21:8>
n<> u<315> t<Input_declaration> p<316> c<312> l<21:1> el<21:8>
n<> u<316> t<Port_declaration> p<317> c<315> l<21:1> el<21:8>
n<> u<317> t<Module_item> p<319> c<316> s<318> l<21:1> el<21:9>
n<> u<318> t<ENDMODULE> p<319> l<22:1> el<22:10>
n<> u<319> t<Module_declaration> p<320> c<310> l<20:1> el<22:10>
n<> u<320> t<Description> p<486> c<319> s<341> l<20:1> el<22:10>
n<module> u<321> t<Module_keyword> p<331> s<322> l<26:1> el<26:7>
n<b> u<322> t<StringConst> p<331> s<330> l<26:8> el<26:9>
n<a> u<323> t<StringConst> p<329> s<328> l<26:11> el<26:12>
n<b> u<324> t<StringConst> p<327> s<326> l<26:13> el<26:14>
n<> u<325> t<Constant_bit_select> p<326> l<26:14> el<26:14>
n<> u<326> t<Constant_select> p<327> c<325> l<26:14> el<26:14>
n<> u<327> t<Port_reference> p<328> c<324> l<26:13> el<26:14>
n<> u<328> t<Port_expression> p<329> c<327> l<26:13> el<26:14>
n<> u<329> t<Port> p<330> c<323> l<26:10> el<26:15>
n<> u<330> t<List_of_ports> p<331> c<329> l<26:9> el<26:16>
n<> u<331> t<Module_nonansi_header> p<340> c<321> s<338> l<26:1> el<26:17>
n<> u<332> t<Data_type_or_implicit> p<333> l<27:7> el<27:7>
n<> u<333> t<Net_port_type> p<336> c<332> s<335> l<27:7> el<27:7>
n<b> u<334> t<StringConst> p<335> l<27:7> el<27:8>
n<> u<335> t<List_of_port_identifiers> p<336> c<334> l<27:7> el<27:8>
n<> u<336> t<Input_declaration> p<337> c<333> l<27:1> el<27:8>
n<> u<337> t<Port_declaration> p<338> c<336> l<27:1> el<27:8>
n<> u<338> t<Module_item> p<340> c<337> s<339> l<27:1> el<27:9>
n<> u<339> t<ENDMODULE> p<340> l<28:1> el<28:10>
n<> u<340> t<Module_declaration> p<341> c<331> l<26:1> el<28:10>
n<> u<341> t<Description> p<486> c<340> s<373> l<26:1> el<28:10>
n<module> u<342> t<Module_keyword> p<356> s<343> l<31:1> el<31:7>
n<c> u<343> t<StringConst> p<356> s<355> l<31:8> el<31:9>
n<a> u<344> t<StringConst> p<354> s<353> l<31:11> el<31:12>
n<b> u<345> t<StringConst> p<348> s<347> l<31:14> el<31:15>
n<> u<346> t<Constant_bit_select> p<347> l<31:15> el<31:15>
n<> u<347> t<Constant_select> p<348> c<346> l<31:15> el<31:15>
n<> u<348> t<Port_reference> p<353> c<345> s<352> l<31:14> el<31:15>
n<c> u<349> t<StringConst> p<352> s<351> l<31:17> el<31:18>
n<> u<350> t<Constant_bit_select> p<351> l<31:18> el<31:18>
n<> u<351> t<Constant_select> p<352> c<350> l<31:18> el<31:18>
n<> u<352> t<Port_reference> p<353> c<349> l<31:17> el<31:18>
n<> u<353> t<Port_expression> p<354> c<348> l<31:13> el<31:19>
n<> u<354> t<Port> p<355> c<344> l<31:10> el<31:20>
n<> u<355> t<List_of_ports> p<356> c<354> l<31:9> el<31:22>
n<> u<356> t<Module_nonansi_header> p<372> c<342> s<363> l<31:1> el<31:23>
n<> u<357> t<Data_type_or_implicit> p<358> l<32:8> el<32:8>
n<> u<358> t<Net_port_type> p<361> c<357> s<360> l<32:8> el<32:8>
n<b> u<359> t<StringConst> p<360> l<32:8> el<32:9>
n<> u<360> t<List_of_port_identifiers> p<361> c<359> l<32:8> el<32:9>
n<> u<361> t<Input_declaration> p<362> c<358> l<32:1> el<32:9>
n<> u<362> t<Port_declaration> p<363> c<361> l<32:1> el<32:9>
n<> u<363> t<Module_item> p<372> c<362> s<370> l<32:1> el<32:10>
n<> u<364> t<Data_type_or_implicit> p<365> l<33:7> el<33:7>
n<> u<365> t<Net_port_type> p<368> c<364> s<367> l<33:7> el<33:7>
n<c> u<366> t<StringConst> p<367> l<33:7> el<33:8>
n<> u<367> t<List_of_port_identifiers> p<368> c<366> l<33:7> el<33:8>
n<> u<368> t<Input_declaration> p<369> c<365> l<33:1> el<33:8>
n<> u<369> t<Port_declaration> p<370> c<368> l<33:1> el<33:8>
n<> u<370> t<Module_item> p<372> c<369> s<371> l<33:1> el<33:9>
n<> u<371> t<ENDMODULE> p<372> l<34:1> el<34:10>
n<> u<372> t<Module_declaration> p<373> c<356> l<31:1> el<34:10>
n<> u<373> t<Description> p<486> c<372> s<422> l<31:1> el<34:10>
n<module> u<374> t<Module_keyword> p<394> s<375> l<38:1> el<38:7>
n<d> u<375> t<StringConst> p<394> s<393> l<38:8> el<38:9>
n<a> u<376> t<StringConst> p<386> s<385> l<38:11> el<38:12>
n<b> u<377> t<StringConst> p<380> s<379> l<38:14> el<38:15>
n<> u<378> t<Constant_bit_select> p<379> l<38:15> el<38:15>
n<> u<379> t<Constant_select> p<380> c<378> l<38:15> el<38:15>
n<> u<380> t<Port_reference> p<385> c<377> s<384> l<38:14> el<38:15>
n<c> u<381> t<StringConst> p<384> s<383> l<38:17> el<38:18>
n<> u<382> t<Constant_bit_select> p<383> l<38:18> el<38:18>
n<> u<383> t<Constant_select> p<384> c<382> l<38:18> el<38:18>
n<> u<384> t<Port_reference> p<385> c<381> l<38:17> el<38:18>
n<> u<385> t<Port_expression> p<386> c<380> l<38:13> el<38:19>
n<> u<386> t<Port> p<393> c<376> s<392> l<38:10> el<38:20>
n<d> u<387> t<StringConst> p<390> s<389> l<38:22> el<38:23>
n<> u<388> t<Constant_bit_select> p<389> l<38:23> el<38:23>
n<> u<389> t<Constant_select> p<390> c<388> l<38:23> el<38:23>
n<> u<390> t<Port_reference> p<391> c<387> l<38:22> el<38:23>
n<> u<391> t<Port_expression> p<392> c<390> l<38:22> el<38:23>
n<> u<392> t<Port> p<393> c<391> l<38:22> el<38:23>
n<> u<393> t<List_of_ports> p<394> c<386> l<38:9> el<38:24>
n<> u<394> t<Module_nonansi_header> p<421> c<374> s<411> l<38:1> el<38:25>
n<10> u<395> t<IntConst> p<396> l<39:8> el<39:10>
n<> u<396> t<Primary_literal> p<397> c<395> l<39:8> el<39:10>
n<> u<397> t<Constant_primary> p<398> c<396> l<39:8> el<39:10>
n<> u<398> t<Constant_expression> p<403> c<397> s<402> l<39:8> el<39:10>
n<0> u<399> t<IntConst> p<400> l<39:11> el<39:12>
n<> u<400> t<Primary_literal> p<401> c<399> l<39:11> el<39:12>
n<> u<401> t<Constant_primary> p<402> c<400> l<39:11> el<39:12>
n<> u<402> t<Constant_expression> p<403> c<401> l<39:11> el<39:12>
n<> u<403> t<Constant_range> p<404> c<398> l<39:8> el<39:12>
n<> u<404> t<Packed_dimension> p<405> c<403> l<39:7> el<39:13>
n<> u<405> t<Data_type_or_implicit> p<406> c<404> l<39:7> el<39:13>
n<> u<406> t<Net_port_type> p<409> c<405> s<408> l<39:7> el<39:13>
n<b> u<407> t<StringConst> p<408> l<39:14> el<39:15>
n<> u<408> t<List_of_port_identifiers> p<409> c<407> l<39:14> el<39:15>
n<> u<409> t<Input_declaration> p<410> c<406> l<39:1> el<39:15>
n<> u<410> t<Port_declaration> p<411> c<409> l<39:1> el<39:15>
n<> u<411> t<Module_item> p<421> c<410> s<419> l<39:1> el<39:16>
n<> u<412> t<Data_type_or_implicit> p<413> l<40:7> el<40:7>
n<> u<413> t<Net_port_type> p<417> c<412> s<416> l<40:7> el<40:7>
n<c> u<414> t<StringConst> p<416> s<415> l<40:7> el<40:8>
n<d> u<415> t<StringConst> p<416> l<40:10> el<40:11>
n<> u<416> t<List_of_port_identifiers> p<417> c<414> l<40:7> el<40:11>
n<> u<417> t<Input_declaration> p<418> c<413> l<40:1> el<40:11>
n<> u<418> t<Port_declaration> p<419> c<417> l<40:1> el<40:11>
n<> u<419> t<Module_item> p<421> c<418> s<420> l<40:1> el<40:12>
n<> u<420> t<ENDMODULE> p<421> l<41:1> el<41:10>
n<> u<421> t<Module_declaration> p<422> c<394> l<38:1> el<41:10>
n<> u<422> t<Description> p<486> c<421> s<430> l<38:1> el<41:10>
n<module> u<423> t<Module_keyword> p<427> s<424> l<43:1> el<43:7>
n<e> u<424> t<StringConst> p<427> s<426> l<43:8> el<43:9>
n<> u<425> t<Port> p<426> l<43:10> el<43:10>
n<> u<426> t<List_of_ports> p<427> c<425> l<43:9> el<43:11>
n<> u<427> t<Module_nonansi_header> p<429> c<423> s<428> l<43:1> el<43:12>
n<> u<428> t<ENDMODULE> p<429> l<44:1> el<44:10>
n<> u<429> t<Module_declaration> p<430> c<427> l<43:1> el<44:10>
n<> u<430> t<Description> p<486> c<429> s<455> l<43:1> el<44:10>
n<module> u<431> t<Module_keyword> p<444> s<432> l<46:1> el<46:7>
n<f> u<432> t<StringConst> p<444> s<443> l<46:8> el<46:9>
n<a> u<433> t<StringConst> p<436> s<435> l<46:11> el<46:12>
n<> u<434> t<Constant_bit_select> p<435> l<46:12> el<46:12>
n<> u<435> t<Constant_select> p<436> c<434> l<46:12> el<46:12>
n<> u<436> t<Port_reference> p<441> c<433> s<440> l<46:11> el<46:12>
n<b> u<437> t<StringConst> p<440> s<439> l<46:14> el<46:15>
n<> u<438> t<Constant_bit_select> p<439> l<46:15> el<46:15>
n<> u<439> t<Constant_select> p<440> c<438> l<46:15> el<46:15>
n<> u<440> t<Port_reference> p<441> c<437> l<46:14> el<46:15>
n<> u<441> t<Port_expression> p<442> c<436> l<46:10> el<46:16>
n<> u<442> t<Port> p<443> c<441> l<46:10> el<46:16>
n<> u<443> t<List_of_ports> p<444> c<442> l<46:9> el<46:17>
n<> u<444> t<Module_nonansi_header> p<454> c<431> s<452> l<46:1> el<46:18>
n<> u<445> t<Data_type_or_implicit> p<446> l<47:7> el<47:7>
n<> u<446> t<Net_port_type> p<450> c<445> s<449> l<47:7> el<47:7>
n<a> u<447> t<StringConst> p<449> s<448> l<47:7> el<47:8>
n<b> u<448> t<StringConst> p<449> l<47:10> el<47:11>
n<> u<449> t<List_of_port_identifiers> p<450> c<447> l<47:7> el<47:11>
n<> u<450> t<Input_declaration> p<451> c<446> l<47:1> el<47:11>
n<> u<451> t<Port_declaration> p<452> c<450> l<47:1> el<47:11>
n<> u<452> t<Module_item> p<454> c<451> s<453> l<47:1> el<47:12>
n<> u<453> t<ENDMODULE> p<454> l<48:1> el<48:10>
n<> u<454> t<Module_declaration> p<455> c<444> l<46:1> el<48:10>
n<> u<455> t<Description> p<486> c<454> s<485> l<46:1> el<48:10>
n<module> u<456> t<Module_keyword> p<465> s<457> l<49:1> el<49:7>
n<g> u<457> t<StringConst> p<465> s<464> l<49:8> el<49:9>
n<a> u<458> t<StringConst> p<461> s<460> l<49:10> el<49:11>
n<> u<459> t<Constant_bit_select> p<460> l<49:11> el<49:11>
n<> u<460> t<Constant_select> p<461> c<459> l<49:11> el<49:11>
n<> u<461> t<Port_reference> p<462> c<458> l<49:10> el<49:11>
n<> u<462> t<Port_expression> p<463> c<461> l<49:10> el<49:11>
n<> u<463> t<Port> p<464> c<462> l<49:10> el<49:11>
n<> u<464> t<List_of_ports> p<465> c<463> l<49:9> el<49:12>
n<> u<465> t<Module_nonansi_header> p<484> c<456> s<482> l<49:1> el<49:13>
n<11> u<466> t<IntConst> p<467> l<50:8> el<50:10>
n<> u<467> t<Primary_literal> p<468> c<466> l<50:8> el<50:10>
n<> u<468> t<Constant_primary> p<469> c<467> l<50:8> el<50:10>
n<> u<469> t<Constant_expression> p<474> c<468> s<473> l<50:8> el<50:10>
n<0> u<470> t<IntConst> p<471> l<50:11> el<50:12>
n<> u<471> t<Primary_literal> p<472> c<470> l<50:11> el<50:12>
n<> u<472> t<Constant_primary> p<473> c<471> l<50:11> el<50:12>
n<> u<473> t<Constant_expression> p<474> c<472> l<50:11> el<50:12>
n<> u<474> t<Constant_range> p<475> c<469> l<50:8> el<50:12>
n<> u<475> t<Packed_dimension> p<476> c<474> l<50:7> el<50:13>
n<> u<476> t<Data_type_or_implicit> p<477> c<475> l<50:7> el<50:13>
n<> u<477> t<Net_port_type> p<480> c<476> s<479> l<50:7> el<50:13>
n<a> u<478> t<StringConst> p<479> l<50:14> el<50:15>
n<> u<479> t<List_of_port_identifiers> p<480> c<478> l<50:14> el<50:15>
n<> u<480> t<Input_declaration> p<481> c<477> l<50:1> el<50:15>
n<> u<481> t<Port_declaration> p<482> c<480> l<50:1> el<50:15>
n<> u<482> t<Module_item> p<484> c<481> s<483> l<50:1> el<50:16>
n<> u<483> t<ENDMODULE> p<484> l<51:1> el<51:10>
n<> u<484> t<Module_declaration> p<485> c<465> l<49:1> el<51:10>
n<> u<485> t<Description> p<486> c<484> l<49:1> el<51:10>
n<> u<486> t<Source_text> p<487> c<300> l<1:1> el<51:10>
n<> u<487> t<Top_level_rule> c<1> l<1:1> el<67:3>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:1:1: No timescale set for "test".
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:20:1: No timescale set for "a".
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:26:1: No timescale set for "b".
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:31:1: No timescale set for "c".
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:38:1: No timescale set for "d".
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:43:1: No timescale set for "e".
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:46:1: No timescale set for "f".
[WRN:PA0205] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:49:1: No timescale set for "g".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:20:1: Compile module "work@a".
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:26:1: Compile module "work@b".
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:31:1: Compile module "work@c".
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:38:1: Compile module "work@d".
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:43:1: Compile module "work@e".
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:46:1: Compile module "work@f".
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:49:1: Compile module "work@g".
[INF:CP0303] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:1:1: Compile module "work@test".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/ExplicitPorts/dut.sv:1:1: Top level module "work@test".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 10.
[NTE:EL0511] Nb leaf instances: 9.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             6
constant                                              55
design                                                 1
initial                                                1
interface_inst                                         1
logic_net                                             37
logic_typespec                                        41
module_inst                                           27
operation                                             12
part_select                                            4
port                                                  38
range                                                 19
ref_module                                             9
ref_obj                                               47
ref_typespec                                          55
sys_func_call                                          1
unsupported_typespec                                   8
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             9
constant                                              55
design                                                 1
initial                                                2
interface_inst                                         1
logic_net                                             37
logic_typespec                                        41
module_inst                                           27
operation                                             18
part_select                                            6
port                                                  53
range                                                 19
ref_module                                             9
ref_obj                                               71
ref_typespec                                          70
sys_func_call                                          2
unsupported_typespec                                   8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ExplictiPorts/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ExplictiPorts/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ExplictiPorts/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:20:1, endln:22:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@a
  |vpiDefName:work@a
  |vpiNet:
  \_logic_net: (work@a.a), line:20:10, endln:20:11
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:20:1, endln:22:10
    |vpiName:a
    |vpiFullName:work@a.a
  |vpiPort:
  \_port: (a), line:20:10, endln:20:11
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:20:1, endln:22:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@a.a.a), line:20:10, endln:20:11
      |vpiParent:
      \_port: (a), line:20:10, endln:20:11
      |vpiName:a
      |vpiFullName:work@a.a.a
      |vpiActual:
      \_logic_net: (work@a.a), line:20:10, endln:20:11
    |vpiTypedef:
    \_ref_typespec: (work@a.a)
      |vpiParent:
      \_port: (a), line:20:10, endln:20:11
      |vpiFullName:work@a.a
      |vpiActual:
      \_logic_typespec: , line:21:7, endln:21:7
|uhdmallModules:
\_module_inst: work@b (work@b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:26:1, endln:28:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@b
  |vpiDefName:work@b
  |vpiNet:
  \_logic_net: (work@b.b), line:27:7, endln:27:8
    |vpiParent:
    \_module_inst: work@b (work@b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:26:1, endln:28:10
    |vpiName:b
    |vpiFullName:work@b.b
  |vpiNet:
  \_logic_net: (work@b.a), line:26:11, endln:26:12
    |vpiParent:
    \_module_inst: work@b (work@b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:26:1, endln:28:10
    |vpiName:a
    |vpiFullName:work@b.a
  |vpiPort:
  \_port: (a), line:26:11, endln:26:12
    |vpiParent:
    \_module_inst: work@b (work@b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:26:1, endln:28:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@b.b)
      |vpiParent:
      \_module_inst: work@b (work@b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:26:1, endln:28:10
      |vpiName:b
      |vpiFullName:work@b.b
      |vpiActual:
      \_logic_net: (work@b.b), line:27:7, endln:27:8
    |vpiTypedef:
    \_ref_typespec: (work@b.a)
      |vpiParent:
      \_port: (a), line:26:11, endln:26:12
      |vpiFullName:work@b.a
      |vpiActual:
      \_logic_typespec: , line:27:7, endln:27:7
  |vpiPort:
  \_port: (b), line:27:7, endln:27:8
    |vpiParent:
    \_module_inst: work@b (work@b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:26:1, endln:28:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@b.b.b), line:27:7, endln:27:8
      |vpiParent:
      \_port: (b), line:27:7, endln:27:8
      |vpiName:b
      |vpiFullName:work@b.b.b
      |vpiActual:
      \_logic_net: (work@b.b), line:27:7, endln:27:8
    |vpiTypedef:
    \_ref_typespec: (work@b.b)
      |vpiParent:
      \_port: (b), line:27:7, endln:27:8
      |vpiFullName:work@b.b
      |vpiActual:
      \_logic_typespec: , line:27:7, endln:27:7
|uhdmallModules:
\_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@c
  |vpiDefName:work@c
  |vpiNet:
  \_logic_net: (work@c.b), line:32:8, endln:32:9
    |vpiParent:
    \_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
    |vpiName:b
    |vpiFullName:work@c.b
  |vpiNet:
  \_logic_net: (work@c.c), line:33:7, endln:33:8
    |vpiParent:
    \_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
    |vpiName:c
    |vpiFullName:work@c.c
  |vpiNet:
  \_logic_net: (work@c.a), line:31:11, endln:31:12
    |vpiParent:
    \_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
    |vpiName:a
    |vpiFullName:work@c.a
  |vpiPort:
  \_port: (a), line:31:11, endln:31:12
    |vpiParent:
    \_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_operation: , line:31:13, endln:31:19
      |vpiParent:
      \_port: (a), line:31:11, endln:31:12
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@c.a.b), line:31:14, endln:31:15
        |vpiParent:
        \_operation: , line:31:13, endln:31:19
        |vpiName:b
        |vpiFullName:work@c.a.b
        |vpiActual:
        \_logic_net: (work@c.b), line:32:8, endln:32:9
      |vpiOperand:
      \_ref_obj: (work@c.a.c), line:31:17, endln:31:18
        |vpiParent:
        \_operation: , line:31:13, endln:31:19
        |vpiName:c
        |vpiFullName:work@c.a.c
        |vpiActual:
        \_logic_net: (work@c.c), line:33:7, endln:33:8
    |vpiTypedef:
    \_ref_typespec: (work@c.a)
      |vpiParent:
      \_port: (a), line:31:11, endln:31:12
      |vpiFullName:work@c.a
      |vpiActual:
      \_logic_typespec: , line:32:8, endln:32:8
  |vpiPort:
  \_port: (b), line:32:8, endln:32:9
    |vpiParent:
    \_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@c.b.b), line:32:8, endln:32:9
      |vpiParent:
      \_port: (b), line:32:8, endln:32:9
      |vpiName:b
      |vpiFullName:work@c.b.b
      |vpiActual:
      \_logic_net: (work@c.b), line:32:8, endln:32:9
    |vpiTypedef:
    \_ref_typespec: (work@c.b)
      |vpiParent:
      \_port: (b), line:32:8, endln:32:9
      |vpiFullName:work@c.b
      |vpiActual:
      \_logic_typespec: , line:32:8, endln:32:8
  |vpiPort:
  \_port: (c), line:33:7, endln:33:8
    |vpiParent:
    \_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@c.c.c), line:33:7, endln:33:8
      |vpiParent:
      \_port: (c), line:33:7, endln:33:8
      |vpiName:c
      |vpiFullName:work@c.c.c
      |vpiActual:
      \_logic_net: (work@c.c), line:33:7, endln:33:8
    |vpiTypedef:
    \_ref_typespec: (work@c.c)
      |vpiParent:
      \_port: (c), line:33:7, endln:33:8
      |vpiFullName:work@c.c
      |vpiActual:
      \_logic_typespec: , line:33:7, endln:33:7
|uhdmallModules:
\_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@d
  |vpiDefName:work@d
  |vpiNet:
  \_logic_net: (work@d.b), line:39:14, endln:39:15
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:b
    |vpiFullName:work@d.b
  |vpiNet:
  \_logic_net: (work@d.c), line:40:7, endln:40:8
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:c
    |vpiFullName:work@d.c
  |vpiNet:
  \_logic_net: (work@d.a), line:38:11, endln:38:12
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:a
    |vpiFullName:work@d.a
  |vpiNet:
  \_logic_net: (work@d.d), line:38:22, endln:38:23
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:d
    |vpiFullName:work@d.d
  |vpiPort:
  \_port: (a), line:38:11, endln:38:12
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_operation: , line:38:13, endln:38:19
      |vpiParent:
      \_port: (a), line:38:11, endln:38:12
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@d.a.b), line:38:14, endln:38:15
        |vpiParent:
        \_operation: , line:38:13, endln:38:19
        |vpiName:b
        |vpiFullName:work@d.a.b
        |vpiActual:
        \_logic_net: (work@d.b), line:39:14, endln:39:15
      |vpiOperand:
      \_ref_obj: (work@d.a.c), line:38:17, endln:38:18
        |vpiParent:
        \_operation: , line:38:13, endln:38:19
        |vpiName:c
        |vpiFullName:work@d.a.c
        |vpiActual:
        \_logic_net: (work@d.c), line:40:7, endln:40:8
    |vpiTypedef:
    \_ref_typespec: (work@d.a)
      |vpiParent:
      \_port: (a), line:38:11, endln:38:12
      |vpiFullName:work@d.a
      |vpiActual:
      \_logic_typespec: , line:39:7, endln:39:13
  |vpiPort:
  \_port: (d), line:38:22, endln:38:23
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@d.d.d), line:38:22, endln:38:23
      |vpiParent:
      \_port: (d), line:38:22, endln:38:23
      |vpiName:d
      |vpiFullName:work@d.d.d
      |vpiActual:
      \_logic_net: (work@d.d), line:38:22, endln:38:23
    |vpiTypedef:
    \_ref_typespec: (work@d.d)
      |vpiParent:
      \_port: (d), line:38:22, endln:38:23
      |vpiFullName:work@d.d
      |vpiActual:
      \_logic_typespec: , line:40:7, endln:40:7
  |vpiPort:
  \_port: (b), line:39:14, endln:39:15
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@d.b.b), line:39:14, endln:39:15
      |vpiParent:
      \_port: (b), line:39:14, endln:39:15
      |vpiName:b
      |vpiFullName:work@d.b.b
      |vpiActual:
      \_logic_net: (work@d.b), line:39:14, endln:39:15
    |vpiTypedef:
    \_ref_typespec: (work@d.b)
      |vpiParent:
      \_port: (b), line:39:14, endln:39:15
      |vpiFullName:work@d.b
      |vpiActual:
      \_logic_typespec: , line:39:7, endln:39:13
  |vpiPort:
  \_port: (c), line:40:7, endln:40:8
    |vpiParent:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@d.c.c), line:40:7, endln:40:8
      |vpiParent:
      \_port: (c), line:40:7, endln:40:8
      |vpiName:c
      |vpiFullName:work@d.c.c
      |vpiActual:
      \_logic_net: (work@d.c), line:40:7, endln:40:8
    |vpiTypedef:
    \_ref_typespec: (work@d.c)
      |vpiParent:
      \_port: (c), line:40:7, endln:40:8
      |vpiFullName:work@d.c
      |vpiActual:
      \_logic_typespec: , line:40:7, endln:40:7
|uhdmallModules:
\_module_inst: work@e (work@e), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:43:1, endln:44:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@e
  |vpiDefName:work@e
|uhdmallModules:
\_module_inst: work@f (work@f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:46:1, endln:48:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@f
  |vpiDefName:work@f
  |vpiNet:
  \_logic_net: (work@f.a), line:47:7, endln:47:8
    |vpiParent:
    \_module_inst: work@f (work@f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:46:1, endln:48:10
    |vpiName:a
    |vpiFullName:work@f.a
  |vpiNet:
  \_logic_net: (work@f.b), line:46:14, endln:46:15
    |vpiParent:
    \_module_inst: work@f (work@f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:46:1, endln:48:10
    |vpiName:b
    |vpiFullName:work@f.b
  |vpiPort:
  \_port: (b), line:46:14, endln:46:15
    |vpiParent:
    \_module_inst: work@f (work@f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:46:1, endln:48:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@f.b.b), line:46:14, endln:46:15
      |vpiParent:
      \_port: (b), line:46:14, endln:46:15
      |vpiName:b
      |vpiFullName:work@f.b.b
      |vpiActual:
      \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:20:1, endln:22:10
    |vpiTypedef:
    \_ref_typespec: (work@f.b)
      |vpiParent:
      \_port: (b), line:46:14, endln:46:15
      |vpiFullName:work@f.b
      |vpiActual:
      \_logic_typespec: , line:47:7, endln:47:7
  |vpiPort:
  \_port: (a), line:47:7, endln:47:8
    |vpiParent:
    \_module_inst: work@f (work@f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:46:1, endln:48:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@f.a.a), line:47:7, endln:47:8
      |vpiParent:
      \_port: (a), line:47:7, endln:47:8
      |vpiName:a
      |vpiFullName:work@f.a.a
      |vpiActual:
      \_logic_net: (work@f.a), line:47:7, endln:47:8
    |vpiTypedef:
    \_ref_typespec: (work@f.a)
      |vpiParent:
      \_port: (a), line:47:7, endln:47:8
      |vpiFullName:work@f.a
      |vpiActual:
      \_logic_typespec: , line:47:7, endln:47:7
|uhdmallModules:
\_module_inst: work@g (work@g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:49:1, endln:51:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@g
  |vpiDefName:work@g
  |vpiNet:
  \_logic_net: (work@g.a), line:49:10, endln:49:11
    |vpiParent:
    \_module_inst: work@g (work@g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:49:1, endln:51:10
    |vpiName:a
    |vpiFullName:work@g.a
  |vpiPort:
  \_port: (a), line:49:10, endln:49:11
    |vpiParent:
    \_module_inst: work@g (work@g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:49:1, endln:51:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@g.a.a), line:49:10, endln:49:11
      |vpiParent:
      \_port: (a), line:49:10, endln:49:11
      |vpiName:a
      |vpiFullName:work@g.a.a
      |vpiActual:
      \_logic_net: (work@g.a), line:49:10, endln:49:11
    |vpiTypedef:
    \_ref_typespec: (work@g.a)
      |vpiParent:
      \_port: (a), line:49:10, endln:49:11
      |vpiFullName:work@g.a
      |vpiActual:
      \_logic_typespec: , line:50:7, endln:50:13
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.a), line:2:12, endln:2:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@test.a)
      |vpiParent:
      \_logic_net: (work@test.a), line:2:12, endln:2:13
      |vpiFullName:work@test.a
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:11
    |vpiName:a
    |vpiFullName:work@test.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@test.b), line:3:12, endln:3:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@test.b)
      |vpiParent:
      \_logic_net: (work@test.b), line:3:12, endln:3:13
      |vpiFullName:work@test.b
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:11
    |vpiName:b
    |vpiFullName:work@test.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@test.d), line:4:12, endln:4:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@test.d)
      |vpiParent:
      \_logic_net: (work@test.d), line:4:12, endln:4:13
      |vpiFullName:work@test.d
      |vpiActual:
      \_logic_typespec: , line:4:1, endln:4:11
    |vpiName:d
    |vpiFullName:work@test.d
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@test.c), line:5:15, endln:5:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:c
    |vpiFullName:work@test.c
    |vpiNetType:1
  |vpiProcess:
  \_initial: , line:15:1, endln:16:22
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiStmt:
    \_sys_func_call: ($display), line:16:3, endln:16:21
      |vpiParent:
      \_initial: , line:15:1, endln:16:22
      |vpiArgument:
      \_constant: , line:16:12, endln:16:20
        |vpiParent:
        \_sys_func_call: ($display), line:16:3, endln:16:21
        |vpiDecompile:"PASSED"
        |vpiSize:48
        |STRING:PASSED
        |vpiConstType:6
      |vpiName:$display
  |vpiRefModule:
  \_ref_module: work@a (a1), line:5:9, endln:5:11
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:a1
    |vpiDefName:work@a
    |vpiActual:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:20:1, endln:22:10
    |vpiPort:
    \_port: (a), line:5:12, endln:5:17
      |vpiParent:
      \_ref_module: work@a (a1), line:5:9, endln:5:11
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (work@test.a1.a.c), line:5:15, endln:5:16
        |vpiParent:
        \_port: (a), line:5:12, endln:5:17
        |vpiName:c
        |vpiFullName:work@test.a1.a.c
        |vpiActual:
        \_logic_net: (work@test.c), line:5:15, endln:5:16
  |vpiRefModule:
  \_ref_module: work@b (b1), line:6:9, endln:6:11
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:b1
    |vpiDefName:work@b
    |vpiActual:
    \_module_inst: work@b (work@b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:26:1, endln:28:10
    |vpiPort:
    \_port: (a), line:6:12, endln:6:20
      |vpiParent:
      \_ref_module: work@b (b1), line:6:9, endln:6:11
      |vpiName:a
      |vpiHighConn:
      \_bit_select: (work@test.b1.a), line:6:17, endln:6:18
        |vpiParent:
        \_port: (a), line:6:12, endln:6:20
        |vpiName:a
        |vpiFullName:work@test.b1.a
        |vpiIndex:
        \_constant: , line:6:17, endln:6:18
          |vpiParent:
          \_bit_select: (work@test.b1.a), line:6:17, endln:6:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_ref_module: work@c (ci), line:7:9, endln:7:11
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:ci
    |vpiDefName:work@c
    |vpiActual:
    \_module_inst: work@c (work@c), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:31:1, endln:34:10
    |vpiPort:
    \_port: (a), line:7:12, endln:7:22
      |vpiParent:
      \_ref_module: work@c (ci), line:7:9, endln:7:11
      |vpiName:a
      |vpiHighConn:
      \_operation: , line:7:15, endln:7:21
        |vpiParent:
        \_port: (a), line:7:12, endln:7:22
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@test.ci.a.a), line:7:16, endln:7:17
          |vpiParent:
          \_operation: , line:7:15, endln:7:21
          |vpiName:a
          |vpiFullName:work@test.ci.a.a
          |vpiActual:
          \_logic_net: (work@test.a), line:2:12, endln:2:13
        |vpiOperand:
        \_ref_obj: (work@test.ci.a.b), line:7:19, endln:7:20
          |vpiParent:
          \_operation: , line:7:15, endln:7:21
          |vpiName:b
          |vpiFullName:work@test.ci.a.b
          |vpiActual:
          \_logic_net: (work@test.b), line:3:12, endln:3:13
  |vpiRefModule:
  \_ref_module: work@d (d1), line:8:9, endln:8:11
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:d1
    |vpiDefName:work@d
    |vpiActual:
    \_module_inst: work@d (work@d), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:38:1, endln:41:10
    |vpiPort:
    \_port: (a), line:8:12, endln:8:32
      |vpiParent:
      \_ref_module: work@d (d1), line:8:9, endln:8:11
      |vpiName:a
      |vpiHighConn:
      \_operation: , line:8:15, endln:8:31
        |vpiParent:
        \_port: (a), line:8:12, endln:8:32
        |vpiOpType:33
        |vpiOperand:
        \_part_select: d (work@test.d1.a.d), line:8:16, endln:8:22
          |vpiParent:
          \_operation: , line:8:15, endln:8:31
          |vpiName:d
          |vpiFullName:work@test.d1.a.d
          |vpiDefName:d
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:8:18, endln:8:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:20, endln:8:21
            |vpiDecompile:9
            |vpiSize:64
            |UINT:9
            |vpiConstType:9
        |vpiOperand:
        \_part_select: a (work@test.d1.a.a), line:8:24, endln:8:30
          |vpiParent:
          \_operation: , line:8:15, endln:8:31
          |vpiName:a
          |vpiFullName:work@test.d1.a.a
          |vpiDefName:a
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:8:26, endln:8:27
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:28, endln:8:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiPort:
    \_port: (d), line:8:34, endln:8:39
      |vpiParent:
      \_ref_module: work@d (d1), line:8:9, endln:8:11
      |vpiName:d
      |vpiHighConn:
      \_ref_obj: (work@test.d1.d.c), line:8:37, endln:8:38
        |vpiParent:
        \_port: (d), line:8:34, endln:8:39
        |vpiName:c
        |vpiFullName:work@test.d1.d.c
        |vpiActual:
        \_logic_net: (work@test.c), line:5:15, endln:5:16
  |vpiRefModule:
  \_ref_module: work@f (f), line:9:9, endln:9:10
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:f
    |vpiDefName:work@f
    |vpiActual:
    \_module_inst: work@f (work@f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:46:1, endln:48:10
    |vpiPort:
    \_port: , line:9:11, endln:9:12
      |vpiParent:
      \_ref_module: work@f (f), line:9:9, endln:9:10
      |vpiHighConn:
      \_ref_obj: (work@test.f.a), line:9:11, endln:9:12
        |vpiParent:
        \_port: , line:9:11, endln:9:12
        |vpiName:a
        |vpiFullName:work@test.f.a
        |vpiActual:
        \_logic_net: (work@test.a), line:2:12, endln:2:13
  |vpiRefModule:
  \_ref_module: work@a (a3), line:10:9, endln:10:11
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:a3
    |vpiDefName:work@a
    |vpiActual:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:20:1, endln:22:10
    |vpiPort:
    \_port: , line:10:12, endln:10:16
      |vpiParent:
      \_ref_module: work@a (a3), line:10:9, endln:10:11
      |vpiHighConn:
      \_bit_select: (work@test.a3.a), line:10:14, endln:10:15
        |vpiParent:
        \_port: , line:10:12, endln:10:16
        |vpiName:a
        |vpiFullName:work@test.a3.a
        |vpiIndex:
        \_constant: , line:10:14, endln:10:15
          |vpiParent:
          \_bit_select: (work@test.a3.a), line:10:14, endln:10:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
  |vpiRefModule:
  \_ref_module: work@a (a4), line:11:9, endln:11:11
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:a4
    |vpiDefName:work@a
    |vpiActual:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:20:1, endln:22:10
    |vpiPort:
    \_port: , line:11:12, endln:11:18
      |vpiParent:
      \_ref_module: work@a (a4), line:11:9, endln:11:11
      |vpiHighConn:
      \_operation: , line:11:12, endln:11:18
        |vpiParent:
        \_port: , line:11:12, endln:11:18
        |vpiOpType:33
        |vpiOperand:
        \_bit_select: (work@test.a4.a), line:11:15, endln:11:16
          |vpiParent:
          \_operation: , line:11:12, endln:11:18
          |vpiName:a
          |vpiFullName:work@test.a4.a
          |vpiIndex:
          \_constant: , line:11:15, endln:11:16
            |vpiParent:
            \_bit_select: (work@test.a4.a), line:11:15, endln:11:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
  |vpiRefModule:
  \_ref_module: work@g (g), line:12:9, endln:12:10
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:g
    |vpiDefName:work@g
    |vpiActual:
    \_module_inst: work@g (work@g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:49:1, endln:51:10
    |vpiPort:
    \_port: , line:12:11, endln:12:16
      |vpiParent:
      \_ref_module: work@g (g), line:12:9, endln:12:10
      |vpiHighConn:
      \_operation: , line:12:11, endln:12:16
        |vpiParent:
        \_port: , line:12:11, endln:12:16
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@test.g.a), line:12:12, endln:12:13
          |vpiParent:
          \_operation: , line:12:11, endln:12:16
          |vpiName:a
          |vpiFullName:work@test.g.a
          |vpiActual:
          \_logic_net: (work@test.a), line:2:12, endln:2:13
        |vpiOperand:
        \_ref_obj: (work@test.g.b), line:12:14, endln:12:15
          |vpiParent:
          \_operation: , line:12:11, endln:12:16
          |vpiName:b
          |vpiFullName:work@test.g.b
          |vpiActual:
          \_logic_net: (work@test.b), line:3:12, endln:3:13
  |vpiRefModule:
  \_ref_module: work@e (e), line:13:9, endln:13:10
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:e
    |vpiDefName:work@e
    |vpiActual:
    \_module_inst: work@e (work@e), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:43:1, endln:44:10
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
  |vpiParent:
  \_design: (work@test)
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test.a), line:2:12, endln:2:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@test.a)
      |vpiParent:
      \_logic_net: (work@test.a), line:2:12, endln:2:13
      |vpiFullName:work@test.a
      |vpiActual:
      \_logic_typespec: , line:2:1, endln:2:11
    |vpiName:a
    |vpiFullName:work@test.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@test.b), line:3:12, endln:3:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@test.b)
      |vpiParent:
      \_logic_net: (work@test.b), line:3:12, endln:3:13
      |vpiFullName:work@test.b
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:11
    |vpiName:b
    |vpiFullName:work@test.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@test.d), line:4:12, endln:4:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiTypespec:
    \_ref_typespec: (work@test.d)
      |vpiParent:
      \_logic_net: (work@test.d), line:4:12, endln:4:13
      |vpiFullName:work@test.d
      |vpiActual:
      \_logic_typespec: , line:4:1, endln:4:11
    |vpiName:d
    |vpiFullName:work@test.d
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@test.c), line:5:15, endln:5:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:c
    |vpiFullName:work@test.c
    |vpiNetType:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:15:1, endln:16:22
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiStmt:
    \_sys_func_call: ($display), line:16:3, endln:16:21
      |vpiParent:
      \_initial: , line:15:1, endln:16:22
      |vpiArgument:
      \_constant: , line:16:12, endln:16:20
      |vpiName:$display
  |vpiModule:
  \_module_inst: work@a (work@test.a1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:5:1, endln:5:19
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:a1
    |vpiFullName:work@test.a1
    |vpiDefName:work@a
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:20
    |vpiNet:
    \_logic_net: (work@test.a1.a), line:20:10, endln:20:11
      |vpiParent:
      \_module_inst: work@a (work@test.a1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:5:1, endln:5:19
      |vpiTypespec:
      \_ref_typespec: (work@test.a1.a)
        |vpiParent:
        \_logic_net: (work@test.a1.a), line:20:10, endln:20:11
        |vpiFullName:work@test.a1.a
        |vpiActual:
        \_logic_typespec: , line:21:7, endln:21:7
      |vpiName:a
      |vpiFullName:work@test.a1.a
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (a), line:20:10, endln:20:11
      |vpiParent:
      \_module_inst: work@a (work@test.a1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:5:1, endln:5:19
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@test.c), line:5:15, endln:5:16
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiName:c
        |vpiFullName:work@test.c
        |vpiActual:
        \_logic_net: (work@test.c), line:5:15, endln:5:16
      |vpiLowConn:
      \_ref_obj: (work@test.a1.a), line:5:13, endln:5:14
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiName:a
        |vpiFullName:work@test.a1.a
        |vpiActual:
        \_logic_net: (work@test.a1.a), line:20:10, endln:20:11
      |vpiTypedef:
      \_ref_typespec: (work@test.a1.a)
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiFullName:work@test.a1.a
        |vpiActual:
        \_logic_typespec: , line:21:7, endln:21:7
      |vpiInstance:
      \_module_inst: work@a (work@test.a1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:5:1, endln:5:19
  |vpiModule:
  \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:b1
    |vpiFullName:work@test.b1
    |vpiDefName:work@b
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:26
    |vpiNet:
    \_logic_net: (work@test.b1.b), line:27:7, endln:27:8
      |vpiParent:
      \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
      |vpiTypespec:
      \_ref_typespec: (work@test.b1.b)
        |vpiParent:
        \_logic_net: (work@test.b1.b), line:27:7, endln:27:8
        |vpiFullName:work@test.b1.b
        |vpiActual:
        \_logic_typespec: , line:27:7, endln:27:7
      |vpiName:b
      |vpiFullName:work@test.b1.b
    |vpiNet:
    \_logic_net: (work@test.b1.a), line:26:11, endln:26:12
      |vpiParent:
      \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
      |vpiTypespec:
      \_ref_typespec: (work@test.b1.a)
        |vpiParent:
        \_logic_net: (work@test.b1.a), line:26:11, endln:26:12
        |vpiFullName:work@test.b1.a
        |vpiActual:
        \_logic_typespec: , line:27:7, endln:27:7
      |vpiName:a
      |vpiFullName:work@test.b1.a
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (a), line:26:11, endln:26:12
      |vpiParent:
      \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_bit_select: (work@test.a), line:6:17, endln:6:18
        |vpiParent:
        \_port: (a), line:26:11, endln:26:12
        |vpiName:a
        |vpiFullName:work@test.a
        |vpiActual:
        \_logic_net: (work@test.a), line:2:12, endln:2:13
        |vpiIndex:
        \_constant: , line:6:17, endln:6:18
          |vpiParent:
          \_bit_select: (work@test.b1.a), line:6:17, endln:6:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@test.b1.b), line:6:13, endln:6:14
        |vpiParent:
        \_port: (a), line:26:11, endln:26:12
        |vpiName:b
        |vpiFullName:work@test.b1.b
        |vpiActual:
        \_logic_net: (work@test.b1.b), line:27:7, endln:27:8
      |vpiTypedef:
      \_ref_typespec: (work@test.b1.a)
        |vpiParent:
        \_port: (a), line:26:11, endln:26:12
        |vpiFullName:work@test.b1.a
        |vpiActual:
        \_logic_typespec: , line:27:7, endln:27:7
      |vpiInstance:
      \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
    |vpiPort:
    \_port: (b), line:27:7, endln:27:8
      |vpiParent:
      \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
      |vpiName:b
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.b1.b), line:27:7, endln:27:8
        |vpiParent:
        \_port: (b), line:27:7, endln:27:8
        |vpiName:b
        |vpiFullName:work@test.b1.b
        |vpiActual:
        \_logic_net: (work@test.b1.b), line:27:7, endln:27:8
      |vpiTypedef:
      \_ref_typespec: (work@test.b1.b)
        |vpiParent:
        \_port: (b), line:27:7, endln:27:8
        |vpiFullName:work@test.b1.b
        |vpiActual:
        \_logic_typespec: , line:27:7, endln:27:7
      |vpiInstance:
      \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
  |vpiModule:
  \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:ci
    |vpiFullName:work@test.ci
    |vpiDefName:work@c
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:31
    |vpiNet:
    \_logic_net: (work@test.ci.b), line:32:8, endln:32:9
      |vpiParent:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
      |vpiTypespec:
      \_ref_typespec: (work@test.ci.b)
        |vpiParent:
        \_logic_net: (work@test.ci.b), line:32:8, endln:32:9
        |vpiFullName:work@test.ci.b
        |vpiActual:
        \_logic_typespec: , line:32:8, endln:32:8
      |vpiName:b
      |vpiFullName:work@test.ci.b
    |vpiNet:
    \_logic_net: (work@test.ci.c), line:33:7, endln:33:8
      |vpiParent:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
      |vpiTypespec:
      \_ref_typespec: (work@test.ci.c)
        |vpiParent:
        \_logic_net: (work@test.ci.c), line:33:7, endln:33:8
        |vpiFullName:work@test.ci.c
        |vpiActual:
        \_logic_typespec: , line:33:7, endln:33:7
      |vpiName:c
      |vpiFullName:work@test.ci.c
    |vpiNet:
    \_logic_net: (work@test.ci.a), line:31:11, endln:31:12
      |vpiParent:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
      |vpiTypespec:
      \_ref_typespec: (work@test.ci.a)
        |vpiParent:
        \_logic_net: (work@test.ci.a), line:31:11, endln:31:12
        |vpiFullName:work@test.ci.a
        |vpiActual:
        \_logic_typespec: , line:32:8, endln:32:8
      |vpiName:a
      |vpiFullName:work@test.ci.a
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (a), line:31:11, endln:31:12
      |vpiParent:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:7:15, endln:7:21
        |vpiParent:
        \_port: (a), line:31:11, endln:31:12
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@test.ci.a.a), line:7:16, endln:7:17
          |vpiParent:
          \_operation: , line:7:15, endln:7:21
          |vpiName:a
          |vpiFullName:work@test.ci.a.a
          |vpiActual:
          \_logic_net: (work@test.a), line:2:12, endln:2:13
        |vpiOperand:
        \_ref_obj: (work@test.ci.a.b), line:7:19, endln:7:20
          |vpiParent:
          \_operation: , line:7:15, endln:7:21
          |vpiName:b
          |vpiFullName:work@test.ci.a.b
          |vpiActual:
          \_logic_net: (work@test.b), line:3:12, endln:3:13
      |vpiLowConn:
      \_operation: , line:31:13, endln:31:19
        |vpiParent:
        \_port: (a), line:31:11, endln:31:12
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@test.ci.a.b), line:31:14, endln:31:15
          |vpiParent:
          \_operation: , line:31:13, endln:31:19
          |vpiName:b
          |vpiFullName:work@test.ci.a.b
          |vpiActual:
          \_logic_net: (work@test.ci.b), line:32:8, endln:32:9
        |vpiOperand:
        \_ref_obj: (work@test.ci.a.c), line:31:17, endln:31:18
          |vpiParent:
          \_operation: , line:31:13, endln:31:19
          |vpiName:c
          |vpiFullName:work@test.ci.a.c
          |vpiActual:
          \_logic_net: (work@test.ci.c), line:33:7, endln:33:8
      |vpiTypedef:
      \_ref_typespec: (work@test.ci.a)
        |vpiParent:
        \_port: (a), line:31:11, endln:31:12
        |vpiFullName:work@test.ci.a
        |vpiActual:
        \_logic_typespec: , line:32:8, endln:32:8
      |vpiInstance:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
    |vpiPort:
    \_port: (b), line:32:8, endln:32:9
      |vpiParent:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
      |vpiName:b
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.ci.b), line:32:8, endln:32:9
        |vpiParent:
        \_port: (b), line:32:8, endln:32:9
        |vpiName:b
        |vpiFullName:work@test.ci.b
        |vpiActual:
        \_logic_net: (work@test.ci.b), line:32:8, endln:32:9
      |vpiTypedef:
      \_ref_typespec: (work@test.ci.b)
        |vpiParent:
        \_port: (b), line:32:8, endln:32:9
        |vpiFullName:work@test.ci.b
        |vpiActual:
        \_logic_typespec: , line:32:8, endln:32:8
      |vpiInstance:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
    |vpiPort:
    \_port: (c), line:33:7, endln:33:8
      |vpiParent:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
      |vpiName:c
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.ci.c), line:33:7, endln:33:8
        |vpiParent:
        \_port: (c), line:33:7, endln:33:8
        |vpiName:c
        |vpiFullName:work@test.ci.c
        |vpiActual:
        \_logic_net: (work@test.ci.c), line:33:7, endln:33:8
      |vpiTypedef:
      \_ref_typespec: (work@test.ci.c)
        |vpiParent:
        \_port: (c), line:33:7, endln:33:8
        |vpiFullName:work@test.ci.c
        |vpiActual:
        \_logic_typespec: , line:33:7, endln:33:7
      |vpiInstance:
      \_module_inst: work@c (work@test.ci), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:7:1, endln:7:24
  |vpiModule:
  \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:d1
    |vpiFullName:work@test.d1
    |vpiDefName:work@d
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:38
    |vpiNet:
    \_logic_net: (work@test.d1.b), line:39:14, endln:39:15
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiTypespec:
      \_ref_typespec: (work@test.d1.b)
        |vpiParent:
        \_logic_net: (work@test.d1.b), line:39:14, endln:39:15
        |vpiFullName:work@test.d1.b
        |vpiActual:
        \_logic_typespec: , line:39:7, endln:39:13
      |vpiName:b
      |vpiFullName:work@test.d1.b
    |vpiNet:
    \_logic_net: (work@test.d1.c), line:40:7, endln:40:8
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiTypespec:
      \_ref_typespec: (work@test.d1.c)
        |vpiParent:
        \_logic_net: (work@test.d1.c), line:40:7, endln:40:8
        |vpiFullName:work@test.d1.c
        |vpiActual:
        \_logic_typespec: , line:40:7, endln:40:7
      |vpiName:c
      |vpiFullName:work@test.d1.c
    |vpiNet:
    \_logic_net: (work@test.d1.a), line:38:11, endln:38:12
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiTypespec:
      \_ref_typespec: (work@test.d1.a)
        |vpiParent:
        \_logic_net: (work@test.d1.a), line:38:11, endln:38:12
        |vpiFullName:work@test.d1.a
        |vpiActual:
        \_logic_typespec: , line:39:7, endln:39:13
      |vpiName:a
      |vpiFullName:work@test.d1.a
    |vpiNet:
    \_logic_net: (work@test.d1.d), line:38:22, endln:38:23
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiTypespec:
      \_ref_typespec: (work@test.d1.d)
        |vpiParent:
        \_logic_net: (work@test.d1.d), line:38:22, endln:38:23
        |vpiFullName:work@test.d1.d
        |vpiActual:
        \_logic_typespec: , line:40:7, endln:40:7
      |vpiName:d
      |vpiFullName:work@test.d1.d
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (a), line:38:11, endln:38:12
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:8:15, endln:8:31
        |vpiParent:
        \_port: (a), line:38:11, endln:38:12
        |vpiOpType:33
        |vpiOperand:
        \_part_select: d (work@test.d), line:8:16, endln:8:22
          |vpiParent:
          \_operation: , line:8:15, endln:8:31
          |vpiName:d
          |vpiFullName:work@test.d
          |vpiDefName:d
          |vpiActual:
          \_logic_net: (work@test.d), line:4:12, endln:4:13
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:8:18, endln:8:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:20, endln:8:21
            |vpiDecompile:9
            |vpiSize:64
            |UINT:9
            |vpiConstType:9
        |vpiOperand:
        \_part_select: a (work@test.a), line:8:24, endln:8:30
          |vpiParent:
          \_operation: , line:8:15, endln:8:31
          |vpiName:a
          |vpiFullName:work@test.a
          |vpiDefName:a
          |vpiActual:
          \_logic_net: (work@test.a), line:2:12, endln:2:13
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:8:26, endln:8:27
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:28, endln:8:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiLowConn:
      \_operation: , line:38:13, endln:38:19
        |vpiParent:
        \_port: (a), line:38:11, endln:38:12
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@test.d1.a.b), line:38:14, endln:38:15
          |vpiParent:
          \_operation: , line:38:13, endln:38:19
          |vpiName:b
          |vpiFullName:work@test.d1.a.b
          |vpiActual:
          \_logic_net: (work@test.d1.b), line:39:14, endln:39:15
        |vpiOperand:
        \_ref_obj: (work@test.d1.a.c), line:38:17, endln:38:18
          |vpiParent:
          \_operation: , line:38:13, endln:38:19
          |vpiName:c
          |vpiFullName:work@test.d1.a.c
          |vpiActual:
          \_logic_net: (work@test.d1.c), line:40:7, endln:40:8
      |vpiTypedef:
      \_ref_typespec: (work@test.d1.a)
        |vpiParent:
        \_port: (a), line:38:11, endln:38:12
        |vpiFullName:work@test.d1.a
        |vpiActual:
        \_logic_typespec: , line:39:7, endln:39:13
      |vpiInstance:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
    |vpiPort:
    \_port: (d), line:38:22, endln:38:23
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiName:d
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@test.c), line:8:37, endln:8:38
        |vpiParent:
        \_port: (d), line:38:22, endln:38:23
        |vpiName:c
        |vpiFullName:work@test.c
        |vpiActual:
        \_logic_net: (work@test.c), line:5:15, endln:5:16
      |vpiLowConn:
      \_ref_obj: (work@test.d1.d), line:8:35, endln:8:36
        |vpiParent:
        \_port: (d), line:38:22, endln:38:23
        |vpiName:d
        |vpiFullName:work@test.d1.d
        |vpiActual:
        \_logic_net: (work@test.d1.d), line:38:22, endln:38:23
      |vpiTypedef:
      \_ref_typespec: (work@test.d1.d)
        |vpiParent:
        \_port: (d), line:38:22, endln:38:23
        |vpiFullName:work@test.d1.d
        |vpiActual:
        \_logic_typespec: , line:40:7, endln:40:7
      |vpiInstance:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
    |vpiPort:
    \_port: (b), line:39:14, endln:39:15
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiName:b
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.d1.b), line:39:14, endln:39:15
        |vpiParent:
        \_port: (b), line:39:14, endln:39:15
        |vpiName:b
        |vpiFullName:work@test.d1.b
        |vpiActual:
        \_logic_net: (work@test.d1.b), line:39:14, endln:39:15
      |vpiTypedef:
      \_ref_typespec: (work@test.d1.b)
        |vpiParent:
        \_port: (b), line:39:14, endln:39:15
        |vpiFullName:work@test.d1.b
        |vpiActual:
        \_logic_typespec: , line:39:7, endln:39:13
      |vpiInstance:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
    |vpiPort:
    \_port: (c), line:40:7, endln:40:8
      |vpiParent:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
      |vpiName:c
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.d1.c), line:40:7, endln:40:8
        |vpiParent:
        \_port: (c), line:40:7, endln:40:8
        |vpiName:c
        |vpiFullName:work@test.d1.c
        |vpiActual:
        \_logic_net: (work@test.d1.c), line:40:7, endln:40:8
      |vpiTypedef:
      \_ref_typespec: (work@test.d1.c)
        |vpiParent:
        \_port: (c), line:40:7, endln:40:8
        |vpiFullName:work@test.d1.c
        |vpiActual:
        \_logic_typespec: , line:40:7, endln:40:7
      |vpiInstance:
      \_module_inst: work@d (work@test.d1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:8:1, endln:8:41
  |vpiModule:
  \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:f
    |vpiFullName:work@test.f
    |vpiDefName:work@f
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:46
    |vpiNet:
    \_logic_net: (work@test.f.a), line:47:7, endln:47:8
      |vpiParent:
      \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
      |vpiTypespec:
      \_ref_typespec: (work@test.f.a)
        |vpiParent:
        \_logic_net: (work@test.f.a), line:47:7, endln:47:8
        |vpiFullName:work@test.f.a
        |vpiActual:
        \_logic_typespec: , line:47:7, endln:47:7
      |vpiName:a
      |vpiFullName:work@test.f.a
    |vpiNet:
    \_logic_net: (work@test.f.b), line:46:14, endln:46:15
      |vpiParent:
      \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
      |vpiTypespec:
      \_ref_typespec: (work@test.f.b)
        |vpiParent:
        \_logic_net: (work@test.f.b), line:46:14, endln:46:15
        |vpiFullName:work@test.f.b
        |vpiActual:
        \_logic_typespec: , line:47:7, endln:47:7
      |vpiName:b
      |vpiFullName:work@test.f.b
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (b), line:46:14, endln:46:15
      |vpiParent:
      \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@test.a), line:9:11, endln:9:12
        |vpiParent:
        \_port: (b), line:46:14, endln:46:15
        |vpiName:a
        |vpiFullName:work@test.a
        |vpiActual:
        \_logic_net: (work@test.a), line:2:12, endln:2:13
      |vpiLowConn:
      \_ref_obj: (work@test.f.b), line:9:11, endln:9:12
        |vpiParent:
        \_port: (b), line:46:14, endln:46:15
        |vpiFullName:work@test.f.b
        |vpiActual:
        \_interface_inst: work@a (work@test.f.b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:0
      |vpiTypedef:
      \_ref_typespec: (work@test.f.b)
        |vpiParent:
        \_port: (b), line:46:14, endln:46:15
        |vpiFullName:work@test.f.b
        |vpiActual:
        \_logic_typespec: , line:47:7, endln:47:7
      |vpiInstance:
      \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
    |vpiPort:
    \_port: (a), line:47:7, endln:47:8
      |vpiParent:
      \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
      |vpiName:a
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.f.a), line:47:7, endln:47:8
        |vpiParent:
        \_port: (a), line:47:7, endln:47:8
        |vpiName:a
        |vpiFullName:work@test.f.a
        |vpiActual:
        \_logic_net: (work@test.f.a), line:47:7, endln:47:8
      |vpiTypedef:
      \_ref_typespec: (work@test.f.a)
        |vpiParent:
        \_port: (a), line:47:7, endln:47:8
        |vpiFullName:work@test.f.a
        |vpiActual:
        \_logic_typespec: , line:47:7, endln:47:7
      |vpiInstance:
      \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
    |vpiInterface:
    \_interface_inst: work@a (work@test.f.b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:0
      |vpiParent:
      \_module_inst: work@f (work@test.f), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:1, endln:9:14
      |vpiName:b
      |vpiFullName:work@test.f.b
      |vpiDefName:work@a
      |vpiPort:
      \_port: (a), line:20:10, endln:20:11
        |vpiParent:
        \_interface_inst: work@a (work@test.f.b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:0
        |vpiName:a
        |vpiDirection:1
        |vpiLowConn:
        \_ref_obj: (work@test.f.b.a), line:20:10, endln:20:11
          |vpiParent:
          \_port: (a), line:20:10, endln:20:11
          |vpiName:a
          |vpiFullName:work@test.f.b.a
          |vpiActual:
          \_logic_net: (work@test.f.a), line:47:7, endln:47:8
        |vpiTypedef:
        \_ref_typespec: (work@test.f.b.a)
          |vpiParent:
          \_port: (a), line:20:10, endln:20:11
          |vpiFullName:work@test.f.b.a
          |vpiActual:
          \_logic_typespec: , line:21:7, endln:21:7
    |vpiInterface:
    \_interface_inst: work@a (work@test.f.b), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:9:0
  |vpiModule:
  \_module_inst: work@a (work@test.a3), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:10:1, endln:10:18
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:a3
    |vpiFullName:work@test.a3
    |vpiDefName:work@a
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:20
    |vpiNet:
    \_logic_net: (work@test.a3.a), line:20:10, endln:20:11
      |vpiParent:
      \_module_inst: work@a (work@test.a3), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:10:1, endln:10:18
      |vpiTypespec:
      \_ref_typespec: (work@test.a3.a)
        |vpiParent:
        \_logic_net: (work@test.a3.a), line:20:10, endln:20:11
        |vpiFullName:work@test.a3.a
        |vpiActual:
        \_logic_typespec: , line:21:7, endln:21:7
      |vpiName:a
      |vpiFullName:work@test.a3.a
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (a), line:20:10, endln:20:11
      |vpiParent:
      \_module_inst: work@a (work@test.a3), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:10:1, endln:10:18
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_bit_select: (work@test.a), line:10:14, endln:10:15
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiName:a
        |vpiFullName:work@test.a
        |vpiActual:
        \_logic_net: (work@test.a), line:2:12, endln:2:13
        |vpiIndex:
        \_constant: , line:10:14, endln:10:15
          |vpiParent:
          \_bit_select: (work@test.a3.a), line:10:14, endln:10:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@test.a3.a), line:10:12, endln:10:16
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiName:a
        |vpiFullName:work@test.a3.a
        |vpiActual:
        \_logic_net: (work@test.a3.a), line:20:10, endln:20:11
      |vpiTypedef:
      \_ref_typespec: (work@test.a3.a)
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiFullName:work@test.a3.a
        |vpiActual:
        \_logic_typespec: , line:21:7, endln:21:7
      |vpiInstance:
      \_module_inst: work@a (work@test.a3), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:10:1, endln:10:18
  |vpiModule:
  \_module_inst: work@a (work@test.a4), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:11:1, endln:11:20
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:a4
    |vpiFullName:work@test.a4
    |vpiDefName:work@a
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:20
    |vpiNet:
    \_logic_net: (work@test.a4.a), line:20:10, endln:20:11
      |vpiParent:
      \_module_inst: work@a (work@test.a4), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:11:1, endln:11:20
      |vpiTypespec:
      \_ref_typespec: (work@test.a4.a)
        |vpiParent:
        \_logic_net: (work@test.a4.a), line:20:10, endln:20:11
        |vpiFullName:work@test.a4.a
        |vpiActual:
        \_logic_typespec: , line:21:7, endln:21:7
      |vpiName:a
      |vpiFullName:work@test.a4.a
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (a), line:20:10, endln:20:11
      |vpiParent:
      \_module_inst: work@a (work@test.a4), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:11:1, endln:11:20
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:11:12, endln:11:18
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiOpType:33
        |vpiOperand:
        \_bit_select: (work@test.a), line:11:15, endln:11:16
          |vpiParent:
          \_operation: , line:11:12, endln:11:18
          |vpiName:a
          |vpiFullName:work@test.a
          |vpiActual:
          \_logic_net: (work@test.a), line:2:12, endln:2:13
          |vpiIndex:
          \_constant: , line:11:15, endln:11:16
            |vpiParent:
            \_bit_select: (work@test.a4.a.a), line:11:15, endln:11:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@test.a4.a), line:11:12, endln:11:18
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiName:a
        |vpiFullName:work@test.a4.a
        |vpiActual:
        \_logic_net: (work@test.a4.a), line:20:10, endln:20:11
      |vpiTypedef:
      \_ref_typespec: (work@test.a4.a)
        |vpiParent:
        \_port: (a), line:20:10, endln:20:11
        |vpiFullName:work@test.a4.a
        |vpiActual:
        \_logic_typespec: , line:21:7, endln:21:7
      |vpiInstance:
      \_module_inst: work@a (work@test.a4), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:11:1, endln:11:20
  |vpiModule:
  \_module_inst: work@g (work@test.g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:12:1, endln:12:18
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:g
    |vpiFullName:work@test.g
    |vpiDefName:work@g
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:49
    |vpiNet:
    \_logic_net: (work@test.g.a), line:49:10, endln:49:11
      |vpiParent:
      \_module_inst: work@g (work@test.g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:12:1, endln:12:18
      |vpiTypespec:
      \_ref_typespec: (work@test.g.a)
        |vpiParent:
        \_logic_net: (work@test.g.a), line:49:10, endln:49:11
        |vpiFullName:work@test.g.a
        |vpiActual:
        \_logic_typespec: , line:50:7, endln:50:13
      |vpiName:a
      |vpiFullName:work@test.g.a
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiPort:
    \_port: (a), line:49:10, endln:49:11
      |vpiParent:
      \_module_inst: work@g (work@test.g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:12:1, endln:12:18
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:12:11, endln:12:16
        |vpiParent:
        \_port: (a), line:49:10, endln:49:11
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@test.g.a.a), line:12:12, endln:12:13
          |vpiParent:
          \_operation: , line:12:11, endln:12:16
          |vpiName:a
          |vpiFullName:work@test.g.a.a
          |vpiActual:
          \_logic_net: (work@test.a), line:2:12, endln:2:13
        |vpiOperand:
        \_ref_obj: (work@test.g.a.b), line:12:14, endln:12:15
          |vpiParent:
          \_operation: , line:12:11, endln:12:16
          |vpiName:b
          |vpiFullName:work@test.g.a.b
          |vpiActual:
          \_logic_net: (work@test.b), line:3:12, endln:3:13
      |vpiLowConn:
      \_ref_obj: (work@test.g.a), line:12:11, endln:12:16
        |vpiParent:
        \_port: (a), line:49:10, endln:49:11
        |vpiName:a
        |vpiFullName:work@test.g.a
        |vpiActual:
        \_logic_net: (work@test.g.a), line:49:10, endln:49:11
      |vpiTypedef:
      \_ref_typespec: (work@test.g.a)
        |vpiParent:
        \_port: (a), line:49:10, endln:49:11
        |vpiFullName:work@test.g.a
        |vpiActual:
        \_logic_typespec: , line:50:7, endln:50:13
      |vpiInstance:
      \_module_inst: work@g (work@test.g), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:12:1, endln:12:18
  |vpiModule:
  \_module_inst: work@e (work@test.e), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:13:1, endln:13:13
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
    |vpiName:e
    |vpiFullName:work@test.e
    |vpiDefName:work@e
    |vpiDefFile:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv
    |vpiDefLineNo:43
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:1:1, endln:17:10
\_weaklyReferenced:
\_logic_typespec: , line:2:1, endln:2:11
  |vpiParent:
  \_logic_net: (work@test.a), line:2:12, endln:2:13
  |vpiRange:
  \_range: , line:2:6, endln:2:11
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:11
    |vpiLeftRange:
    \_constant: , line:2:7, endln:2:8
      |vpiParent:
      \_range: , line:2:6, endln:2:11
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:6, endln:2:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:11
  |vpiParent:
  \_logic_net: (work@test.b), line:3:12, endln:3:13
  |vpiRange:
  \_range: , line:3:6, endln:3:11
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:11
    |vpiLeftRange:
    \_constant: , line:3:7, endln:3:8
      |vpiParent:
      \_range: , line:3:6, endln:3:11
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:9, endln:3:10
      |vpiParent:
      \_range: , line:3:6, endln:3:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:1, endln:4:11
  |vpiParent:
  \_logic_net: (work@test.d), line:4:12, endln:4:13
  |vpiRange:
  \_range: , line:4:6, endln:4:11
    |vpiParent:
    \_logic_typespec: , line:4:1, endln:4:11
    |vpiLeftRange:
    \_constant: , line:4:7, endln:4:8
      |vpiParent:
      \_range: , line:4:6, endln:4:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:9, endln:4:10
      |vpiParent:
      \_range: , line:4:6, endln:4:11
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
\_logic_typespec: , line:21:7, endln:21:7
\_logic_typespec: , line:21:7, endln:21:7
  |vpiParent:
  \_logic_net: (work@test.a1.a), line:20:10, endln:20:11
\_logic_typespec: , line:27:7, endln:27:7
\_logic_typespec: , line:27:7, endln:27:7
  |vpiParent:
  \_logic_net: (work@test.b1.a), line:26:11, endln:26:12
\_bit_select: (work@test.b1.a), line:6:17, endln:6:18
  |vpiParent:
  \_port: (a), line:26:11, endln:26:12
  |vpiName:a
  |vpiFullName:work@test.b1.a
  |vpiIndex:
  \_constant: , line:6:17, endln:6:18
\_port: (a), line:26:11, endln:26:12
  |vpiParent:
  \_module_inst: work@b (work@test.b1), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:6:1, endln:6:22
  |vpiName:a
  |vpiDirection:1
  |vpiHighConn:
  \_bit_select: (work@test.b1.a), line:6:17, endln:6:18
  |vpiLowConn:
  \_ref_obj: (work@test.b1.b), line:6:13, endln:6:14
    |vpiParent:
    \_port: (a), line:26:11, endln:26:12
    |vpiName:b
    |vpiFullName:work@test.b1.b
    |vpiActual:
    \_logic_net: (work@test.b1.b), line:27:7, endln:27:8
  |vpiTypedef:
  \_ref_typespec: (work@test.b1.a)
    |vpiParent:
    \_port: (a), line:26:11, endln:26:12
    |vpiFullName:work@test.b1.a
    |vpiActual:
    \_logic_typespec: , line:27:7, endln:27:7
\_logic_typespec: , line:32:8, endln:32:8
\_logic_typespec: , line:33:7, endln:33:7
\_logic_typespec: , line:32:8, endln:32:8
  |vpiParent:
  \_logic_net: (work@test.ci.a), line:31:11, endln:31:12
\_logic_typespec: , line:33:7, endln:33:7
  |vpiParent:
  \_logic_net: (work@test.ci.c), line:33:7, endln:33:8
\_logic_typespec: , line:39:7, endln:39:13
  |vpiRange:
  \_range: , line:39:7, endln:39:13
    |vpiParent:
    \_logic_typespec: , line:39:7, endln:39:13
    |vpiLeftRange:
    \_constant: , line:39:8, endln:39:10
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:11, endln:39:12
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:7, endln:40:7
\_logic_typespec: , line:39:7, endln:39:13
  |vpiParent:
  \_logic_net: (work@test.d1.a), line:38:11, endln:38:12
  |vpiRange:
  \_range: , line:39:7, endln:39:13
    |vpiParent:
    \_logic_typespec: , line:39:7, endln:39:13
    |vpiLeftRange:
    \_constant: , line:39:8, endln:39:10
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:11, endln:39:12
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:7, endln:40:7
  |vpiParent:
  \_logic_net: (work@test.d1.d), line:38:22, endln:38:23
\_logic_typespec: , line:47:7, endln:47:7
\_logic_typespec: , line:21:7, endln:21:7
\_logic_typespec: , line:47:7, endln:47:7
  |vpiParent:
  \_logic_net: (work@test.f.b), line:46:14, endln:46:15
\_logic_typespec: , line:21:7, endln:21:7
\_logic_typespec: , line:21:7, endln:21:7
  |vpiParent:
  \_logic_net: (work@test.a3.a), line:20:10, endln:20:11
\_bit_select: (work@test.a3.a), line:10:14, endln:10:15
  |vpiParent:
  \_port: (a), line:20:10, endln:20:11
  |vpiName:a
  |vpiFullName:work@test.a3.a
  |vpiIndex:
  \_constant: , line:10:14, endln:10:15
\_port: (a), line:20:10, endln:20:11
  |vpiParent:
  \_module_inst: work@a (work@test.a3), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:10:1, endln:10:18
  |vpiName:a
  |vpiDirection:1
  |vpiHighConn:
  \_bit_select: (work@test.a3.a), line:10:14, endln:10:15
  |vpiLowConn:
  \_ref_obj: (work@test.a3.a), line:10:12, endln:10:16
    |vpiParent:
    \_port: (a), line:20:10, endln:20:11
    |vpiName:a
    |vpiFullName:work@test.a3.a
    |vpiActual:
    \_logic_net: (work@test.a3.a), line:20:10, endln:20:11
  |vpiTypedef:
  \_ref_typespec: (work@test.a3.a)
    |vpiParent:
    \_port: (a), line:20:10, endln:20:11
    |vpiFullName:work@test.a3.a
    |vpiActual:
    \_logic_typespec: , line:21:7, endln:21:7
\_logic_typespec: , line:21:7, endln:21:7
\_logic_typespec: , line:21:7, endln:21:7
  |vpiParent:
  \_logic_net: (work@test.a4.a), line:20:10, endln:20:11
\_bit_select: (work@test.a4.a.a), line:11:15, endln:11:16
  |vpiParent:
  \_operation: , line:11:12, endln:11:18
  |vpiName:a
  |vpiFullName:work@test.a4.a.a
  |vpiIndex:
  \_constant: , line:11:15, endln:11:16
\_operation: , line:11:12, endln:11:18
  |vpiParent:
  \_port: (a), line:20:10, endln:20:11
  |vpiOpType:33
  |vpiOperand:
  \_bit_select: (work@test.a4.a.a), line:11:15, endln:11:16
\_port: (a), line:20:10, endln:20:11
  |vpiParent:
  \_module_inst: work@a (work@test.a4), file:${SURELOG_DIR}/tests/ExplicitPorts/dut.sv, line:11:1, endln:11:20
  |vpiName:a
  |vpiDirection:1
  |vpiHighConn:
  \_operation: , line:11:12, endln:11:18
  |vpiLowConn:
  \_ref_obj: (work@test.a4.a), line:11:12, endln:11:18
    |vpiParent:
    \_port: (a), line:20:10, endln:20:11
    |vpiName:a
    |vpiFullName:work@test.a4.a
    |vpiActual:
    \_logic_net: (work@test.a4.a), line:20:10, endln:20:11
  |vpiTypedef:
  \_ref_typespec: (work@test.a4.a)
    |vpiParent:
    \_port: (a), line:20:10, endln:20:11
    |vpiFullName:work@test.a4.a
    |vpiActual:
    \_logic_typespec: , line:21:7, endln:21:7
\_logic_typespec: , line:50:7, endln:50:13
  |vpiRange:
  \_range: , line:50:7, endln:50:13
    |vpiParent:
    \_logic_typespec: , line:50:7, endln:50:13
    |vpiLeftRange:
    \_constant: , line:50:8, endln:50:10
      |vpiParent:
      \_range: , line:50:7, endln:50:13
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:11, endln:50:12
      |vpiParent:
      \_range: , line:50:7, endln:50:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:7, endln:50:13
  |vpiParent:
  \_logic_net: (work@test.g.a), line:49:10, endln:49:11
  |vpiRange:
  \_range: , line:50:7, endln:50:13
    |vpiParent:
    \_logic_typespec: , line:50:7, endln:50:13
    |vpiLeftRange:
    \_constant: , line:50:8, endln:50:10
      |vpiParent:
      \_range: , line:50:7, endln:50:13
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:11, endln:50:12
      |vpiParent:
      \_range: , line:50:7, endln:50:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:7, endln:21:7
\_logic_typespec: , line:27:7, endln:27:7
\_logic_typespec: , line:27:7, endln:27:7
\_logic_typespec: , line:32:8, endln:32:8
\_logic_typespec: , line:32:8, endln:32:8
\_logic_typespec: , line:33:7, endln:33:7
\_logic_typespec: , line:39:7, endln:39:13
  |vpiRange:
  \_range: , line:39:7, endln:39:13
    |vpiParent:
    \_logic_typespec: , line:39:7, endln:39:13
    |vpiLeftRange:
    \_constant: , line:39:8, endln:39:10
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:11, endln:39:12
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:7, endln:40:7
\_logic_typespec: , line:39:7, endln:39:13
  |vpiRange:
  \_range: , line:39:7, endln:39:13
    |vpiParent:
    \_logic_typespec: , line:39:7, endln:39:13
    |vpiLeftRange:
    \_constant: , line:39:8, endln:39:10
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:11, endln:39:12
      |vpiParent:
      \_range: , line:39:7, endln:39:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:7, endln:40:7
\_logic_typespec: , line:47:7, endln:47:7
\_logic_typespec: , line:47:7, endln:47:7
\_logic_typespec: , line:50:7, endln:50:13
  |vpiRange:
  \_range: , line:50:7, endln:50:13
    |vpiParent:
    \_logic_typespec: , line:50:7, endln:50:13
    |vpiLeftRange:
    \_constant: , line:50:8, endln:50:10
      |vpiParent:
      \_range: , line:50:7, endln:50:13
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:11, endln:50:12
      |vpiParent:
      \_range: , line:50:7, endln:50:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:1, endln:2:11
  |vpiRange:
  \_range: , line:2:6, endln:2:11
    |vpiParent:
    \_logic_typespec: , line:2:1, endln:2:11
    |vpiLeftRange:
    \_constant: , line:2:7, endln:2:8
      |vpiParent:
      \_range: , line:2:6, endln:2:11
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:6, endln:2:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:1, endln:3:11
  |vpiRange:
  \_range: , line:3:6, endln:3:11
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:11
    |vpiLeftRange:
    \_constant: , line:3:7, endln:3:8
      |vpiParent:
      \_range: , line:3:6, endln:3:11
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:9, endln:3:10
      |vpiParent:
      \_range: , line:3:6, endln:3:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:1, endln:4:11
  |vpiRange:
  \_range: , line:4:6, endln:4:11
    |vpiParent:
    \_logic_typespec: , line:4:1, endln:4:11
    |vpiLeftRange:
    \_constant: , line:4:7, endln:4:8
      |vpiParent:
      \_range: , line:4:6, endln:4:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:9, endln:4:10
      |vpiParent:
      \_range: , line:4:6, endln:4:11
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 5
