INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Setting_code/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_processImage_top glbl -prj processImage.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s processImage 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream_V_data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_dest_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream_V_dest_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_id_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream_V_id_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream_V_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_last_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream_V_last_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_strb_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream_V_strb_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream_V_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream_V_data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_dest_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream_V_dest_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_id_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream_V_id_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream_V_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_last_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream_V_last_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_strb_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream_V_strb_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream_V_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_processImage_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processImage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage_linebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processImage_linebkb_ram
INFO: [VRFC 10-311] analyzing module processImage_linebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage_mac_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processImage_mac_eOg_DSP48_0
INFO: [VRFC 10-311] analyzing module processImage_mac_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage_mac_fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processImage_mac_fYi_DSP48_1
INFO: [VRFC 10-311] analyzing module processImage_mac_fYi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.processImage_linebkb_ram
Compiling module xil_defaultlib.processImage_linebkb(DataWidth=8...
Compiling module xil_defaultlib.processImage_mac_eOg_DSP48_0
Compiling module xil_defaultlib.processImage_mac_eOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.processImage_mac_fYi_DSP48_1
Compiling module xil_defaultlib.processImage_mac_fYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.processImage
Compiling module xil_defaultlib.AESL_autofifo_inStream_V_data_V
Compiling module xil_defaultlib.AESL_autofifo_inStream_V_keep_V
Compiling module xil_defaultlib.AESL_autofifo_inStream_V_strb_V
Compiling module xil_defaultlib.AESL_autofifo_inStream_V_user_V
Compiling module xil_defaultlib.AESL_autofifo_inStream_V_last_V
Compiling module xil_defaultlib.AESL_autofifo_inStream_V_id_V
Compiling module xil_defaultlib.AESL_autofifo_inStream_V_dest_V
Compiling module xil_defaultlib.AESL_autofifo_outStream_V_data_V
Compiling module xil_defaultlib.AESL_autofifo_outStream_V_keep_V
Compiling module xil_defaultlib.AESL_autofifo_outStream_V_strb_V
Compiling module xil_defaultlib.AESL_autofifo_outStream_V_user_V
Compiling module xil_defaultlib.AESL_autofifo_outStream_V_last_V
Compiling module xil_defaultlib.AESL_autofifo_outStream_V_id_V
Compiling module xil_defaultlib.AESL_autofifo_outStream_V_dest_V
Compiling module xil_defaultlib.apatb_processImage_top
Compiling module work.glbl
Built simulation snapshot processImage
