# Verilog-D-Flip-flop
# Rtl Explination.
As we are implmenting including Reset. If it is high the output of the ff always remain "Zero" otherwise the output will be the "D" value. 

# Test Bench Explination
Initial stage we declare input ports as "Register"() type, output&inout variables as "wire" type(Net datatype).
Clocl generation
Generating all the possible inputs depend on the total input variables.
