============================================================
   Tang Dynasty, V4.6.13941
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.1/bin/td.exe
   Built at =   17:07:14 Aug 27 2019
   Run by =     zhang
   Run Date =   Mon Sep 30 17:57:04 2019

   Run on =     DESKTOP-SGFO9TT
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(136)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4109/157 useful/useless nets, 3892/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4544/183 useful/useless nets, 4333/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4543/0 useful/useless nets, 4332/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.265246s wall, 1.250000s user + 0.109375s system = 1.359375s CPU (107.4%)

RUN-1004 : used memory is 184 MB, reserved memory is 153 MB, peak memory is 185 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3514
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                282
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3301   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(136)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4109/157 useful/useless nets, 3892/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4544/183 useful/useless nets, 4333/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4543/0 useful/useless nets, 4332/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.197692s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (105.7%)

RUN-1004 : used memory is 221 MB, reserved memory is 181 MB, peak memory is 227 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3514
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                282
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3301   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5186/8 useful/useless nets, 4719/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4969/0 useful/useless nets, 4502/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7259/0 useful/useless nets, 6833/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5295/0 useful/useless nets, 4875/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/12 useful/useless nets, 7181/12 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  6.497012s wall, 6.593750s user + 0.265625s system = 6.859375s CPU (105.6%)

RUN-1004 : used memory is 253 MB, reserved memory is 210 MB, peak memory is 300 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170954s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483769
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 401866, overlap = 139.5
PHY-3002 : Step(2): len = 347913, overlap = 139.5
PHY-3002 : Step(3): len = 313674, overlap = 139.5
PHY-3002 : Step(4): len = 287961, overlap = 137.25
PHY-3002 : Step(5): len = 281329, overlap = 137.25
PHY-3002 : Step(6): len = 272074, overlap = 137.25
PHY-3002 : Step(7): len = 262831, overlap = 139.5
PHY-3002 : Step(8): len = 257431, overlap = 139.5
PHY-3002 : Step(9): len = 250565, overlap = 139.5
PHY-3002 : Step(10): len = 243417, overlap = 139.5
PHY-3002 : Step(11): len = 238240, overlap = 139.5
PHY-3002 : Step(12): len = 231786, overlap = 139.5
PHY-3002 : Step(13): len = 224844, overlap = 137.25
PHY-3002 : Step(14): len = 220438, overlap = 137.25
PHY-3002 : Step(15): len = 214311, overlap = 139.5
PHY-3002 : Step(16): len = 205201, overlap = 139.5
PHY-3002 : Step(17): len = 200899, overlap = 137.25
PHY-3002 : Step(18): len = 196248, overlap = 139.5
PHY-3002 : Step(19): len = 189974, overlap = 139.5
PHY-3002 : Step(20): len = 185162, overlap = 139.5
PHY-3002 : Step(21): len = 181223, overlap = 137.25
PHY-3002 : Step(22): len = 176677, overlap = 139.5
PHY-3002 : Step(23): len = 171342, overlap = 137.25
PHY-3002 : Step(24): len = 166707, overlap = 139.5
PHY-3002 : Step(25): len = 162899, overlap = 137.25
PHY-3002 : Step(26): len = 158511, overlap = 139.5
PHY-3002 : Step(27): len = 154006, overlap = 137.25
PHY-3002 : Step(28): len = 150331, overlap = 139.5
PHY-3002 : Step(29): len = 146049, overlap = 137.25
PHY-3002 : Step(30): len = 141059, overlap = 139.5
PHY-3002 : Step(31): len = 137366, overlap = 137.25
PHY-3002 : Step(32): len = 133938, overlap = 139.5
PHY-3002 : Step(33): len = 128517, overlap = 139.5
PHY-3002 : Step(34): len = 124194, overlap = 139.5
PHY-3002 : Step(35): len = 121717, overlap = 137.25
PHY-3002 : Step(36): len = 117781, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4628e-06
PHY-3002 : Step(37): len = 117618, overlap = 139.5
PHY-3002 : Step(38): len = 122797, overlap = 132.75
PHY-3002 : Step(39): len = 126168, overlap = 128.25
PHY-3002 : Step(40): len = 124724, overlap = 132.75
PHY-3002 : Step(41): len = 122633, overlap = 128.5
PHY-3002 : Step(42): len = 120186, overlap = 128.5
PHY-3002 : Step(43): len = 117234, overlap = 128.75
PHY-3002 : Step(44): len = 113767, overlap = 129.5
PHY-3002 : Step(45): len = 110484, overlap = 129.5
PHY-3002 : Step(46): len = 107913, overlap = 125.75
PHY-3002 : Step(47): len = 104748, overlap = 128.25
PHY-3002 : Step(48): len = 101960, overlap = 128.75
PHY-3002 : Step(49): len = 99078.7, overlap = 129.25
PHY-3002 : Step(50): len = 96264.2, overlap = 130
PHY-3002 : Step(51): len = 93771.1, overlap = 130.5
PHY-3002 : Step(52): len = 90674.3, overlap = 129.5
PHY-3002 : Step(53): len = 87490.9, overlap = 131
PHY-3002 : Step(54): len = 85451.1, overlap = 131
PHY-3002 : Step(55): len = 83310.8, overlap = 133.75
PHY-3002 : Step(56): len = 78918.2, overlap = 135.75
PHY-3002 : Step(57): len = 76274.1, overlap = 136.75
PHY-3002 : Step(58): len = 75146.8, overlap = 137.5
PHY-3002 : Step(59): len = 70746.8, overlap = 134.75
PHY-3002 : Step(60): len = 65934.7, overlap = 139
PHY-3002 : Step(61): len = 65017.4, overlap = 140.25
PHY-3002 : Step(62): len = 63949.9, overlap = 143
PHY-3002 : Step(63): len = 62038.4, overlap = 144.25
PHY-3002 : Step(64): len = 59362.4, overlap = 144.75
PHY-3002 : Step(65): len = 55500.6, overlap = 142.75
PHY-3002 : Step(66): len = 55123.5, overlap = 145.25
PHY-3002 : Step(67): len = 54707.1, overlap = 145.5
PHY-3002 : Step(68): len = 53391.8, overlap = 147
PHY-3002 : Step(69): len = 48420.5, overlap = 150.75
PHY-3002 : Step(70): len = 47748.4, overlap = 151.5
PHY-3002 : Step(71): len = 47461.7, overlap = 151.5
PHY-3002 : Step(72): len = 47308.3, overlap = 151.75
PHY-3002 : Step(73): len = 46458.9, overlap = 152.25
PHY-3002 : Step(74): len = 45515.1, overlap = 151.5
PHY-3002 : Step(75): len = 44413.9, overlap = 151
PHY-3002 : Step(76): len = 43163.7, overlap = 150.25
PHY-3002 : Step(77): len = 42892.1, overlap = 150.75
PHY-3002 : Step(78): len = 42896, overlap = 148.5
PHY-3002 : Step(79): len = 42827.2, overlap = 149.5
PHY-3002 : Step(80): len = 42647.9, overlap = 150
PHY-3002 : Step(81): len = 41478.1, overlap = 152
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92561e-06
PHY-3002 : Step(82): len = 46105.3, overlap = 156.5
PHY-3002 : Step(83): len = 47145.8, overlap = 156.5
PHY-3002 : Step(84): len = 49339.2, overlap = 151.25
PHY-3002 : Step(85): len = 49680.2, overlap = 157
PHY-3002 : Step(86): len = 49300.7, overlap = 156
PHY-3002 : Step(87): len = 47941.7, overlap = 154
PHY-3002 : Step(88): len = 47331.7, overlap = 157.75
PHY-3002 : Step(89): len = 47377.4, overlap = 152.25
PHY-3002 : Step(90): len = 47532.2, overlap = 151.25
PHY-3002 : Step(91): len = 47753.3, overlap = 151.25
PHY-3002 : Step(92): len = 47836.2, overlap = 151.25
PHY-3002 : Step(93): len = 47764.3, overlap = 146.75
PHY-3002 : Step(94): len = 47415.6, overlap = 146.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38512e-05
PHY-3002 : Step(95): len = 52789.9, overlap = 140
PHY-3002 : Step(96): len = 53286.9, overlap = 137.75
PHY-3002 : Step(97): len = 54883.3, overlap = 140.5
PHY-3002 : Step(98): len = 56932.8, overlap = 140.25
PHY-3002 : Step(99): len = 56767.4, overlap = 138.75
PHY-3002 : Step(100): len = 56274.2, overlap = 134.25
PHY-3002 : Step(101): len = 55400.4, overlap = 134.5
PHY-3002 : Step(102): len = 55214.5, overlap = 135.75
PHY-3002 : Step(103): len = 55509.9, overlap = 129.5
PHY-3002 : Step(104): len = 55502.8, overlap = 129.75
PHY-3002 : Step(105): len = 55446, overlap = 130
PHY-3002 : Step(106): len = 55200.4, overlap = 136.25
PHY-3002 : Step(107): len = 54915.9, overlap = 138
PHY-3002 : Step(108): len = 54306, overlap = 137.5
PHY-3002 : Step(109): len = 53754.1, overlap = 137.75
PHY-3002 : Step(110): len = 53332.8, overlap = 142.25
PHY-3002 : Step(111): len = 52917.8, overlap = 142.25
PHY-3002 : Step(112): len = 52063.4, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.77024e-05
PHY-3002 : Step(113): len = 54969, overlap = 140.25
PHY-3002 : Step(114): len = 56198.8, overlap = 142.25
PHY-3002 : Step(115): len = 58026.6, overlap = 142.5
PHY-3002 : Step(116): len = 58976.6, overlap = 142.75
PHY-3002 : Step(117): len = 59465.2, overlap = 138
PHY-3002 : Step(118): len = 60115.9, overlap = 142.5
PHY-3002 : Step(119): len = 61165.9, overlap = 133.5
PHY-3002 : Step(120): len = 61695, overlap = 133.5
PHY-3002 : Step(121): len = 61512.9, overlap = 133.75
PHY-3002 : Step(122): len = 61395.1, overlap = 138.25
PHY-3002 : Step(123): len = 61458.7, overlap = 140.75
PHY-3002 : Step(124): len = 61519, overlap = 140.75
PHY-3002 : Step(125): len = 61613.1, overlap = 138.75
PHY-3002 : Step(126): len = 61723.2, overlap = 134.75
PHY-3002 : Step(127): len = 61291.6, overlap = 134.5
PHY-3002 : Step(128): len = 60912.9, overlap = 129.75
PHY-3002 : Step(129): len = 60542, overlap = 130
PHY-3002 : Step(130): len = 59988.7, overlap = 129.75
PHY-3002 : Step(131): len = 59534.2, overlap = 130
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.54048e-05
PHY-3002 : Step(132): len = 61884.4, overlap = 139
PHY-3002 : Step(133): len = 62858.2, overlap = 134.5
PHY-3002 : Step(134): len = 64235.3, overlap = 132
PHY-3002 : Step(135): len = 65290, overlap = 129.75
PHY-3002 : Step(136): len = 65173.7, overlap = 125.25
PHY-3002 : Step(137): len = 65133.8, overlap = 129
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0001096
PHY-3002 : Step(138): len = 67104.6, overlap = 126.75
PHY-3002 : Step(139): len = 67924.5, overlap = 124
PHY-3002 : Step(140): len = 69027.5, overlap = 121.75
PHY-3002 : Step(141): len = 70418.1, overlap = 112.25
PHY-3002 : Step(142): len = 71325.2, overlap = 112
PHY-3002 : Step(143): len = 71851.9, overlap = 112
PHY-3002 : Step(144): len = 72177.9, overlap = 106.75
PHY-3002 : Step(145): len = 72077.7, overlap = 106.5
PHY-3002 : Step(146): len = 72278, overlap = 101.25
PHY-3002 : Step(147): len = 72509.3, overlap = 97.5
PHY-3002 : Step(148): len = 72527, overlap = 104.25
PHY-3002 : Step(149): len = 72522.7, overlap = 106.5
PHY-3002 : Step(150): len = 72639.8, overlap = 101
PHY-3002 : Step(151): len = 72668.9, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000219201
PHY-3002 : Step(152): len = 73614.9, overlap = 103
PHY-3002 : Step(153): len = 74160.4, overlap = 100
PHY-3002 : Step(154): len = 74712.7, overlap = 100
PHY-3002 : Step(155): len = 75222.9, overlap = 95.5
PHY-3002 : Step(156): len = 75574.3, overlap = 90.75
PHY-3002 : Step(157): len = 75658.1, overlap = 86
PHY-3002 : Step(158): len = 75641.3, overlap = 85.75
PHY-3002 : Step(159): len = 75741.5, overlap = 79
PHY-3002 : Step(160): len = 75675.9, overlap = 85.75
PHY-3002 : Step(161): len = 75545.3, overlap = 87.75
PHY-3002 : Step(162): len = 75678.4, overlap = 87.75
PHY-3002 : Step(163): len = 75610.8, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000427381
PHY-3002 : Step(164): len = 76040.3, overlap = 93.75
PHY-3002 : Step(165): len = 76437.4, overlap = 91.5
PHY-3002 : Step(166): len = 76982.7, overlap = 84.5
PHY-3002 : Step(167): len = 77180.6, overlap = 82.25
PHY-3002 : Step(168): len = 77669.5, overlap = 89
PHY-3002 : Step(169): len = 77960.9, overlap = 89
PHY-3002 : Step(170): len = 78298.6, overlap = 89
PHY-3002 : Step(171): len = 78666.5, overlap = 89
PHY-3002 : Step(172): len = 79139.4, overlap = 88.75
PHY-3002 : Step(173): len = 79135.2, overlap = 88.75
PHY-3002 : Step(174): len = 79334.7, overlap = 86.25
PHY-3002 : Step(175): len = 79593.5, overlap = 88.5
PHY-3002 : Step(176): len = 79866.7, overlap = 88.5
PHY-3002 : Step(177): len = 79977.4, overlap = 88.25
PHY-3002 : Step(178): len = 80296.1, overlap = 87.75
PHY-3002 : Step(179): len = 80683.9, overlap = 87.5
PHY-3002 : Step(180): len = 80771.7, overlap = 87.25
PHY-3002 : Step(181): len = 80645.3, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00074095
PHY-3002 : Step(182): len = 80823.9, overlap = 91.25
PHY-3002 : Step(183): len = 81129.1, overlap = 88.75
PHY-3002 : Step(184): len = 81443.7, overlap = 88.5
PHY-3002 : Step(185): len = 81587.3, overlap = 88.5
PHY-3002 : Step(186): len = 81620.2, overlap = 90.5
PHY-3002 : Step(187): len = 81646.5, overlap = 85.75
PHY-3002 : Step(188): len = 81729, overlap = 83.5
PHY-3002 : Step(189): len = 81779.2, overlap = 83.25
PHY-3002 : Step(190): len = 81819.1, overlap = 81
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00122013
PHY-3002 : Step(191): len = 81922.8, overlap = 80.25
PHY-3002 : Step(192): len = 82130.3, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018118s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (172.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08814e-06
PHY-3002 : Step(193): len = 94205.5, overlap = 32
PHY-3002 : Step(194): len = 90384.5, overlap = 32.75
PHY-3002 : Step(195): len = 88004.9, overlap = 34.25
PHY-3002 : Step(196): len = 85603.7, overlap = 34
PHY-3002 : Step(197): len = 84070.6, overlap = 32.75
PHY-3002 : Step(198): len = 82993.9, overlap = 32.75
PHY-3002 : Step(199): len = 81694, overlap = 32.25
PHY-3002 : Step(200): len = 80519.1, overlap = 32.25
PHY-3002 : Step(201): len = 79905.4, overlap = 32.5
PHY-3002 : Step(202): len = 79527, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17629e-06
PHY-3002 : Step(203): len = 79460.1, overlap = 32
PHY-3002 : Step(204): len = 79475.7, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23526e-05
PHY-3002 : Step(205): len = 79391.7, overlap = 32
PHY-3002 : Step(206): len = 79443.4, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.45877e-06
PHY-3002 : Step(207): len = 79519.7, overlap = 57.5
PHY-3002 : Step(208): len = 79581.5, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49175e-05
PHY-3002 : Step(209): len = 79860, overlap = 57
PHY-3002 : Step(210): len = 82368.2, overlap = 48.5
PHY-3002 : Step(211): len = 83642.5, overlap = 44.5
PHY-3002 : Step(212): len = 83890.9, overlap = 43.75
PHY-3002 : Step(213): len = 84423, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98351e-05
PHY-3002 : Step(214): len = 84374, overlap = 38.25
PHY-3002 : Step(215): len = 85169.3, overlap = 36.5
PHY-3002 : Step(216): len = 85417.8, overlap = 35
PHY-3002 : Step(217): len = 85327.1, overlap = 32.5
PHY-3002 : Step(218): len = 85498.3, overlap = 31.5
PHY-3002 : Step(219): len = 85687.1, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96701e-05
PHY-3002 : Step(220): len = 86182.1, overlap = 28.25
PHY-3002 : Step(221): len = 86888.3, overlap = 26.25
PHY-3002 : Step(222): len = 87359.7, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.202537s wall, 0.296875s user + 0.187500s system = 0.484375s CPU (239.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238563
PHY-3002 : Step(223): len = 95396.9, overlap = 4
PHY-3002 : Step(224): len = 94132.6, overlap = 7.5
PHY-3002 : Step(225): len = 92859.3, overlap = 11.5
PHY-3002 : Step(226): len = 92084.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000477126
PHY-3002 : Step(227): len = 92340.4, overlap = 16
PHY-3002 : Step(228): len = 92418.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000954252
PHY-3002 : Step(229): len = 92441.6, overlap = 15.25
PHY-3002 : Step(230): len = 92441.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008212s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 94991, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 95029, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395448, over cnt = 70(0%), over = 94, worst = 3
PHY-1002 : len = 395656, over cnt = 53(0%), over = 73, worst = 3
PHY-1002 : len = 395680, over cnt = 42(0%), over = 57, worst = 3
PHY-1002 : len = 395600, over cnt = 37(0%), over = 52, worst = 3
PHY-1002 : len = 355928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.605953s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (123.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.230586s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (128.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105969
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(231): len = 105504, overlap = 0
PHY-3002 : Step(232): len = 105501, overlap = 0
PHY-3002 : Step(233): len = 105107, overlap = 1.25
PHY-3002 : Step(234): len = 105077, overlap = 1.5
PHY-3002 : Step(235): len = 104777, overlap = 2.75
PHY-3002 : Step(236): len = 104608, overlap = 3
PHY-3002 : Step(237): len = 104608, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97949e-05
PHY-3002 : Step(238): len = 104631, overlap = 4
PHY-3002 : Step(239): len = 104631, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.95898e-05
PHY-3002 : Step(240): len = 104559, overlap = 4.25
PHY-3002 : Step(241): len = 104576, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015918
PHY-3002 : Step(242): len = 104616, overlap = 5
PHY-3002 : Step(243): len = 104616, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.00724e-05
PHY-3002 : Step(244): len = 104579, overlap = 8.5
PHY-3002 : Step(245): len = 104579, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120145
PHY-3002 : Step(246): len = 104631, overlap = 8
PHY-3002 : Step(247): len = 104650, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00024029
PHY-3002 : Step(248): len = 104725, overlap = 7
PHY-3002 : Step(249): len = 104725, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022891s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000619234
PHY-3002 : Step(250): len = 104929, overlap = 4
PHY-3002 : Step(251): len = 105008, overlap = 3.75
PHY-3002 : Step(252): len = 105015, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008117s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (192.5%)

PHY-3001 : Legalized: Len = 105294, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 105604, Over = 0
RUN-1003 : finish command "place -eco" in  1.084759s wall, 1.531250s user + 0.578125s system = 2.109375s CPU (194.5%)

RUN-1004 : used memory is 310 MB, reserved memory is 268 MB, peak memory is 310 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.594438s wall, 19.859375s user + 7.031250s system = 26.890625s CPU (231.9%)

RUN-1004 : used memory is 292 MB, reserved memory is 252 MB, peak memory is 310 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 521 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 415
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 375000, over cnt = 99(0%), over = 128, worst = 2
PHY-1002 : len = 375240, over cnt = 81(0%), over = 106, worst = 2
PHY-1002 : len = 375128, over cnt = 58(0%), over = 74, worst = 2
PHY-1002 : len = 375104, over cnt = 50(0%), over = 62, worst = 2
PHY-1002 : len = 333472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.703718s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (111.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 15
PHY-1001 : End pin swap;  0.043577s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (143.4%)

PHY-1001 : End global routing;  1.946458s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (107.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.975954s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.231240s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (114.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 593552, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 9.560991s wall, 11.265625s user + 1.593750s system = 12.859375s CPU (134.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 589720, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.241928s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (155.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 589432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.050282s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (155.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 589448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.035116s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 589464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 589464
PHY-1001 : End DR Iter 4; 0.029721s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (157.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.353800s wall, 18.812500s user + 2.171875s system = 20.984375s CPU (120.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.515708s wall, 21.078125s user + 2.281250s system = 23.359375s CPU (119.7%)

RUN-1004 : used memory is 429 MB, reserved memory is 391 MB, peak memory is 828 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.071676s wall, 1.000000s user + 0.125000s system = 1.125000s CPU (105.0%)

RUN-1004 : used memory is 828 MB, reserved memory is 792 MB, peak memory is 828 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27603
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1724 valid insts, and 68139 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  4.709136s wall, 27.531250s user + 0.250000s system = 27.781250s CPU (589.9%)

RUN-1004 : used memory is 857 MB, reserved memory is 820 MB, peak memory is 918 MB
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(136)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4109/157 useful/useless nets, 3892/56 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 922 distributor mux.
SYN-1016 : Merged 3301 instances.
SYN-1015 : Optimize round 1, 4527 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4544/183 useful/useless nets, 4333/2123 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2204 better
SYN-1014 : Optimize round 3
SYN-1032 : 4543/0 useful/useless nets, 4332/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.248970s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (110.1%)

RUN-1004 : used memory is 365 MB, reserved memory is 325 MB, peak memory is 918 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3514
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                282
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                212
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             237
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3301   |212    |267    |
+----------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5186/8 useful/useless nets, 4719/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4969/0 useful/useless nets, 4502/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7259/0 useful/useless nets, 6833/0 useful/useless insts
SYN-1016 : Merged 1958 instances.
SYN-2501 : Optimize round 1, 3788 better
SYN-2501 : Optimize round 2
SYN-1032 : 5295/0 useful/useless nets, 4875/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7601/12 useful/useless nets, 7181/12 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 26492, tnet num: 7610, tinst num: 7175, tnode num: 29819, tedge num: 39816.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 481 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7610 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1216 (3.95), #lev = 34 (4.59)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6517 instances into 789 LUTs, name keeping = 29%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1854/1 useful/useless nets, 1434/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 1851/0 useful/useless nets, 1431/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 12 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 784 LUT to BLE ...
SYN-4008 : Packed 784 LUT and 118 SEQ to BLE.
SYN-4003 : Packing 103 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (103 nodes)...
SYN-4004 : #1: Packed 32 SEQ (603 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 855/1097 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1161   out of  19600    5.92%
#reg                  221   out of  19600    1.13%
#le                  1216
  #lut only           995   out of   1216   81.83%
  #reg only            55   out of   1216    4.52%
  #lut&reg            166   out of   1216   13.65%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1216  |1161  |221   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  7.894375s wall, 8.031250s user + 0.296875s system = 8.328125s CPU (105.5%)

RUN-1004 : used memory is 444 MB, reserved memory is 409 MB, peak memory is 918 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (93 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 726 instances
RUN-1001 : 305 mslices, 306 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1554 nets
RUN-1001 : 1014 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 724 instances, 611 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8523, tnet num: 1552, tinst num: 724, tnode num: 9422, tedge num: 14799.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1552 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.281934s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (110.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483769
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 401866, overlap = 139.5
PHY-3002 : Step(254): len = 347913, overlap = 139.5
PHY-3002 : Step(255): len = 313674, overlap = 139.5
PHY-3002 : Step(256): len = 287961, overlap = 137.25
PHY-3002 : Step(257): len = 281329, overlap = 137.25
PHY-3002 : Step(258): len = 272074, overlap = 137.25
PHY-3002 : Step(259): len = 262831, overlap = 139.5
PHY-3002 : Step(260): len = 257431, overlap = 139.5
PHY-3002 : Step(261): len = 250565, overlap = 139.5
PHY-3002 : Step(262): len = 243417, overlap = 139.5
PHY-3002 : Step(263): len = 238240, overlap = 139.5
PHY-3002 : Step(264): len = 231786, overlap = 139.5
PHY-3002 : Step(265): len = 224844, overlap = 137.25
PHY-3002 : Step(266): len = 220438, overlap = 137.25
PHY-3002 : Step(267): len = 214311, overlap = 139.5
PHY-3002 : Step(268): len = 205201, overlap = 139.5
PHY-3002 : Step(269): len = 200899, overlap = 137.25
PHY-3002 : Step(270): len = 196248, overlap = 139.5
PHY-3002 : Step(271): len = 189974, overlap = 139.5
PHY-3002 : Step(272): len = 185162, overlap = 139.5
PHY-3002 : Step(273): len = 181223, overlap = 137.25
PHY-3002 : Step(274): len = 176677, overlap = 139.5
PHY-3002 : Step(275): len = 171342, overlap = 137.25
PHY-3002 : Step(276): len = 166707, overlap = 139.5
PHY-3002 : Step(277): len = 162899, overlap = 137.25
PHY-3002 : Step(278): len = 158511, overlap = 139.5
PHY-3002 : Step(279): len = 154006, overlap = 137.25
PHY-3002 : Step(280): len = 150331, overlap = 139.5
PHY-3002 : Step(281): len = 146049, overlap = 137.25
PHY-3002 : Step(282): len = 141059, overlap = 139.5
PHY-3002 : Step(283): len = 137366, overlap = 137.25
PHY-3002 : Step(284): len = 133938, overlap = 139.5
PHY-3002 : Step(285): len = 128517, overlap = 139.5
PHY-3002 : Step(286): len = 124194, overlap = 139.5
PHY-3002 : Step(287): len = 121717, overlap = 137.25
PHY-3002 : Step(288): len = 117781, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.4628e-06
PHY-3002 : Step(289): len = 117618, overlap = 139.5
PHY-3002 : Step(290): len = 122797, overlap = 132.75
PHY-3002 : Step(291): len = 126168, overlap = 128.25
PHY-3002 : Step(292): len = 124724, overlap = 132.75
PHY-3002 : Step(293): len = 122633, overlap = 128.5
PHY-3002 : Step(294): len = 120186, overlap = 128.5
PHY-3002 : Step(295): len = 117234, overlap = 128.75
PHY-3002 : Step(296): len = 113767, overlap = 129.5
PHY-3002 : Step(297): len = 110484, overlap = 129.5
PHY-3002 : Step(298): len = 107913, overlap = 125.75
PHY-3002 : Step(299): len = 104748, overlap = 128.25
PHY-3002 : Step(300): len = 101960, overlap = 128.75
PHY-3002 : Step(301): len = 99078.7, overlap = 129.25
PHY-3002 : Step(302): len = 96264.2, overlap = 130
PHY-3002 : Step(303): len = 93771.1, overlap = 130.5
PHY-3002 : Step(304): len = 90674.3, overlap = 129.5
PHY-3002 : Step(305): len = 87490.9, overlap = 131
PHY-3002 : Step(306): len = 85451.1, overlap = 131
PHY-3002 : Step(307): len = 83310.8, overlap = 133.75
PHY-3002 : Step(308): len = 78918.2, overlap = 135.75
PHY-3002 : Step(309): len = 76274.1, overlap = 136.75
PHY-3002 : Step(310): len = 75146.8, overlap = 137.5
PHY-3002 : Step(311): len = 70746.8, overlap = 134.75
PHY-3002 : Step(312): len = 65934.7, overlap = 139
PHY-3002 : Step(313): len = 65017.4, overlap = 140.25
PHY-3002 : Step(314): len = 63949.9, overlap = 143
PHY-3002 : Step(315): len = 62038.4, overlap = 144.25
PHY-3002 : Step(316): len = 59362.4, overlap = 144.75
PHY-3002 : Step(317): len = 55500.6, overlap = 142.75
PHY-3002 : Step(318): len = 55123.5, overlap = 145.25
PHY-3002 : Step(319): len = 54707.1, overlap = 145.5
PHY-3002 : Step(320): len = 53391.8, overlap = 147
PHY-3002 : Step(321): len = 48420.5, overlap = 150.75
PHY-3002 : Step(322): len = 47748.4, overlap = 151.5
PHY-3002 : Step(323): len = 47461.7, overlap = 151.5
PHY-3002 : Step(324): len = 47308.3, overlap = 151.75
PHY-3002 : Step(325): len = 46458.9, overlap = 152.25
PHY-3002 : Step(326): len = 45515.1, overlap = 151.5
PHY-3002 : Step(327): len = 44413.9, overlap = 151
PHY-3002 : Step(328): len = 43163.7, overlap = 150.25
PHY-3002 : Step(329): len = 42892.1, overlap = 150.75
PHY-3002 : Step(330): len = 42896, overlap = 148.5
PHY-3002 : Step(331): len = 42827.2, overlap = 149.5
PHY-3002 : Step(332): len = 42647.9, overlap = 150
PHY-3002 : Step(333): len = 41478.1, overlap = 152
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92561e-06
PHY-3002 : Step(334): len = 46105.3, overlap = 156.5
PHY-3002 : Step(335): len = 47145.8, overlap = 156.5
PHY-3002 : Step(336): len = 49339.2, overlap = 151.25
PHY-3002 : Step(337): len = 49680.2, overlap = 157
PHY-3002 : Step(338): len = 49300.7, overlap = 156
PHY-3002 : Step(339): len = 47941.7, overlap = 154
PHY-3002 : Step(340): len = 47331.7, overlap = 157.75
PHY-3002 : Step(341): len = 47377.4, overlap = 152.25
PHY-3002 : Step(342): len = 47532.2, overlap = 151.25
PHY-3002 : Step(343): len = 47753.3, overlap = 151.25
PHY-3002 : Step(344): len = 47836.2, overlap = 151.25
PHY-3002 : Step(345): len = 47764.3, overlap = 146.75
PHY-3002 : Step(346): len = 47415.6, overlap = 146.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.38512e-05
PHY-3002 : Step(347): len = 52789.9, overlap = 140
PHY-3002 : Step(348): len = 53286.9, overlap = 137.75
PHY-3002 : Step(349): len = 54883.3, overlap = 140.5
PHY-3002 : Step(350): len = 56932.8, overlap = 140.25
PHY-3002 : Step(351): len = 56767.4, overlap = 138.75
PHY-3002 : Step(352): len = 56274.2, overlap = 134.25
PHY-3002 : Step(353): len = 55400.4, overlap = 134.5
PHY-3002 : Step(354): len = 55214.5, overlap = 135.75
PHY-3002 : Step(355): len = 55509.9, overlap = 129.5
PHY-3002 : Step(356): len = 55502.8, overlap = 129.75
PHY-3002 : Step(357): len = 55446, overlap = 130
PHY-3002 : Step(358): len = 55200.4, overlap = 136.25
PHY-3002 : Step(359): len = 54915.9, overlap = 138
PHY-3002 : Step(360): len = 54306, overlap = 137.5
PHY-3002 : Step(361): len = 53754.1, overlap = 137.75
PHY-3002 : Step(362): len = 53332.8, overlap = 142.25
PHY-3002 : Step(363): len = 52917.8, overlap = 142.25
PHY-3002 : Step(364): len = 52063.4, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.77024e-05
PHY-3002 : Step(365): len = 54969, overlap = 140.25
PHY-3002 : Step(366): len = 56198.8, overlap = 142.25
PHY-3002 : Step(367): len = 58026.6, overlap = 142.5
PHY-3002 : Step(368): len = 58976.6, overlap = 142.75
PHY-3002 : Step(369): len = 59465.2, overlap = 138
PHY-3002 : Step(370): len = 60115.9, overlap = 142.5
PHY-3002 : Step(371): len = 61165.9, overlap = 133.5
PHY-3002 : Step(372): len = 61695, overlap = 133.5
PHY-3002 : Step(373): len = 61512.9, overlap = 133.75
PHY-3002 : Step(374): len = 61395.1, overlap = 138.25
PHY-3002 : Step(375): len = 61458.7, overlap = 140.75
PHY-3002 : Step(376): len = 61519, overlap = 140.75
PHY-3002 : Step(377): len = 61613.1, overlap = 138.75
PHY-3002 : Step(378): len = 61723.2, overlap = 134.75
PHY-3002 : Step(379): len = 61291.6, overlap = 134.5
PHY-3002 : Step(380): len = 60912.9, overlap = 129.75
PHY-3002 : Step(381): len = 60542, overlap = 130
PHY-3002 : Step(382): len = 59988.7, overlap = 129.75
PHY-3002 : Step(383): len = 59534.2, overlap = 130
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.54048e-05
PHY-3002 : Step(384): len = 61884.4, overlap = 139
PHY-3002 : Step(385): len = 62858.2, overlap = 134.5
PHY-3002 : Step(386): len = 64235.3, overlap = 132
PHY-3002 : Step(387): len = 65290, overlap = 129.75
PHY-3002 : Step(388): len = 65173.7, overlap = 125.25
PHY-3002 : Step(389): len = 65133.8, overlap = 129
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0001096
PHY-3002 : Step(390): len = 67104.6, overlap = 126.75
PHY-3002 : Step(391): len = 67924.5, overlap = 124
PHY-3002 : Step(392): len = 69027.5, overlap = 121.75
PHY-3002 : Step(393): len = 70418.1, overlap = 112.25
PHY-3002 : Step(394): len = 71325.2, overlap = 112
PHY-3002 : Step(395): len = 71851.9, overlap = 112
PHY-3002 : Step(396): len = 72177.9, overlap = 106.75
PHY-3002 : Step(397): len = 72077.7, overlap = 106.5
PHY-3002 : Step(398): len = 72278, overlap = 101.25
PHY-3002 : Step(399): len = 72509.3, overlap = 97.5
PHY-3002 : Step(400): len = 72527, overlap = 104.25
PHY-3002 : Step(401): len = 72522.7, overlap = 106.5
PHY-3002 : Step(402): len = 72639.8, overlap = 101
PHY-3002 : Step(403): len = 72668.9, overlap = 96.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000219201
PHY-3002 : Step(404): len = 73614.9, overlap = 103
PHY-3002 : Step(405): len = 74160.4, overlap = 100
PHY-3002 : Step(406): len = 74712.7, overlap = 100
PHY-3002 : Step(407): len = 75222.9, overlap = 95.5
PHY-3002 : Step(408): len = 75574.3, overlap = 90.75
PHY-3002 : Step(409): len = 75658.1, overlap = 86
PHY-3002 : Step(410): len = 75641.3, overlap = 85.75
PHY-3002 : Step(411): len = 75741.5, overlap = 79
PHY-3002 : Step(412): len = 75675.9, overlap = 85.75
PHY-3002 : Step(413): len = 75545.3, overlap = 87.75
PHY-3002 : Step(414): len = 75678.4, overlap = 87.75
PHY-3002 : Step(415): len = 75610.8, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000427381
PHY-3002 : Step(416): len = 76040.3, overlap = 93.75
PHY-3002 : Step(417): len = 76437.4, overlap = 91.5
PHY-3002 : Step(418): len = 76982.7, overlap = 84.5
PHY-3002 : Step(419): len = 77180.6, overlap = 82.25
PHY-3002 : Step(420): len = 77669.5, overlap = 89
PHY-3002 : Step(421): len = 77960.9, overlap = 89
PHY-3002 : Step(422): len = 78298.6, overlap = 89
PHY-3002 : Step(423): len = 78666.5, overlap = 89
PHY-3002 : Step(424): len = 79139.4, overlap = 88.75
PHY-3002 : Step(425): len = 79135.2, overlap = 88.75
PHY-3002 : Step(426): len = 79334.7, overlap = 86.25
PHY-3002 : Step(427): len = 79593.5, overlap = 88.5
PHY-3002 : Step(428): len = 79866.7, overlap = 88.5
PHY-3002 : Step(429): len = 79977.4, overlap = 88.25
PHY-3002 : Step(430): len = 80296.1, overlap = 87.75
PHY-3002 : Step(431): len = 80683.9, overlap = 87.5
PHY-3002 : Step(432): len = 80771.7, overlap = 87.25
PHY-3002 : Step(433): len = 80645.3, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00074095
PHY-3002 : Step(434): len = 80823.9, overlap = 91.25
PHY-3002 : Step(435): len = 81129.1, overlap = 88.75
PHY-3002 : Step(436): len = 81443.7, overlap = 88.5
PHY-3002 : Step(437): len = 81587.3, overlap = 88.5
PHY-3002 : Step(438): len = 81620.2, overlap = 90.5
PHY-3002 : Step(439): len = 81646.5, overlap = 85.75
PHY-3002 : Step(440): len = 81729, overlap = 83.5
PHY-3002 : Step(441): len = 81779.2, overlap = 83.25
PHY-3002 : Step(442): len = 81819.1, overlap = 81
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00122013
PHY-3002 : Step(443): len = 81922.8, overlap = 80.25
PHY-3002 : Step(444): len = 82130.3, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08814e-06
PHY-3002 : Step(445): len = 94205.5, overlap = 32
PHY-3002 : Step(446): len = 90384.5, overlap = 32.75
PHY-3002 : Step(447): len = 88004.9, overlap = 34.25
PHY-3002 : Step(448): len = 85603.7, overlap = 34
PHY-3002 : Step(449): len = 84070.6, overlap = 32.75
PHY-3002 : Step(450): len = 82993.9, overlap = 32.75
PHY-3002 : Step(451): len = 81694, overlap = 32.25
PHY-3002 : Step(452): len = 80519.1, overlap = 32.25
PHY-3002 : Step(453): len = 79905.4, overlap = 32.5
PHY-3002 : Step(454): len = 79527, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17629e-06
PHY-3002 : Step(455): len = 79460.1, overlap = 32
PHY-3002 : Step(456): len = 79475.7, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23526e-05
PHY-3002 : Step(457): len = 79391.7, overlap = 32
PHY-3002 : Step(458): len = 79443.4, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.45877e-06
PHY-3002 : Step(459): len = 79519.7, overlap = 57.5
PHY-3002 : Step(460): len = 79581.5, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49175e-05
PHY-3002 : Step(461): len = 79860, overlap = 57
PHY-3002 : Step(462): len = 82368.2, overlap = 48.5
PHY-3002 : Step(463): len = 83642.5, overlap = 44.5
PHY-3002 : Step(464): len = 83890.9, overlap = 43.75
PHY-3002 : Step(465): len = 84423, overlap = 39.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98351e-05
PHY-3002 : Step(466): len = 84374, overlap = 38.25
PHY-3002 : Step(467): len = 85169.3, overlap = 36.5
PHY-3002 : Step(468): len = 85417.8, overlap = 35
PHY-3002 : Step(469): len = 85327.1, overlap = 32.5
PHY-3002 : Step(470): len = 85498.3, overlap = 31.5
PHY-3002 : Step(471): len = 85687.1, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96701e-05
PHY-3002 : Step(472): len = 86182.1, overlap = 28.25
PHY-3002 : Step(473): len = 86888.3, overlap = 26.25
PHY-3002 : Step(474): len = 87359.7, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.195118s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (208.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238563
PHY-3002 : Step(475): len = 95396.9, overlap = 4
PHY-3002 : Step(476): len = 94132.6, overlap = 7.5
PHY-3002 : Step(477): len = 92859.3, overlap = 11.5
PHY-3002 : Step(478): len = 92084.2, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000477126
PHY-3002 : Step(479): len = 92340.4, overlap = 16
PHY-3002 : Step(480): len = 92418.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000954252
PHY-3002 : Step(481): len = 92441.6, overlap = 15.25
PHY-3002 : Step(482): len = 92441.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008271s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 94991, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 95029, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395448, over cnt = 70(0%), over = 94, worst = 3
PHY-1002 : len = 395656, over cnt = 53(0%), over = 73, worst = 3
PHY-1002 : len = 395680, over cnt = 42(0%), over = 57, worst = 3
PHY-1002 : len = 395600, over cnt = 37(0%), over = 52, worst = 3
PHY-1002 : len = 355928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.621522s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (118.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 662 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 768 instances, 655 slices, 24 macros(130 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.215290s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (116.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105969
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(483): len = 105504, overlap = 0
PHY-3002 : Step(484): len = 105501, overlap = 0
PHY-3002 : Step(485): len = 105107, overlap = 1.25
PHY-3002 : Step(486): len = 105077, overlap = 1.5
PHY-3002 : Step(487): len = 104777, overlap = 2.75
PHY-3002 : Step(488): len = 104608, overlap = 3
PHY-3002 : Step(489): len = 104608, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006470s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.97949e-05
PHY-3002 : Step(490): len = 104631, overlap = 4
PHY-3002 : Step(491): len = 104631, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.95898e-05
PHY-3002 : Step(492): len = 104559, overlap = 4.25
PHY-3002 : Step(493): len = 104576, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015918
PHY-3002 : Step(494): len = 104616, overlap = 5
PHY-3002 : Step(495): len = 104616, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.00724e-05
PHY-3002 : Step(496): len = 104579, overlap = 8.5
PHY-3002 : Step(497): len = 104579, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120145
PHY-3002 : Step(498): len = 104631, overlap = 8
PHY-3002 : Step(499): len = 104650, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00024029
PHY-3002 : Step(500): len = 104725, overlap = 7
PHY-3002 : Step(501): len = 104725, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029094s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (161.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000619234
PHY-3002 : Step(502): len = 104929, overlap = 4
PHY-3002 : Step(503): len = 105008, overlap = 3.75
PHY-3002 : Step(504): len = 105015, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 105294, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 105604, Over = 0
RUN-1003 : finish command "place -eco" in  1.067600s wall, 1.578125s user + 0.515625s system = 2.093750s CPU (196.1%)

RUN-1004 : used memory is 453 MB, reserved memory is 417 MB, peak memory is 918 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  14.399959s wall, 25.468750s user + 7.703125s system = 33.171875s CPU (230.4%)

RUN-1004 : used memory is 453 MB, reserved memory is 417 MB, peak memory is 918 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 521 to 415
PHY-1001 : Pin misalignment score is improved from 415 to 415
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 770 instances
RUN-1001 : 334 mslices, 321 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1598 nets
RUN-1001 : 990 nets have 2 pins
RUN-1001 : 366 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 375000, over cnt = 99(0%), over = 128, worst = 2
PHY-1002 : len = 375240, over cnt = 81(0%), over = 106, worst = 2
PHY-1002 : len = 375128, over cnt = 58(0%), over = 74, worst = 2
PHY-1002 : len = 375104, over cnt = 50(0%), over = 62, worst = 2
PHY-1002 : len = 333472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.694208s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (123.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 15
PHY-1001 : End pin swap;  0.045802s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (136.5%)

PHY-1001 : End global routing;  1.875468s wall, 2.015625s user + 0.109375s system = 2.125000s CPU (113.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.000321s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (103.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.222453s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (112.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 593552, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 9.842840s wall, 11.656250s user + 1.359375s system = 13.015625s CPU (132.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 589720, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.267522s wall, 0.328125s user + 0.078125s system = 0.406250s CPU (151.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 589432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.050157s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (186.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 589448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.030062s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (207.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 589464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 589464
PHY-1001 : End DR Iter 4; 0.029424s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (159.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.872542s wall, 15.609375s user + 1.812500s system = 17.421875s CPU (125.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.966737s wall, 17.859375s user + 1.953125s system = 19.812500s CPU (124.1%)

RUN-1004 : used memory is 480 MB, reserved memory is 451 MB, peak memory is 918 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1249   out of  19600    6.37%
#reg                  257   out of  19600    1.31%
#le                  1304
  #lut only          1047   out of   1304   80.29%
  #reg only            55   out of   1304    4.22%
  #lut&reg            202   out of   1304   15.49%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8847, tnet num: 1596, tinst num: 768, tnode num: 9887, tedge num: 15321.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1596 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file cam_phy.timing" in  1.088555s wall, 1.000000s user + 0.156250s system = 1.156250s CPU (106.2%)

RUN-1004 : used memory is 863 MB, reserved memory is 830 MB, peak memory is 918 MB
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1598, pip num: 27603
BIT-1003 : Multithreading accelaration with 8 threads.
TMR-3509 : Import timing summary.
BIT-1003 : Generate bitstream completely, there are 1724 valid insts, and 68139 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.111411s wall, 28.656250s user + 0.406250s system = 29.062500s CPU (568.6%)

RUN-1004 : used memory is 895 MB, reserved memory is 862 MB, peak memory is 956 MB
