
embedded-sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08009638  08009638  00019638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099fc  080099fc  000202f0  2**0
                  CONTENTS
  4 .ARM          00000000  080099fc  080099fc  000202f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080099fc  080099fc  000202f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099fc  080099fc  000199fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a00  08009a00  00019a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f0  20000000  08009a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202f0  2**0
                  CONTENTS
 10 .bss          000005d8  200002f0  200002f0  000202f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008c8  200008c8  000202f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202f0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020320  2**0
                  CONTENTS, READONLY
 14 .debug_info   00011ed3  00000000  00000000  00020363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003397  00000000  00000000  00032236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001070  00000000  00000000  000355d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c65  00000000  00000000  00036640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003da31  00000000  00000000  000372a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000159b5  00000000  00000000  00074cd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eb050  00000000  00000000  0008a68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005378  00000000  00000000  001756dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0017aa54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002f0 	.word	0x200002f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800961c 	.word	0x0800961c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002f4 	.word	0x200002f4
 80001cc:	0800961c 	.word	0x0800961c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <USART1_IRQHandler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float velocity = 0;

void USART1_IRQHandler()
{
 8000c48:	b5b0      	push	{r4, r5, r7, lr}
 8000c4a:	b092      	sub	sp, #72	; 0x48
 8000c4c:	af00      	add	r7, sp, #0
	uint8_t string_to_send[64] = "This is a string !\r\n";
 8000c4e:	4b1a      	ldr	r3, [pc, #104]	; (8000cb8 <USART1_IRQHandler+0x70>)
 8000c50:	f107 0408 	add.w	r4, r7, #8
 8000c54:	461d      	mov	r5, r3
 8000c56:	6828      	ldr	r0, [r5, #0]
 8000c58:	6869      	ldr	r1, [r5, #4]
 8000c5a:	68aa      	ldr	r2, [r5, #8]
 8000c5c:	68eb      	ldr	r3, [r5, #12]
 8000c5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c60:	6928      	ldr	r0, [r5, #16]
 8000c62:	6020      	str	r0, [r4, #0]
 8000c64:	7d2b      	ldrb	r3, [r5, #20]
 8000c66:	7123      	strb	r3, [r4, #4]
 8000c68:	f107 031d 	add.w	r3, r7, #29
 8000c6c:	222b      	movs	r2, #43	; 0x2b
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f006 fbda 	bl	800742a <memset>
	sprintf(string_to_send, "%0.6f,%f\r\n", 0, 0);
 8000c76:	f107 0008 	add.w	r0, r7, #8
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	490f      	ldr	r1, [pc, #60]	; (8000cbc <USART1_IRQHandler+0x74>)
 8000c80:	f006 fb70 	bl	8007364 <siprintf>
    SerialOutputString(string_to_send, &USART1_PORT);
 8000c84:	f107 0308 	add.w	r3, r7, #8
 8000c88:	490d      	ldr	r1, [pc, #52]	; (8000cc0 <USART1_IRQHandler+0x78>)
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f000 fb63 	bl	8001356 <SerialOutputString>
	//Receive char
	//SerialOutputString("balls", &USART1_PORT);
	if((USART1->ISR & USART_ISR_RXNE)){
 8000c90:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <USART1_IRQHandler+0x7c>)
 8000c92:	69db      	ldr	r3, [r3, #28]
 8000c94:	f003 0320 	and.w	r3, r3, #32
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d008      	beq.n	8000cae <USART1_IRQHandler+0x66>
		velocity = 0;
 8000c9c:	4b0a      	ldr	r3, [pc, #40]	; (8000cc8 <USART1_IRQHandler+0x80>)
 8000c9e:	f04f 0200 	mov.w	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
		uint8_t dummy;
		SerialReceiveChar(&USART1_PORT, &dummy);
 8000ca4:	1dfb      	adds	r3, r7, #7
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <USART1_IRQHandler+0x78>)
 8000caa:	f000 fb78 	bl	800139e <SerialReceiveChar>

	}
}
 8000cae:	bf00      	nop
 8000cb0:	3748      	adds	r7, #72	; 0x48
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bdb0      	pop	{r4, r5, r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	08009644 	.word	0x08009644
 8000cbc:	08009638 	.word	0x08009638
 8000cc0:	20000000 	.word	0x20000000
 8000cc4:	40013800 	.word	0x40013800
 8000cc8:	200006b0 	.word	0x200006b0

08000ccc <enable_clocks>:

void enable_clocks() {
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <enable_clocks+0x28>)
 8000cd2:	695b      	ldr	r3, [r3, #20]
 8000cd4:	4a07      	ldr	r2, [pc, #28]	; (8000cf4 <enable_clocks+0x28>)
 8000cd6:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000cda:	6153      	str	r3, [r2, #20]

	// worked
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <enable_clocks+0x28>)
 8000cde:	69db      	ldr	r3, [r3, #28]
 8000ce0:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <enable_clocks+0x28>)
 8000ce2:	f043 0301 	orr.w	r3, r3, #1
 8000ce6:	61d3      	str	r3, [r2, #28]
	// worked
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	40021000 	.word	0x40021000

08000cf8 <read_and_transmit>:

void read_and_transmit(){
 8000cf8:	b5b0      	push	{r4, r5, r7, lr}
 8000cfa:	b098      	sub	sp, #96	; 0x60
 8000cfc:	af02      	add	r7, sp, #8
  uint8_t string_to_send[64] = "This is a string !\r\n";
 8000cfe:	4b4a      	ldr	r3, [pc, #296]	; (8000e28 <read_and_transmit+0x130>)
 8000d00:	f107 0410 	add.w	r4, r7, #16
 8000d04:	461d      	mov	r5, r3
 8000d06:	6828      	ldr	r0, [r5, #0]
 8000d08:	6869      	ldr	r1, [r5, #4]
 8000d0a:	68aa      	ldr	r2, [r5, #8]
 8000d0c:	68eb      	ldr	r3, [r5, #12]
 8000d0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d10:	6928      	ldr	r0, [r5, #16]
 8000d12:	6020      	str	r0, [r4, #0]
 8000d14:	7d2b      	ldrb	r3, [r5, #20]
 8000d16:	7123      	strb	r3, [r4, #4]
 8000d18:	f107 0325 	add.w	r3, r7, #37	; 0x25
 8000d1c:	222b      	movs	r2, #43	; 0x2b
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4618      	mov	r0, r3
 8000d22:	f006 fb82 	bl	800742a <memset>

  float gyro_values[3];
  BSP_GYRO_GetXYZ(&gyro_values[0]);
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f004 fba7 	bl	800547c <BSP_GYRO_GetXYZ>

  int *ptr;

  // Assign the desired address to the pointer
  ptr = (int *)(0x48000000 + 0x10);
 8000d2e:	4b3f      	ldr	r3, [pc, #252]	; (8000e2c <read_and_transmit+0x134>)
 8000d30:	657b      	str	r3, [r7, #84]	; 0x54

  // Dereference the pointer to get the value at that address
  int value = *ptr;
 8000d32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	653b      	str	r3, [r7, #80]	; 0x50

  if((value&0x01) && (velocity < 3.5)){
 8000d38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d01d      	beq.n	8000d7e <read_and_transmit+0x86>
 8000d42:	4b3b      	ldr	r3, [pc, #236]	; (8000e30 <read_and_transmit+0x138>)
 8000d44:	edd3 7a00 	vldr	s15, [r3]
 8000d48:	eeb0 7a0c 	vmov.f32	s14, #12	; 0x40600000  3.5
 8000d4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d54:	d513      	bpl.n	8000d7e <read_and_transmit+0x86>
	  velocity+=0.01;
 8000d56:	4b36      	ldr	r3, [pc, #216]	; (8000e30 <read_and_transmit+0x138>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff fbf4 	bl	8000548 <__aeabi_f2d>
 8000d60:	a32d      	add	r3, pc, #180	; (adr r3, 8000e18 <read_and_transmit+0x120>)
 8000d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d66:	f7ff fa91 	bl	800028c <__adddf3>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	4610      	mov	r0, r2
 8000d70:	4619      	mov	r1, r3
 8000d72:	f7ff ff19 	bl	8000ba8 <__aeabi_d2f>
 8000d76:	4603      	mov	r3, r0
 8000d78:	4a2d      	ldr	r2, [pc, #180]	; (8000e30 <read_and_transmit+0x138>)
 8000d7a:	6013      	str	r3, [r2, #0]
 8000d7c:	e024      	b.n	8000dc8 <read_and_transmit+0xd0>
  }
  else if(!(value&0x01) && (velocity > 0.01)){
 8000d7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000d80:	f003 0301 	and.w	r3, r3, #1
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d11f      	bne.n	8000dc8 <read_and_transmit+0xd0>
 8000d88:	4b29      	ldr	r3, [pc, #164]	; (8000e30 <read_and_transmit+0x138>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff fbdb 	bl	8000548 <__aeabi_f2d>
 8000d92:	a321      	add	r3, pc, #132	; (adr r3, 8000e18 <read_and_transmit+0x120>)
 8000d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d98:	f7ff febe 	bl	8000b18 <__aeabi_dcmpgt>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d012      	beq.n	8000dc8 <read_and_transmit+0xd0>
	  velocity -= 0.02;
 8000da2:	4b23      	ldr	r3, [pc, #140]	; (8000e30 <read_and_transmit+0x138>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fbce 	bl	8000548 <__aeabi_f2d>
 8000dac:	a31c      	add	r3, pc, #112	; (adr r3, 8000e20 <read_and_transmit+0x128>)
 8000dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db2:	f7ff fa69 	bl	8000288 <__aeabi_dsub>
 8000db6:	4602      	mov	r2, r0
 8000db8:	460b      	mov	r3, r1
 8000dba:	4610      	mov	r0, r2
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f7ff fef3 	bl	8000ba8 <__aeabi_d2f>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	4a1a      	ldr	r2, [pc, #104]	; (8000e30 <read_and_transmit+0x138>)
 8000dc6:	6013      	str	r3, [r2, #0]
  }

  sprintf(string_to_send, "%0.6f,%f\r\n", gyro_values[2]/20000, velocity);
 8000dc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dcc:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000e34 <read_and_transmit+0x13c>
 8000dd0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000dd4:	ee16 0a90 	vmov	r0, s13
 8000dd8:	f7ff fbb6 	bl	8000548 <__aeabi_f2d>
 8000ddc:	4604      	mov	r4, r0
 8000dde:	460d      	mov	r5, r1
 8000de0:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <read_and_transmit+0x138>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fbaf 	bl	8000548 <__aeabi_f2d>
 8000dea:	4602      	mov	r2, r0
 8000dec:	460b      	mov	r3, r1
 8000dee:	f107 0010 	add.w	r0, r7, #16
 8000df2:	e9cd 2300 	strd	r2, r3, [sp]
 8000df6:	4622      	mov	r2, r4
 8000df8:	462b      	mov	r3, r5
 8000dfa:	490f      	ldr	r1, [pc, #60]	; (8000e38 <read_and_transmit+0x140>)
 8000dfc:	f006 fab2 	bl	8007364 <siprintf>
  SerialOutputString(string_to_send, &USART1_PORT);
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	490d      	ldr	r1, [pc, #52]	; (8000e3c <read_and_transmit+0x144>)
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 faa5 	bl	8001356 <SerialOutputString>
}
 8000e0c:	bf00      	nop
 8000e0e:	3758      	adds	r7, #88	; 0x58
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bdb0      	pop	{r4, r5, r7, pc}
 8000e14:	f3af 8000 	nop.w
 8000e18:	47ae147b 	.word	0x47ae147b
 8000e1c:	3f847ae1 	.word	0x3f847ae1
 8000e20:	47ae147b 	.word	0x47ae147b
 8000e24:	3f947ae1 	.word	0x3f947ae1
 8000e28:	08009644 	.word	0x08009644
 8000e2c:	48000010 	.word	0x48000010
 8000e30:	200006b0 	.word	0x200006b0
 8000e34:	469c4000 	.word	0x469c4000
 8000e38:	08009638 	.word	0x08009638
 8000e3c:	20000000 	.word	0x20000000

08000e40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e44:	f000 fe28 	bl	8001a98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e48:	f000 f822 	bl	8000e90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e4c:	f000 f922 	bl	8001094 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e50:	f000 f880 	bl	8000f54 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000e54:	f000 f8be 	bl	8000fd4 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000e58:	f000 f8fa 	bl	8001050 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  BSP_GYRO_Init();
 8000e5c:	f004 fa58 	bl	8005310 <BSP_GYRO_Init>
  BSP_ACCELERO_Init();
 8000e60:	f004 f994 	bl	800518c <BSP_ACCELERO_Init>


  SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 8000e64:	2200      	movs	r2, #0
 8000e66:	4908      	ldr	r1, [pc, #32]	; (8000e88 <main+0x48>)
 8000e68:	2004      	movs	r0, #4
 8000e6a:	f000 f9df 	bl	800122c <SerialInitialise>

  enable_clocks();
 8000e6e:	f7ff ff2d 	bl	8000ccc <enable_clocks>
  trigger_prescaler(1000);
 8000e72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e76:	f000 fdc8 	bl	8001a0a <trigger_prescaler>
  enable_interrupt_timer2();
 8000e7a:	f000 fdaf 	bl	80019dc <enable_interrupt_timer2>
  interval_mode(50, &read_and_transmit);
 8000e7e:	4903      	ldr	r1, [pc, #12]	; (8000e8c <main+0x4c>)
 8000e80:	2032      	movs	r0, #50	; 0x32
 8000e82:	f000 fd51 	bl	8001928 <interval_mode>
  /* USER CODE END 2 */


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e86:	e7fe      	b.n	8000e86 <main+0x46>
 8000e88:	20000000 	.word	0x20000000
 8000e8c:	08000cf9 	.word	0x08000cf9

08000e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b09e      	sub	sp, #120	; 0x78
 8000e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e96:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e9a:	2228      	movs	r2, #40	; 0x28
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f006 fac3 	bl	800742a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	223c      	movs	r2, #60	; 0x3c
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f006 fab5 	bl	800742a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ec4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000ec8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ed2:	2310      	movs	r3, #16
 8000ed4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ede:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000ee0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ee4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000eea:	4618      	mov	r0, r3
 8000eec:	f002 f8d6 	bl	800309c <HAL_RCC_OscConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000ef6:	f000 f94b 	bl	8001190 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efa:	230f      	movs	r3, #15
 8000efc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efe:	2302      	movs	r3, #2
 8000f00:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f10:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f14:	2101      	movs	r1, #1
 8000f16:	4618      	mov	r0, r3
 8000f18:	f003 f8fe 	bl	8004118 <HAL_RCC_ClockConfig>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f22:	f000 f935 	bl	8001190 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <SystemClock_Config+0xc0>)
 8000f28:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000f2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f32:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f34:	463b      	mov	r3, r7
 8000f36:	4618      	mov	r0, r3
 8000f38:	f003 fad4 	bl	80044e4 <HAL_RCCEx_PeriphCLKConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000f42:	f000 f925 	bl	8001190 <Error_Handler>
  }
}
 8000f46:	bf00      	nop
 8000f48:	3778      	adds	r7, #120	; 0x78
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	00020020 	.word	0x00020020

08000f54 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f58:	4b1b      	ldr	r3, [pc, #108]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f5a:	4a1c      	ldr	r2, [pc, #112]	; (8000fcc <MX_I2C1_Init+0x78>)
 8000f5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000f5e:	4b1a      	ldr	r3, [pc, #104]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f60:	4a1b      	ldr	r2, [pc, #108]	; (8000fd0 <MX_I2C1_Init+0x7c>)
 8000f62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f64:	4b18      	ldr	r3, [pc, #96]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f6a:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f70:	4b15      	ldr	r3, [pc, #84]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f76:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f7c:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f82:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f88:	4b0f      	ldr	r3, [pc, #60]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f8e:	480e      	ldr	r0, [pc, #56]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000f90:	f001 f968 	bl	8002264 <HAL_I2C_Init>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f9a:	f000 f8f9 	bl	8001190 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4809      	ldr	r0, [pc, #36]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000fa2:	f001 ff11 	bl	8002dc8 <HAL_I2CEx_ConfigAnalogFilter>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fac:	f000 f8f0 	bl	8001190 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <MX_I2C1_Init+0x74>)
 8000fb4:	f001 ff53 	bl	8002e5e <HAL_I2CEx_ConfigDigitalFilter>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fbe:	f000 f8e7 	bl	8001190 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	2000030c 	.word	0x2000030c
 8000fcc:	40005400 	.word	0x40005400
 8000fd0:	2000090e 	.word	0x2000090e

08000fd4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <MX_SPI1_Init+0x74>)
 8000fda:	4a1c      	ldr	r2, [pc, #112]	; (800104c <MX_SPI1_Init+0x78>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fde:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <MX_SPI1_Init+0x74>)
 8000fe0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fe4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fe6:	4b18      	ldr	r3, [pc, #96]	; (8001048 <MX_SPI1_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000fec:	4b16      	ldr	r3, [pc, #88]	; (8001048 <MX_SPI1_Init+0x74>)
 8000fee:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000ff2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ff4:	4b14      	ldr	r3, [pc, #80]	; (8001048 <MX_SPI1_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ffa:	4b13      	ldr	r3, [pc, #76]	; (8001048 <MX_SPI1_Init+0x74>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001000:	4b11      	ldr	r3, [pc, #68]	; (8001048 <MX_SPI1_Init+0x74>)
 8001002:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001006:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001008:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <MX_SPI1_Init+0x74>)
 800100a:	2208      	movs	r2, #8
 800100c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800100e:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <MX_SPI1_Init+0x74>)
 8001010:	2200      	movs	r2, #0
 8001012:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <MX_SPI1_Init+0x74>)
 8001016:	2200      	movs	r2, #0
 8001018:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800101a:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <MX_SPI1_Init+0x74>)
 800101c:	2200      	movs	r2, #0
 800101e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001020:	4b09      	ldr	r3, [pc, #36]	; (8001048 <MX_SPI1_Init+0x74>)
 8001022:	2207      	movs	r2, #7
 8001024:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001026:	4b08      	ldr	r3, [pc, #32]	; (8001048 <MX_SPI1_Init+0x74>)
 8001028:	2200      	movs	r2, #0
 800102a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800102c:	4b06      	ldr	r3, [pc, #24]	; (8001048 <MX_SPI1_Init+0x74>)
 800102e:	2208      	movs	r2, #8
 8001030:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001032:	4805      	ldr	r0, [pc, #20]	; (8001048 <MX_SPI1_Init+0x74>)
 8001034:	f003 fc06 	bl	8004844 <HAL_SPI_Init>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800103e:	f000 f8a7 	bl	8001190 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000360 	.word	0x20000360
 800104c:	40013000 	.word	0x40013000

08001050 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001054:	4b0d      	ldr	r3, [pc, #52]	; (800108c <MX_USB_PCD_Init+0x3c>)
 8001056:	4a0e      	ldr	r2, [pc, #56]	; (8001090 <MX_USB_PCD_Init+0x40>)
 8001058:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800105a:	4b0c      	ldr	r3, [pc, #48]	; (800108c <MX_USB_PCD_Init+0x3c>)
 800105c:	2208      	movs	r2, #8
 800105e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001060:	4b0a      	ldr	r3, [pc, #40]	; (800108c <MX_USB_PCD_Init+0x3c>)
 8001062:	2202      	movs	r2, #2
 8001064:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001066:	4b09      	ldr	r3, [pc, #36]	; (800108c <MX_USB_PCD_Init+0x3c>)
 8001068:	2202      	movs	r2, #2
 800106a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800106c:	4b07      	ldr	r3, [pc, #28]	; (800108c <MX_USB_PCD_Init+0x3c>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <MX_USB_PCD_Init+0x3c>)
 8001074:	2200      	movs	r2, #0
 8001076:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <MX_USB_PCD_Init+0x3c>)
 800107a:	f001 ff3c 	bl	8002ef6 <HAL_PCD_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001084:	f000 f884 	bl	8001190 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}
 800108c:	200003c4 	.word	0x200003c4
 8001090:	40005c00 	.word	0x40005c00

08001094 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	; 0x28
 8001098:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010aa:	4b37      	ldr	r3, [pc, #220]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	4a36      	ldr	r2, [pc, #216]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010b4:	6153      	str	r3, [r2, #20]
 80010b6:	4b34      	ldr	r3, [pc, #208]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c2:	4b31      	ldr	r3, [pc, #196]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	4a30      	ldr	r2, [pc, #192]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80010cc:	6153      	str	r3, [r2, #20]
 80010ce:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010da:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	4a2a      	ldr	r2, [pc, #168]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010e4:	6153      	str	r3, [r2, #20]
 80010e6:	4b28      	ldr	r3, [pc, #160]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f2:	4b25      	ldr	r3, [pc, #148]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	4a24      	ldr	r2, [pc, #144]	; (8001188 <MX_GPIO_Init+0xf4>)
 80010f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010fc:	6153      	str	r3, [r2, #20]
 80010fe:	4b22      	ldr	r3, [pc, #136]	; (8001188 <MX_GPIO_Init+0xf4>)
 8001100:	695b      	ldr	r3, [r3, #20]
 8001102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	4b1f      	ldr	r3, [pc, #124]	; (8001188 <MX_GPIO_Init+0xf4>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	4a1e      	ldr	r2, [pc, #120]	; (8001188 <MX_GPIO_Init+0xf4>)
 8001110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001114:	6153      	str	r3, [r2, #20]
 8001116:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <MX_GPIO_Init+0xf4>)
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001122:	2200      	movs	r2, #0
 8001124:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001128:	4818      	ldr	r0, [pc, #96]	; (800118c <MX_GPIO_Init+0xf8>)
 800112a:	f001 f883 	bl	8002234 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800112e:	2337      	movs	r3, #55	; 0x37
 8001130:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001132:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	4812      	ldr	r0, [pc, #72]	; (800118c <MX_GPIO_Init+0xf8>)
 8001144:	f000 fe20 	bl	8001d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001148:	f64f 7308 	movw	r3, #65288	; 0xff08
 800114c:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114e:	2301      	movs	r3, #1
 8001150:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001156:	2300      	movs	r3, #0
 8001158:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4619      	mov	r1, r3
 8001160:	480a      	ldr	r0, [pc, #40]	; (800118c <MX_GPIO_Init+0xf8>)
 8001162:	f000 fe11 	bl	8001d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001166:	2301      	movs	r3, #1
 8001168:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800116a:	2300      	movs	r3, #0
 800116c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4619      	mov	r1, r3
 8001178:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117c:	f000 fe04 	bl	8001d88 <HAL_GPIO_Init>

}
 8001180:	bf00      	nop
 8001182:	3728      	adds	r7, #40	; 0x28
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021000 	.word	0x40021000
 800118c:	48001000 	.word	0x48001000

08001190 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001194:	b672      	cpsid	i
}
 8001196:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001198:	e7fe      	b.n	8001198 <Error_Handler+0x8>
	...

0800119c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	db0b      	blt.n	80011c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	f003 021f 	and.w	r2, r3, #31
 80011b4:	4907      	ldr	r1, [pc, #28]	; (80011d4 <__NVIC_EnableIRQ+0x38>)
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	095b      	lsrs	r3, r3, #5
 80011bc:	2001      	movs	r0, #1
 80011be:	fa00 f202 	lsl.w	r2, r0, r2
 80011c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000e100 	.word	0xe000e100

080011d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	6039      	str	r1, [r7, #0]
 80011e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	db0a      	blt.n	8001202 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	490c      	ldr	r1, [pc, #48]	; (8001224 <__NVIC_SetPriority+0x4c>)
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	0112      	lsls	r2, r2, #4
 80011f8:	b2d2      	uxtb	r2, r2
 80011fa:	440b      	add	r3, r1
 80011fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001200:	e00a      	b.n	8001218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	b2da      	uxtb	r2, r3
 8001206:	4908      	ldr	r1, [pc, #32]	; (8001228 <__NVIC_SetPriority+0x50>)
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	3b04      	subs	r3, #4
 8001210:	0112      	lsls	r2, r2, #4
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	440b      	add	r3, r1
 8001216:	761a      	strb	r2, [r3, #24]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	e000e100 	.word	0xe000e100
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	bf00      	nop

	__disable_irq();
	serial_port->completion_function = completion_function;
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	63da      	str	r2, [r3, #60]	; 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001242:	4b37      	ldr	r3, [pc, #220]	; (8001320 <SerialInitialise+0xf4>)
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	4a36      	ldr	r2, [pc, #216]	; (8001320 <SerialInitialise+0xf4>)
 8001248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800124c:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800124e:	4b34      	ldr	r3, [pc, #208]	; (8001320 <SerialInitialise+0xf4>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	4a33      	ldr	r2, [pc, #204]	; (8001320 <SerialInitialise+0xf4>)
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	6a1b      	ldr	r3, [r3, #32]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d106      	bne.n	8001270 <SerialInitialise+0x44>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8001262:	4b2f      	ldr	r3, [pc, #188]	; (8001320 <SerialInitialise+0xf4>)
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	4a2e      	ldr	r2, [pc, #184]	; (8001320 <SerialInitialise+0xf4>)
 8001268:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800126c:	6153      	str	r3, [r2, #20]
		break;
 800126e:	e000      	b.n	8001272 <SerialInitialise+0x46>
	default:
		break;
 8001270:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800127a:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001284:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800128a:	68ba      	ldr	r2, [r7, #8]
 800128c:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8001290:	b2d2      	uxtb	r2, r2
 8001292:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	69d9      	ldr	r1, [r3, #28]
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	430a      	orrs	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	2b04      	cmp	r3, #4
 80012b0:	d821      	bhi.n	80012f6 <SerialInitialise+0xca>
 80012b2:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <SerialInitialise+0x8c>)
 80012b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b8:	080012cd 	.word	0x080012cd
 80012bc:	080012d5 	.word	0x080012d5
 80012c0:	080012dd 	.word	0x080012dd
 80012c4:	080012e5 	.word	0x080012e5
 80012c8:	080012ed 	.word	0x080012ed
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	2246      	movs	r2, #70	; 0x46
 80012d0:	801a      	strh	r2, [r3, #0]
		break;
 80012d2:	e010      	b.n	80012f6 <SerialInitialise+0xca>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	2246      	movs	r2, #70	; 0x46
 80012d8:	801a      	strh	r2, [r3, #0]
		break;
 80012da:	e00c      	b.n	80012f6 <SerialInitialise+0xca>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	2246      	movs	r2, #70	; 0x46
 80012e0:	801a      	strh	r2, [r3, #0]
		break;
 80012e2:	e008      	b.n	80012f6 <SerialInitialise+0xca>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	2246      	movs	r2, #70	; 0x46
 80012e8:	801a      	strh	r2, [r3, #0]
		break;
 80012ea:	e004      	b.n	80012f6 <SerialInitialise+0xca>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80012f2:	801a      	strh	r2, [r3, #0]
		break;
 80012f4:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE | USART_CR1_RXNEIE;
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
 8001304:	601a      	str	r2, [r3, #0]

	NVIC_SetPriority(USART1_IRQn, 1);  // Set Priority
 8001306:	2101      	movs	r1, #1
 8001308:	2025      	movs	r0, #37	; 0x25
 800130a:	f7ff ff65 	bl	80011d8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn);
 800130e:	2025      	movs	r0, #37	; 0x25
 8001310:	f7ff ff44 	bl	800119c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001314:	b662      	cpsie	i
}
 8001316:	bf00      	nop

	__enable_irq();
}
 8001318:	bf00      	nop
 800131a:	3718      	adds	r7, #24
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40021000 	.word	0x40021000

08001324 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	6039      	str	r1, [r7, #0]
 800132e:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 8001330:	bf00      	nop
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0f8      	beq.n	8001332 <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	79fa      	ldrb	r2, [r7, #7]
 8001346:	b292      	uxth	r2, r2
 8001348:	801a      	strh	r2, [r3, #0]
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 8001356:	b580      	push	{r7, lr}
 8001358:	b084      	sub	sp, #16
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 8001364:	e00b      	b.n	800137e <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	6839      	ldr	r1, [r7, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ffd9 	bl	8001324 <SerialOutputChar>
		counter++;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	3301      	adds	r3, #1
 8001376:	60fb      	str	r3, [r7, #12]
		pt++;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3301      	adds	r3, #1
 800137c:	607b      	str	r3, [r7, #4]
	while(*pt) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1ef      	bne.n	8001366 <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	4798      	blx	r3
}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <SerialReceiveChar>:


// returns 1 if valid char, 0 if timeout
uint8_t SerialReceiveChar(SerialPort *serial_port, uint8_t *received_char)
{
 800139e:	b480      	push	{r7}
 80013a0:	b085      	sub	sp, #20
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
	uint16_t timeout = 0xffff;
 80013a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ac:	81fb      	strh	r3, [r7, #14]
	while (1) {
		timeout--;
 80013ae:	89fb      	ldrh	r3, [r7, #14]
 80013b0:	3b01      	subs	r3, #1
 80013b2:	81fb      	strh	r3, [r7, #14]
		if (timeout == 0)
 80013b4:	89fb      	ldrh	r3, [r7, #14]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <SerialReceiveChar+0x20>
			return 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	e026      	b.n	800140c <SerialReceiveChar+0x6e>

		if (*(serial_port->StatusRegister) & USART_ISR_ORE || *(serial_port->StatusRegister) & USART_ISR_FE) {
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0308 	and.w	r3, r3, #8
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d106      	bne.n	80013da <SerialReceiveChar+0x3c>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d007      	beq.n	80013ea <SerialReceiveChar+0x4c>
			*(serial_port->FlagClearRegister) |= USART_ICR_ORECF | USART_ICR_FECF;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f042 020a 	orr.w	r2, r2, #10
 80013e8:	601a      	str	r2, [r3, #0]
		}

		if (*(serial_port->StatusRegister) & USART_ISR_RXNE) { // Wait for RXNE flag to be set
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0320 	and.w	r3, r3, #32
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d100      	bne.n	80013fa <SerialReceiveChar+0x5c>
		timeout--;
 80013f8:	e7d9      	b.n	80013ae <SerialReceiveChar+0x10>
			break;
 80013fa:	bf00      	nop
		}
	}
	*received_char = *(serial_port->DataInputRegister);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	b29b      	uxth	r3, r3
 8001404:	b2da      	uxtb	r2, r3
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	701a      	strb	r2, [r3, #0]
	return 1;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <HAL_MspInit+0x44>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	4a0e      	ldr	r2, [pc, #56]	; (800145c <HAL_MspInit+0x44>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6193      	str	r3, [r2, #24]
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <HAL_MspInit+0x44>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_MspInit+0x44>)
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	4a08      	ldr	r2, [pc, #32]	; (800145c <HAL_MspInit+0x44>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001440:	61d3      	str	r3, [r2, #28]
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <HAL_MspInit+0x44>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800144e:	2007      	movs	r0, #7
 8001450:	f000 fc58 	bl	8001d04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40021000 	.word	0x40021000

08001460 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	; 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a17      	ldr	r2, [pc, #92]	; (80014dc <HAL_I2C_MspInit+0x7c>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d127      	bne.n	80014d2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	4b17      	ldr	r3, [pc, #92]	; (80014e0 <HAL_I2C_MspInit+0x80>)
 8001484:	695b      	ldr	r3, [r3, #20]
 8001486:	4a16      	ldr	r2, [pc, #88]	; (80014e0 <HAL_I2C_MspInit+0x80>)
 8001488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800148c:	6153      	str	r3, [r2, #20]
 800148e:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <HAL_I2C_MspInit+0x80>)
 8001490:	695b      	ldr	r3, [r3, #20]
 8001492:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800149a:	23c0      	movs	r3, #192	; 0xc0
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800149e:	2312      	movs	r3, #18
 80014a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a2:	2301      	movs	r3, #1
 80014a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014aa:	2304      	movs	r3, #4
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	480b      	ldr	r0, [pc, #44]	; (80014e4 <HAL_I2C_MspInit+0x84>)
 80014b6:	f000 fc67 	bl	8001d88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ba:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <HAL_I2C_MspInit+0x80>)
 80014bc:	69db      	ldr	r3, [r3, #28]
 80014be:	4a08      	ldr	r2, [pc, #32]	; (80014e0 <HAL_I2C_MspInit+0x80>)
 80014c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014c4:	61d3      	str	r3, [r2, #28]
 80014c6:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <HAL_I2C_MspInit+0x80>)
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014d2:	bf00      	nop
 80014d4:	3728      	adds	r7, #40	; 0x28
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40005400 	.word	0x40005400
 80014e0:	40021000 	.word	0x40021000
 80014e4:	48000400 	.word	0x48000400

080014e8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <HAL_I2C_MspDeInit+0x38>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d10d      	bne.n	8001516 <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <HAL_I2C_MspDeInit+0x3c>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	4a09      	ldr	r2, [pc, #36]	; (8001524 <HAL_I2C_MspDeInit+0x3c>)
 8001500:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001504:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(I2C1_SCL_GPIO_Port, I2C1_SCL_Pin);
 8001506:	2140      	movs	r1, #64	; 0x40
 8001508:	4807      	ldr	r0, [pc, #28]	; (8001528 <HAL_I2C_MspDeInit+0x40>)
 800150a:	f000 fdb7 	bl	800207c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C1_SDA_GPIO_Port, I2C1_SDA_Pin);
 800150e:	2180      	movs	r1, #128	; 0x80
 8001510:	4805      	ldr	r0, [pc, #20]	; (8001528 <HAL_I2C_MspDeInit+0x40>)
 8001512:	f000 fdb3 	bl	800207c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40005400 	.word	0x40005400
 8001524:	40021000 	.word	0x40021000
 8001528:	48000400 	.word	0x48000400

0800152c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	; 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <HAL_SPI_MspInit+0x7c>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d128      	bne.n	80015a0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800154e:	4b17      	ldr	r3, [pc, #92]	; (80015ac <HAL_SPI_MspInit+0x80>)
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	4a16      	ldr	r2, [pc, #88]	; (80015ac <HAL_SPI_MspInit+0x80>)
 8001554:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001558:	6193      	str	r3, [r2, #24]
 800155a:	4b14      	ldr	r3, [pc, #80]	; (80015ac <HAL_SPI_MspInit+0x80>)
 800155c:	699b      	ldr	r3, [r3, #24]
 800155e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001566:	4b11      	ldr	r3, [pc, #68]	; (80015ac <HAL_SPI_MspInit+0x80>)
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	4a10      	ldr	r2, [pc, #64]	; (80015ac <HAL_SPI_MspInit+0x80>)
 800156c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001570:	6153      	str	r3, [r2, #20]
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <HAL_SPI_MspInit+0x80>)
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800157e:	23e0      	movs	r3, #224	; 0xe0
 8001580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001582:	2302      	movs	r3, #2
 8001584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800158a:	2303      	movs	r3, #3
 800158c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800158e:	2305      	movs	r3, #5
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	4619      	mov	r1, r3
 8001598:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159c:	f000 fbf4 	bl	8001d88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80015a0:	bf00      	nop
 80015a2:	3728      	adds	r7, #40	; 0x28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40013000 	.word	0x40013000
 80015ac:	40021000 	.word	0x40021000

080015b0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a08      	ldr	r2, [pc, #32]	; (80015e0 <HAL_SPI_MspDeInit+0x30>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d10a      	bne.n	80015d8 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80015c2:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <HAL_SPI_MspDeInit+0x34>)
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	4a07      	ldr	r2, [pc, #28]	; (80015e4 <HAL_SPI_MspDeInit+0x34>)
 80015c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015cc:	6193      	str	r3, [r2, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin);
 80015ce:	21e0      	movs	r1, #224	; 0xe0
 80015d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d4:	f000 fd52 	bl	800207c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40013000 	.word	0x40013000
 80015e4:	40021000 	.word	0x40021000

080015e8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	; 0x28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a18      	ldr	r2, [pc, #96]	; (8001668 <HAL_PCD_MspInit+0x80>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d129      	bne.n	800165e <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160a:	4b18      	ldr	r3, [pc, #96]	; (800166c <HAL_PCD_MspInit+0x84>)
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	4a17      	ldr	r2, [pc, #92]	; (800166c <HAL_PCD_MspInit+0x84>)
 8001610:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001614:	6153      	str	r3, [r2, #20]
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <HAL_PCD_MspInit+0x84>)
 8001618:	695b      	ldr	r3, [r3, #20]
 800161a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001622:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001630:	2303      	movs	r3, #3
 8001632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001634:	230e      	movs	r3, #14
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4619      	mov	r1, r3
 800163e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001642:	f000 fba1 	bl	8001d88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001646:	4b09      	ldr	r3, [pc, #36]	; (800166c <HAL_PCD_MspInit+0x84>)
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	4a08      	ldr	r2, [pc, #32]	; (800166c <HAL_PCD_MspInit+0x84>)
 800164c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001650:	61d3      	str	r3, [r2, #28]
 8001652:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_PCD_MspInit+0x84>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800165e:	bf00      	nop
 8001660:	3728      	adds	r7, #40	; 0x28
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40005c00 	.word	0x40005c00
 800166c:	40021000 	.word	0x40021000

08001670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001674:	e7fe      	b.n	8001674 <NMI_Handler+0x4>

08001676 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800167a:	e7fe      	b.n	800167a <HardFault_Handler+0x4>

0800167c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001680:	e7fe      	b.n	8001680 <MemManage_Handler+0x4>

08001682 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001686:	e7fe      	b.n	8001686 <BusFault_Handler+0x4>

08001688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800168c:	e7fe      	b.n	800168c <UsageFault_Handler+0x4>

0800168e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016bc:	f000 fa32 	bl	8001b24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
	return 1;
 80016c8:	2301      	movs	r3, #1
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <_kill>:

int _kill(int pid, int sig)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016de:	f005 fef7 	bl	80074d0 <__errno>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2216      	movs	r2, #22
 80016e6:	601a      	str	r2, [r3, #0]
	return -1;
 80016e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <_exit>:

void _exit (int status)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff ffe7 	bl	80016d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001706:	e7fe      	b.n	8001706 <_exit+0x12>

08001708 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	e00a      	b.n	8001730 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800171a:	f3af 8000 	nop.w
 800171e:	4601      	mov	r1, r0
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	1c5a      	adds	r2, r3, #1
 8001724:	60ba      	str	r2, [r7, #8]
 8001726:	b2ca      	uxtb	r2, r1
 8001728:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	3301      	adds	r3, #1
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	697a      	ldr	r2, [r7, #20]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	429a      	cmp	r2, r3
 8001736:	dbf0      	blt.n	800171a <_read+0x12>
	}

return len;
 8001738:	687b      	ldr	r3, [r7, #4]
}
 800173a:	4618      	mov	r0, r3
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af00      	add	r7, sp, #0
 8001748:	60f8      	str	r0, [r7, #12]
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	e009      	b.n	8001768 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	1c5a      	adds	r2, r3, #1
 8001758:	60ba      	str	r2, [r7, #8]
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	4618      	mov	r0, r3
 800175e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	3301      	adds	r3, #1
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	429a      	cmp	r2, r3
 800176e:	dbf1      	blt.n	8001754 <_write+0x12>
	}
	return len;
 8001770:	687b      	ldr	r3, [r7, #4]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <_close>:

int _close(int file)
{
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
	return -1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001792:	b480      	push	{r7}
 8001794:	b083      	sub	sp, #12
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017a2:	605a      	str	r2, [r3, #4]
	return 0;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <_isatty>:

int _isatty(int file)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
	return 1;
 80017ba:	2301      	movs	r3, #1
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
	return 0;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3714      	adds	r7, #20
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
	...

080017e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017ec:	4a14      	ldr	r2, [pc, #80]	; (8001840 <_sbrk+0x5c>)
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <_sbrk+0x60>)
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017f8:	4b13      	ldr	r3, [pc, #76]	; (8001848 <_sbrk+0x64>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d102      	bne.n	8001806 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <_sbrk+0x64>)
 8001802:	4a12      	ldr	r2, [pc, #72]	; (800184c <_sbrk+0x68>)
 8001804:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <_sbrk+0x64>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4413      	add	r3, r2
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	429a      	cmp	r2, r3
 8001812:	d207      	bcs.n	8001824 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001814:	f005 fe5c 	bl	80074d0 <__errno>
 8001818:	4603      	mov	r3, r0
 800181a:	220c      	movs	r2, #12
 800181c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
 8001822:	e009      	b.n	8001838 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <_sbrk+0x64>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800182a:	4b07      	ldr	r3, [pc, #28]	; (8001848 <_sbrk+0x64>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4413      	add	r3, r2
 8001832:	4a05      	ldr	r2, [pc, #20]	; (8001848 <_sbrk+0x64>)
 8001834:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001836:	68fb      	ldr	r3, [r7, #12]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3718      	adds	r7, #24
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	2000a000 	.word	0x2000a000
 8001844:	00000400 	.word	0x00000400
 8001848:	200006b4 	.word	0x200006b4
 800184c:	200008c8 	.word	0x200008c8

08001850 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <SystemInit+0x20>)
 8001856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800185a:	4a05      	ldr	r2, [pc, #20]	; (8001870 <SystemInit+0x20>)
 800185c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <__NVIC_EnableIRQ>:
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001882:	2b00      	cmp	r3, #0
 8001884:	db0b      	blt.n	800189e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	f003 021f 	and.w	r2, r3, #31
 800188c:	4907      	ldr	r1, [pc, #28]	; (80018ac <__NVIC_EnableIRQ+0x38>)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	095b      	lsrs	r3, r3, #5
 8001894:	2001      	movs	r0, #1
 8001896:	fa00 f202 	lsl.w	r2, r0, r2
 800189a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000e100 	.word	0xe000e100

080018b0 <__NVIC_SetPriority>:
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	db0a      	blt.n	80018da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	490c      	ldr	r1, [pc, #48]	; (80018fc <__NVIC_SetPriority+0x4c>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	440b      	add	r3, r1
 80018d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80018d8:	e00a      	b.n	80018f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	4908      	ldr	r1, [pc, #32]	; (8001900 <__NVIC_SetPriority+0x50>)
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	f003 030f 	and.w	r3, r3, #15
 80018e6:	3b04      	subs	r3, #4
 80018e8:	0112      	lsls	r2, r2, #4
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	440b      	add	r3, r1
 80018ee:	761a      	strb	r2, [r3, #24]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000e100 	.word	0xe000e100
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <reset_modes>:
	}
}

// The purpose of this function is to reset the current mode the timer is working
// Doing this ensures that only one mode is currently running at a time
void reset_modes(){
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
	continous_mode = 0;							// Resets continous mode
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <reset_modes+0x1c>)
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]
	one_shot_mode = 0;							// Resets one shot mode
 800190e:	4b05      	ldr	r3, [pc, #20]	; (8001924 <reset_modes+0x20>)
 8001910:	2200      	movs	r2, #0
 8001912:	701a      	strb	r2, [r3, #0]
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	200006bc 	.word	0x200006bc
 8001924:	200006bd 	.word	0x200006bd

08001928 <interval_mode>:
	finished_interval = display_func;

}

// This function intialises the callback function and sets the mode to continous mode
void interval_mode(uint32_t period, void(*display_func)(void)){// j
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
	reset_modes();
 8001932:	f7ff ffe7 	bl	8001904 <reset_modes>
	continous_mode = 1;
 8001936:	4b0d      	ldr	r3, [pc, #52]	; (800196c <interval_mode+0x44>)
 8001938:	2201      	movs	r2, #1
 800193a:	701a      	strb	r2, [r3, #0]
	newPeriod = period;// j
 800193c:	4a0c      	ldr	r2, [pc, #48]	; (8001970 <interval_mode+0x48>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6013      	str	r3, [r2, #0]
	set_period(newPeriod);//j
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <interval_mode+0x48>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f816 	bl	8001978 <set_period>
	TIM2->CR1 |= TIM_CR1_CEN; 					// enable timer2
 800194c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	6013      	str	r3, [r2, #0]
	finished_interval = display_func;// j
 800195c:	4a05      	ldr	r2, [pc, #20]	; (8001974 <interval_mode+0x4c>)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	6013      	str	r3, [r2, #0]
}// j
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200006bc 	.word	0x200006bc
 8001970:	20000044 	.word	0x20000044
 8001974:	200006b8 	.word	0x200006b8

08001978 <set_period>:

// This function changes the current period
void set_period(uint32_t period){// j
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	TIM2->CNT = 0x00;// j
 8001980:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001984:	2200      	movs	r2, #0
 8001986:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->ARR = newPeriod - 1;// j
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <set_period+0x28>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001990:	3b01      	subs	r3, #1
 8001992:	62d3      	str	r3, [r2, #44]	; 0x2c

}// j
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	20000044 	.word	0x20000044

080019a4 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	if ((TIM2->SR & TIM_SR_UIF) != 0) {			// check update interrupt flag timer2
 80019a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d00e      	beq.n	80019d4 <TIM2_IRQHandler+0x30>
        TIM2->SR &= ~TIM_SR_UIF; 				// Clear the update interrupt flag
 80019b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019c0:	f023 0301 	bic.w	r3, r3, #1
 80019c4:	6113      	str	r3, [r2, #16]
        										// Set LEDs to OFF state after timer expires
        //display(); 								// Update the LEDs to OFF state
        if (finished_interval != 0x00){
 80019c6:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <TIM2_IRQHandler+0x34>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d002      	beq.n	80019d4 <TIM2_IRQHandler+0x30>
        	finished_interval();
 80019ce:	4b02      	ldr	r3, [pc, #8]	; (80019d8 <TIM2_IRQHandler+0x34>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4798      	blx	r3
        }

	}
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200006b8 	.word	0x200006b8

080019dc <enable_interrupt_timer2>:

void enable_interrupt_timer2(void) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80019e0:	b672      	cpsid	i
}
 80019e2:	bf00      	nop
    __disable_irq();
    TIM2->DIER |= TIM_DIER_UIE; 				// Enable update interrupt for timer 2
 80019e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	60d3      	str	r3, [r2, #12]
    NVIC_SetPriority(TIM2_IRQn, 0); 			// Set Priority
 80019f4:	2100      	movs	r1, #0
 80019f6:	201c      	movs	r0, #28
 80019f8:	f7ff ff5a 	bl	80018b0 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn); 					// Enable interrupts for timer 2
 80019fc:	201c      	movs	r0, #28
 80019fe:	f7ff ff39 	bl	8001874 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001a02:	b662      	cpsie	i
}
 8001a04:	bf00      	nop
    __enable_irq();
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <trigger_prescaler>:

void trigger_prescaler(uint32_t periodInSeconds) {
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
    TIM2->CR1 = 0;
 8001a12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
    TIM2->PSC = 7999;
 8001a1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a1e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001a22:	629a      	str	r2, [r3, #40]	; 0x28

    TIM2->ARR = periodInSeconds - 1;
 8001a24:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM2->EGR = TIM_EGR_UG;
 8001a2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a32:	2201      	movs	r2, #1
 8001a34:	615a      	str	r2, [r3, #20]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a7c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a48:	f7ff ff02 	bl	8001850 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a4c:	480c      	ldr	r0, [pc, #48]	; (8001a80 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a4e:	490d      	ldr	r1, [pc, #52]	; (8001a84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a50:	4a0d      	ldr	r2, [pc, #52]	; (8001a88 <LoopForever+0xe>)
  movs r3, #0
 8001a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a54:	e002      	b.n	8001a5c <LoopCopyDataInit>

08001a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a5a:	3304      	adds	r3, #4

08001a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a60:	d3f9      	bcc.n	8001a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a62:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a64:	4c0a      	ldr	r4, [pc, #40]	; (8001a90 <LoopForever+0x16>)
  movs r3, #0
 8001a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a68:	e001      	b.n	8001a6e <LoopFillZerobss>

08001a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a6c:	3204      	adds	r2, #4

08001a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a70:	d3fb      	bcc.n	8001a6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a72:	f005 fd33 	bl	80074dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a76:	f7ff f9e3 	bl	8000e40 <main>

08001a7a <LoopForever>:

LoopForever:
    b LoopForever
 8001a7a:	e7fe      	b.n	8001a7a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a7c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a84:	200002f0 	.word	0x200002f0
  ldr r2, =_sidata
 8001a88:	08009a04 	.word	0x08009a04
  ldr r2, =_sbss
 8001a8c:	200002f0 	.word	0x200002f0
  ldr r4, =_ebss
 8001a90:	200008c8 	.word	0x200008c8

08001a94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a94:	e7fe      	b.n	8001a94 <ADC1_2_IRQHandler>
	...

08001a98 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <HAL_Init+0x28>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <HAL_Init+0x28>)
 8001aa2:	f043 0310 	orr.w	r3, r3, #16
 8001aa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa8:	2003      	movs	r0, #3
 8001aaa:	f000 f92b 	bl	8001d04 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aae:	2000      	movs	r0, #0
 8001ab0:	f000 f808 	bl	8001ac4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab4:	f7ff fcb0 	bl	8001418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40022000 	.word	0x40022000

08001ac4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001acc:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <HAL_InitTick+0x54>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <HAL_InitTick+0x58>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f943 	bl	8001d6e <HAL_SYSTICK_Config>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e00e      	b.n	8001b10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2b0f      	cmp	r3, #15
 8001af6:	d80a      	bhi.n	8001b0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001af8:	2200      	movs	r2, #0
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	f04f 30ff 	mov.w	r0, #4294967295
 8001b00:	f000 f90b 	bl	8001d1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b04:	4a06      	ldr	r2, [pc, #24]	; (8001b20 <HAL_InitTick+0x5c>)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e000      	b.n	8001b10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20000040 	.word	0x20000040
 8001b1c:	2000004c 	.word	0x2000004c
 8001b20:	20000048 	.word	0x20000048

08001b24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b28:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <HAL_IncTick+0x20>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <HAL_IncTick+0x24>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4413      	add	r3, r2
 8001b34:	4a04      	ldr	r2, [pc, #16]	; (8001b48 <HAL_IncTick+0x24>)
 8001b36:	6013      	str	r3, [r2, #0]
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	2000004c 	.word	0x2000004c
 8001b48:	200006c0 	.word	0x200006c0

08001b4c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b50:	4b03      	ldr	r3, [pc, #12]	; (8001b60 <HAL_GetTick+0x14>)
 8001b52:	681b      	ldr	r3, [r3, #0]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	200006c0 	.word	0x200006c0

08001b64 <__NVIC_SetPriorityGrouping>:
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b80:	4013      	ands	r3, r2
 8001b82:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b96:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	60d3      	str	r3, [r2, #12]
}
 8001b9c:	bf00      	nop
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <__NVIC_GetPriorityGrouping>:
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bb0:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	0a1b      	lsrs	r3, r3, #8
 8001bb6:	f003 0307 	and.w	r3, r3, #7
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <__NVIC_EnableIRQ>:
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	db0b      	blt.n	8001bf2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	f003 021f 	and.w	r2, r3, #31
 8001be0:	4907      	ldr	r1, [pc, #28]	; (8001c00 <__NVIC_EnableIRQ+0x38>)
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	095b      	lsrs	r3, r3, #5
 8001be8:	2001      	movs	r0, #1
 8001bea:	fa00 f202 	lsl.w	r2, r0, r2
 8001bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000e100 	.word	0xe000e100

08001c04 <__NVIC_SetPriority>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	6039      	str	r1, [r7, #0]
 8001c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	db0a      	blt.n	8001c2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	b2da      	uxtb	r2, r3
 8001c1c:	490c      	ldr	r1, [pc, #48]	; (8001c50 <__NVIC_SetPriority+0x4c>)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	0112      	lsls	r2, r2, #4
 8001c24:	b2d2      	uxtb	r2, r2
 8001c26:	440b      	add	r3, r1
 8001c28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c2c:	e00a      	b.n	8001c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	4908      	ldr	r1, [pc, #32]	; (8001c54 <__NVIC_SetPriority+0x50>)
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	f003 030f 	and.w	r3, r3, #15
 8001c3a:	3b04      	subs	r3, #4
 8001c3c:	0112      	lsls	r2, r2, #4
 8001c3e:	b2d2      	uxtb	r2, r2
 8001c40:	440b      	add	r3, r1
 8001c42:	761a      	strb	r2, [r3, #24]
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	e000e100 	.word	0xe000e100
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b089      	sub	sp, #36	; 0x24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	f1c3 0307 	rsb	r3, r3, #7
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	bf28      	it	cs
 8001c76:	2304      	movcs	r3, #4
 8001c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	2b06      	cmp	r3, #6
 8001c80:	d902      	bls.n	8001c88 <NVIC_EncodePriority+0x30>
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	3b03      	subs	r3, #3
 8001c86:	e000      	b.n	8001c8a <NVIC_EncodePriority+0x32>
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43da      	mvns	r2, r3
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8001caa:	43d9      	mvns	r1, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb0:	4313      	orrs	r3, r2
         );
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3724      	adds	r7, #36	; 0x24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
	...

08001cc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cd0:	d301      	bcc.n	8001cd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e00f      	b.n	8001cf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <SysTick_Config+0x40>)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cde:	210f      	movs	r1, #15
 8001ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce4:	f7ff ff8e 	bl	8001c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ce8:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <SysTick_Config+0x40>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cee:	4b04      	ldr	r3, [pc, #16]	; (8001d00 <SysTick_Config+0x40>)
 8001cf0:	2207      	movs	r2, #7
 8001cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	e000e010 	.word	0xe000e010

08001d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f7ff ff29 	bl	8001b64 <__NVIC_SetPriorityGrouping>
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b086      	sub	sp, #24
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	4603      	mov	r3, r0
 8001d22:	60b9      	str	r1, [r7, #8]
 8001d24:	607a      	str	r2, [r7, #4]
 8001d26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d2c:	f7ff ff3e 	bl	8001bac <__NVIC_GetPriorityGrouping>
 8001d30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	68b9      	ldr	r1, [r7, #8]
 8001d36:	6978      	ldr	r0, [r7, #20]
 8001d38:	f7ff ff8e 	bl	8001c58 <NVIC_EncodePriority>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d42:	4611      	mov	r1, r2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ff5d 	bl	8001c04 <__NVIC_SetPriority>
}
 8001d4a:	bf00      	nop
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	4603      	mov	r3, r0
 8001d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff31 	bl	8001bc8 <__NVIC_EnableIRQ>
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7ff ffa2 	bl	8001cc0 <SysTick_Config>
 8001d7c:	4603      	mov	r3, r0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b087      	sub	sp, #28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d96:	e154      	b.n	8002042 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	fa01 f303 	lsl.w	r3, r1, r3
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f000 8146 	beq.w	800203c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f003 0303 	and.w	r3, r3, #3
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d005      	beq.n	8001dc8 <HAL_GPIO_Init+0x40>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d130      	bne.n	8001e2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dfe:	2201      	movs	r2, #1
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	43db      	mvns	r3, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	091b      	lsrs	r3, r3, #4
 8001e14:	f003 0201 	and.w	r2, r3, #1
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d017      	beq.n	8001e66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	2203      	movs	r2, #3
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43db      	mvns	r3, r3
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f003 0303 	and.w	r3, r3, #3
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d123      	bne.n	8001eba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	08da      	lsrs	r2, r3, #3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	3208      	adds	r2, #8
 8001e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	220f      	movs	r2, #15
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4013      	ands	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	691a      	ldr	r2, [r3, #16]
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	08da      	lsrs	r2, r3, #3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3208      	adds	r2, #8
 8001eb4:	6939      	ldr	r1, [r7, #16]
 8001eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 0203 	and.w	r2, r3, #3
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f000 80a0 	beq.w	800203c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efc:	4b58      	ldr	r3, [pc, #352]	; (8002060 <HAL_GPIO_Init+0x2d8>)
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	4a57      	ldr	r2, [pc, #348]	; (8002060 <HAL_GPIO_Init+0x2d8>)
 8001f02:	f043 0301 	orr.w	r3, r3, #1
 8001f06:	6193      	str	r3, [r2, #24]
 8001f08:	4b55      	ldr	r3, [pc, #340]	; (8002060 <HAL_GPIO_Init+0x2d8>)
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f14:	4a53      	ldr	r2, [pc, #332]	; (8002064 <HAL_GPIO_Init+0x2dc>)
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	089b      	lsrs	r3, r3, #2
 8001f1a:	3302      	adds	r3, #2
 8001f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	220f      	movs	r2, #15
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	4013      	ands	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f3e:	d019      	beq.n	8001f74 <HAL_GPIO_Init+0x1ec>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a49      	ldr	r2, [pc, #292]	; (8002068 <HAL_GPIO_Init+0x2e0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d013      	beq.n	8001f70 <HAL_GPIO_Init+0x1e8>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a48      	ldr	r2, [pc, #288]	; (800206c <HAL_GPIO_Init+0x2e4>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d00d      	beq.n	8001f6c <HAL_GPIO_Init+0x1e4>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a47      	ldr	r2, [pc, #284]	; (8002070 <HAL_GPIO_Init+0x2e8>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d007      	beq.n	8001f68 <HAL_GPIO_Init+0x1e0>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a46      	ldr	r2, [pc, #280]	; (8002074 <HAL_GPIO_Init+0x2ec>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d101      	bne.n	8001f64 <HAL_GPIO_Init+0x1dc>
 8001f60:	2304      	movs	r3, #4
 8001f62:	e008      	b.n	8001f76 <HAL_GPIO_Init+0x1ee>
 8001f64:	2305      	movs	r3, #5
 8001f66:	e006      	b.n	8001f76 <HAL_GPIO_Init+0x1ee>
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e004      	b.n	8001f76 <HAL_GPIO_Init+0x1ee>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e002      	b.n	8001f76 <HAL_GPIO_Init+0x1ee>
 8001f70:	2301      	movs	r3, #1
 8001f72:	e000      	b.n	8001f76 <HAL_GPIO_Init+0x1ee>
 8001f74:	2300      	movs	r3, #0
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	f002 0203 	and.w	r2, r2, #3
 8001f7c:	0092      	lsls	r2, r2, #2
 8001f7e:	4093      	lsls	r3, r2
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f86:	4937      	ldr	r1, [pc, #220]	; (8002064 <HAL_GPIO_Init+0x2dc>)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	089b      	lsrs	r3, r3, #2
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f94:	4b38      	ldr	r3, [pc, #224]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fb8:	4a2f      	ldr	r2, [pc, #188]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fbe:	4b2e      	ldr	r3, [pc, #184]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fe2:	4a25      	ldr	r2, [pc, #148]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fe8:	4b23      	ldr	r3, [pc, #140]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	4313      	orrs	r3, r2
 800200a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800200c:	4a1a      	ldr	r2, [pc, #104]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002012:	4b19      	ldr	r3, [pc, #100]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	43db      	mvns	r3, r3
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	4013      	ands	r3, r2
 8002020:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	4313      	orrs	r3, r2
 8002034:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002036:	4a10      	ldr	r2, [pc, #64]	; (8002078 <HAL_GPIO_Init+0x2f0>)
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	3301      	adds	r3, #1
 8002040:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	fa22 f303 	lsr.w	r3, r2, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	f47f aea3 	bne.w	8001d98 <HAL_GPIO_Init+0x10>
  }
}
 8002052:	bf00      	nop
 8002054:	bf00      	nop
 8002056:	371c      	adds	r7, #28
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	40021000 	.word	0x40021000
 8002064:	40010000 	.word	0x40010000
 8002068:	48000400 	.word	0x48000400
 800206c:	48000800 	.word	0x48000800
 8002070:	48000c00 	.word	0x48000c00
 8002074:	48001000 	.word	0x48001000
 8002078:	40010400 	.word	0x40010400

0800207c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800207c:	b480      	push	{r7}
 800207e:	b087      	sub	sp, #28
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800208a:	e0b8      	b.n	80021fe <HAL_GPIO_DeInit+0x182>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800208c:	2201      	movs	r2, #1
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	4013      	ands	r3, r2
 8002098:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 80ab 	beq.w	80021f8 <HAL_GPIO_DeInit+0x17c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80020a2:	4a5e      	ldr	r2, [pc, #376]	; (800221c <HAL_GPIO_DeInit+0x1a0>)
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	089b      	lsrs	r3, r3, #2
 80020a8:	3302      	adds	r3, #2
 80020aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ae:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	220f      	movs	r2, #15
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4013      	ands	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020ca:	d019      	beq.n	8002100 <HAL_GPIO_DeInit+0x84>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a54      	ldr	r2, [pc, #336]	; (8002220 <HAL_GPIO_DeInit+0x1a4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d013      	beq.n	80020fc <HAL_GPIO_DeInit+0x80>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a53      	ldr	r2, [pc, #332]	; (8002224 <HAL_GPIO_DeInit+0x1a8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d00d      	beq.n	80020f8 <HAL_GPIO_DeInit+0x7c>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a52      	ldr	r2, [pc, #328]	; (8002228 <HAL_GPIO_DeInit+0x1ac>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d007      	beq.n	80020f4 <HAL_GPIO_DeInit+0x78>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a51      	ldr	r2, [pc, #324]	; (800222c <HAL_GPIO_DeInit+0x1b0>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d101      	bne.n	80020f0 <HAL_GPIO_DeInit+0x74>
 80020ec:	2304      	movs	r3, #4
 80020ee:	e008      	b.n	8002102 <HAL_GPIO_DeInit+0x86>
 80020f0:	2305      	movs	r3, #5
 80020f2:	e006      	b.n	8002102 <HAL_GPIO_DeInit+0x86>
 80020f4:	2303      	movs	r3, #3
 80020f6:	e004      	b.n	8002102 <HAL_GPIO_DeInit+0x86>
 80020f8:	2302      	movs	r3, #2
 80020fa:	e002      	b.n	8002102 <HAL_GPIO_DeInit+0x86>
 80020fc:	2301      	movs	r3, #1
 80020fe:	e000      	b.n	8002102 <HAL_GPIO_DeInit+0x86>
 8002100:	2300      	movs	r3, #0
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	f002 0203 	and.w	r2, r2, #3
 8002108:	0092      	lsls	r2, r2, #2
 800210a:	4093      	lsls	r3, r2
 800210c:	68fa      	ldr	r2, [r7, #12]
 800210e:	429a      	cmp	r2, r3
 8002110:	d132      	bne.n	8002178 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002112:	4b47      	ldr	r3, [pc, #284]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	43db      	mvns	r3, r3
 800211a:	4945      	ldr	r1, [pc, #276]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 800211c:	4013      	ands	r3, r2
 800211e:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002120:	4b43      	ldr	r3, [pc, #268]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	43db      	mvns	r3, r3
 8002128:	4941      	ldr	r1, [pc, #260]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 800212a:	4013      	ands	r3, r2
 800212c:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800212e:	4b40      	ldr	r3, [pc, #256]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	43db      	mvns	r3, r3
 8002136:	493e      	ldr	r1, [pc, #248]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 8002138:	4013      	ands	r3, r2
 800213a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800213c:	4b3c      	ldr	r3, [pc, #240]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	43db      	mvns	r3, r3
 8002144:	493a      	ldr	r1, [pc, #232]	; (8002230 <HAL_GPIO_DeInit+0x1b4>)
 8002146:	4013      	ands	r3, r2
 8002148:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f003 0303 	and.w	r3, r3, #3
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	220f      	movs	r2, #15
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800215a:	4a30      	ldr	r2, [pc, #192]	; (800221c <HAL_GPIO_DeInit+0x1a0>)
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	089b      	lsrs	r3, r3, #2
 8002160:	3302      	adds	r3, #2
 8002162:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	43da      	mvns	r2, r3
 800216a:	482c      	ldr	r0, [pc, #176]	; (800221c <HAL_GPIO_DeInit+0x1a0>)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	089b      	lsrs	r3, r3, #2
 8002170:	400a      	ands	r2, r1
 8002172:	3302      	adds	r3, #2
 8002174:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	2103      	movs	r1, #3
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43db      	mvns	r3, r3
 8002188:	401a      	ands	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	08da      	lsrs	r2, r3, #3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3208      	adds	r2, #8
 8002196:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	220f      	movs	r2, #15
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	08d2      	lsrs	r2, r2, #3
 80021ae:	4019      	ands	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3208      	adds	r2, #8
 80021b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	2103      	movs	r1, #3
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	401a      	ands	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	2101      	movs	r1, #1
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	401a      	ands	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	2103      	movs	r1, #3
 80021ec:	fa01 f303 	lsl.w	r3, r1, r3
 80021f0:	43db      	mvns	r3, r3
 80021f2:	401a      	ands	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	609a      	str	r2, [r3, #8]
    }

    position++;
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	3301      	adds	r3, #1
 80021fc:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	fa22 f303 	lsr.w	r3, r2, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	f47f af40 	bne.w	800208c <HAL_GPIO_DeInit+0x10>
  }
}
 800220c:	bf00      	nop
 800220e:	bf00      	nop
 8002210:	371c      	adds	r7, #28
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	40010000 	.word	0x40010000
 8002220:	48000400 	.word	0x48000400
 8002224:	48000800 	.word	0x48000800
 8002228:	48000c00 	.word	0x48000c00
 800222c:	48001000 	.word	0x48001000
 8002230:	40010400 	.word	0x40010400

08002234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	807b      	strh	r3, [r7, #2]
 8002240:	4613      	mov	r3, r2
 8002242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002244:	787b      	ldrb	r3, [r7, #1]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800224a:	887a      	ldrh	r2, [r7, #2]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002250:	e002      	b.n	8002258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002252:	887a      	ldrh	r2, [r7, #2]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e081      	b.n	800237a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d106      	bne.n	8002290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff f8e8 	bl	8001460 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2224      	movs	r2, #36	; 0x24
 8002294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0201 	bic.w	r2, r2, #1
 80022a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d107      	bne.n	80022de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	e006      	b.n	80022ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80022ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d104      	bne.n	80022fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	6812      	ldr	r2, [r2, #0]
 8002308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800230c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002310:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	68da      	ldr	r2, [r3, #12]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002320:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691a      	ldr	r2, [r3, #16]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	430a      	orrs	r2, r1
 800233a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69d9      	ldr	r1, [r3, #28]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a1a      	ldr	r2, [r3, #32]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0201 	orr.w	r2, r2, #1
 800235a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2220      	movs	r2, #32
 8002366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d101      	bne.n	8002394 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e021      	b.n	80023d8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2224      	movs	r2, #36	; 0x24
 8002398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f022 0201 	bic.w	r2, r2, #1
 80023aa:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff f89b 	bl	80014e8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b088      	sub	sp, #32
 80023e4:	af02      	add	r7, sp, #8
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	4608      	mov	r0, r1
 80023ea:	4611      	mov	r1, r2
 80023ec:	461a      	mov	r2, r3
 80023ee:	4603      	mov	r3, r0
 80023f0:	817b      	strh	r3, [r7, #10]
 80023f2:	460b      	mov	r3, r1
 80023f4:	813b      	strh	r3, [r7, #8]
 80023f6:	4613      	mov	r3, r2
 80023f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b20      	cmp	r3, #32
 8002404:	f040 80f9 	bne.w	80025fa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002408:	6a3b      	ldr	r3, [r7, #32]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <HAL_I2C_Mem_Write+0x34>
 800240e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002410:	2b00      	cmp	r3, #0
 8002412:	d105      	bne.n	8002420 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f44f 7200 	mov.w	r2, #512	; 0x200
 800241a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e0ed      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002426:	2b01      	cmp	r3, #1
 8002428:	d101      	bne.n	800242e <HAL_I2C_Mem_Write+0x4e>
 800242a:	2302      	movs	r3, #2
 800242c:	e0e6      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2201      	movs	r2, #1
 8002432:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002436:	f7ff fb89 	bl	8001b4c <HAL_GetTick>
 800243a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	2319      	movs	r3, #25
 8002442:	2201      	movs	r2, #1
 8002444:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f000 fad1 	bl	80029f0 <I2C_WaitOnFlagUntilTimeout>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e0d1      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2221      	movs	r2, #33	; 0x21
 800245c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2240      	movs	r2, #64	; 0x40
 8002464:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6a3a      	ldr	r2, [r7, #32]
 8002472:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002478:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002480:	88f8      	ldrh	r0, [r7, #6]
 8002482:	893a      	ldrh	r2, [r7, #8]
 8002484:	8979      	ldrh	r1, [r7, #10]
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	9301      	str	r3, [sp, #4]
 800248a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	4603      	mov	r3, r0
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f9e1 	bl	8002858 <I2C_RequestMemoryWrite>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d005      	beq.n	80024a8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e0a9      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	2bff      	cmp	r3, #255	; 0xff
 80024b0:	d90e      	bls.n	80024d0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	22ff      	movs	r2, #255	; 0xff
 80024b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	8979      	ldrh	r1, [r7, #10]
 80024c0:	2300      	movs	r3, #0
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 fc4b 	bl	8002d64 <I2C_TransferConfig>
 80024ce:	e00f      	b.n	80024f0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	8979      	ldrh	r1, [r7, #10]
 80024e2:	2300      	movs	r3, #0
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f000 fc3a 	bl	8002d64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f000 faca 	bl	8002a8e <I2C_WaitOnTXISFlagUntilTimeout>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e07b      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800251e:	b29b      	uxth	r3, r3
 8002520:	3b01      	subs	r3, #1
 8002522:	b29a      	uxth	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252c:	3b01      	subs	r3, #1
 800252e:	b29a      	uxth	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002538:	b29b      	uxth	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d034      	beq.n	80025a8 <HAL_I2C_Mem_Write+0x1c8>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002542:	2b00      	cmp	r3, #0
 8002544:	d130      	bne.n	80025a8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800254c:	2200      	movs	r2, #0
 800254e:	2180      	movs	r1, #128	; 0x80
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 fa4d 	bl	80029f0 <I2C_WaitOnFlagUntilTimeout>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e04d      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002564:	b29b      	uxth	r3, r3
 8002566:	2bff      	cmp	r3, #255	; 0xff
 8002568:	d90e      	bls.n	8002588 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	22ff      	movs	r2, #255	; 0xff
 800256e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002574:	b2da      	uxtb	r2, r3
 8002576:	8979      	ldrh	r1, [r7, #10]
 8002578:	2300      	movs	r3, #0
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 fbef 	bl	8002d64 <I2C_TransferConfig>
 8002586:	e00f      	b.n	80025a8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800258c:	b29a      	uxth	r2, r3
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002596:	b2da      	uxtb	r2, r3
 8002598:	8979      	ldrh	r1, [r7, #10]
 800259a:	2300      	movs	r3, #0
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 fbde 	bl	8002d64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d19e      	bne.n	80024f0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 fab0 	bl	8002b1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e01a      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2220      	movs	r2, #32
 80025cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6859      	ldr	r1, [r3, #4]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <HAL_I2C_Mem_Write+0x224>)
 80025da:	400b      	ands	r3, r1
 80025dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2220      	movs	r2, #32
 80025e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e000      	b.n	80025fc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80025fa:	2302      	movs	r3, #2
  }
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3718      	adds	r7, #24
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	fe00e800 	.word	0xfe00e800

08002608 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b088      	sub	sp, #32
 800260c:	af02      	add	r7, sp, #8
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	4608      	mov	r0, r1
 8002612:	4611      	mov	r1, r2
 8002614:	461a      	mov	r2, r3
 8002616:	4603      	mov	r3, r0
 8002618:	817b      	strh	r3, [r7, #10]
 800261a:	460b      	mov	r3, r1
 800261c:	813b      	strh	r3, [r7, #8]
 800261e:	4613      	mov	r3, r2
 8002620:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b20      	cmp	r3, #32
 800262c:	f040 80fd 	bne.w	800282a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002630:	6a3b      	ldr	r3, [r7, #32]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d002      	beq.n	800263c <HAL_I2C_Mem_Read+0x34>
 8002636:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002638:	2b00      	cmp	r3, #0
 800263a:	d105      	bne.n	8002648 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002642:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0f1      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800264e:	2b01      	cmp	r3, #1
 8002650:	d101      	bne.n	8002656 <HAL_I2C_Mem_Read+0x4e>
 8002652:	2302      	movs	r3, #2
 8002654:	e0ea      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800265e:	f7ff fa75 	bl	8001b4c <HAL_GetTick>
 8002662:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	2319      	movs	r3, #25
 800266a:	2201      	movs	r2, #1
 800266c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 f9bd 	bl	80029f0 <I2C_WaitOnFlagUntilTimeout>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e0d5      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2222      	movs	r2, #34	; 0x22
 8002684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2240      	movs	r2, #64	; 0x40
 800268c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2200      	movs	r2, #0
 8002694:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6a3a      	ldr	r2, [r7, #32]
 800269a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80026a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026a8:	88f8      	ldrh	r0, [r7, #6]
 80026aa:	893a      	ldrh	r2, [r7, #8]
 80026ac:	8979      	ldrh	r1, [r7, #10]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	4603      	mov	r3, r0
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 f921 	bl	8002900 <I2C_RequestMemoryRead>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e0ad      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	2bff      	cmp	r3, #255	; 0xff
 80026d8:	d90e      	bls.n	80026f8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	22ff      	movs	r2, #255	; 0xff
 80026de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	8979      	ldrh	r1, [r7, #10]
 80026e8:	4b52      	ldr	r3, [pc, #328]	; (8002834 <HAL_I2C_Mem_Read+0x22c>)
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f000 fb37 	bl	8002d64 <I2C_TransferConfig>
 80026f6:	e00f      	b.n	8002718 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002706:	b2da      	uxtb	r2, r3
 8002708:	8979      	ldrh	r1, [r7, #10]
 800270a:	4b4a      	ldr	r3, [pc, #296]	; (8002834 <HAL_I2C_Mem_Read+0x22c>)
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 fb26 	bl	8002d64 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271e:	2200      	movs	r2, #0
 8002720:	2104      	movs	r1, #4
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 f964 	bl	80029f0 <I2C_WaitOnFlagUntilTimeout>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e07c      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002744:	1c5a      	adds	r2, r3, #1
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800274e:	3b01      	subs	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275a:	b29b      	uxth	r3, r3
 800275c:	3b01      	subs	r3, #1
 800275e:	b29a      	uxth	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002768:	b29b      	uxth	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d034      	beq.n	80027d8 <HAL_I2C_Mem_Read+0x1d0>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002772:	2b00      	cmp	r3, #0
 8002774:	d130      	bne.n	80027d8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800277c:	2200      	movs	r2, #0
 800277e:	2180      	movs	r1, #128	; 0x80
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f000 f935 	bl	80029f0 <I2C_WaitOnFlagUntilTimeout>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e04d      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002794:	b29b      	uxth	r3, r3
 8002796:	2bff      	cmp	r3, #255	; 0xff
 8002798:	d90e      	bls.n	80027b8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	22ff      	movs	r2, #255	; 0xff
 800279e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	8979      	ldrh	r1, [r7, #10]
 80027a8:	2300      	movs	r3, #0
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027b0:	68f8      	ldr	r0, [r7, #12]
 80027b2:	f000 fad7 	bl	8002d64 <I2C_TransferConfig>
 80027b6:	e00f      	b.n	80027d8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027bc:	b29a      	uxth	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	8979      	ldrh	r1, [r7, #10]
 80027ca:	2300      	movs	r3, #0
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f000 fac6 	bl	8002d64 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027dc:	b29b      	uxth	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d19a      	bne.n	8002718 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 f998 	bl	8002b1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e01a      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2220      	movs	r2, #32
 80027fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6859      	ldr	r1, [r3, #4]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <HAL_I2C_Mem_Read+0x230>)
 800280a:	400b      	ands	r3, r1
 800280c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2220      	movs	r2, #32
 8002812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	e000      	b.n	800282c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800282a:	2302      	movs	r3, #2
  }
}
 800282c:	4618      	mov	r0, r3
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	80002400 	.word	0x80002400
 8002838:	fe00e800 	.word	0xfe00e800

0800283c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800284a:	b2db      	uxtb	r3, r3
}
 800284c:	4618      	mov	r0, r3
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af02      	add	r7, sp, #8
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	4608      	mov	r0, r1
 8002862:	4611      	mov	r1, r2
 8002864:	461a      	mov	r2, r3
 8002866:	4603      	mov	r3, r0
 8002868:	817b      	strh	r3, [r7, #10]
 800286a:	460b      	mov	r3, r1
 800286c:	813b      	strh	r3, [r7, #8]
 800286e:	4613      	mov	r3, r2
 8002870:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002872:	88fb      	ldrh	r3, [r7, #6]
 8002874:	b2da      	uxtb	r2, r3
 8002876:	8979      	ldrh	r1, [r7, #10]
 8002878:	4b20      	ldr	r3, [pc, #128]	; (80028fc <I2C_RequestMemoryWrite+0xa4>)
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 fa6f 	bl	8002d64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002886:	69fa      	ldr	r2, [r7, #28]
 8002888:	69b9      	ldr	r1, [r7, #24]
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f000 f8ff 	bl	8002a8e <I2C_WaitOnTXISFlagUntilTimeout>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e02c      	b.n	80028f4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800289a:	88fb      	ldrh	r3, [r7, #6]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d105      	bne.n	80028ac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028a0:	893b      	ldrh	r3, [r7, #8]
 80028a2:	b2da      	uxtb	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	629a      	str	r2, [r3, #40]	; 0x28
 80028aa:	e015      	b.n	80028d8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80028ac:	893b      	ldrh	r3, [r7, #8]
 80028ae:	0a1b      	lsrs	r3, r3, #8
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	69b9      	ldr	r1, [r7, #24]
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 f8e5 	bl	8002a8e <I2C_WaitOnTXISFlagUntilTimeout>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e012      	b.n	80028f4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028ce:	893b      	ldrh	r3, [r7, #8]
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	2200      	movs	r2, #0
 80028e0:	2180      	movs	r1, #128	; 0x80
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f884 	bl	80029f0 <I2C_WaitOnFlagUntilTimeout>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	80002000 	.word	0x80002000

08002900 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af02      	add	r7, sp, #8
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	4608      	mov	r0, r1
 800290a:	4611      	mov	r1, r2
 800290c:	461a      	mov	r2, r3
 800290e:	4603      	mov	r3, r0
 8002910:	817b      	strh	r3, [r7, #10]
 8002912:	460b      	mov	r3, r1
 8002914:	813b      	strh	r3, [r7, #8]
 8002916:	4613      	mov	r3, r2
 8002918:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	b2da      	uxtb	r2, r3
 800291e:	8979      	ldrh	r1, [r7, #10]
 8002920:	4b20      	ldr	r3, [pc, #128]	; (80029a4 <I2C_RequestMemoryRead+0xa4>)
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	2300      	movs	r3, #0
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 fa1c 	bl	8002d64 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800292c:	69fa      	ldr	r2, [r7, #28]
 800292e:	69b9      	ldr	r1, [r7, #24]
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f000 f8ac 	bl	8002a8e <I2C_WaitOnTXISFlagUntilTimeout>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e02c      	b.n	800299a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002940:	88fb      	ldrh	r3, [r7, #6]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d105      	bne.n	8002952 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002946:	893b      	ldrh	r3, [r7, #8]
 8002948:	b2da      	uxtb	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	629a      	str	r2, [r3, #40]	; 0x28
 8002950:	e015      	b.n	800297e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002952:	893b      	ldrh	r3, [r7, #8]
 8002954:	0a1b      	lsrs	r3, r3, #8
 8002956:	b29b      	uxth	r3, r3
 8002958:	b2da      	uxtb	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002960:	69fa      	ldr	r2, [r7, #28]
 8002962:	69b9      	ldr	r1, [r7, #24]
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f000 f892 	bl	8002a8e <I2C_WaitOnTXISFlagUntilTimeout>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e012      	b.n	800299a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002974:	893b      	ldrh	r3, [r7, #8]
 8002976:	b2da      	uxtb	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	2200      	movs	r2, #0
 8002986:	2140      	movs	r1, #64	; 0x40
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	f000 f831 	bl	80029f0 <I2C_WaitOnFlagUntilTimeout>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e000      	b.n	800299a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	80002000 	.word	0x80002000

080029a8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d103      	bne.n	80029c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2200      	movs	r2, #0
 80029c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d007      	beq.n	80029e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0201 	orr.w	r2, r2, #1
 80029e2:	619a      	str	r2, [r3, #24]
  }
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	603b      	str	r3, [r7, #0]
 80029fc:	4613      	mov	r3, r2
 80029fe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a00:	e031      	b.n	8002a66 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a08:	d02d      	beq.n	8002a66 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a0a:	f7ff f89f 	bl	8001b4c <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d302      	bcc.n	8002a20 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d122      	bne.n	8002a66 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699a      	ldr	r2, [r3, #24]
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	bf0c      	ite	eq
 8002a30:	2301      	moveq	r3, #1
 8002a32:	2300      	movne	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	461a      	mov	r2, r3
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d113      	bne.n	8002a66 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a42:	f043 0220 	orr.w	r2, r3, #32
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e00f      	b.n	8002a86 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	699a      	ldr	r2, [r3, #24]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	bf0c      	ite	eq
 8002a76:	2301      	moveq	r3, #1
 8002a78:	2300      	movne	r3, #0
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d0be      	beq.n	8002a02 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b084      	sub	sp, #16
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	60f8      	str	r0, [r7, #12]
 8002a96:	60b9      	str	r1, [r7, #8]
 8002a98:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a9a:	e033      	b.n	8002b04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f000 f87f 	bl	8002ba4 <I2C_IsErrorOccurred>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e031      	b.n	8002b14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab6:	d025      	beq.n	8002b04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab8:	f7ff f848 	bl	8001b4c <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d302      	bcc.n	8002ace <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d11a      	bne.n	8002b04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d013      	beq.n	8002b04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae0:	f043 0220 	orr.w	r2, r3, #32
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2220      	movs	r2, #32
 8002aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e007      	b.n	8002b14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d1c4      	bne.n	8002a9c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b28:	e02f      	b.n	8002b8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	68b9      	ldr	r1, [r7, #8]
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f000 f838 	bl	8002ba4 <I2C_IsErrorOccurred>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e02d      	b.n	8002b9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b3e:	f7ff f805 	bl	8001b4c <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	68ba      	ldr	r2, [r7, #8]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d302      	bcc.n	8002b54 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d11a      	bne.n	8002b8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	f003 0320 	and.w	r3, r3, #32
 8002b5e:	2b20      	cmp	r3, #32
 8002b60:	d013      	beq.n	8002b8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	f043 0220 	orr.w	r2, r3, #32
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e007      	b.n	8002b9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f003 0320 	and.w	r3, r3, #32
 8002b94:	2b20      	cmp	r3, #32
 8002b96:	d1c8      	bne.n	8002b2a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b08a      	sub	sp, #40	; 0x28
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d068      	beq.n	8002ca2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2210      	movs	r2, #16
 8002bd6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bd8:	e049      	b.n	8002c6e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be0:	d045      	beq.n	8002c6e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002be2:	f7fe ffb3 	bl	8001b4c <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d302      	bcc.n	8002bf8 <I2C_IsErrorOccurred+0x54>
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d13a      	bne.n	8002c6e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c02:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c0a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c1a:	d121      	bne.n	8002c60 <I2C_IsErrorOccurred+0xbc>
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c22:	d01d      	beq.n	8002c60 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c24:	7cfb      	ldrb	r3, [r7, #19]
 8002c26:	2b20      	cmp	r3, #32
 8002c28:	d01a      	beq.n	8002c60 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c38:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c3a:	f7fe ff87 	bl	8001b4c <HAL_GetTick>
 8002c3e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c40:	e00e      	b.n	8002c60 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c42:	f7fe ff83 	bl	8001b4c <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b19      	cmp	r3, #25
 8002c4e:	d907      	bls.n	8002c60 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c50:	6a3b      	ldr	r3, [r7, #32]
 8002c52:	f043 0320 	orr.w	r3, r3, #32
 8002c56:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002c5e:	e006      	b.n	8002c6e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	2b20      	cmp	r3, #32
 8002c6c:	d1e9      	bne.n	8002c42 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f003 0320 	and.w	r3, r3, #32
 8002c78:	2b20      	cmp	r3, #32
 8002c7a:	d003      	beq.n	8002c84 <I2C_IsErrorOccurred+0xe0>
 8002c7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0aa      	beq.n	8002bda <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002c84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d103      	bne.n	8002c94 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2220      	movs	r2, #32
 8002c92:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	f043 0304 	orr.w	r3, r3, #4
 8002c9a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00b      	beq.n	8002ccc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002cb4:	6a3b      	ldr	r3, [r7, #32]
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00b      	beq.n	8002cee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002cd6:	6a3b      	ldr	r3, [r7, #32]
 8002cd8:	f043 0308 	orr.w	r3, r3, #8
 8002cdc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ce6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00b      	beq.n	8002d10 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002cf8:	6a3b      	ldr	r3, [r7, #32]
 8002cfa:	f043 0302 	orr.w	r3, r3, #2
 8002cfe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002d10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d01c      	beq.n	8002d52 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f7ff fe45 	bl	80029a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6859      	ldr	r1, [r3, #4]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <I2C_IsErrorOccurred+0x1bc>)
 8002d2a:	400b      	ands	r3, r1
 8002d2c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d32:	6a3b      	ldr	r3, [r7, #32]
 8002d34:	431a      	orrs	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002d52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3728      	adds	r7, #40	; 0x28
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	fe00e800 	.word	0xfe00e800

08002d64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b087      	sub	sp, #28
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	607b      	str	r3, [r7, #4]
 8002d6e:	460b      	mov	r3, r1
 8002d70:	817b      	strh	r3, [r7, #10]
 8002d72:	4613      	mov	r3, r2
 8002d74:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d76:	897b      	ldrh	r3, [r7, #10]
 8002d78:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d7c:	7a7b      	ldrb	r3, [r7, #9]
 8002d7e:	041b      	lsls	r3, r3, #16
 8002d80:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d84:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d8a:	6a3b      	ldr	r3, [r7, #32]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d92:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685a      	ldr	r2, [r3, #4]
 8002d9a:	6a3b      	ldr	r3, [r7, #32]
 8002d9c:	0d5b      	lsrs	r3, r3, #21
 8002d9e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002da2:	4b08      	ldr	r3, [pc, #32]	; (8002dc4 <I2C_TransferConfig+0x60>)
 8002da4:	430b      	orrs	r3, r1
 8002da6:	43db      	mvns	r3, r3
 8002da8:	ea02 0103 	and.w	r1, r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002db6:	bf00      	nop
 8002db8:	371c      	adds	r7, #28
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	03ff63ff 	.word	0x03ff63ff

08002dc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b20      	cmp	r3, #32
 8002ddc:	d138      	bne.n	8002e50 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d101      	bne.n	8002dec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002de8:	2302      	movs	r3, #2
 8002dea:	e032      	b.n	8002e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2224      	movs	r2, #36	; 0x24
 8002df8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0201 	bic.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e1a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6819      	ldr	r1, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	683a      	ldr	r2, [r7, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e000      	b.n	8002e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e50:	2302      	movs	r3, #2
  }
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b085      	sub	sp, #20
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b20      	cmp	r3, #32
 8002e72:	d139      	bne.n	8002ee8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e033      	b.n	8002eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2224      	movs	r2, #36	; 0x24
 8002e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0201 	bic.w	r2, r2, #1
 8002ea0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002eb0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0201 	orr.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	e000      	b.n	8002eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ee8:	2302      	movs	r3, #2
  }
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ef6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ef8:	b08b      	sub	sp, #44	; 0x2c
 8002efa:	af06      	add	r7, sp, #24
 8002efc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e0c4      	b.n	8003092 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d106      	bne.n	8002f22 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7fe fb63 	bl	80015e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2203      	movs	r2, #3
 8002f26:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f002 f8f0 	bl	8005114 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f34:	2300      	movs	r3, #0
 8002f36:	73fb      	strb	r3, [r7, #15]
 8002f38:	e040      	b.n	8002fbc <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	4613      	mov	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	440b      	add	r3, r1
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f50:	7bfb      	ldrb	r3, [r7, #15]
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	4613      	mov	r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	4413      	add	r3, r2
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	440b      	add	r3, r1
 8002f60:	7bfa      	ldrb	r2, [r7, #15]
 8002f62:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f64:	7bfb      	ldrb	r3, [r7, #15]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	1c5a      	adds	r2, r3, #1
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	440b      	add	r3, r1
 8002f74:	3303      	adds	r3, #3
 8002f76:	2200      	movs	r2, #0
 8002f78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f7a:	7bfa      	ldrb	r2, [r7, #15]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4413      	add	r3, r2
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	440b      	add	r3, r1
 8002f88:	3338      	adds	r3, #56	; 0x38
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f8e:	7bfa      	ldrb	r2, [r7, #15]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4413      	add	r3, r2
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	440b      	add	r3, r1
 8002f9c:	333c      	adds	r3, #60	; 0x3c
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002fa2:	7bfa      	ldrb	r2, [r7, #15]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	440b      	add	r3, r1
 8002fb0:	3340      	adds	r3, #64	; 0x40
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fb6:	7bfb      	ldrb	r3, [r7, #15]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	73fb      	strb	r3, [r7, #15]
 8002fbc:	7bfa      	ldrb	r2, [r7, #15]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d3b9      	bcc.n	8002f3a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	73fb      	strb	r3, [r7, #15]
 8002fca:	e044      	b.n	8003056 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002fcc:	7bfa      	ldrb	r2, [r7, #15]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	440b      	add	r3, r1
 8002fda:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002fde:	2200      	movs	r2, #0
 8002fe0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002fe2:	7bfa      	ldrb	r2, [r7, #15]
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	4413      	add	r3, r2
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	440b      	add	r3, r1
 8002ff0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002ff4:	7bfa      	ldrb	r2, [r7, #15]
 8002ff6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002ff8:	7bfa      	ldrb	r2, [r7, #15]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	440b      	add	r3, r1
 8003006:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800300e:	7bfa      	ldrb	r2, [r7, #15]
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	440b      	add	r3, r1
 800301c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003024:	7bfa      	ldrb	r2, [r7, #15]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	440b      	add	r3, r1
 8003032:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800303a:	7bfa      	ldrb	r2, [r7, #15]
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	440b      	add	r3, r1
 8003048:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003050:	7bfb      	ldrb	r3, [r7, #15]
 8003052:	3301      	adds	r3, #1
 8003054:	73fb      	strb	r3, [r7, #15]
 8003056:	7bfa      	ldrb	r2, [r7, #15]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	429a      	cmp	r2, r3
 800305e:	d3b5      	bcc.n	8002fcc <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	687e      	ldr	r6, [r7, #4]
 8003068:	466d      	mov	r5, sp
 800306a:	f106 0410 	add.w	r4, r6, #16
 800306e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003070:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003072:	6823      	ldr	r3, [r4, #0]
 8003074:	602b      	str	r3, [r5, #0]
 8003076:	1d33      	adds	r3, r6, #4
 8003078:	cb0e      	ldmia	r3, {r1, r2, r3}
 800307a:	6838      	ldr	r0, [r7, #0]
 800307c:	f002 f865 	bl	800514a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3714      	adds	r7, #20
 8003096:	46bd      	mov	sp, r7
 8003098:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800309c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ac:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d102      	bne.n	80030c2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	f001 b823 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 817d 	beq.w	80033d2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80030d8:	4bbc      	ldr	r3, [pc, #752]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 030c 	and.w	r3, r3, #12
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d00c      	beq.n	80030fe <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030e4:	4bb9      	ldr	r3, [pc, #740]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f003 030c 	and.w	r3, r3, #12
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d15c      	bne.n	80031aa <HAL_RCC_OscConfig+0x10e>
 80030f0:	4bb6      	ldr	r3, [pc, #728]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030fc:	d155      	bne.n	80031aa <HAL_RCC_OscConfig+0x10e>
 80030fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003102:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003106:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800310a:	fa93 f3a3 	rbit	r3, r3
 800310e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003112:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	095b      	lsrs	r3, r3, #5
 800311e:	b2db      	uxtb	r3, r3
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b01      	cmp	r3, #1
 8003128:	d102      	bne.n	8003130 <HAL_RCC_OscConfig+0x94>
 800312a:	4ba8      	ldr	r3, [pc, #672]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	e015      	b.n	800315c <HAL_RCC_OscConfig+0xc0>
 8003130:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003134:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003138:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800313c:	fa93 f3a3 	rbit	r3, r3
 8003140:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003144:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003148:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800314c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003150:	fa93 f3a3 	rbit	r3, r3
 8003154:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003158:	4b9c      	ldr	r3, [pc, #624]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 800315a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003160:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003164:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003168:	fa92 f2a2 	rbit	r2, r2
 800316c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003170:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003174:	fab2 f282 	clz	r2, r2
 8003178:	b2d2      	uxtb	r2, r2
 800317a:	f042 0220 	orr.w	r2, r2, #32
 800317e:	b2d2      	uxtb	r2, r2
 8003180:	f002 021f 	and.w	r2, r2, #31
 8003184:	2101      	movs	r1, #1
 8003186:	fa01 f202 	lsl.w	r2, r1, r2
 800318a:	4013      	ands	r3, r2
 800318c:	2b00      	cmp	r3, #0
 800318e:	f000 811f 	beq.w	80033d0 <HAL_RCC_OscConfig+0x334>
 8003192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003196:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f040 8116 	bne.w	80033d0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	f000 bfaf 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031ba:	d106      	bne.n	80031ca <HAL_RCC_OscConfig+0x12e>
 80031bc:	4b83      	ldr	r3, [pc, #524]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a82      	ldr	r2, [pc, #520]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80031c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	e036      	b.n	8003238 <HAL_RCC_OscConfig+0x19c>
 80031ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x158>
 80031da:	4b7c      	ldr	r3, [pc, #496]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a7b      	ldr	r2, [pc, #492]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80031e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031e4:	6013      	str	r3, [r2, #0]
 80031e6:	4b79      	ldr	r3, [pc, #484]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a78      	ldr	r2, [pc, #480]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80031ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	e021      	b.n	8003238 <HAL_RCC_OscConfig+0x19c>
 80031f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003204:	d10c      	bne.n	8003220 <HAL_RCC_OscConfig+0x184>
 8003206:	4b71      	ldr	r3, [pc, #452]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a70      	ldr	r2, [pc, #448]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 800320c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	4b6e      	ldr	r3, [pc, #440]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a6d      	ldr	r2, [pc, #436]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	e00b      	b.n	8003238 <HAL_RCC_OscConfig+0x19c>
 8003220:	4b6a      	ldr	r3, [pc, #424]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a69      	ldr	r2, [pc, #420]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800322a:	6013      	str	r3, [r2, #0]
 800322c:	4b67      	ldr	r3, [pc, #412]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a66      	ldr	r2, [pc, #408]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003236:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003238:	4b64      	ldr	r3, [pc, #400]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 800323a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323c:	f023 020f 	bic.w	r2, r3, #15
 8003240:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003244:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	495f      	ldr	r1, [pc, #380]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 800324e:	4313      	orrs	r3, r2
 8003250:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003256:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d059      	beq.n	8003316 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003262:	f7fe fc73 	bl	8001b4c <HAL_GetTick>
 8003266:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326a:	e00a      	b.n	8003282 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800326c:	f7fe fc6e 	bl	8001b4c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b64      	cmp	r3, #100	; 0x64
 800327a:	d902      	bls.n	8003282 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	f000 bf43 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
 8003282:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003286:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800328e:	fa93 f3a3 	rbit	r3, r3
 8003292:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003296:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800329a:	fab3 f383 	clz	r3, r3
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	095b      	lsrs	r3, r3, #5
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f043 0301 	orr.w	r3, r3, #1
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d102      	bne.n	80032b4 <HAL_RCC_OscConfig+0x218>
 80032ae:	4b47      	ldr	r3, [pc, #284]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	e015      	b.n	80032e0 <HAL_RCC_OscConfig+0x244>
 80032b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032b8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032bc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80032c0:	fa93 f3a3 	rbit	r3, r3
 80032c4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80032c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032cc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80032d0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80032d4:	fa93 f3a3 	rbit	r3, r3
 80032d8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80032dc:	4b3b      	ldr	r3, [pc, #236]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 80032de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032e4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80032e8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80032ec:	fa92 f2a2 	rbit	r2, r2
 80032f0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80032f4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80032f8:	fab2 f282 	clz	r2, r2
 80032fc:	b2d2      	uxtb	r2, r2
 80032fe:	f042 0220 	orr.w	r2, r2, #32
 8003302:	b2d2      	uxtb	r2, r2
 8003304:	f002 021f 	and.w	r2, r2, #31
 8003308:	2101      	movs	r1, #1
 800330a:	fa01 f202 	lsl.w	r2, r1, r2
 800330e:	4013      	ands	r3, r2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d0ab      	beq.n	800326c <HAL_RCC_OscConfig+0x1d0>
 8003314:	e05d      	b.n	80033d2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003316:	f7fe fc19 	bl	8001b4c <HAL_GetTick>
 800331a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800331e:	e00a      	b.n	8003336 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003320:	f7fe fc14 	bl	8001b4c <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b64      	cmp	r3, #100	; 0x64
 800332e:	d902      	bls.n	8003336 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	f000 bee9 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
 8003336:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800333a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003342:	fa93 f3a3 	rbit	r3, r3
 8003346:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800334a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334e:	fab3 f383 	clz	r3, r3
 8003352:	b2db      	uxtb	r3, r3
 8003354:	095b      	lsrs	r3, r3, #5
 8003356:	b2db      	uxtb	r3, r3
 8003358:	f043 0301 	orr.w	r3, r3, #1
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b01      	cmp	r3, #1
 8003360:	d102      	bne.n	8003368 <HAL_RCC_OscConfig+0x2cc>
 8003362:	4b1a      	ldr	r3, [pc, #104]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	e015      	b.n	8003394 <HAL_RCC_OscConfig+0x2f8>
 8003368:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800336c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003370:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003374:	fa93 f3a3 	rbit	r3, r3
 8003378:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800337c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003380:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003384:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003388:	fa93 f3a3 	rbit	r3, r3
 800338c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003390:	4b0e      	ldr	r3, [pc, #56]	; (80033cc <HAL_RCC_OscConfig+0x330>)
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003398:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800339c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80033a0:	fa92 f2a2 	rbit	r2, r2
 80033a4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80033a8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80033ac:	fab2 f282 	clz	r2, r2
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	f042 0220 	orr.w	r2, r2, #32
 80033b6:	b2d2      	uxtb	r2, r2
 80033b8:	f002 021f 	and.w	r2, r2, #31
 80033bc:	2101      	movs	r1, #1
 80033be:	fa01 f202 	lsl.w	r2, r1, r2
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1ab      	bne.n	8003320 <HAL_RCC_OscConfig+0x284>
 80033c8:	e003      	b.n	80033d2 <HAL_RCC_OscConfig+0x336>
 80033ca:	bf00      	nop
 80033cc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 817d 	beq.w	80036e2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80033e8:	4ba6      	ldr	r3, [pc, #664]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00b      	beq.n	800340c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80033f4:	4ba3      	ldr	r3, [pc, #652]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f003 030c 	and.w	r3, r3, #12
 80033fc:	2b08      	cmp	r3, #8
 80033fe:	d172      	bne.n	80034e6 <HAL_RCC_OscConfig+0x44a>
 8003400:	4ba0      	ldr	r3, [pc, #640]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d16c      	bne.n	80034e6 <HAL_RCC_OscConfig+0x44a>
 800340c:	2302      	movs	r3, #2
 800340e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003412:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003416:	fa93 f3a3 	rbit	r3, r3
 800341a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800341e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	095b      	lsrs	r3, r3, #5
 800342a:	b2db      	uxtb	r3, r3
 800342c:	f043 0301 	orr.w	r3, r3, #1
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b01      	cmp	r3, #1
 8003434:	d102      	bne.n	800343c <HAL_RCC_OscConfig+0x3a0>
 8003436:	4b93      	ldr	r3, [pc, #588]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	e013      	b.n	8003464 <HAL_RCC_OscConfig+0x3c8>
 800343c:	2302      	movs	r3, #2
 800343e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003446:	fa93 f3a3 	rbit	r3, r3
 800344a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800344e:	2302      	movs	r3, #2
 8003450:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003454:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003458:	fa93 f3a3 	rbit	r3, r3
 800345c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003460:	4b88      	ldr	r3, [pc, #544]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 8003462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003464:	2202      	movs	r2, #2
 8003466:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800346a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800346e:	fa92 f2a2 	rbit	r2, r2
 8003472:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003476:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800347a:	fab2 f282 	clz	r2, r2
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	f042 0220 	orr.w	r2, r2, #32
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	f002 021f 	and.w	r2, r2, #31
 800348a:	2101      	movs	r1, #1
 800348c:	fa01 f202 	lsl.w	r2, r1, r2
 8003490:	4013      	ands	r3, r2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <HAL_RCC_OscConfig+0x410>
 8003496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800349a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d002      	beq.n	80034ac <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	f000 be2e 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ac:	4b75      	ldr	r3, [pc, #468]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	21f8      	movs	r1, #248	; 0xf8
 80034c2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80034ca:	fa91 f1a1 	rbit	r1, r1
 80034ce:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80034d2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80034d6:	fab1 f181 	clz	r1, r1
 80034da:	b2c9      	uxtb	r1, r1
 80034dc:	408b      	lsls	r3, r1
 80034de:	4969      	ldr	r1, [pc, #420]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e4:	e0fd      	b.n	80036e2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 8088 	beq.w	8003608 <HAL_RCC_OscConfig+0x56c>
 80034f8:	2301      	movs	r3, #1
 80034fa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fe:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003502:	fa93 f3a3 	rbit	r3, r3
 8003506:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800350a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800350e:	fab3 f383 	clz	r3, r3
 8003512:	b2db      	uxtb	r3, r3
 8003514:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003518:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	461a      	mov	r2, r3
 8003520:	2301      	movs	r3, #1
 8003522:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003524:	f7fe fb12 	bl	8001b4c <HAL_GetTick>
 8003528:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800352c:	e00a      	b.n	8003544 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800352e:	f7fe fb0d 	bl	8001b4c <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d902      	bls.n	8003544 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	f000 bde2 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
 8003544:	2302      	movs	r3, #2
 8003546:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800354e:	fa93 f3a3 	rbit	r3, r3
 8003552:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003556:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355a:	fab3 f383 	clz	r3, r3
 800355e:	b2db      	uxtb	r3, r3
 8003560:	095b      	lsrs	r3, r3, #5
 8003562:	b2db      	uxtb	r3, r3
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b01      	cmp	r3, #1
 800356c:	d102      	bne.n	8003574 <HAL_RCC_OscConfig+0x4d8>
 800356e:	4b45      	ldr	r3, [pc, #276]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	e013      	b.n	800359c <HAL_RCC_OscConfig+0x500>
 8003574:	2302      	movs	r3, #2
 8003576:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800357e:	fa93 f3a3 	rbit	r3, r3
 8003582:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003586:	2302      	movs	r3, #2
 8003588:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800358c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003590:	fa93 f3a3 	rbit	r3, r3
 8003594:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003598:	4b3a      	ldr	r3, [pc, #232]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	2202      	movs	r2, #2
 800359e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80035a2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80035a6:	fa92 f2a2 	rbit	r2, r2
 80035aa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80035ae:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80035b2:	fab2 f282 	clz	r2, r2
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	f042 0220 	orr.w	r2, r2, #32
 80035bc:	b2d2      	uxtb	r2, r2
 80035be:	f002 021f 	and.w	r2, r2, #31
 80035c2:	2101      	movs	r1, #1
 80035c4:	fa01 f202 	lsl.w	r2, r1, r2
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0af      	beq.n	800352e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ce:	4b2d      	ldr	r3, [pc, #180]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	21f8      	movs	r1, #248	; 0xf8
 80035e4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80035ec:	fa91 f1a1 	rbit	r1, r1
 80035f0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80035f4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80035f8:	fab1 f181 	clz	r1, r1
 80035fc:	b2c9      	uxtb	r1, r1
 80035fe:	408b      	lsls	r3, r1
 8003600:	4920      	ldr	r1, [pc, #128]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 8003602:	4313      	orrs	r3, r2
 8003604:	600b      	str	r3, [r1, #0]
 8003606:	e06c      	b.n	80036e2 <HAL_RCC_OscConfig+0x646>
 8003608:	2301      	movs	r3, #1
 800360a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003612:	fa93 f3a3 	rbit	r3, r3
 8003616:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800361a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800361e:	fab3 f383 	clz	r3, r3
 8003622:	b2db      	uxtb	r3, r3
 8003624:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003628:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	461a      	mov	r2, r3
 8003630:	2300      	movs	r3, #0
 8003632:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003634:	f7fe fa8a 	bl	8001b4c <HAL_GetTick>
 8003638:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800363c:	e00a      	b.n	8003654 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800363e:	f7fe fa85 	bl	8001b4c <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d902      	bls.n	8003654 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	f000 bd5a 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
 8003654:	2302      	movs	r3, #2
 8003656:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800365e:	fa93 f3a3 	rbit	r3, r3
 8003662:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003666:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800366a:	fab3 f383 	clz	r3, r3
 800366e:	b2db      	uxtb	r3, r3
 8003670:	095b      	lsrs	r3, r3, #5
 8003672:	b2db      	uxtb	r3, r3
 8003674:	f043 0301 	orr.w	r3, r3, #1
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b01      	cmp	r3, #1
 800367c:	d104      	bne.n	8003688 <HAL_RCC_OscConfig+0x5ec>
 800367e:	4b01      	ldr	r3, [pc, #4]	; (8003684 <HAL_RCC_OscConfig+0x5e8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	e015      	b.n	80036b0 <HAL_RCC_OscConfig+0x614>
 8003684:	40021000 	.word	0x40021000
 8003688:	2302      	movs	r3, #2
 800368a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003692:	fa93 f3a3 	rbit	r3, r3
 8003696:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800369a:	2302      	movs	r3, #2
 800369c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80036a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80036a4:	fa93 f3a3 	rbit	r3, r3
 80036a8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80036ac:	4bc8      	ldr	r3, [pc, #800]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	2202      	movs	r2, #2
 80036b2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80036b6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80036ba:	fa92 f2a2 	rbit	r2, r2
 80036be:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80036c2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80036c6:	fab2 f282 	clz	r2, r2
 80036ca:	b2d2      	uxtb	r2, r2
 80036cc:	f042 0220 	orr.w	r2, r2, #32
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	f002 021f 	and.w	r2, r2, #31
 80036d6:	2101      	movs	r1, #1
 80036d8:	fa01 f202 	lsl.w	r2, r1, r2
 80036dc:	4013      	ands	r3, r2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1ad      	bne.n	800363e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0308 	and.w	r3, r3, #8
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 8110 	beq.w	8003918 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d079      	beq.n	80037fc <HAL_RCC_OscConfig+0x760>
 8003708:	2301      	movs	r3, #1
 800370a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003712:	fa93 f3a3 	rbit	r3, r3
 8003716:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800371a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800371e:	fab3 f383 	clz	r3, r3
 8003722:	b2db      	uxtb	r3, r3
 8003724:	461a      	mov	r2, r3
 8003726:	4bab      	ldr	r3, [pc, #684]	; (80039d4 <HAL_RCC_OscConfig+0x938>)
 8003728:	4413      	add	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	461a      	mov	r2, r3
 800372e:	2301      	movs	r3, #1
 8003730:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003732:	f7fe fa0b 	bl	8001b4c <HAL_GetTick>
 8003736:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800373a:	e00a      	b.n	8003752 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800373c:	f7fe fa06 	bl	8001b4c <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d902      	bls.n	8003752 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	f000 bcdb 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
 8003752:	2302      	movs	r3, #2
 8003754:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003758:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800375c:	fa93 f3a3 	rbit	r3, r3
 8003760:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003768:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800376c:	2202      	movs	r2, #2
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003774:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	fa93 f2a3 	rbit	r2, r3
 800377e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003782:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800378c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003790:	2202      	movs	r2, #2
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003798:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	fa93 f2a3 	rbit	r2, r3
 80037a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037a6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80037aa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ac:	4b88      	ldr	r3, [pc, #544]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 80037ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037b4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80037b8:	2102      	movs	r1, #2
 80037ba:	6019      	str	r1, [r3, #0]
 80037bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037c0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	fa93 f1a3 	rbit	r1, r3
 80037ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ce:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80037d2:	6019      	str	r1, [r3, #0]
  return result;
 80037d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037d8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	fab3 f383 	clz	r3, r3
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	f003 031f 	and.w	r3, r3, #31
 80037ee:	2101      	movs	r1, #1
 80037f0:	fa01 f303 	lsl.w	r3, r1, r3
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0a0      	beq.n	800373c <HAL_RCC_OscConfig+0x6a0>
 80037fa:	e08d      	b.n	8003918 <HAL_RCC_OscConfig+0x87c>
 80037fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003800:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003804:	2201      	movs	r2, #1
 8003806:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800380c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	fa93 f2a3 	rbit	r2, r3
 8003816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800381a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800381e:	601a      	str	r2, [r3, #0]
  return result;
 8003820:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003824:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003828:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
 8003830:	461a      	mov	r2, r3
 8003832:	4b68      	ldr	r3, [pc, #416]	; (80039d4 <HAL_RCC_OscConfig+0x938>)
 8003834:	4413      	add	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	461a      	mov	r2, r3
 800383a:	2300      	movs	r3, #0
 800383c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383e:	f7fe f985 	bl	8001b4c <HAL_GetTick>
 8003842:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003846:	e00a      	b.n	800385e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003848:	f7fe f980 	bl	8001b4c <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d902      	bls.n	800385e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	f000 bc55 	b.w	8004108 <HAL_RCC_OscConfig+0x106c>
 800385e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003862:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003866:	2202      	movs	r2, #2
 8003868:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800386e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	fa93 f2a3 	rbit	r2, r3
 8003878:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800387c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003886:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800388a:	2202      	movs	r2, #2
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003892:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	fa93 f2a3 	rbit	r2, r3
 800389c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80038ae:	2202      	movs	r2, #2
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	fa93 f2a3 	rbit	r2, r3
 80038c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038c4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80038c8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038ca:	4b41      	ldr	r3, [pc, #260]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 80038cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038d2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80038d6:	2102      	movs	r1, #2
 80038d8:	6019      	str	r1, [r3, #0]
 80038da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038de:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	fa93 f1a3 	rbit	r1, r3
 80038e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ec:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80038f0:	6019      	str	r1, [r3, #0]
  return result;
 80038f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038f6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	fab3 f383 	clz	r3, r3
 8003900:	b2db      	uxtb	r3, r3
 8003902:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003906:	b2db      	uxtb	r3, r3
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	2101      	movs	r1, #1
 800390e:	fa01 f303 	lsl.w	r3, r1, r3
 8003912:	4013      	ands	r3, r2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d197      	bne.n	8003848 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800391c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 81a1 	beq.w	8003c70 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800392e:	2300      	movs	r3, #0
 8003930:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003934:	4b26      	ldr	r3, [pc, #152]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 8003936:	69db      	ldr	r3, [r3, #28]
 8003938:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d116      	bne.n	800396e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003940:	4b23      	ldr	r3, [pc, #140]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 8003942:	69db      	ldr	r3, [r3, #28]
 8003944:	4a22      	ldr	r2, [pc, #136]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 8003946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800394a:	61d3      	str	r3, [r2, #28]
 800394c:	4b20      	ldr	r3, [pc, #128]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003954:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003958:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003962:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003966:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003968:	2301      	movs	r3, #1
 800396a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800396e:	4b1a      	ldr	r3, [pc, #104]	; (80039d8 <HAL_RCC_OscConfig+0x93c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003976:	2b00      	cmp	r3, #0
 8003978:	d11a      	bne.n	80039b0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800397a:	4b17      	ldr	r3, [pc, #92]	; (80039d8 <HAL_RCC_OscConfig+0x93c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a16      	ldr	r2, [pc, #88]	; (80039d8 <HAL_RCC_OscConfig+0x93c>)
 8003980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003984:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003986:	f7fe f8e1 	bl	8001b4c <HAL_GetTick>
 800398a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398e:	e009      	b.n	80039a4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003990:	f7fe f8dc 	bl	8001b4c <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b64      	cmp	r3, #100	; 0x64
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e3b1      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a4:	4b0c      	ldr	r3, [pc, #48]	; (80039d8 <HAL_RCC_OscConfig+0x93c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0ef      	beq.n	8003990 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d10d      	bne.n	80039dc <HAL_RCC_OscConfig+0x940>
 80039c0:	4b03      	ldr	r3, [pc, #12]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	4a02      	ldr	r2, [pc, #8]	; (80039d0 <HAL_RCC_OscConfig+0x934>)
 80039c6:	f043 0301 	orr.w	r3, r3, #1
 80039ca:	6213      	str	r3, [r2, #32]
 80039cc:	e03c      	b.n	8003a48 <HAL_RCC_OscConfig+0x9ac>
 80039ce:	bf00      	nop
 80039d0:	40021000 	.word	0x40021000
 80039d4:	10908120 	.word	0x10908120
 80039d8:	40007000 	.word	0x40007000
 80039dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10c      	bne.n	8003a06 <HAL_RCC_OscConfig+0x96a>
 80039ec:	4bc1      	ldr	r3, [pc, #772]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	4ac0      	ldr	r2, [pc, #768]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 80039f2:	f023 0301 	bic.w	r3, r3, #1
 80039f6:	6213      	str	r3, [r2, #32]
 80039f8:	4bbe      	ldr	r3, [pc, #760]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	4abd      	ldr	r2, [pc, #756]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 80039fe:	f023 0304 	bic.w	r3, r3, #4
 8003a02:	6213      	str	r3, [r2, #32]
 8003a04:	e020      	b.n	8003a48 <HAL_RCC_OscConfig+0x9ac>
 8003a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	2b05      	cmp	r3, #5
 8003a14:	d10c      	bne.n	8003a30 <HAL_RCC_OscConfig+0x994>
 8003a16:	4bb7      	ldr	r3, [pc, #732]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	4ab6      	ldr	r2, [pc, #728]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a1c:	f043 0304 	orr.w	r3, r3, #4
 8003a20:	6213      	str	r3, [r2, #32]
 8003a22:	4bb4      	ldr	r3, [pc, #720]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	4ab3      	ldr	r2, [pc, #716]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a28:	f043 0301 	orr.w	r3, r3, #1
 8003a2c:	6213      	str	r3, [r2, #32]
 8003a2e:	e00b      	b.n	8003a48 <HAL_RCC_OscConfig+0x9ac>
 8003a30:	4bb0      	ldr	r3, [pc, #704]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	4aaf      	ldr	r2, [pc, #700]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a36:	f023 0301 	bic.w	r3, r3, #1
 8003a3a:	6213      	str	r3, [r2, #32]
 8003a3c:	4bad      	ldr	r3, [pc, #692]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a3e:	6a1b      	ldr	r3, [r3, #32]
 8003a40:	4aac      	ldr	r2, [pc, #688]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003a42:	f023 0304 	bic.w	r3, r3, #4
 8003a46:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 8081 	beq.w	8003b5c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a5a:	f7fe f877 	bl	8001b4c <HAL_GetTick>
 8003a5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a62:	e00b      	b.n	8003a7c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a64:	f7fe f872 	bl	8001b4c <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e345      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
 8003a7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a80:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003a84:	2202      	movs	r2, #2
 8003a86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a8c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	fa93 f2a3 	rbit	r2, r3
 8003a96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a9a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aa4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ab0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	fa93 f2a3 	rbit	r2, r3
 8003aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003abe:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003ac2:	601a      	str	r2, [r3, #0]
  return result;
 8003ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ac8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003acc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ace:	fab3 f383 	clz	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	095b      	lsrs	r3, r3, #5
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	f043 0302 	orr.w	r3, r3, #2
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d102      	bne.n	8003ae8 <HAL_RCC_OscConfig+0xa4c>
 8003ae2:	4b84      	ldr	r3, [pc, #528]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	e013      	b.n	8003b10 <HAL_RCC_OscConfig+0xa74>
 8003ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aec:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003af0:	2202      	movs	r2, #2
 8003af2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003af8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	fa93 f2a3 	rbit	r2, r3
 8003b02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b06:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	4b79      	ldr	r3, [pc, #484]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b14:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003b18:	2102      	movs	r1, #2
 8003b1a:	6011      	str	r1, [r2, #0]
 8003b1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b20:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003b24:	6812      	ldr	r2, [r2, #0]
 8003b26:	fa92 f1a2 	rbit	r1, r2
 8003b2a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b2e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003b32:	6011      	str	r1, [r2, #0]
  return result;
 8003b34:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b38:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	fab2 f282 	clz	r2, r2
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b48:	b2d2      	uxtb	r2, r2
 8003b4a:	f002 021f 	and.w	r2, r2, #31
 8003b4e:	2101      	movs	r1, #1
 8003b50:	fa01 f202 	lsl.w	r2, r1, r2
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d084      	beq.n	8003a64 <HAL_RCC_OscConfig+0x9c8>
 8003b5a:	e07f      	b.n	8003c5c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b5c:	f7fd fff6 	bl	8001b4c <HAL_GetTick>
 8003b60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b64:	e00b      	b.n	8003b7e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b66:	f7fd fff1 	bl	8001b4c <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e2c4      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
 8003b7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b82:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003b86:	2202      	movs	r2, #2
 8003b88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b8e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	fa93 f2a3 	rbit	r2, r3
 8003b98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b9c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ba6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003baa:	2202      	movs	r2, #2
 8003bac:	601a      	str	r2, [r3, #0]
 8003bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bb2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	fa93 f2a3 	rbit	r2, r3
 8003bbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bc0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003bc4:	601a      	str	r2, [r3, #0]
  return result;
 8003bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bca:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003bce:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bd0:	fab3 f383 	clz	r3, r3
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	095b      	lsrs	r3, r3, #5
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	f043 0302 	orr.w	r3, r3, #2
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d102      	bne.n	8003bea <HAL_RCC_OscConfig+0xb4e>
 8003be4:	4b43      	ldr	r3, [pc, #268]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	e013      	b.n	8003c12 <HAL_RCC_OscConfig+0xb76>
 8003bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bee:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bfa:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	fa93 f2a3 	rbit	r2, r3
 8003c04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c08:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	4b39      	ldr	r3, [pc, #228]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c16:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	6011      	str	r1, [r2, #0]
 8003c1e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c22:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003c26:	6812      	ldr	r2, [r2, #0]
 8003c28:	fa92 f1a2 	rbit	r1, r2
 8003c2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c30:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003c34:	6011      	str	r1, [r2, #0]
  return result;
 8003c36:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003c3a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003c3e:	6812      	ldr	r2, [r2, #0]
 8003c40:	fab2 f282 	clz	r2, r2
 8003c44:	b2d2      	uxtb	r2, r2
 8003c46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	f002 021f 	and.w	r2, r2, #31
 8003c50:	2101      	movs	r1, #1
 8003c52:	fa01 f202 	lsl.w	r2, r1, r2
 8003c56:	4013      	ands	r3, r2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d184      	bne.n	8003b66 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c5c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d105      	bne.n	8003c70 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c64:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	4a22      	ldr	r2, [pc, #136]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003c6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c6e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c74:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	69db      	ldr	r3, [r3, #28]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 8242 	beq.w	8004106 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c82:	4b1c      	ldr	r3, [pc, #112]	; (8003cf4 <HAL_RCC_OscConfig+0xc58>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f003 030c 	and.w	r3, r3, #12
 8003c8a:	2b08      	cmp	r3, #8
 8003c8c:	f000 8213 	beq.w	80040b6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	f040 8162 	bne.w	8003f66 <HAL_RCC_OscConfig+0xeca>
 8003ca2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ca6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003caa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cb4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	fa93 f2a3 	rbit	r2, r3
 8003cbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cc2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003cc6:	601a      	str	r2, [r3, #0]
  return result;
 8003cc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ccc:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003cd0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd2:	fab3 f383 	clz	r3, r3
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003cdc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce8:	f7fd ff30 	bl	8001b4c <HAL_GetTick>
 8003cec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cf0:	e00c      	b.n	8003d0c <HAL_RCC_OscConfig+0xc70>
 8003cf2:	bf00      	nop
 8003cf4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cf8:	f7fd ff28 	bl	8001b4c <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e1fd      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
 8003d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d10:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003d14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d1e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	fa93 f2a3 	rbit	r2, r3
 8003d28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d2c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003d30:	601a      	str	r2, [r3, #0]
  return result;
 8003d32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d36:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003d3a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d3c:	fab3 f383 	clz	r3, r3
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	095b      	lsrs	r3, r3, #5
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	f043 0301 	orr.w	r3, r3, #1
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d102      	bne.n	8003d56 <HAL_RCC_OscConfig+0xcba>
 8003d50:	4bb0      	ldr	r3, [pc, #704]	; (8004014 <HAL_RCC_OscConfig+0xf78>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	e027      	b.n	8003da6 <HAL_RCC_OscConfig+0xd0a>
 8003d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d5a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003d5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d68:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	fa93 f2a3 	rbit	r2, r3
 8003d72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d76:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003d7a:	601a      	str	r2, [r3, #0]
 8003d7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d80:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003d84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d88:	601a      	str	r2, [r3, #0]
 8003d8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d8e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	fa93 f2a3 	rbit	r2, r3
 8003d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d9c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	4b9c      	ldr	r3, [pc, #624]	; (8004014 <HAL_RCC_OscConfig+0xf78>)
 8003da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003daa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003dae:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003db2:	6011      	str	r1, [r2, #0]
 8003db4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003db8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003dbc:	6812      	ldr	r2, [r2, #0]
 8003dbe:	fa92 f1a2 	rbit	r1, r2
 8003dc2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003dc6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003dca:	6011      	str	r1, [r2, #0]
  return result;
 8003dcc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003dd0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003dd4:	6812      	ldr	r2, [r2, #0]
 8003dd6:	fab2 f282 	clz	r2, r2
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	f042 0220 	orr.w	r2, r2, #32
 8003de0:	b2d2      	uxtb	r2, r2
 8003de2:	f002 021f 	and.w	r2, r2, #31
 8003de6:	2101      	movs	r1, #1
 8003de8:	fa01 f202 	lsl.w	r2, r1, r2
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d182      	bne.n	8003cf8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003df2:	4b88      	ldr	r3, [pc, #544]	; (8004014 <HAL_RCC_OscConfig+0xf78>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003dfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003e06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	430b      	orrs	r3, r1
 8003e14:	497f      	ldr	r1, [pc, #508]	; (8004014 <HAL_RCC_OscConfig+0xf78>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	604b      	str	r3, [r1, #4]
 8003e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e1e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003e22:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e2c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	fa93 f2a3 	rbit	r2, r3
 8003e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e3a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003e3e:	601a      	str	r2, [r3, #0]
  return result;
 8003e40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e44:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003e48:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e4a:	fab3 f383 	clz	r3, r3
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e54:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e60:	f7fd fe74 	bl	8001b4c <HAL_GetTick>
 8003e64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e68:	e009      	b.n	8003e7e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e6a:	f7fd fe6f 	bl	8001b4c <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e144      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
 8003e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e82:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003e86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e90:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	fa93 f2a3 	rbit	r2, r3
 8003e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e9e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003ea2:	601a      	str	r2, [r3, #0]
  return result;
 8003ea4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ea8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003eac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003eae:	fab3 f383 	clz	r3, r3
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	095b      	lsrs	r3, r3, #5
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d102      	bne.n	8003ec8 <HAL_RCC_OscConfig+0xe2c>
 8003ec2:	4b54      	ldr	r3, [pc, #336]	; (8004014 <HAL_RCC_OscConfig+0xf78>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	e027      	b.n	8003f18 <HAL_RCC_OscConfig+0xe7c>
 8003ec8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ecc:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003ed0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ed4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eda:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	fa93 f2a3 	rbit	r2, r3
 8003ee4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ee8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ef2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003ef6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f00:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	fa93 f2a3 	rbit	r2, r3
 8003f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f0e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	4b3f      	ldr	r3, [pc, #252]	; (8004014 <HAL_RCC_OscConfig+0xf78>)
 8003f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f18:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f1c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003f20:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f24:	6011      	str	r1, [r2, #0]
 8003f26:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f2a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003f2e:	6812      	ldr	r2, [r2, #0]
 8003f30:	fa92 f1a2 	rbit	r1, r2
 8003f34:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f38:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003f3c:	6011      	str	r1, [r2, #0]
  return result;
 8003f3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003f42:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	fab2 f282 	clz	r2, r2
 8003f4c:	b2d2      	uxtb	r2, r2
 8003f4e:	f042 0220 	orr.w	r2, r2, #32
 8003f52:	b2d2      	uxtb	r2, r2
 8003f54:	f002 021f 	and.w	r2, r2, #31
 8003f58:	2101      	movs	r1, #1
 8003f5a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f5e:	4013      	ands	r3, r2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d082      	beq.n	8003e6a <HAL_RCC_OscConfig+0xdce>
 8003f64:	e0cf      	b.n	8004106 <HAL_RCC_OscConfig+0x106a>
 8003f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f6a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003f6e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f78:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	fa93 f2a3 	rbit	r2, r3
 8003f82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f86:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f8a:	601a      	str	r2, [r3, #0]
  return result;
 8003f8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f90:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f94:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f96:	fab3 f383 	clz	r3, r3
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003fa0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	2300      	movs	r3, #0
 8003faa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fac:	f7fd fdce 	bl	8001b4c <HAL_GetTick>
 8003fb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fb4:	e009      	b.n	8003fca <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fb6:	f7fd fdc9 	bl	8001b4c <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e09e      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
 8003fca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fce:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003fd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fdc:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	fa93 f2a3 	rbit	r2, r3
 8003fe6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fea:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003fee:	601a      	str	r2, [r3, #0]
  return result;
 8003ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ff4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003ff8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ffa:	fab3 f383 	clz	r3, r3
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	095b      	lsrs	r3, r3, #5
 8004002:	b2db      	uxtb	r3, r3
 8004004:	f043 0301 	orr.w	r3, r3, #1
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b01      	cmp	r3, #1
 800400c:	d104      	bne.n	8004018 <HAL_RCC_OscConfig+0xf7c>
 800400e:	4b01      	ldr	r3, [pc, #4]	; (8004014 <HAL_RCC_OscConfig+0xf78>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	e029      	b.n	8004068 <HAL_RCC_OscConfig+0xfcc>
 8004014:	40021000 	.word	0x40021000
 8004018:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800401c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004020:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004024:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004026:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800402a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	fa93 f2a3 	rbit	r2, r3
 8004034:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004038:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004042:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004046:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004050:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	fa93 f2a3 	rbit	r2, r3
 800405a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800405e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	4b2b      	ldr	r3, [pc, #172]	; (8004114 <HAL_RCC_OscConfig+0x1078>)
 8004066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004068:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800406c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004070:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004074:	6011      	str	r1, [r2, #0]
 8004076:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800407a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800407e:	6812      	ldr	r2, [r2, #0]
 8004080:	fa92 f1a2 	rbit	r1, r2
 8004084:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004088:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800408c:	6011      	str	r1, [r2, #0]
  return result;
 800408e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004092:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004096:	6812      	ldr	r2, [r2, #0]
 8004098:	fab2 f282 	clz	r2, r2
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	f042 0220 	orr.w	r2, r2, #32
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	f002 021f 	and.w	r2, r2, #31
 80040a8:	2101      	movs	r1, #1
 80040aa:	fa01 f202 	lsl.w	r2, r1, r2
 80040ae:	4013      	ands	r3, r2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d180      	bne.n	8003fb6 <HAL_RCC_OscConfig+0xf1a>
 80040b4:	e027      	b.n	8004106 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d101      	bne.n	80040ca <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e01e      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040ca:	4b12      	ldr	r3, [pc, #72]	; (8004114 <HAL_RCC_OscConfig+0x1078>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80040d6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80040da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d10b      	bne.n	8004102 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80040ea:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80040ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80040f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040fe:	429a      	cmp	r2, r3
 8004100:	d001      	beq.n	8004106 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e000      	b.n	8004108 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	40021000 	.word	0x40021000

08004118 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b09e      	sub	sp, #120	; 0x78
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004122:	2300      	movs	r3, #0
 8004124:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e162      	b.n	80043f6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004130:	4b90      	ldr	r3, [pc, #576]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	683a      	ldr	r2, [r7, #0]
 800413a:	429a      	cmp	r2, r3
 800413c:	d910      	bls.n	8004160 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413e:	4b8d      	ldr	r3, [pc, #564]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f023 0207 	bic.w	r2, r3, #7
 8004146:	498b      	ldr	r1, [pc, #556]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	4313      	orrs	r3, r2
 800414c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800414e:	4b89      	ldr	r3, [pc, #548]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	429a      	cmp	r2, r3
 800415a:	d001      	beq.n	8004160 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e14a      	b.n	80043f6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d008      	beq.n	800417e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800416c:	4b82      	ldr	r3, [pc, #520]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	497f      	ldr	r1, [pc, #508]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 800417a:	4313      	orrs	r3, r2
 800417c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80dc 	beq.w	8004344 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d13c      	bne.n	800420e <HAL_RCC_ClockConfig+0xf6>
 8004194:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004198:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800419c:	fa93 f3a3 	rbit	r3, r3
 80041a0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80041a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041a4:	fab3 f383 	clz	r3, r3
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d102      	bne.n	80041be <HAL_RCC_ClockConfig+0xa6>
 80041b8:	4b6f      	ldr	r3, [pc, #444]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	e00f      	b.n	80041de <HAL_RCC_ClockConfig+0xc6>
 80041be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041c2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	667b      	str	r3, [r7, #100]	; 0x64
 80041cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041d0:	663b      	str	r3, [r7, #96]	; 0x60
 80041d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041d4:	fa93 f3a3 	rbit	r3, r3
 80041d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041da:	4b67      	ldr	r3, [pc, #412]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 80041dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80041e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041e6:	fa92 f2a2 	rbit	r2, r2
 80041ea:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80041ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80041ee:	fab2 f282 	clz	r2, r2
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	f042 0220 	orr.w	r2, r2, #32
 80041f8:	b2d2      	uxtb	r2, r2
 80041fa:	f002 021f 	and.w	r2, r2, #31
 80041fe:	2101      	movs	r1, #1
 8004200:	fa01 f202 	lsl.w	r2, r1, r2
 8004204:	4013      	ands	r3, r2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d17b      	bne.n	8004302 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e0f3      	b.n	80043f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d13c      	bne.n	8004290 <HAL_RCC_ClockConfig+0x178>
 8004216:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800421a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800421c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800421e:	fa93 f3a3 	rbit	r3, r3
 8004222:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004224:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004226:	fab3 f383 	clz	r3, r3
 800422a:	b2db      	uxtb	r3, r3
 800422c:	095b      	lsrs	r3, r3, #5
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b01      	cmp	r3, #1
 8004238:	d102      	bne.n	8004240 <HAL_RCC_ClockConfig+0x128>
 800423a:	4b4f      	ldr	r3, [pc, #316]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	e00f      	b.n	8004260 <HAL_RCC_ClockConfig+0x148>
 8004240:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004244:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004246:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004248:	fa93 f3a3 	rbit	r3, r3
 800424c:	647b      	str	r3, [r7, #68]	; 0x44
 800424e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004252:	643b      	str	r3, [r7, #64]	; 0x40
 8004254:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004256:	fa93 f3a3 	rbit	r3, r3
 800425a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800425c:	4b46      	ldr	r3, [pc, #280]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 800425e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004260:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004264:	63ba      	str	r2, [r7, #56]	; 0x38
 8004266:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004268:	fa92 f2a2 	rbit	r2, r2
 800426c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800426e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004270:	fab2 f282 	clz	r2, r2
 8004274:	b2d2      	uxtb	r2, r2
 8004276:	f042 0220 	orr.w	r2, r2, #32
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	f002 021f 	and.w	r2, r2, #31
 8004280:	2101      	movs	r1, #1
 8004282:	fa01 f202 	lsl.w	r2, r1, r2
 8004286:	4013      	ands	r3, r2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d13a      	bne.n	8004302 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0b2      	b.n	80043f6 <HAL_RCC_ClockConfig+0x2de>
 8004290:	2302      	movs	r3, #2
 8004292:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004296:	fa93 f3a3 	rbit	r3, r3
 800429a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800429c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800429e:	fab3 f383 	clz	r3, r3
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	095b      	lsrs	r3, r3, #5
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	f043 0301 	orr.w	r3, r3, #1
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d102      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x1a0>
 80042b2:	4b31      	ldr	r3, [pc, #196]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	e00d      	b.n	80042d4 <HAL_RCC_ClockConfig+0x1bc>
 80042b8:	2302      	movs	r3, #2
 80042ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042be:	fa93 f3a3 	rbit	r3, r3
 80042c2:	627b      	str	r3, [r7, #36]	; 0x24
 80042c4:	2302      	movs	r3, #2
 80042c6:	623b      	str	r3, [r7, #32]
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	fa93 f3a3 	rbit	r3, r3
 80042ce:	61fb      	str	r3, [r7, #28]
 80042d0:	4b29      	ldr	r3, [pc, #164]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 80042d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d4:	2202      	movs	r2, #2
 80042d6:	61ba      	str	r2, [r7, #24]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	fa92 f2a2 	rbit	r2, r2
 80042de:	617a      	str	r2, [r7, #20]
  return result;
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	fab2 f282 	clz	r2, r2
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	f042 0220 	orr.w	r2, r2, #32
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	f002 021f 	and.w	r2, r2, #31
 80042f2:	2101      	movs	r1, #1
 80042f4:	fa01 f202 	lsl.w	r2, r1, r2
 80042f8:	4013      	ands	r3, r2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e079      	b.n	80043f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004302:	4b1d      	ldr	r3, [pc, #116]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f023 0203 	bic.w	r2, r3, #3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	491a      	ldr	r1, [pc, #104]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 8004310:	4313      	orrs	r3, r2
 8004312:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004314:	f7fd fc1a 	bl	8001b4c <HAL_GetTick>
 8004318:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800431a:	e00a      	b.n	8004332 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800431c:	f7fd fc16 	bl	8001b4c <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	f241 3288 	movw	r2, #5000	; 0x1388
 800432a:	4293      	cmp	r3, r2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e061      	b.n	80043f6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004332:	4b11      	ldr	r3, [pc, #68]	; (8004378 <HAL_RCC_ClockConfig+0x260>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 020c 	and.w	r2, r3, #12
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	429a      	cmp	r2, r3
 8004342:	d1eb      	bne.n	800431c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004344:	4b0b      	ldr	r3, [pc, #44]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0307 	and.w	r3, r3, #7
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	429a      	cmp	r2, r3
 8004350:	d214      	bcs.n	800437c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004352:	4b08      	ldr	r3, [pc, #32]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f023 0207 	bic.w	r2, r3, #7
 800435a:	4906      	ldr	r1, [pc, #24]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	4313      	orrs	r3, r2
 8004360:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004362:	4b04      	ldr	r3, [pc, #16]	; (8004374 <HAL_RCC_ClockConfig+0x25c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0307 	and.w	r3, r3, #7
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	429a      	cmp	r2, r3
 800436e:	d005      	beq.n	800437c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e040      	b.n	80043f6 <HAL_RCC_ClockConfig+0x2de>
 8004374:	40022000 	.word	0x40022000
 8004378:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004388:	4b1d      	ldr	r3, [pc, #116]	; (8004400 <HAL_RCC_ClockConfig+0x2e8>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	491a      	ldr	r1, [pc, #104]	; (8004400 <HAL_RCC_ClockConfig+0x2e8>)
 8004396:	4313      	orrs	r3, r2
 8004398:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0308 	and.w	r3, r3, #8
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d009      	beq.n	80043ba <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043a6:	4b16      	ldr	r3, [pc, #88]	; (8004400 <HAL_RCC_ClockConfig+0x2e8>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	4912      	ldr	r1, [pc, #72]	; (8004400 <HAL_RCC_ClockConfig+0x2e8>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80043ba:	f000 f829 	bl	8004410 <HAL_RCC_GetSysClockFreq>
 80043be:	4601      	mov	r1, r0
 80043c0:	4b0f      	ldr	r3, [pc, #60]	; (8004400 <HAL_RCC_ClockConfig+0x2e8>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043c8:	22f0      	movs	r2, #240	; 0xf0
 80043ca:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	fa92 f2a2 	rbit	r2, r2
 80043d2:	60fa      	str	r2, [r7, #12]
  return result;
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	fab2 f282 	clz	r2, r2
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	40d3      	lsrs	r3, r2
 80043de:	4a09      	ldr	r2, [pc, #36]	; (8004404 <HAL_RCC_ClockConfig+0x2ec>)
 80043e0:	5cd3      	ldrb	r3, [r2, r3]
 80043e2:	fa21 f303 	lsr.w	r3, r1, r3
 80043e6:	4a08      	ldr	r2, [pc, #32]	; (8004408 <HAL_RCC_ClockConfig+0x2f0>)
 80043e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80043ea:	4b08      	ldr	r3, [pc, #32]	; (800440c <HAL_RCC_ClockConfig+0x2f4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7fd fb68 	bl	8001ac4 <HAL_InitTick>
  
  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3778      	adds	r7, #120	; 0x78
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	40021000 	.word	0x40021000
 8004404:	0800965c 	.word	0x0800965c
 8004408:	20000040 	.word	0x20000040
 800440c:	20000048 	.word	0x20000048

08004410 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004410:	b480      	push	{r7}
 8004412:	b08b      	sub	sp, #44	; 0x2c
 8004414:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
 800441a:	2300      	movs	r3, #0
 800441c:	61bb      	str	r3, [r7, #24]
 800441e:	2300      	movs	r3, #0
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800442a:	4b29      	ldr	r3, [pc, #164]	; (80044d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	f003 030c 	and.w	r3, r3, #12
 8004436:	2b04      	cmp	r3, #4
 8004438:	d002      	beq.n	8004440 <HAL_RCC_GetSysClockFreq+0x30>
 800443a:	2b08      	cmp	r3, #8
 800443c:	d003      	beq.n	8004446 <HAL_RCC_GetSysClockFreq+0x36>
 800443e:	e03c      	b.n	80044ba <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004440:	4b24      	ldr	r3, [pc, #144]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004442:	623b      	str	r3, [r7, #32]
      break;
 8004444:	e03c      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800444c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004450:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	fa92 f2a2 	rbit	r2, r2
 8004458:	607a      	str	r2, [r7, #4]
  return result;
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	fab2 f282 	clz	r2, r2
 8004460:	b2d2      	uxtb	r2, r2
 8004462:	40d3      	lsrs	r3, r2
 8004464:	4a1c      	ldr	r2, [pc, #112]	; (80044d8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004466:	5cd3      	ldrb	r3, [r2, r3]
 8004468:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800446a:	4b19      	ldr	r3, [pc, #100]	; (80044d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800446c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	220f      	movs	r2, #15
 8004474:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	fa92 f2a2 	rbit	r2, r2
 800447c:	60fa      	str	r2, [r7, #12]
  return result;
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	fab2 f282 	clz	r2, r2
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	40d3      	lsrs	r3, r2
 8004488:	4a14      	ldr	r2, [pc, #80]	; (80044dc <HAL_RCC_GetSysClockFreq+0xcc>)
 800448a:	5cd3      	ldrb	r3, [r2, r3]
 800448c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d008      	beq.n	80044aa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004498:	4a0e      	ldr	r2, [pc, #56]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	fbb2 f2f3 	udiv	r2, r2, r3
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	fb02 f303 	mul.w	r3, r2, r3
 80044a6:	627b      	str	r3, [r7, #36]	; 0x24
 80044a8:	e004      	b.n	80044b4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	4a0c      	ldr	r2, [pc, #48]	; (80044e0 <HAL_RCC_GetSysClockFreq+0xd0>)
 80044ae:	fb02 f303 	mul.w	r3, r2, r3
 80044b2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80044b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b6:	623b      	str	r3, [r7, #32]
      break;
 80044b8:	e002      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044ba:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80044bc:	623b      	str	r3, [r7, #32]
      break;
 80044be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044c0:	6a3b      	ldr	r3, [r7, #32]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	372c      	adds	r7, #44	; 0x2c
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	40021000 	.word	0x40021000
 80044d4:	007a1200 	.word	0x007a1200
 80044d8:	0800966c 	.word	0x0800966c
 80044dc:	0800967c 	.word	0x0800967c
 80044e0:	003d0900 	.word	0x003d0900

080044e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b092      	sub	sp, #72	; 0x48
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044ec:	2300      	movs	r3, #0
 80044ee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80044f4:	2300      	movs	r3, #0
 80044f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004502:	2b00      	cmp	r3, #0
 8004504:	f000 80d4 	beq.w	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004508:	4b4e      	ldr	r3, [pc, #312]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800450a:	69db      	ldr	r3, [r3, #28]
 800450c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10e      	bne.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004514:	4b4b      	ldr	r3, [pc, #300]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	4a4a      	ldr	r2, [pc, #296]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800451a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800451e:	61d3      	str	r3, [r2, #28]
 8004520:	4b48      	ldr	r3, [pc, #288]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004522:	69db      	ldr	r3, [r3, #28]
 8004524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004528:	60bb      	str	r3, [r7, #8]
 800452a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800452c:	2301      	movs	r3, #1
 800452e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004532:	4b45      	ldr	r3, [pc, #276]	; (8004648 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453a:	2b00      	cmp	r3, #0
 800453c:	d118      	bne.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800453e:	4b42      	ldr	r3, [pc, #264]	; (8004648 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a41      	ldr	r2, [pc, #260]	; (8004648 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004548:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800454a:	f7fd faff 	bl	8001b4c <HAL_GetTick>
 800454e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004550:	e008      	b.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004552:	f7fd fafb 	bl	8001b4c <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b64      	cmp	r3, #100	; 0x64
 800455e:	d901      	bls.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e169      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004564:	4b38      	ldr	r3, [pc, #224]	; (8004648 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0f0      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004570:	4b34      	ldr	r3, [pc, #208]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004578:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800457a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 8084 	beq.w	800468a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800458a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800458c:	429a      	cmp	r2, r3
 800458e:	d07c      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004590:	4b2c      	ldr	r3, [pc, #176]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004598:	63fb      	str	r3, [r7, #60]	; 0x3c
 800459a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800459e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a2:	fa93 f3a3 	rbit	r3, r3
 80045a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80045a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045aa:	fab3 f383 	clz	r3, r3
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	461a      	mov	r2, r3
 80045b2:	4b26      	ldr	r3, [pc, #152]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045b4:	4413      	add	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	461a      	mov	r2, r3
 80045ba:	2301      	movs	r3, #1
 80045bc:	6013      	str	r3, [r2, #0]
 80045be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c6:	fa93 f3a3 	rbit	r3, r3
 80045ca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80045cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045ce:	fab3 f383 	clz	r3, r3
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	461a      	mov	r2, r3
 80045d6:	4b1d      	ldr	r3, [pc, #116]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045d8:	4413      	add	r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	461a      	mov	r2, r3
 80045de:	2300      	movs	r3, #0
 80045e0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045e2:	4a18      	ldr	r2, [pc, #96]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045e6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80045e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d04b      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f2:	f7fd faab 	bl	8001b4c <HAL_GetTick>
 80045f6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f8:	e00a      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045fa:	f7fd faa7 	bl	8001b4c <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	f241 3288 	movw	r2, #5000	; 0x1388
 8004608:	4293      	cmp	r3, r2
 800460a:	d901      	bls.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e113      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004610:	2302      	movs	r3, #2
 8004612:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004616:	fa93 f3a3 	rbit	r3, r3
 800461a:	627b      	str	r3, [r7, #36]	; 0x24
 800461c:	2302      	movs	r3, #2
 800461e:	623b      	str	r3, [r7, #32]
 8004620:	6a3b      	ldr	r3, [r7, #32]
 8004622:	fa93 f3a3 	rbit	r3, r3
 8004626:	61fb      	str	r3, [r7, #28]
  return result;
 8004628:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462a:	fab3 f383 	clz	r3, r3
 800462e:	b2db      	uxtb	r3, r3
 8004630:	095b      	lsrs	r3, r3, #5
 8004632:	b2db      	uxtb	r3, r3
 8004634:	f043 0302 	orr.w	r3, r3, #2
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d108      	bne.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800463e:	4b01      	ldr	r3, [pc, #4]	; (8004644 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004640:	6a1b      	ldr	r3, [r3, #32]
 8004642:	e00d      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004644:	40021000 	.word	0x40021000
 8004648:	40007000 	.word	0x40007000
 800464c:	10908100 	.word	0x10908100
 8004650:	2302      	movs	r3, #2
 8004652:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	fa93 f3a3 	rbit	r3, r3
 800465a:	617b      	str	r3, [r7, #20]
 800465c:	4b78      	ldr	r3, [pc, #480]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	2202      	movs	r2, #2
 8004662:	613a      	str	r2, [r7, #16]
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	fa92 f2a2 	rbit	r2, r2
 800466a:	60fa      	str	r2, [r7, #12]
  return result;
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	fab2 f282 	clz	r2, r2
 8004672:	b2d2      	uxtb	r2, r2
 8004674:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004678:	b2d2      	uxtb	r2, r2
 800467a:	f002 021f 	and.w	r2, r2, #31
 800467e:	2101      	movs	r1, #1
 8004680:	fa01 f202 	lsl.w	r2, r1, r2
 8004684:	4013      	ands	r3, r2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0b7      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800468a:	4b6d      	ldr	r3, [pc, #436]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	496a      	ldr	r1, [pc, #424]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004698:	4313      	orrs	r3, r2
 800469a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800469c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d105      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046a4:	4b66      	ldr	r3, [pc, #408]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046a6:	69db      	ldr	r3, [r3, #28]
 80046a8:	4a65      	ldr	r2, [pc, #404]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0301 	and.w	r3, r3, #1
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d008      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046bc:	4b60      	ldr	r3, [pc, #384]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c0:	f023 0203 	bic.w	r2, r3, #3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	495d      	ldr	r1, [pc, #372]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d008      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046da:	4b59      	ldr	r3, [pc, #356]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	4956      	ldr	r1, [pc, #344]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046f8:	4b51      	ldr	r3, [pc, #324]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80046fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	494e      	ldr	r1, [pc, #312]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004706:	4313      	orrs	r3, r2
 8004708:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0320 	and.w	r3, r3, #32
 8004712:	2b00      	cmp	r3, #0
 8004714:	d008      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004716:	4b4a      	ldr	r3, [pc, #296]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471a:	f023 0210 	bic.w	r2, r3, #16
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	69db      	ldr	r3, [r3, #28]
 8004722:	4947      	ldr	r1, [pc, #284]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004724:	4313      	orrs	r3, r2
 8004726:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d008      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004734:	4b42      	ldr	r3, [pc, #264]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004740:	493f      	ldr	r1, [pc, #252]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004742:	4313      	orrs	r3, r2
 8004744:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474e:	2b00      	cmp	r3, #0
 8004750:	d008      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004752:	4b3b      	ldr	r3, [pc, #236]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004756:	f023 0220 	bic.w	r2, r3, #32
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	4938      	ldr	r1, [pc, #224]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004760:	4313      	orrs	r3, r2
 8004762:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	d008      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004770:	4b33      	ldr	r3, [pc, #204]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004774:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	4930      	ldr	r1, [pc, #192]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800477e:	4313      	orrs	r3, r2
 8004780:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0310 	and.w	r3, r3, #16
 800478a:	2b00      	cmp	r3, #0
 800478c:	d008      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800478e:	4b2c      	ldr	r3, [pc, #176]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004792:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	4929      	ldr	r1, [pc, #164]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800479c:	4313      	orrs	r3, r2
 800479e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d008      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047ac:	4b24      	ldr	r3, [pc, #144]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b8:	4921      	ldr	r1, [pc, #132]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d008      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80047ca:	4b1d      	ldr	r3, [pc, #116]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ce:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	491a      	ldr	r1, [pc, #104]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d008      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80047e8:	4b15      	ldr	r3, [pc, #84]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f4:	4912      	ldr	r1, [pc, #72]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d008      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004806:	4b0e      	ldr	r3, [pc, #56]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004812:	490b      	ldr	r1, [pc, #44]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004814:	4313      	orrs	r3, r2
 8004816:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d008      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004824:	4b06      	ldr	r3, [pc, #24]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004828:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004830:	4903      	ldr	r1, [pc, #12]	; (8004840 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004832:	4313      	orrs	r3, r2
 8004834:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3748      	adds	r7, #72	; 0x48
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	40021000 	.word	0x40021000

08004844 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d101      	bne.n	8004856 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e09d      	b.n	8004992 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	2b00      	cmp	r3, #0
 800485c:	d108      	bne.n	8004870 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004866:	d009      	beq.n	800487c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	61da      	str	r2, [r3, #28]
 800486e:	e005      	b.n	800487c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d106      	bne.n	800489c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f7fc fe48 	bl	800152c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048bc:	d902      	bls.n	80048c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]
 80048c2:	e002      	b.n	80048ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80048d2:	d007      	beq.n	80048e4 <HAL_SPI_Init+0xa0>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80048dc:	d002      	beq.n	80048e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80048f4:	431a      	orrs	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	431a      	orrs	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	431a      	orrs	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004912:	431a      	orrs	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	69db      	ldr	r3, [r3, #28]
 8004918:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800491c:	431a      	orrs	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004926:	ea42 0103 	orr.w	r1, r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	0c1b      	lsrs	r3, r3, #16
 8004940:	f003 0204 	and.w	r2, r3, #4
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004948:	f003 0310 	and.w	r3, r3, #16
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004960:	ea42 0103 	orr.w	r1, r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	430a      	orrs	r2, r1
 8004970:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004980:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b082      	sub	sp, #8
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e01a      	b.n	80049e2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049c2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7fc fdf3 	bl	80015b0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b08a      	sub	sp, #40	; 0x28
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	60f8      	str	r0, [r7, #12]
 80049f2:	60b9      	str	r1, [r7, #8]
 80049f4:	607a      	str	r2, [r7, #4]
 80049f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80049f8:	2301      	movs	r3, #1
 80049fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80049fc:	2300      	movs	r3, #0
 80049fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d101      	bne.n	8004a10 <HAL_SPI_TransmitReceive+0x26>
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	e20a      	b.n	8004e26 <HAL_SPI_TransmitReceive+0x43c>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a18:	f7fd f898 	bl	8001b4c <HAL_GetTick>
 8004a1c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a24:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004a2c:	887b      	ldrh	r3, [r7, #2]
 8004a2e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004a30:	887b      	ldrh	r3, [r7, #2]
 8004a32:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004a34:	7efb      	ldrb	r3, [r7, #27]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d00e      	beq.n	8004a58 <HAL_SPI_TransmitReceive+0x6e>
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a40:	d106      	bne.n	8004a50 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d102      	bne.n	8004a50 <HAL_SPI_TransmitReceive+0x66>
 8004a4a:	7efb      	ldrb	r3, [r7, #27]
 8004a4c:	2b04      	cmp	r3, #4
 8004a4e:	d003      	beq.n	8004a58 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004a50:	2302      	movs	r3, #2
 8004a52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004a56:	e1e0      	b.n	8004e1a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d005      	beq.n	8004a6a <HAL_SPI_TransmitReceive+0x80>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d002      	beq.n	8004a6a <HAL_SPI_TransmitReceive+0x80>
 8004a64:	887b      	ldrh	r3, [r7, #2]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d103      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004a70:	e1d3      	b.n	8004e1a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b04      	cmp	r3, #4
 8004a7c:	d003      	beq.n	8004a86 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2205      	movs	r2, #5
 8004a82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	887a      	ldrh	r2, [r7, #2]
 8004a96:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	887a      	ldrh	r2, [r7, #2]
 8004a9e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	887a      	ldrh	r2, [r7, #2]
 8004aac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	887a      	ldrh	r2, [r7, #2]
 8004ab2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ac8:	d802      	bhi.n	8004ad0 <HAL_SPI_TransmitReceive+0xe6>
 8004aca:	8a3b      	ldrh	r3, [r7, #16]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d908      	bls.n	8004ae2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004ade:	605a      	str	r2, [r3, #4]
 8004ae0:	e007      	b.n	8004af2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004af0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004afc:	2b40      	cmp	r3, #64	; 0x40
 8004afe:	d007      	beq.n	8004b10 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b18:	f240 8081 	bls.w	8004c1e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <HAL_SPI_TransmitReceive+0x140>
 8004b24:	8a7b      	ldrh	r3, [r7, #18]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d16d      	bne.n	8004c06 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2e:	881a      	ldrh	r2, [r3, #0]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3a:	1c9a      	adds	r2, r3, #2
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	3b01      	subs	r3, #1
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b4e:	e05a      	b.n	8004c06 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d11b      	bne.n	8004b96 <HAL_SPI_TransmitReceive+0x1ac>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d016      	beq.n	8004b96 <HAL_SPI_TransmitReceive+0x1ac>
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d113      	bne.n	8004b96 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b72:	881a      	ldrh	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7e:	1c9a      	adds	r2, r3, #2
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b92:	2300      	movs	r3, #0
 8004b94:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d11c      	bne.n	8004bde <HAL_SPI_TransmitReceive+0x1f4>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d016      	beq.n	8004bde <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bba:	b292      	uxth	r2, r2
 8004bbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	1c9a      	adds	r2, r3, #2
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004bde:	f7fc ffb5 	bl	8001b4c <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d80b      	bhi.n	8004c06 <HAL_SPI_TransmitReceive+0x21c>
 8004bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf4:	d007      	beq.n	8004c06 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004c04:	e109      	b.n	8004e1a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d19f      	bne.n	8004b50 <HAL_SPI_TransmitReceive+0x166>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d199      	bne.n	8004b50 <HAL_SPI_TransmitReceive+0x166>
 8004c1c:	e0e3      	b.n	8004de6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <HAL_SPI_TransmitReceive+0x244>
 8004c26:	8a7b      	ldrh	r3, [r7, #18]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	f040 80cf 	bne.w	8004dcc <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d912      	bls.n	8004c5e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c3c:	881a      	ldrh	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c48:	1c9a      	adds	r2, r3, #2
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	3b02      	subs	r3, #2
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c5c:	e0b6      	b.n	8004dcc <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	330c      	adds	r3, #12
 8004c68:	7812      	ldrb	r2, [r2, #0]
 8004c6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c84:	e0a2      	b.n	8004dcc <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d134      	bne.n	8004cfe <HAL_SPI_TransmitReceive+0x314>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d02f      	beq.n	8004cfe <HAL_SPI_TransmitReceive+0x314>
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d12c      	bne.n	8004cfe <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d912      	bls.n	8004cd4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb2:	881a      	ldrh	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cbe:	1c9a      	adds	r2, r3, #2
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	3b02      	subs	r3, #2
 8004ccc:	b29a      	uxth	r2, r3
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004cd2:	e012      	b.n	8004cfa <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	330c      	adds	r3, #12
 8004cde:	7812      	ldrb	r2, [r2, #0]
 8004ce0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce6:	1c5a      	adds	r2, r3, #1
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d148      	bne.n	8004d9e <HAL_SPI_TransmitReceive+0x3b4>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d042      	beq.n	8004d9e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d923      	bls.n	8004d6c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2e:	b292      	uxth	r2, r2
 8004d30:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d36:	1c9a      	adds	r2, r3, #2
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	3b02      	subs	r3, #2
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d81f      	bhi.n	8004d9a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d68:	605a      	str	r2, [r3, #4]
 8004d6a:	e016      	b.n	8004d9a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f103 020c 	add.w	r2, r3, #12
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d78:	7812      	ldrb	r2, [r2, #0]
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d9e:	f7fc fed5 	bl	8001b4c <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d803      	bhi.n	8004db6 <HAL_SPI_TransmitReceive+0x3cc>
 8004dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db4:	d102      	bne.n	8004dbc <HAL_SPI_TransmitReceive+0x3d2>
 8004db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d107      	bne.n	8004dcc <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004dca:	e026      	b.n	8004e1a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f47f af57 	bne.w	8004c86 <HAL_SPI_TransmitReceive+0x29c>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f47f af50 	bne.w	8004c86 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004de6:	69fa      	ldr	r2, [r7, #28]
 8004de8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 f94c 	bl	8005088 <SPI_EndRxTxTransaction>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d005      	beq.n	8004e02 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e10:	e003      	b.n	8004e1a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004e22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3728      	adds	r7, #40	; 0x28
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b083      	sub	sp, #12
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e3c:	b2db      	uxtb	r3, r3
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
	...

08004e4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	603b      	str	r3, [r7, #0]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e5c:	f7fc fe76 	bl	8001b4c <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e64:	1a9b      	subs	r3, r3, r2
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	4413      	add	r3, r2
 8004e6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e6c:	f7fc fe6e 	bl	8001b4c <HAL_GetTick>
 8004e70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e72:	4b39      	ldr	r3, [pc, #228]	; (8004f58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	015b      	lsls	r3, r3, #5
 8004e78:	0d1b      	lsrs	r3, r3, #20
 8004e7a:	69fa      	ldr	r2, [r7, #28]
 8004e7c:	fb02 f303 	mul.w	r3, r2, r3
 8004e80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e82:	e054      	b.n	8004f2e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e8a:	d050      	beq.n	8004f2e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e8c:	f7fc fe5e 	bl	8001b4c <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	69fa      	ldr	r2, [r7, #28]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d902      	bls.n	8004ea2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d13d      	bne.n	8004f1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004eb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eba:	d111      	bne.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ec4:	d004      	beq.n	8004ed0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ece:	d107      	bne.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ede:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee8:	d10f      	bne.n	8004f0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e017      	b.n	8004f4e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	4013      	ands	r3, r2
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	bf0c      	ite	eq
 8004f3e:	2301      	moveq	r3, #1
 8004f40:	2300      	movne	r3, #0
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	461a      	mov	r2, r3
 8004f46:	79fb      	ldrb	r3, [r7, #7]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d19b      	bne.n	8004e84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3720      	adds	r7, #32
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	20000040 	.word	0x20000040

08004f5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b08a      	sub	sp, #40	; 0x28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
 8004f68:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004f6e:	f7fc fded 	bl	8001b4c <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	683a      	ldr	r2, [r7, #0]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004f7e:	f7fc fde5 	bl	8001b4c <HAL_GetTick>
 8004f82:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	330c      	adds	r3, #12
 8004f8a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004f8c:	4b3d      	ldr	r3, [pc, #244]	; (8005084 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	4613      	mov	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	4413      	add	r3, r2
 8004f96:	00da      	lsls	r2, r3, #3
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	0d1b      	lsrs	r3, r3, #20
 8004f9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f9e:	fb02 f303 	mul.w	r3, r2, r3
 8004fa2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004fa4:	e060      	b.n	8005068 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004fac:	d107      	bne.n	8004fbe <SPI_WaitFifoStateUntilTimeout+0x62>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d104      	bne.n	8004fbe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004fbc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc4:	d050      	beq.n	8005068 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fc6:	f7fc fdc1 	bl	8001b4c <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d902      	bls.n	8004fdc <SPI_WaitFifoStateUntilTimeout+0x80>
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d13d      	bne.n	8005058 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004fea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ff4:	d111      	bne.n	800501a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ffe:	d004      	beq.n	800500a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005008:	d107      	bne.n	800501a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005018:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005022:	d10f      	bne.n	8005044 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005042:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e010      	b.n	800507a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	3b01      	subs	r3, #1
 8005066:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689a      	ldr	r2, [r3, #8]
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	4013      	ands	r3, r2
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	429a      	cmp	r2, r3
 8005076:	d196      	bne.n	8004fa6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3728      	adds	r7, #40	; 0x28
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	20000040 	.word	0x20000040

08005088 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af02      	add	r7, sp, #8
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2200      	movs	r2, #0
 800509c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f7ff ff5b 	bl	8004f5c <SPI_WaitFifoStateUntilTimeout>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d007      	beq.n	80050bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050b0:	f043 0220 	orr.w	r2, r3, #32
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e027      	b.n	800510c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	2200      	movs	r2, #0
 80050c4:	2180      	movs	r1, #128	; 0x80
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f7ff fec0 	bl	8004e4c <SPI_WaitFlagStateUntilTimeout>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d007      	beq.n	80050e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050d6:	f043 0220 	orr.w	r2, r3, #32
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e014      	b.n	800510c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f7ff ff34 	bl	8004f5c <SPI_WaitFifoStateUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d007      	beq.n	800510a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050fe:	f043 0220 	orr.w	r2, r3, #32
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e000      	b.n	800510c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800511c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005120:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005128:	b29a      	uxth	r2, r3
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	b29b      	uxth	r3, r3
 800512e:	43db      	mvns	r3, r3
 8005130:	b29b      	uxth	r3, r3
 8005132:	4013      	ands	r3, r2
 8005134:	b29a      	uxth	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3714      	adds	r7, #20
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800514a:	b084      	sub	sp, #16
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	f107 0014 	add.w	r0, r7, #20
 8005158:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	b004      	add	sp, #16
 800518a:	4770      	bx	lr

0800518c <BSP_ACCELERO_Init>:
/**
  * @brief  Set accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
  uint8_t ret = ACCELERO_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	75fb      	strb	r3, [r7, #23]
  uint16_t ctrl = 0x0000;
 8005196:	2300      	movs	r3, #0
 8005198:	82bb      	strh	r3, [r7, #20]
  ACCELERO_InitTypeDef         Accelero_InitStructure;
  ACCELERO_FilterConfigTypeDef Accelero_FilterStructure = {0,0,0,0};
 800519a:	1d3b      	adds	r3, r7, #4
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]
 80051a0:	809a      	strh	r2, [r3, #4]

  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 80051a2:	4b58      	ldr	r3, [pc, #352]	; (8005304 <BSP_ACCELERO_Init+0x178>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	4798      	blx	r3
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b33      	cmp	r3, #51	; 0x33
 80051ac:	d14f      	bne.n	800524e <BSP_ACCELERO_Init+0xc2>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80051ae:	4b56      	ldr	r3, [pc, #344]	; (8005308 <BSP_ACCELERO_Init+0x17c>)
 80051b0:	4a54      	ldr	r2, [pc, #336]	; (8005304 <BSP_ACCELERO_Init+0x178>)
 80051b2:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303DLHC_NORMAL_MODE;
 80051b4:	2300      	movs	r3, #0
 80051b6:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303DLHC_ODR_50_HZ;
 80051b8:	2340      	movs	r3, #64	; 0x40
 80051ba:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303DLHC_AXES_ENABLE;
 80051bc:	2307      	movs	r3, #7
 80051be:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303DLHC_FULLSCALE_2G;
 80051c0:	2300      	movs	r3, #0
 80051c2:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303DLHC_BlockUpdate_Continous;
 80051c4:	2300      	movs	r3, #0
 80051c6:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303DLHC_BLE_LSB;
 80051c8:	2300      	movs	r3, #0
 80051ca:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303DLHC_HR_ENABLE;
 80051cc:	2308      	movs	r3, #8
 80051ce:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 80051d0:	7b3a      	ldrb	r2, [r7, #12]
 80051d2:	7b7b      	ldrb	r3, [r7, #13]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 80051d8:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 80051da:	4313      	orrs	r3, r2
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	b29a      	uxth	r2, r3
 80051e0:	8abb      	ldrh	r3, [r7, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 80051e6:	7c3a      	ldrb	r2, [r7, #16]
 80051e8:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 80051ea:	4313      	orrs	r3, r2
 80051ec:	b2da      	uxtb	r2, r3
 80051ee:	7cbb      	ldrb	r3, [r7, #18]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	7bfb      	ldrb	r3, [r7, #15]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 80051fc:	b21a      	sxth	r2, r3
 80051fe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005202:	4313      	orrs	r3, r2
 8005204:	b21b      	sxth	r3, r3
 8005206:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8005208:	4b3f      	ldr	r3, [pc, #252]	; (8005308 <BSP_ACCELERO_Init+0x17c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	8aba      	ldrh	r2, [r7, #20]
 8005210:	4610      	mov	r0, r2
 8005212:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303DLHC_HPM_NORMAL_MODE;
 8005214:	2380      	movs	r3, #128	; 0x80
 8005216:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303DLHC_HPFCF_16;
 8005218:	2310      	movs	r3, #16
 800521a:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303DLHC_HPF_AOI1_DISABLE;
 800521c:	2300      	movs	r3, #0
 800521e:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303DLHC_HPF_AOI2_DISABLE;
 8005220:	2300      	movs	r3, #0
 8005222:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8005224:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 8005226:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8005228:	4313      	orrs	r3, r2
 800522a:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 800522c:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 800522e:	4313      	orrs	r3, r2
 8005230:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 8005232:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 8005234:	4313      	orrs	r3, r2
 8005236:	b2db      	uxtb	r3, r3
 8005238:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 800523a:	4b33      	ldr	r3, [pc, #204]	; (8005308 <BSP_ACCELERO_Init+0x17c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005240:	8aba      	ldrh	r2, [r7, #20]
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	4610      	mov	r0, r2
 8005246:	4798      	blx	r3

    ret = ACCELERO_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	75fb      	strb	r3, [r7, #23]
 800524c:	e054      	b.n	80052f8 <BSP_ACCELERO_Init+0x16c>
  }
  else if(Lsm303agrDrv.ReadID() == I_AM_LSM303AGR)
 800524e:	4b2f      	ldr	r3, [pc, #188]	; (800530c <BSP_ACCELERO_Init+0x180>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	4798      	blx	r3
 8005254:	4603      	mov	r3, r0
 8005256:	2b33      	cmp	r3, #51	; 0x33
 8005258:	d14e      	bne.n	80052f8 <BSP_ACCELERO_Init+0x16c>
  {
    /* Initialize the accelerometer driver structure */
    AccelerometerDrv = &Lsm303agrDrv;
 800525a:	4b2b      	ldr	r3, [pc, #172]	; (8005308 <BSP_ACCELERO_Init+0x17c>)
 800525c:	4a2b      	ldr	r2, [pc, #172]	; (800530c <BSP_ACCELERO_Init+0x180>)
 800525e:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the accelerometer structure */
    Accelero_InitStructure.Power_Mode         = LSM303AGR_NORMAL_MODE;
 8005260:	2300      	movs	r3, #0
 8005262:	733b      	strb	r3, [r7, #12]
    Accelero_InitStructure.AccOutput_DataRate = LSM303AGR_ODR_50_HZ;
 8005264:	2340      	movs	r3, #64	; 0x40
 8005266:	737b      	strb	r3, [r7, #13]
    Accelero_InitStructure.Axes_Enable        = LSM303AGR_AXES_ENABLE;
 8005268:	2307      	movs	r3, #7
 800526a:	73bb      	strb	r3, [r7, #14]
    Accelero_InitStructure.AccFull_Scale      = LSM303AGR_FULLSCALE_2G;
 800526c:	2300      	movs	r3, #0
 800526e:	74bb      	strb	r3, [r7, #18]
    Accelero_InitStructure.BlockData_Update   = LSM303AGR_BlockUpdate_Continous;
 8005270:	2300      	movs	r3, #0
 8005272:	743b      	strb	r3, [r7, #16]
    Accelero_InitStructure.Endianness         = LSM303AGR_BLE_LSB;
 8005274:	2300      	movs	r3, #0
 8005276:	747b      	strb	r3, [r7, #17]
    Accelero_InitStructure.High_Resolution    = LSM303AGR_HR_ENABLE;
 8005278:	2308      	movs	r3, #8
 800527a:	73fb      	strb	r3, [r7, #15]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 800527c:	7b3a      	ldrb	r2, [r7, #12]
 800527e:	7b7b      	ldrb	r3, [r7, #13]
 8005280:	4313      	orrs	r3, r2
 8005282:	b2da      	uxtb	r2, r3
             Accelero_InitStructure.Axes_Enable);
 8005284:	7bbb      	ldrb	r3, [r7, #14]
    ctrl |= (Accelero_InitStructure.Power_Mode | Accelero_InitStructure.AccOutput_DataRate | \
 8005286:	4313      	orrs	r3, r2
 8005288:	b2db      	uxtb	r3, r3
 800528a:	b29a      	uxth	r2, r3
 800528c:	8abb      	ldrh	r3, [r7, #20]
 800528e:	4313      	orrs	r3, r2
 8005290:	82bb      	strh	r3, [r7, #20]

    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 8005292:	7c3a      	ldrb	r2, [r7, #16]
 8005294:	7c7b      	ldrb	r3, [r7, #17]
              Accelero_InitStructure.AccFull_Scale    | Accelero_InitStructure.High_Resolution) << 8);
 8005296:	4313      	orrs	r3, r2
 8005298:	b2da      	uxtb	r2, r3
 800529a:	7cbb      	ldrb	r3, [r7, #18]
 800529c:	4313      	orrs	r3, r2
 800529e:	b2da      	uxtb	r2, r3
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	021b      	lsls	r3, r3, #8
    ctrl |= ((Accelero_InitStructure.BlockData_Update | Accelero_InitStructure.Endianness | \
 80052a8:	b21a      	sxth	r2, r3
 80052aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	b21b      	sxth	r3, r3
 80052b2:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80052b4:	4b14      	ldr	r3, [pc, #80]	; (8005308 <BSP_ACCELERO_Init+0x17c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	8aba      	ldrh	r2, [r7, #20]
 80052bc:	4610      	mov	r0, r2
 80052be:	4798      	blx	r3

    /* Fill the accelerometer LPF structure */
    Accelero_FilterStructure.HighPassFilter_Mode_Selection   = LSM303AGR_HPM_NORMAL_MODE;
 80052c0:	2380      	movs	r3, #128	; 0x80
 80052c2:	713b      	strb	r3, [r7, #4]
    Accelero_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303AGR_HPFCF_16;
 80052c4:	2310      	movs	r3, #16
 80052c6:	717b      	strb	r3, [r7, #5]
    Accelero_FilterStructure.HighPassFilter_AOI1             = LSM303AGR_HPF_AOI1_DISABLE;
 80052c8:	2300      	movs	r3, #0
 80052ca:	71bb      	strb	r3, [r7, #6]
    Accelero_FilterStructure.HighPassFilter_AOI2             = LSM303AGR_HPF_AOI2_DISABLE;
 80052cc:	2300      	movs	r3, #0
 80052ce:	71fb      	strb	r3, [r7, #7]

    /* Configure MEMS: mode, cutoff frquency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80052d0:	793a      	ldrb	r2, [r7, #4]
                      Accelero_FilterStructure.HighPassFilter_CutOff_Frequency |\
 80052d2:	797b      	ldrb	r3, [r7, #5]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80052d4:	4313      	orrs	r3, r2
 80052d6:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI1             |\
 80052d8:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80052da:	4313      	orrs	r3, r2
 80052dc:	b2da      	uxtb	r2, r3
                      Accelero_FilterStructure.HighPassFilter_AOI2);
 80052de:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint8_t) (Accelero_FilterStructure.HighPassFilter_Mode_Selection   |\
 80052e0:	4313      	orrs	r3, r2
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 80052e6:	4b08      	ldr	r3, [pc, #32]	; (8005308 <BSP_ACCELERO_Init+0x17c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ec:	8aba      	ldrh	r2, [r7, #20]
 80052ee:	b2d2      	uxtb	r2, r2
 80052f0:	4610      	mov	r0, r2
 80052f2:	4798      	blx	r3

    ret = ACCELERO_OK;
 80052f4:	2300      	movs	r3, #0
 80052f6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80052f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3718      	adds	r7, #24
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	200000ec 	.word	0x200000ec
 8005308:	200006c4 	.word	0x200006c4
 800530c:	200000b8 	.word	0x200000b8

08005310 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800531a:	2300      	movs	r3, #0
 800531c:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 800531e:	2300      	movs	r3, #0
 8005320:	703b      	strb	r3, [r7, #0]
 8005322:	2300      	movs	r3, #0
 8005324:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8005326:	4b52      	ldr	r3, [pc, #328]	; (8005470 <BSP_GYRO_Init+0x160>)
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	4798      	blx	r3
 800532c:	4603      	mov	r3, r0
 800532e:	2bd4      	cmp	r3, #212	; 0xd4
 8005330:	d005      	beq.n	800533e <BSP_GYRO_Init+0x2e>
 8005332:	4b4f      	ldr	r3, [pc, #316]	; (8005470 <BSP_GYRO_Init+0x160>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	4798      	blx	r3
 8005338:	4603      	mov	r3, r0
 800533a:	2bd5      	cmp	r3, #213	; 0xd5
 800533c:	d146      	bne.n	80053cc <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800533e:	4b4d      	ldr	r3, [pc, #308]	; (8005474 <BSP_GYRO_Init+0x164>)
 8005340:	4a4b      	ldr	r2, [pc, #300]	; (8005470 <BSP_GYRO_Init+0x160>)
 8005342:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8005344:	2308      	movs	r3, #8
 8005346:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8005348:	2300      	movs	r3, #0
 800534a:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 800534c:	2307      	movs	r3, #7
 800534e:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8005350:	2330      	movs	r3, #48	; 0x30
 8005352:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8005354:	2300      	movs	r3, #0
 8005356:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8005358:	2300      	movs	r3, #0
 800535a:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 800535c:	2310      	movs	r3, #16
 800535e:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8005360:	793a      	ldrb	r2, [r7, #4]
 8005362:	797b      	ldrb	r3, [r7, #5]
 8005364:	4313      	orrs	r3, r2
 8005366:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8005368:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800536a:	4313      	orrs	r3, r2
 800536c:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 800536e:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8005370:	4313      	orrs	r3, r2
 8005372:	b2db      	uxtb	r3, r3
 8005374:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8005376:	7a3a      	ldrb	r2, [r7, #8]
 8005378:	7a7b      	ldrb	r3, [r7, #9]
 800537a:	4313      	orrs	r3, r2
 800537c:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 800537e:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8005380:	4313      	orrs	r3, r2
 8005382:	b2db      	uxtb	r3, r3
 8005384:	b29b      	uxth	r3, r3
 8005386:	021b      	lsls	r3, r3, #8
 8005388:	b29a      	uxth	r2, r3
 800538a:	89bb      	ldrh	r3, [r7, #12]
 800538c:	4313      	orrs	r3, r2
 800538e:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8005390:	4b38      	ldr	r3, [pc, #224]	; (8005474 <BSP_GYRO_Init+0x164>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	89ba      	ldrh	r2, [r7, #12]
 8005398:	4610      	mov	r0, r2
 800539a:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 800539c:	2300      	movs	r3, #0
 800539e:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 80053a0:	2300      	movs	r3, #0
 80053a2:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80053a4:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 80053a6:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80053a8:	4313      	orrs	r3, r2
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 80053ae:	4b31      	ldr	r3, [pc, #196]	; (8005474 <BSP_GYRO_Init+0x164>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b4:	89ba      	ldrh	r2, [r7, #12]
 80053b6:	b2d2      	uxtb	r2, r2
 80053b8:	4610      	mov	r0, r2
 80053ba:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 80053bc:	4b2d      	ldr	r3, [pc, #180]	; (8005474 <BSP_GYRO_Init+0x164>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	2010      	movs	r0, #16
 80053c4:	4798      	blx	r3

    ret = GYRO_OK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	73fb      	strb	r3, [r7, #15]
 80053ca:	e04b      	b.n	8005464 <BSP_GYRO_Init+0x154>
  }
  else if (I3g4250Drv.ReadID() == I_AM_I3G4250D)
 80053cc:	4b2a      	ldr	r3, [pc, #168]	; (8005478 <BSP_GYRO_Init+0x168>)
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	4798      	blx	r3
 80053d2:	4603      	mov	r3, r0
 80053d4:	2bd3      	cmp	r3, #211	; 0xd3
 80053d6:	d145      	bne.n	8005464 <BSP_GYRO_Init+0x154>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &I3g4250Drv;
 80053d8:	4b26      	ldr	r3, [pc, #152]	; (8005474 <BSP_GYRO_Init+0x164>)
 80053da:	4a27      	ldr	r2, [pc, #156]	; (8005478 <BSP_GYRO_Init+0x168>)
 80053dc:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    Gyro_InitStructure.Power_Mode       = I3G4250D_MODE_ACTIVE;
 80053de:	2308      	movs	r3, #8
 80053e0:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = I3G4250D_OUTPUT_DATARATE_1;
 80053e2:	2300      	movs	r3, #0
 80053e4:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = I3G4250D_AXES_ENABLE;
 80053e6:	2307      	movs	r3, #7
 80053e8:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = I3G4250D_BANDWIDTH_4;
 80053ea:	2330      	movs	r3, #48	; 0x30
 80053ec:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = I3G4250D_BlockDataUpdate_Continous;
 80053ee:	2300      	movs	r3, #0
 80053f0:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = I3G4250D_BLE_LSB;
 80053f2:	2300      	movs	r3, #0
 80053f4:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = I3G4250D_FULLSCALE_500;
 80053f6:	2310      	movs	r3, #16
 80053f8:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 80053fa:	793a      	ldrb	r2, [r7, #4]
 80053fc:	797b      	ldrb	r3, [r7, #5]
 80053fe:	4313      	orrs	r3, r2
 8005400:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8005402:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8005404:	4313      	orrs	r3, r2
 8005406:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8005408:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800540a:	4313      	orrs	r3, r2
 800540c:	b2db      	uxtb	r3, r3
 800540e:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8005410:	7a3a      	ldrb	r2, [r7, #8]
 8005412:	7a7b      	ldrb	r3, [r7, #9]
 8005414:	4313      	orrs	r3, r2
 8005416:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8005418:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 800541a:	4313      	orrs	r3, r2
 800541c:	b2db      	uxtb	r3, r3
 800541e:	b29b      	uxth	r3, r3
 8005420:	021b      	lsls	r3, r3, #8
 8005422:	b29a      	uxth	r2, r3
 8005424:	89bb      	ldrh	r3, [r7, #12]
 8005426:	4313      	orrs	r3, r2
 8005428:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 800542a:	4b12      	ldr	r3, [pc, #72]	; (8005474 <BSP_GYRO_Init+0x164>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	89ba      	ldrh	r2, [r7, #12]
 8005432:	4610      	mov	r0, r2
 8005434:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = I3G4250D_HPM_NORMAL_MODE_RES;
 8005436:	2300      	movs	r3, #0
 8005438:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = I3G4250D_HPFCF_0;
 800543a:	2300      	movs	r3, #0
 800543c:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 800543e:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8005440:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8005442:	4313      	orrs	r3, r2
 8005444:	b2db      	uxtb	r3, r3
 8005446:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl);
 8005448:	4b0a      	ldr	r3, [pc, #40]	; (8005474 <BSP_GYRO_Init+0x164>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544e:	89ba      	ldrh	r2, [r7, #12]
 8005450:	b2d2      	uxtb	r2, r2
 8005452:	4610      	mov	r0, r2
 8005454:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);
 8005456:	4b07      	ldr	r3, [pc, #28]	; (8005474 <BSP_GYRO_Init+0x164>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545c:	2010      	movs	r0, #16
 800545e:	4798      	blx	r3

    ret = GYRO_OK;
 8005460:	2300      	movs	r3, #0
 8005462:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005464:	7bfb      	ldrb	r3, [r7, #15]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	20000084 	.word	0x20000084
 8005474:	200006c8 	.word	0x200006c8
 8005478:	20000050 	.word	0x20000050

0800547c <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration
  * @param pfData pointer on floating array
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 8005484:	4b06      	ldr	r3, [pc, #24]	; (80054a0 <BSP_GYRO_GetXYZ+0x24>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548a:	2b00      	cmp	r3, #0
 800548c:	d004      	beq.n	8005498 <BSP_GYRO_GetXYZ+0x1c>
  {
	GyroscopeDrv->GetXYZ(pfData);
 800548e:	4b04      	ldr	r3, [pc, #16]	; (80054a0 <BSP_GYRO_GetXYZ+0x24>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	4798      	blx	r3
  }
}
 8005498:	bf00      	nop
 800549a:	3708      	adds	r7, #8
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	200006c8 	.word	0x200006c8

080054a4 <I3G4250D_Init>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_Init(uint16_t InitStruct)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	4603      	mov	r3, r0
 80054ac:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80054ae:	2300      	movs	r3, #0
 80054b0:	73fb      	strb	r3, [r7, #15]

  /* Configure the low level interface */
  GYRO_IO_Init();
 80054b2:	f001 f8df 	bl	8006674 <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80054b6:	88fb      	ldrh	r3, [r7, #6]
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 80054bc:	f107 030f 	add.w	r3, r7, #15
 80054c0:	2201      	movs	r2, #1
 80054c2:	2120      	movs	r1, #32
 80054c4:	4618      	mov	r0, r3
 80054c6:	f001 f91b 	bl	8006700 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG4 register */
  ctrl = (uint8_t)(InitStruct >> 8);
 80054ca:	88fb      	ldrh	r3, [r7, #6]
 80054cc:	0a1b      	lsrs	r3, r3, #8
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG4_ADDR, 1);
 80054d4:	f107 030f 	add.w	r3, r7, #15
 80054d8:	2201      	movs	r2, #1
 80054da:	2123      	movs	r1, #35	; 0x23
 80054dc:	4618      	mov	r0, r3
 80054de:	f001 f90f 	bl	8006700 <GYRO_IO_Write>
}
 80054e2:	bf00      	nop
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <I3G4250D_DeInit>:
  * @brief I3G4250D De-initialization
  * @param  None
  * @retval None
  */
void I3G4250D_DeInit(void)
{
 80054ea:	b480      	push	{r7}
 80054ec:	af00      	add	r7, sp, #0
}
 80054ee:	bf00      	nop
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <I3G4250D_ReadID>:
  * @brief  Read ID address of I3G4250D
  * @param  None
  * @retval ID name
  */
uint8_t I3G4250D_ReadID(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
  uint8_t tmp;

  /* Configure the low level interface */
  GYRO_IO_Init();
 80054fe:	f001 f8b9 	bl	8006674 <GYRO_IO_Init>

  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, I3G4250D_WHO_AM_I_ADDR, 1);
 8005502:	1dfb      	adds	r3, r7, #7
 8005504:	2201      	movs	r2, #1
 8005506:	210f      	movs	r1, #15
 8005508:	4618      	mov	r0, r3
 800550a:	f001 f92b 	bl	8006764 <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
 800550e:	79fb      	ldrb	r3, [r7, #7]
}
 8005510:	4618      	mov	r0, r3
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <I3G4250D_RebootCmd>:
  * @brief  Reboot memory content of I3G4250D
  * @param  None
  * @retval None
  */
void I3G4250D_RebootCmd(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 800551e:	1dfb      	adds	r3, r7, #7
 8005520:	2201      	movs	r2, #1
 8005522:	2124      	movs	r1, #36	; 0x24
 8005524:	4618      	mov	r0, r3
 8005526:	f001 f91d 	bl	8006764 <GYRO_IO_Read>

  /* Enable or Disable the reboot memory */
  tmpreg |= I3G4250D_BOOT_REBOOTMEMORY;
 800552a:	79fb      	ldrb	r3, [r7, #7]
 800552c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005530:	b2db      	uxtb	r3, r3
 8005532:	71fb      	strb	r3, [r7, #7]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8005534:	1dfb      	adds	r3, r7, #7
 8005536:	2201      	movs	r2, #1
 8005538:	2124      	movs	r1, #36	; 0x24
 800553a:	4618      	mov	r0, r3
 800553c:	f001 f8e0 	bl	8006700 <GYRO_IO_Write>
}
 8005540:	bf00      	nop
 8005542:	3708      	adds	r7, #8
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <I3G4250D_LowPower>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_LowPower(uint16_t InitStruct)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	4603      	mov	r3, r0
 8005550:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005552:	2300      	movs	r3, #0
 8005554:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8005556:	88fb      	ldrh	r3, [r7, #6]
 8005558:	b2db      	uxtb	r3, r3
 800555a:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 800555c:	f107 030f 	add.w	r3, r7, #15
 8005560:	2201      	movs	r2, #1
 8005562:	2120      	movs	r1, #32
 8005564:	4618      	mov	r0, r3
 8005566:	f001 f8cb 	bl	8006700 <GYRO_IO_Write>
}
 800556a:	bf00      	nop
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <I3G4250D_INT1InterruptConfig>:
  * @brief  Set I3G4250D Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the I3G4250D Interrupt.
  * @retval None
  */
void I3G4250D_INT1InterruptConfig(uint16_t Int1Config)
{
 8005572:	b580      	push	{r7, lr}
 8005574:	b084      	sub	sp, #16
 8005576:	af00      	add	r7, sp, #0
 8005578:	4603      	mov	r3, r0
 800557a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 800557c:	2300      	movs	r3, #0
 800557e:	73fb      	strb	r3, [r7, #15]
 8005580:	2300      	movs	r3, #0
 8005582:	73bb      	strb	r3, [r7, #14]

  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8005584:	f107 030f 	add.w	r3, r7, #15
 8005588:	2201      	movs	r2, #1
 800558a:	2130      	movs	r1, #48	; 0x30
 800558c:	4618      	mov	r0, r3
 800558e:	f001 f8e9 	bl	8006764 <GYRO_IO_Read>

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8005592:	f107 030e 	add.w	r3, r7, #14
 8005596:	2201      	movs	r2, #1
 8005598:	2122      	movs	r1, #34	; 0x22
 800559a:	4618      	mov	r0, r3
 800559c:	f001 f8e2 	bl	8006764 <GYRO_IO_Read>

  ctrl_cfr &= 0x80;
 80055a0:	7bfb      	ldrb	r3, [r7, #15]
 80055a2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 80055aa:	88fb      	ldrh	r3, [r7, #6]
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	121b      	asrs	r3, r3, #8
 80055b0:	b25a      	sxtb	r2, r3
 80055b2:	7bfb      	ldrb	r3, [r7, #15]
 80055b4:	b25b      	sxtb	r3, r3
 80055b6:	4313      	orrs	r3, r2
 80055b8:	b25b      	sxtb	r3, r3
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	73fb      	strb	r3, [r7, #15]

  ctrl3 &= 0xDF;
 80055be:	7bbb      	ldrb	r3, [r7, #14]
 80055c0:	f023 0320 	bic.w	r3, r3, #32
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);
 80055c8:	88fb      	ldrh	r3, [r7, #6]
 80055ca:	b2da      	uxtb	r2, r3
 80055cc:	7bbb      	ldrb	r3, [r7, #14]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	73bb      	strb	r3, [r7, #14]

  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 80055d4:	f107 030f 	add.w	r3, r7, #15
 80055d8:	2201      	movs	r2, #1
 80055da:	2130      	movs	r1, #48	; 0x30
 80055dc:	4618      	mov	r0, r3
 80055de:	f001 f88f 	bl	8006700 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 80055e2:	f107 030e 	add.w	r3, r7, #14
 80055e6:	2201      	movs	r2, #1
 80055e8:	2122      	movs	r1, #34	; 0x22
 80055ea:	4618      	mov	r0, r3
 80055ec:	f001 f888 	bl	8006700 <GYRO_IO_Write>
}
 80055f0:	bf00      	nop
 80055f2:	3710      	adds	r7, #16
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <I3G4250D_EnableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_EnableIT(uint8_t IntSel)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	4603      	mov	r3, r0
 8005600:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8005602:	f107 030f 	add.w	r3, r7, #15
 8005606:	2201      	movs	r2, #1
 8005608:	2122      	movs	r1, #34	; 0x22
 800560a:	4618      	mov	r0, r3
 800560c:	f001 f8aa 	bl	8006764 <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8005610:	79fb      	ldrb	r3, [r7, #7]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10a      	bne.n	800562c <I3G4250D_EnableIT+0x34>
  {
    tmpreg &= 0x7F;
 8005616:	7bfb      	ldrb	r3, [r7, #15]
 8005618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800561c:	b2db      	uxtb	r3, r3
 800561e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_ENABLE;
 8005620:	7bfb      	ldrb	r3, [r7, #15]
 8005622:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005626:	b2db      	uxtb	r3, r3
 8005628:	73fb      	strb	r3, [r7, #15]
 800562a:	e00c      	b.n	8005646 <I3G4250D_EnableIT+0x4e>
  }
  else if (IntSel == I3G4250D_INT2)
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d109      	bne.n	8005646 <I3G4250D_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8005632:	7bfb      	ldrb	r3, [r7, #15]
 8005634:	f023 0308 	bic.w	r3, r3, #8
 8005638:	b2db      	uxtb	r3, r3
 800563a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_ENABLE;
 800563c:	7bfb      	ldrb	r3, [r7, #15]
 800563e:	f043 0308 	orr.w	r3, r3, #8
 8005642:	b2db      	uxtb	r3, r3
 8005644:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8005646:	f107 030f 	add.w	r3, r7, #15
 800564a:	2201      	movs	r2, #1
 800564c:	2122      	movs	r1, #34	; 0x22
 800564e:	4618      	mov	r0, r3
 8005650:	f001 f856 	bl	8006700 <GYRO_IO_Write>
}
 8005654:	bf00      	nop
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <I3G4250D_DisableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_DisableIT(uint8_t IntSel)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8005666:	f107 030f 	add.w	r3, r7, #15
 800566a:	2201      	movs	r2, #1
 800566c:	2122      	movs	r1, #34	; 0x22
 800566e:	4618      	mov	r0, r3
 8005670:	f001 f878 	bl	8006764 <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d107      	bne.n	800568a <I3G4250D_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;
 800567a:	7bfb      	ldrb	r3, [r7, #15]
 800567c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005680:	b2db      	uxtb	r3, r3
 8005682:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_DISABLE;
 8005684:	7bfb      	ldrb	r3, [r7, #15]
 8005686:	73fb      	strb	r3, [r7, #15]
 8005688:	e009      	b.n	800569e <I3G4250D_DisableIT+0x42>
  }
  else if (IntSel == I3G4250D_INT2)
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d106      	bne.n	800569e <I3G4250D_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8005690:	7bfb      	ldrb	r3, [r7, #15]
 8005692:	f023 0308 	bic.w	r3, r3, #8
 8005696:	b2db      	uxtb	r3, r3
 8005698:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_DISABLE;
 800569a:	7bfb      	ldrb	r3, [r7, #15]
 800569c:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 800569e:	f107 030f 	add.w	r3, r7, #15
 80056a2:	2201      	movs	r2, #1
 80056a4:	2122      	movs	r1, #34	; 0x22
 80056a6:	4618      	mov	r0, r3
 80056a8:	f001 f82a 	bl	8006700 <GYRO_IO_Write>
}
 80056ac:	bf00      	nop
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <I3G4250D_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.
  * @retval None
  */
void I3G4250D_FilterConfig(uint8_t FilterStruct)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	4603      	mov	r3, r0
 80056bc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 80056be:	f107 030f 	add.w	r3, r7, #15
 80056c2:	2201      	movs	r2, #1
 80056c4:	2121      	movs	r1, #33	; 0x21
 80056c6:	4618      	mov	r0, r3
 80056c8:	f001 f84c 	bl	8006764 <GYRO_IO_Read>

  tmpreg &= 0xC0;
 80056cc:	7bfb      	ldrb	r3, [r7, #15]
 80056ce:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	73fb      	strb	r3, [r7, #15]

  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 80056d6:	7bfa      	ldrb	r2, [r7, #15]
 80056d8:	79fb      	ldrb	r3, [r7, #7]
 80056da:	4313      	orrs	r3, r2
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 80056e0:	f107 030f 	add.w	r3, r7, #15
 80056e4:	2201      	movs	r2, #1
 80056e6:	2121      	movs	r1, #33	; 0x21
 80056e8:	4618      	mov	r0, r3
 80056ea:	f001 f809 	bl	8006700 <GYRO_IO_Write>
}
 80056ee:	bf00      	nop
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <I3G4250D_FilterCmd>:
  *         @arg: I3G4250D_HIGHPASSFILTER_DISABLE
  *         @arg: I3G4250D_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void I3G4250D_FilterCmd(uint8_t HighPassFilterState)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b084      	sub	sp, #16
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	4603      	mov	r3, r0
 80056fe:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8005700:	f107 030f 	add.w	r3, r7, #15
 8005704:	2201      	movs	r2, #1
 8005706:	2124      	movs	r1, #36	; 0x24
 8005708:	4618      	mov	r0, r3
 800570a:	f001 f82b 	bl	8006764 <GYRO_IO_Read>

  tmpreg &= 0xEF;
 800570e:	7bfb      	ldrb	r3, [r7, #15]
 8005710:	f023 0310 	bic.w	r3, r3, #16
 8005714:	b2db      	uxtb	r3, r3
 8005716:	73fb      	strb	r3, [r7, #15]

  tmpreg |= HighPassFilterState;
 8005718:	7bfa      	ldrb	r2, [r7, #15]
 800571a:	79fb      	ldrb	r3, [r7, #7]
 800571c:	4313      	orrs	r3, r2
 800571e:	b2db      	uxtb	r3, r3
 8005720:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8005722:	f107 030f 	add.w	r3, r7, #15
 8005726:	2201      	movs	r2, #1
 8005728:	2124      	movs	r1, #36	; 0x24
 800572a:	4618      	mov	r0, r3
 800572c:	f000 ffe8 	bl	8006700 <GYRO_IO_Write>
}
 8005730:	bf00      	nop
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <I3G4250D_ReadXYZAngRate>:
* @brief  Calculate the I3G4250D angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void I3G4250D_ReadXYZAngRate(float *pfData)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08a      	sub	sp, #40	; 0x28
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] = {0};
 8005740:	2300      	movs	r3, #0
 8005742:	61bb      	str	r3, [r7, #24]
 8005744:	2300      	movs	r3, #0
 8005746:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8005748:	f107 0310 	add.w	r3, r7, #16
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8005752:	2300      	movs	r3, #0
 8005754:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8005756:	f04f 0300 	mov.w	r3, #0
 800575a:	627b      	str	r3, [r7, #36]	; 0x24
  int i = 0;
 800575c:	2300      	movs	r3, #0
 800575e:	623b      	str	r3, [r7, #32]

  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG4_ADDR, 1);
 8005760:	f107 030f 	add.w	r3, r7, #15
 8005764:	2201      	movs	r2, #1
 8005766:	2123      	movs	r1, #35	; 0x23
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fffb 	bl	8006764 <GYRO_IO_Read>

  GYRO_IO_Read(tmpbuffer, I3G4250D_OUT_X_L_ADDR, 6);
 800576e:	f107 0318 	add.w	r3, r7, #24
 8005772:	2206      	movs	r2, #6
 8005774:	2128      	movs	r1, #40	; 0x28
 8005776:	4618      	mov	r0, r3
 8005778:	f000 fff4 	bl	8006764 <GYRO_IO_Read>

  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if (!(tmpreg & I3G4250D_BLE_MSB))
 800577c:	7bfb      	ldrb	r3, [r7, #15]
 800577e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005782:	2b00      	cmp	r3, #0
 8005784:	d123      	bne.n	80057ce <I3G4250D_ReadXYZAngRate+0x96>
  {
    for (i = 0; i < 3; i++)
 8005786:	2300      	movs	r3, #0
 8005788:	623b      	str	r3, [r7, #32]
 800578a:	e01c      	b.n	80057c6 <I3G4250D_ReadXYZAngRate+0x8e>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i + 1] << 8) + tmpbuffer[2 * i]);
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	3301      	adds	r3, #1
 8005792:	3328      	adds	r3, #40	; 0x28
 8005794:	443b      	add	r3, r7
 8005796:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800579a:	b29b      	uxth	r3, r3
 800579c:	021b      	lsls	r3, r3, #8
 800579e:	b29a      	uxth	r2, r3
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	005b      	lsls	r3, r3, #1
 80057a4:	3328      	adds	r3, #40	; 0x28
 80057a6:	443b      	add	r3, r7
 80057a8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	4413      	add	r3, r2
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	b21a      	sxth	r2, r3
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	3328      	adds	r3, #40	; 0x28
 80057ba:	443b      	add	r3, r7
 80057bc:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	3301      	adds	r3, #1
 80057c4:	623b      	str	r3, [r7, #32]
 80057c6:	6a3b      	ldr	r3, [r7, #32]
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	dddf      	ble.n	800578c <I3G4250D_ReadXYZAngRate+0x54>
 80057cc:	e022      	b.n	8005814 <I3G4250D_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for (i = 0; i < 3; i++)
 80057ce:	2300      	movs	r3, #0
 80057d0:	623b      	str	r3, [r7, #32]
 80057d2:	e01c      	b.n	800580e <I3G4250D_ReadXYZAngRate+0xd6>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i] << 8) + tmpbuffer[2 * i + 1]);
 80057d4:	6a3b      	ldr	r3, [r7, #32]
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	3328      	adds	r3, #40	; 0x28
 80057da:	443b      	add	r3, r7
 80057dc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	021b      	lsls	r3, r3, #8
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	3301      	adds	r3, #1
 80057ec:	3328      	adds	r3, #40	; 0x28
 80057ee:	443b      	add	r3, r7
 80057f0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	4413      	add	r3, r2
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	b21a      	sxth	r2, r3
 80057fc:	6a3b      	ldr	r3, [r7, #32]
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	3328      	adds	r3, #40	; 0x28
 8005802:	443b      	add	r3, r7
 8005804:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 8005808:	6a3b      	ldr	r3, [r7, #32]
 800580a:	3301      	adds	r3, #1
 800580c:	623b      	str	r3, [r7, #32]
 800580e:	6a3b      	ldr	r3, [r7, #32]
 8005810:	2b02      	cmp	r3, #2
 8005812:	dddf      	ble.n	80057d4 <I3G4250D_ReadXYZAngRate+0x9c>
    }
  }

  /* Switch the sensitivity value set in the CRTL4 */
  switch (tmpreg & I3G4250D_FULLSCALE_SELECTION)
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800581a:	2b20      	cmp	r3, #32
 800581c:	d00c      	beq.n	8005838 <I3G4250D_ReadXYZAngRate+0x100>
 800581e:	2b20      	cmp	r3, #32
 8005820:	dc0d      	bgt.n	800583e <I3G4250D_ReadXYZAngRate+0x106>
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <I3G4250D_ReadXYZAngRate+0xf4>
 8005826:	2b10      	cmp	r3, #16
 8005828:	d003      	beq.n	8005832 <I3G4250D_ReadXYZAngRate+0xfa>
 800582a:	e008      	b.n	800583e <I3G4250D_ReadXYZAngRate+0x106>
  {
    case I3G4250D_FULLSCALE_245:
      sensitivity = I3G4250D_SENSITIVITY_245DPS;
 800582c:	4b15      	ldr	r3, [pc, #84]	; (8005884 <I3G4250D_ReadXYZAngRate+0x14c>)
 800582e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005830:	e005      	b.n	800583e <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_500:
      sensitivity = I3G4250D_SENSITIVITY_500DPS;
 8005832:	4b15      	ldr	r3, [pc, #84]	; (8005888 <I3G4250D_ReadXYZAngRate+0x150>)
 8005834:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005836:	e002      	b.n	800583e <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_2000:
      sensitivity = I3G4250D_SENSITIVITY_2000DPS;
 8005838:	4b14      	ldr	r3, [pc, #80]	; (800588c <I3G4250D_ReadXYZAngRate+0x154>)
 800583a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800583c:	bf00      	nop
  }
  /* Multiplied by sensitivity */
  for (i = 0; i < 3; i++)
 800583e:	2300      	movs	r3, #0
 8005840:	623b      	str	r3, [r7, #32]
 8005842:	e016      	b.n	8005872 <I3G4250D_ReadXYZAngRate+0x13a>
  {
    pfData[i] = (float)(RawData[i] * sensitivity);
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	3328      	adds	r3, #40	; 0x28
 800584a:	443b      	add	r3, r7
 800584c:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8005850:	ee07 3a90 	vmov	s15, r3
 8005854:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005858:	6a3b      	ldr	r3, [r7, #32]
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	4413      	add	r3, r2
 8005860:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005868:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < 3; i++)
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	3301      	adds	r3, #1
 8005870:	623b      	str	r3, [r7, #32]
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	2b02      	cmp	r3, #2
 8005876:	dde5      	ble.n	8005844 <I3G4250D_ReadXYZAngRate+0x10c>
  }
}
 8005878:	bf00      	nop
 800587a:	bf00      	nop
 800587c:	3728      	adds	r7, #40	; 0x28
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	410c0000 	.word	0x410c0000
 8005888:	418c0000 	.word	0x418c0000
 800588c:	428c0000 	.word	0x428c0000

08005890 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800589a:	2300      	movs	r3, #0
 800589c:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 800589e:	f000 fee9 	bl	8006674 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80058a2:	88fb      	ldrh	r3, [r7, #6]
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80058a8:	f107 030f 	add.w	r3, r7, #15
 80058ac:	2201      	movs	r2, #1
 80058ae:	2120      	movs	r1, #32
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 ff25 	bl	8006700 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 80058b6:	88fb      	ldrh	r3, [r7, #6]
 80058b8:	0a1b      	lsrs	r3, r3, #8
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 80058c0:	f107 030f 	add.w	r3, r7, #15
 80058c4:	2201      	movs	r2, #1
 80058c6:	2123      	movs	r1, #35	; 0x23
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 ff19 	bl	8006700 <GYRO_IO_Write>
}
 80058ce:	bf00      	nop
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 80058d6:	b480      	push	{r7}
 80058d8:	af00      	add	r7, sp, #0
}
 80058da:	bf00      	nop
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80058ea:	f000 fec3 	bl	8006674 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 80058ee:	1dfb      	adds	r3, r7, #7
 80058f0:	2201      	movs	r2, #1
 80058f2:	210f      	movs	r1, #15
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 ff35 	bl	8006764 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 80058fa:	79fb      	ldrb	r3, [r7, #7]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3708      	adds	r7, #8
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800590a:	1dfb      	adds	r3, r7, #7
 800590c:	2201      	movs	r2, #1
 800590e:	2124      	movs	r1, #36	; 0x24
 8005910:	4618      	mov	r0, r3
 8005912:	f000 ff27 	bl	8006764 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8005916:	79fb      	ldrb	r3, [r7, #7]
 8005918:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800591c:	b2db      	uxtb	r3, r3
 800591e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005920:	1dfb      	adds	r3, r7, #7
 8005922:	2201      	movs	r2, #1
 8005924:	2124      	movs	r1, #36	; 0x24
 8005926:	4618      	mov	r0, r3
 8005928:	f000 feea 	bl	8006700 <GYRO_IO_Write>
}
 800592c:	bf00      	nop
 800592e:	3708      	adds	r7, #8
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	4603      	mov	r3, r0
 800593c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800593e:	2300      	movs	r3, #0
 8005940:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	b2db      	uxtb	r3, r3
 8005946:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8005948:	f107 030f 	add.w	r3, r7, #15
 800594c:	2201      	movs	r2, #1
 800594e:	2120      	movs	r1, #32
 8005950:	4618      	mov	r0, r3
 8005952:	f000 fed5 	bl	8006700 <GYRO_IO_Write>
}
 8005956:	bf00      	nop
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b084      	sub	sp, #16
 8005962:	af00      	add	r7, sp, #0
 8005964:	4603      	mov	r3, r0
 8005966:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8005968:	2300      	movs	r3, #0
 800596a:	73fb      	strb	r3, [r7, #15]
 800596c:	2300      	movs	r3, #0
 800596e:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005970:	f107 030f 	add.w	r3, r7, #15
 8005974:	2201      	movs	r2, #1
 8005976:	2130      	movs	r1, #48	; 0x30
 8005978:	4618      	mov	r0, r3
 800597a:	f000 fef3 	bl	8006764 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800597e:	f107 030e 	add.w	r3, r7, #14
 8005982:	2201      	movs	r2, #1
 8005984:	2122      	movs	r1, #34	; 0x22
 8005986:	4618      	mov	r0, r3
 8005988:	f000 feec 	bl	8006764 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 800598c:	7bfb      	ldrb	r3, [r7, #15]
 800598e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005992:	b2db      	uxtb	r3, r3
 8005994:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8005996:	88fb      	ldrh	r3, [r7, #6]
 8005998:	b2db      	uxtb	r3, r3
 800599a:	121b      	asrs	r3, r3, #8
 800599c:	b25a      	sxtb	r2, r3
 800599e:	7bfb      	ldrb	r3, [r7, #15]
 80059a0:	b25b      	sxtb	r3, r3
 80059a2:	4313      	orrs	r3, r2
 80059a4:	b25b      	sxtb	r3, r3
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 80059aa:	7bbb      	ldrb	r3, [r7, #14]
 80059ac:	f023 0320 	bic.w	r3, r3, #32
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 80059b4:	88fb      	ldrh	r3, [r7, #6]
 80059b6:	b2da      	uxtb	r2, r3
 80059b8:	7bbb      	ldrb	r3, [r7, #14]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80059c0:	f107 030f 	add.w	r3, r7, #15
 80059c4:	2201      	movs	r2, #1
 80059c6:	2130      	movs	r1, #48	; 0x30
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fe99 	bl	8006700 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80059ce:	f107 030e 	add.w	r3, r7, #14
 80059d2:	2201      	movs	r2, #1
 80059d4:	2122      	movs	r1, #34	; 0x22
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fe92 	bl	8006700 <GYRO_IO_Write>
}
 80059dc:	bf00      	nop
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	4603      	mov	r3, r0
 80059ec:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80059ee:	f107 030f 	add.w	r3, r7, #15
 80059f2:	2201      	movs	r2, #1
 80059f4:	2122      	movs	r1, #34	; 0x22
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 feb4 	bl	8006764 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 80059fc:	79fb      	ldrb	r3, [r7, #7]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d10a      	bne.n	8005a18 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
 8005a04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	73fb      	strb	r3, [r7, #15]
 8005a16:	e00c      	b.n	8005a32 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8005a18:	79fb      	ldrb	r3, [r7, #7]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d109      	bne.n	8005a32 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8005a1e:	7bfb      	ldrb	r3, [r7, #15]
 8005a20:	f023 0308 	bic.w	r3, r3, #8
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
 8005a2a:	f043 0308 	orr.w	r3, r3, #8
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005a32:	f107 030f 	add.w	r3, r7, #15
 8005a36:	2201      	movs	r2, #1
 8005a38:	2122      	movs	r1, #34	; 0x22
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 fe60 	bl	8006700 <GYRO_IO_Write>
}
 8005a40:	bf00      	nop
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	4603      	mov	r3, r0
 8005a50:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005a52:	f107 030f 	add.w	r3, r7, #15
 8005a56:	2201      	movs	r2, #1
 8005a58:	2122      	movs	r1, #34	; 0x22
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f000 fe82 	bl	8006764 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8005a60:	79fb      	ldrb	r3, [r7, #7]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d107      	bne.n	8005a76 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8005a66:	7bfb      	ldrb	r3, [r7, #15]
 8005a68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8005a70:	7bfb      	ldrb	r3, [r7, #15]
 8005a72:	73fb      	strb	r3, [r7, #15]
 8005a74:	e009      	b.n	8005a8a <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8005a76:	79fb      	ldrb	r3, [r7, #7]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d106      	bne.n	8005a8a <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8005a7c:	7bfb      	ldrb	r3, [r7, #15]
 8005a7e:	f023 0308 	bic.w	r3, r3, #8
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
 8005a88:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005a8a:	f107 030f 	add.w	r3, r7, #15
 8005a8e:	2201      	movs	r2, #1
 8005a90:	2122      	movs	r1, #34	; 0x22
 8005a92:	4618      	mov	r0, r3
 8005a94:	f000 fe34 	bl	8006700 <GYRO_IO_Write>
}
 8005a98:	bf00      	nop
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005aaa:	f107 030f 	add.w	r3, r7, #15
 8005aae:	2201      	movs	r2, #1
 8005ab0:	2121      	movs	r1, #33	; 0x21
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 fe56 	bl	8006764 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8005ac2:	7bfa      	ldrb	r2, [r7, #15]
 8005ac4:	79fb      	ldrb	r3, [r7, #7]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005acc:	f107 030f 	add.w	r3, r7, #15
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	2121      	movs	r1, #33	; 0x21
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f000 fe13 	bl	8006700 <GYRO_IO_Write>
}
 8005ada:	bf00      	nop
 8005adc:	3710      	adds	r7, #16
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}

08005ae2 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8005ae2:	b580      	push	{r7, lr}
 8005ae4:	b084      	sub	sp, #16
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	4603      	mov	r3, r0
 8005aea:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005aec:	f107 030f 	add.w	r3, r7, #15
 8005af0:	2201      	movs	r2, #1
 8005af2:	2124      	movs	r1, #36	; 0x24
 8005af4:	4618      	mov	r0, r3
 8005af6:	f000 fe35 	bl	8006764 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8005afa:	7bfb      	ldrb	r3, [r7, #15]
 8005afc:	f023 0310 	bic.w	r3, r3, #16
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8005b04:	7bfa      	ldrb	r2, [r7, #15]
 8005b06:	79fb      	ldrb	r3, [r7, #7]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005b0e:	f107 030f 	add.w	r3, r7, #15
 8005b12:	2201      	movs	r2, #1
 8005b14:	2124      	movs	r1, #36	; 0x24
 8005b16:	4618      	mov	r0, r3
 8005b18:	f000 fdf2 	bl	8006700 <GYRO_IO_Write>
}
 8005b1c:	bf00      	nop
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b08a      	sub	sp, #40	; 0x28
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	61bb      	str	r3, [r7, #24]
 8005b30:	2300      	movs	r3, #0
 8005b32:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8005b34:	f107 0310 	add.w	r3, r7, #16
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]
 8005b3c:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8005b4c:	f107 030f 	add.w	r3, r7, #15
 8005b50:	2201      	movs	r2, #1
 8005b52:	2123      	movs	r1, #35	; 0x23
 8005b54:	4618      	mov	r0, r3
 8005b56:	f000 fe05 	bl	8006764 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8005b5a:	f107 0318 	add.w	r3, r7, #24
 8005b5e:	2206      	movs	r2, #6
 8005b60:	2128      	movs	r1, #40	; 0x28
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 fdfe 	bl	8006764 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8005b68:	7bfb      	ldrb	r3, [r7, #15]
 8005b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d123      	bne.n	8005bba <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 8005b72:	2300      	movs	r3, #0
 8005b74:	623b      	str	r3, [r7, #32]
 8005b76:	e01c      	b.n	8005bb2 <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8005b78:	6a3b      	ldr	r3, [r7, #32]
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	3328      	adds	r3, #40	; 0x28
 8005b80:	443b      	add	r3, r7
 8005b82:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	021b      	lsls	r3, r3, #8
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	005b      	lsls	r3, r3, #1
 8005b90:	3328      	adds	r3, #40	; 0x28
 8005b92:	443b      	add	r3, r7
 8005b94:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	4413      	add	r3, r2
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	b21a      	sxth	r2, r3
 8005ba0:	6a3b      	ldr	r3, [r7, #32]
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	3328      	adds	r3, #40	; 0x28
 8005ba6:	443b      	add	r3, r7
 8005ba8:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	3301      	adds	r3, #1
 8005bb0:	623b      	str	r3, [r7, #32]
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	dddf      	ble.n	8005b78 <L3GD20_ReadXYZAngRate+0x54>
 8005bb8:	e022      	b.n	8005c00 <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8005bba:	2300      	movs	r3, #0
 8005bbc:	623b      	str	r3, [r7, #32]
 8005bbe:	e01c      	b.n	8005bfa <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	005b      	lsls	r3, r3, #1
 8005bc4:	3328      	adds	r3, #40	; 0x28
 8005bc6:	443b      	add	r3, r7
 8005bc8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	021b      	lsls	r3, r3, #8
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	3328      	adds	r3, #40	; 0x28
 8005bda:	443b      	add	r3, r7
 8005bdc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	4413      	add	r3, r2
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	b21a      	sxth	r2, r3
 8005be8:	6a3b      	ldr	r3, [r7, #32]
 8005bea:	005b      	lsls	r3, r3, #1
 8005bec:	3328      	adds	r3, #40	; 0x28
 8005bee:	443b      	add	r3, r7
 8005bf0:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8005bf4:	6a3b      	ldr	r3, [r7, #32]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	623b      	str	r3, [r7, #32]
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	dddf      	ble.n	8005bc0 <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8005c00:	7bfb      	ldrb	r3, [r7, #15]
 8005c02:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c06:	2b20      	cmp	r3, #32
 8005c08:	d00c      	beq.n	8005c24 <L3GD20_ReadXYZAngRate+0x100>
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	dc0d      	bgt.n	8005c2a <L3GD20_ReadXYZAngRate+0x106>
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d002      	beq.n	8005c18 <L3GD20_ReadXYZAngRate+0xf4>
 8005c12:	2b10      	cmp	r3, #16
 8005c14:	d003      	beq.n	8005c1e <L3GD20_ReadXYZAngRate+0xfa>
 8005c16:	e008      	b.n	8005c2a <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8005c18:	4b15      	ldr	r3, [pc, #84]	; (8005c70 <L3GD20_ReadXYZAngRate+0x14c>)
 8005c1a:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8005c1c:	e005      	b.n	8005c2a <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8005c1e:	4b15      	ldr	r3, [pc, #84]	; (8005c74 <L3GD20_ReadXYZAngRate+0x150>)
 8005c20:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8005c22:	e002      	b.n	8005c2a <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8005c24:	4b14      	ldr	r3, [pc, #80]	; (8005c78 <L3GD20_ReadXYZAngRate+0x154>)
 8005c26:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8005c28:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	623b      	str	r3, [r7, #32]
 8005c2e:	e016      	b.n	8005c5e <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	3328      	adds	r3, #40	; 0x28
 8005c36:	443b      	add	r3, r7
 8005c38:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8005c3c:	ee07 3a90 	vmov	s15, r3
 8005c40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	4413      	add	r3, r2
 8005c4c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005c50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c54:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	623b      	str	r3, [r7, #32]
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	dde5      	ble.n	8005c30 <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 8005c64:	bf00      	nop
 8005c66:	bf00      	nop
 8005c68:	3728      	adds	r7, #40	; 0x28
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	410c0000 	.word	0x410c0000
 8005c74:	418c0000 	.word	0x418c0000
 8005c78:	428c0000 	.word	0x428c0000

08005c7c <LSM303AGR_AccInit>:
  * @brief  Set LSM303AGR Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303AGR_AccInit(uint16_t InitStruct)
{  
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	4603      	mov	r3, r0
 8005c84:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8005c86:	2300      	movs	r3, #0
 8005c88:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8005c8a:	f000 fda5 	bl	80067d8 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8005c8e:	88fb      	ldrh	r3, [r7, #6]
 8005c90:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG1_A, ctrl);
 8005c92:	7bfb      	ldrb	r3, [r7, #15]
 8005c94:	461a      	mov	r2, r3
 8005c96:	2120      	movs	r1, #32
 8005c98:	2032      	movs	r0, #50	; 0x32
 8005c9a:	f000 fe15 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A, ctrl);
 8005ca2:	7bfb      	ldrb	r3, [r7, #15]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	2123      	movs	r1, #35	; 0x23
 8005ca8:	2032      	movs	r0, #50	; 0x32
 8005caa:	f000 fe0d 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8005cae:	bf00      	nop
 8005cb0:	3710      	adds	r7, #16
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <LSM303AGR_AccDeInit>:
  * @brief  LSM303AGR De-initialization.
  * @param  None
  * @retval None
  */
void LSM303AGR_AccDeInit(void)
{  
 8005cb6:	b480      	push	{r7}
 8005cb8:	af00      	add	r7, sp, #0
}
 8005cba:	bf00      	nop
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <LSM303AGR_AccReadID>:
  * @brief  Read LSM303AGR ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303AGR_AccReadID(void)
{  
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b082      	sub	sp, #8
 8005cc8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8005cce:	f000 fd83 	bl	80067d8 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_WHO_AM_I_ADDR);
 8005cd2:	210f      	movs	r1, #15
 8005cd4:	2032      	movs	r0, #50	; 0x32
 8005cd6:	f000 fe0a 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 8005cde:	79fb      	ldrb	r3, [r7, #7]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3708      	adds	r7, #8
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <LSM303AGR_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303AGR
  * @param  None
  * @retval None
  */
void LSM303AGR_AccRebootCmd(void)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 8005cee:	2124      	movs	r1, #36	; 0x24
 8005cf0:	2032      	movs	r0, #50	; 0x32
 8005cf2:	f000 fdfc 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303AGR_BOOT_REBOOTMEMORY;
 8005cfa:	79fb      	ldrb	r3, [r7, #7]
 8005cfc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005d00:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A, tmpreg);
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	461a      	mov	r2, r3
 8005d06:	2124      	movs	r1, #36	; 0x24
 8005d08:	2032      	movs	r0, #50	; 0x32
 8005d0a:	f000 fddd 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8005d0e:	bf00      	nop
 8005d10:	3708      	adds	r7, #8
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}

08005d16 <LSM303AGR_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303AGR_AccFilterConfig(uint8_t FilterStruct) 
{
 8005d16:	b580      	push	{r7, lr}
 8005d18:	b084      	sub	sp, #16
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8005d20:	2121      	movs	r1, #33	; 0x21
 8005d22:	2032      	movs	r0, #50	; 0x32
 8005d24:	f000 fde3 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	f003 030c 	and.w	r3, r3, #12
 8005d32:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 8005d34:	7bfa      	ldrb	r2, [r7, #15]
 8005d36:	79fb      	ldrb	r3, [r7, #7]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
 8005d3e:	461a      	mov	r2, r3
 8005d40:	2121      	movs	r1, #33	; 0x21
 8005d42:	2032      	movs	r0, #50	; 0x32
 8005d44:	f000 fdc0 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8005d48:	bf00      	nop
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <LSM303AGR_AccFilterCmd>:
  *         @arg: LSM303AGR_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303AGR_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterCmd(uint8_t HighPassFilterState)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	4603      	mov	r3, r0
 8005d58:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8005d5a:	2121      	movs	r1, #33	; 0x21
 8005d5c:	2032      	movs	r0, #50	; 0x32
 8005d5e:	f000 fdc6 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005d62:	4603      	mov	r3, r0
 8005d64:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8005d66:	7bfb      	ldrb	r3, [r7, #15]
 8005d68:	f023 0308 	bic.w	r3, r3, #8
 8005d6c:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8005d6e:	7bfa      	ldrb	r2, [r7, #15]
 8005d70:	79fb      	ldrb	r3, [r7, #7]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
 8005d78:	461a      	mov	r2, r3
 8005d7a:	2121      	movs	r1, #33	; 0x21
 8005d7c:	2032      	movs	r0, #50	; 0x32
 8005d7e:	f000 fda3 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8005d82:	bf00      	nop
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <LSM303AGR_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303AGR_AccReadXYZ(int16_t* pData)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b088      	sub	sp, #32
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8005d92:	2300      	movs	r3, #0
 8005d94:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 8005d96:	2300      	movs	r3, #0
 8005d98:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG4_A);
 8005d9e:	2123      	movs	r1, #35	; 0x23
 8005da0:	2032      	movs	r0, #50	; 0x32
 8005da2:	f000 fda4 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005da6:	4603      	mov	r3, r0
 8005da8:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG5_A);
 8005daa:	2124      	movs	r1, #36	; 0x24
 8005dac:	2032      	movs	r0, #50	; 0x32
 8005dae:	f000 fd9e 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005db2:	4603      	mov	r3, r0
 8005db4:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_L_A); 
 8005db6:	2128      	movs	r1, #40	; 0x28
 8005db8:	2032      	movs	r0, #50	; 0x32
 8005dba:	f000 fd98 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	b25b      	sxtb	r3, r3
 8005dc2:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_X_H_A);
 8005dc4:	2129      	movs	r1, #41	; 0x29
 8005dc6:	2032      	movs	r0, #50	; 0x32
 8005dc8:	f000 fd91 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	b25b      	sxtb	r3, r3
 8005dd0:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_L_A);
 8005dd2:	212a      	movs	r1, #42	; 0x2a
 8005dd4:	2032      	movs	r0, #50	; 0x32
 8005dd6:	f000 fd8a 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	b25b      	sxtb	r3, r3
 8005dde:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Y_H_A);
 8005de0:	212b      	movs	r1, #43	; 0x2b
 8005de2:	2032      	movs	r0, #50	; 0x32
 8005de4:	f000 fd83 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005de8:	4603      	mov	r3, r0
 8005dea:	b25b      	sxtb	r3, r3
 8005dec:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_L_A);
 8005dee:	212c      	movs	r1, #44	; 0x2c
 8005df0:	2032      	movs	r0, #50	; 0x32
 8005df2:	f000 fd7c 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005df6:	4603      	mov	r3, r0
 8005df8:	b25b      	sxtb	r3, r3
 8005dfa:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_OUT_Z_H_A);
 8005dfc:	212d      	movs	r1, #45	; 0x2d
 8005dfe:	2032      	movs	r0, #50	; 0x32
 8005e00:	f000 fd75 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005e04:	4603      	mov	r3, r0
 8005e06:	b25b      	sxtb	r3, r3
 8005e08:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303AGR_BLE_MSB)) 
 8005e0a:	7d3b      	ldrb	r3, [r7, #20]
 8005e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d123      	bne.n	8005e5c <LSM303AGR_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 8005e14:	2300      	movs	r3, #0
 8005e16:	77fb      	strb	r3, [r7, #31]
 8005e18:	e01c      	b.n	8005e54 <LSM303AGR_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8005e1a:	7ffb      	ldrb	r3, [r7, #31]
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	3301      	adds	r3, #1
 8005e20:	3320      	adds	r3, #32
 8005e22:	443b      	add	r3, r7
 8005e24:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	021b      	lsls	r3, r3, #8
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	7ffb      	ldrb	r3, [r7, #31]
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	3320      	adds	r3, #32
 8005e34:	443b      	add	r3, r7
 8005e36:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	4413      	add	r3, r2
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	7ffb      	ldrb	r3, [r7, #31]
 8005e42:	b212      	sxth	r2, r2
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	3320      	adds	r3, #32
 8005e48:	443b      	add	r3, r7
 8005e4a:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8005e4e:	7ffb      	ldrb	r3, [r7, #31]
 8005e50:	3301      	adds	r3, #1
 8005e52:	77fb      	strb	r3, [r7, #31]
 8005e54:	7ffb      	ldrb	r3, [r7, #31]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d9df      	bls.n	8005e1a <LSM303AGR_AccReadXYZ+0x90>
 8005e5a:	e022      	b.n	8005ea2 <LSM303AGR_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	77fb      	strb	r3, [r7, #31]
 8005e60:	e01c      	b.n	8005e9c <LSM303AGR_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8005e62:	7ffb      	ldrb	r3, [r7, #31]
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	3320      	adds	r3, #32
 8005e68:	443b      	add	r3, r7
 8005e6a:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	021b      	lsls	r3, r3, #8
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	7ffb      	ldrb	r3, [r7, #31]
 8005e76:	005b      	lsls	r3, r3, #1
 8005e78:	3301      	adds	r3, #1
 8005e7a:	3320      	adds	r3, #32
 8005e7c:	443b      	add	r3, r7
 8005e7e:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	4413      	add	r3, r2
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	7ffb      	ldrb	r3, [r7, #31]
 8005e8a:	b212      	sxth	r2, r2
 8005e8c:	005b      	lsls	r3, r3, #1
 8005e8e:	3320      	adds	r3, #32
 8005e90:	443b      	add	r3, r7
 8005e92:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8005e96:	7ffb      	ldrb	r3, [r7, #31]
 8005e98:	3301      	adds	r3, #1
 8005e9a:	77fb      	strb	r3, [r7, #31]
 8005e9c:	7ffb      	ldrb	r3, [r7, #31]
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d9df      	bls.n	8005e62 <LSM303AGR_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303AGR_FULLSCALE_16G)
 8005ea2:	7d3b      	ldrb	r3, [r7, #20]
 8005ea4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ea8:	2b30      	cmp	r3, #48	; 0x30
 8005eaa:	d013      	beq.n	8005ed4 <LSM303AGR_AccReadXYZ+0x14a>
 8005eac:	2b30      	cmp	r3, #48	; 0x30
 8005eae:	dc14      	bgt.n	8005eda <LSM303AGR_AccReadXYZ+0x150>
 8005eb0:	2b20      	cmp	r3, #32
 8005eb2:	d00c      	beq.n	8005ece <LSM303AGR_AccReadXYZ+0x144>
 8005eb4:	2b20      	cmp	r3, #32
 8005eb6:	dc10      	bgt.n	8005eda <LSM303AGR_AccReadXYZ+0x150>
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d002      	beq.n	8005ec2 <LSM303AGR_AccReadXYZ+0x138>
 8005ebc:	2b10      	cmp	r3, #16
 8005ebe:	d003      	beq.n	8005ec8 <LSM303AGR_AccReadXYZ+0x13e>
 8005ec0:	e00b      	b.n	8005eda <LSM303AGR_AccReadXYZ+0x150>
  {
  case LSM303AGR_FULLSCALE_2G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_2G;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	77bb      	strb	r3, [r7, #30]
    break;
 8005ec6:	e008      	b.n	8005eda <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_4G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_4G;
 8005ec8:	2302      	movs	r3, #2
 8005eca:	77bb      	strb	r3, [r7, #30]
    break;
 8005ecc:	e005      	b.n	8005eda <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_8G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_8G;
 8005ece:	2304      	movs	r3, #4
 8005ed0:	77bb      	strb	r3, [r7, #30]
    break;
 8005ed2:	e002      	b.n	8005eda <LSM303AGR_AccReadXYZ+0x150>
  case LSM303AGR_FULLSCALE_16G:
    sensitivity = LSM303AGR_ACC_SENSITIVITY_16G;
 8005ed4:	230c      	movs	r3, #12
 8005ed6:	77bb      	strb	r3, [r7, #30]
    break;
 8005ed8:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8005eda:	2300      	movs	r3, #0
 8005edc:	77fb      	strb	r3, [r7, #31]
 8005ede:	e014      	b.n	8005f0a <LSM303AGR_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8005ee0:	7ffb      	ldrb	r3, [r7, #31]
 8005ee2:	005b      	lsls	r3, r3, #1
 8005ee4:	3320      	adds	r3, #32
 8005ee6:	443b      	add	r3, r7
 8005ee8:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	7fbb      	ldrb	r3, [r7, #30]
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	fb12 f303 	smulbb	r3, r2, r3
 8005ef6:	b299      	uxth	r1, r3
 8005ef8:	7ffb      	ldrb	r3, [r7, #31]
 8005efa:	005b      	lsls	r3, r3, #1
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	4413      	add	r3, r2
 8005f00:	b20a      	sxth	r2, r1
 8005f02:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8005f04:	7ffb      	ldrb	r3, [r7, #31]
 8005f06:	3301      	adds	r3, #1
 8005f08:	77fb      	strb	r3, [r7, #31]
 8005f0a:	7ffb      	ldrb	r3, [r7, #31]
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d9e7      	bls.n	8005ee0 <LSM303AGR_AccReadXYZ+0x156>
  }
}
 8005f10:	bf00      	nop
 8005f12:	bf00      	nop
 8005f14:	3720      	adds	r7, #32
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <LSM303AGR_AccFilterClickCmd>:
  *         @arg: LSM303AGR_HPF_CLICK_DISABLE 
  *         @arg: LSM303AGR_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303AGR_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b084      	sub	sp, #16
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	4603      	mov	r3, r0
 8005f22:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 8005f24:	2300      	movs	r3, #0
 8005f26:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A);
 8005f28:	2121      	movs	r1, #33	; 0x21
 8005f2a:	2032      	movs	r0, #50	; 0x32
 8005f2c:	f000 fcdf 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005f30:	4603      	mov	r3, r0
 8005f32:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303AGR_HPF_CLICK_ENABLE);
 8005f34:	7bfb      	ldrb	r3, [r7, #15]
 8005f36:	f023 0304 	bic.w	r3, r3, #4
 8005f3a:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 8005f3c:	7bfa      	ldrb	r2, [r7, #15]
 8005f3e:	79fb      	ldrb	r3, [r7, #7]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG2_A, tmpreg);
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
 8005f46:	461a      	mov	r2, r3
 8005f48:	2121      	movs	r1, #33	; 0x21
 8005f4a:	2032      	movs	r0, #50	; 0x32
 8005f4c:	f000 fcbc 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8005f50:	bf00      	nop
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <LSM303AGR_AccIT1Enable>:
  *         @arg   LSM303AGR_IT1_WTM
  *         @arg   LSM303AGR_IT1_OVERRUN
  * @retval None
  */
void LSM303AGR_AccIT1Enable(uint8_t LSM303AGR_IT)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	4603      	mov	r3, r0
 8005f60:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8005f62:	2300      	movs	r3, #0
 8005f64:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A);
 8005f66:	2122      	movs	r1, #34	; 0x22
 8005f68:	2032      	movs	r0, #50	; 0x32
 8005f6a:	f000 fcc0 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303AGR_IT;
 8005f72:	7bfa      	ldrb	r2, [r7, #15]
 8005f74:	79fb      	ldrb	r3, [r7, #7]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CTRL_REG3_A, tmpval);
 8005f7a:	7bfb      	ldrb	r3, [r7, #15]
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	2122      	movs	r1, #34	; 0x22
 8005f80:	2032      	movs	r0, #50	; 0x32
 8005f82:	f000 fca1 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8005f86:	bf00      	nop
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <LSM303AGR_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303AGR_AccClickITEnable(uint8_t ITClick)
{  
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b084      	sub	sp, #16
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	4603      	mov	r3, r0
 8005f96:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A);
 8005f9c:	2138      	movs	r1, #56	; 0x38
 8005f9e:	2032      	movs	r0, #50	; 0x32
 8005fa0:	f000 fca5 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8005fa8:	7bfa      	ldrb	r2, [r7, #15]
 8005faa:	79fb      	ldrb	r3, [r7, #7]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_CFG_A, tmpval);
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	2138      	movs	r1, #56	; 0x38
 8005fb6:	2032      	movs	r0, #50	; 0x32
 8005fb8:	f000 fc86 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 8005fbc:	230a      	movs	r3, #10
 8005fbe:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_CLICK_THS_A, tmpval);
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	213a      	movs	r1, #58	; 0x3a
 8005fc6:	2032      	movs	r0, #50	; 0x32
 8005fc8:	f000 fc7e 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 8005fcc:	2305      	movs	r3, #5
 8005fce:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LIMIT_A, tmpval);
 8005fd0:	7bfb      	ldrb	r3, [r7, #15]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	213b      	movs	r1, #59	; 0x3b
 8005fd6:	2032      	movs	r0, #50	; 0x32
 8005fd8:	f000 fc76 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_LATENCY_A, tmpval);
 8005fdc:	7bfb      	ldrb	r3, [r7, #15]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	213c      	movs	r1, #60	; 0x3c
 8005fe2:	2032      	movs	r0, #50	; 0x32
 8005fe4:	f000 fc70 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 8005fe8:	2332      	movs	r3, #50	; 0x32
 8005fea:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303AGR_TIME_WINDOW_A, tmpval);
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	213d      	movs	r1, #61	; 0x3d
 8005ff2:	2032      	movs	r0, #50	; 0x32
 8005ff4:	f000 fc68 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8005ff8:	bf00      	nop
 8005ffa:	3710      	adds	r7, #16
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <LSM303AGR_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303AGR_AccZClickITConfig(void)
{  
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8006004:	f000 fc32 	bl	800686c <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303AGR_AccIT1Enable(LSM303AGR_IT1_CLICK);
 8006008:	2080      	movs	r0, #128	; 0x80
 800600a:	f7ff ffa5 	bl	8005f58 <LSM303AGR_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303AGR_AccFilterClickCmd(LSM303AGR_HPF_CLICK_ENABLE);
 800600e:	2004      	movs	r0, #4
 8006010:	f7ff ff83 	bl	8005f1a <LSM303AGR_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303AGR_AccClickITEnable(LSM303AGR_Z_SINGLE_CLICK);
 8006014:	2010      	movs	r0, #16
 8006016:	f7ff ffba 	bl	8005f8e <LSM303AGR_AccClickITEnable>
}
 800601a:	bf00      	nop
 800601c:	bd80      	pop	{r7, pc}

0800601e <LSM303DLHC_AccInit>:
  * @brief  Set LSM303DLHC Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 800601e:	b580      	push	{r7, lr}
 8006020:	b084      	sub	sp, #16
 8006022:	af00      	add	r7, sp, #0
 8006024:	4603      	mov	r3, r0
 8006026:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8006028:	2300      	movs	r3, #0
 800602a:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 800602c:	f000 fbd4 	bl	80067d8 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8006030:	88fb      	ldrh	r3, [r7, #6]
 8006032:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8006034:	7bfb      	ldrb	r3, [r7, #15]
 8006036:	461a      	mov	r2, r3
 8006038:	2120      	movs	r1, #32
 800603a:	2032      	movs	r0, #50	; 0x32
 800603c:	f000 fc44 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
 8006040:	2300      	movs	r3, #0
 8006042:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	461a      	mov	r2, r3
 8006048:	2123      	movs	r1, #35	; 0x23
 800604a:	2032      	movs	r0, #50	; 0x32
 800604c:	f000 fc3c 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8006050:	bf00      	nop
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <LSM303DLHC_AccDeInit>:
  * @brief  LSM303DLHC De-initialization.
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccDeInit(void)
{  
 8006058:	b480      	push	{r7}
 800605a:	af00      	add	r7, sp, #0
}
 800605c:	bf00      	nop
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <LSM303DLHC_AccReadID>:
  * @brief  Read LSM303DLHC ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8006066:	b580      	push	{r7, lr}
 8006068:	b082      	sub	sp, #8
 800606a:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800606c:	2300      	movs	r3, #0
 800606e:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8006070:	f000 fbb2 	bl	80067d8 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8006074:	210f      	movs	r1, #15
 8006076:	2032      	movs	r0, #50	; 0x32
 8006078:	f000 fc39 	bl	80068ee <COMPASSACCELERO_IO_Read>
 800607c:	4603      	mov	r3, r0
 800607e:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 8006080:	79fb      	ldrb	r3, [r7, #7]
}
 8006082:	4618      	mov	r0, r3
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}

0800608a <LSM303DLHC_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303DLHC
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 800608a:	b580      	push	{r7, lr}
 800608c:	b082      	sub	sp, #8
 800608e:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8006090:	2124      	movs	r1, #36	; 0x24
 8006092:	2032      	movs	r0, #50	; 0x32
 8006094:	f000 fc2b 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006098:	4603      	mov	r3, r0
 800609a:	71fb      	strb	r3, [r7, #7]
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 800609c:	79fb      	ldrb	r3, [r7, #7]
 800609e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80060a2:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 80060a4:	79fb      	ldrb	r3, [r7, #7]
 80060a6:	461a      	mov	r2, r3
 80060a8:	2124      	movs	r1, #36	; 0x24
 80060aa:	2032      	movs	r0, #50	; 0x32
 80060ac:	f000 fc0c 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 80060b0:	bf00      	nop
 80060b2:	3708      	adds	r7, #8
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <LSM303DLHC_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	4603      	mov	r3, r0
 80060c0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80060c2:	2121      	movs	r1, #33	; 0x21
 80060c4:	2032      	movs	r0, #50	; 0x32
 80060c6:	f000 fc12 	bl	80068ee <COMPASSACCELERO_IO_Read>
 80060ca:	4603      	mov	r3, r0
 80060cc:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0x0C;
 80060ce:	7bfb      	ldrb	r3, [r7, #15]
 80060d0:	f003 030c 	and.w	r3, r3, #12
 80060d4:	73fb      	strb	r3, [r7, #15]
  tmpreg |= FilterStruct;
 80060d6:	7bfa      	ldrb	r2, [r7, #15]
 80060d8:	79fb      	ldrb	r3, [r7, #7]
 80060da:	4313      	orrs	r3, r2
 80060dc:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80060de:	7bfb      	ldrb	r3, [r7, #15]
 80060e0:	461a      	mov	r2, r3
 80060e2:	2121      	movs	r1, #33	; 0x21
 80060e4:	2032      	movs	r0, #50	; 0x32
 80060e6:	f000 fbef 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 80060ea:	bf00      	nop
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303DLHC_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b084      	sub	sp, #16
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	4603      	mov	r3, r0
 80060fa:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80060fc:	2121      	movs	r1, #33	; 0x21
 80060fe:	2032      	movs	r0, #50	; 0x32
 8006100:	f000 fbf5 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006104:	4603      	mov	r3, r0
 8006106:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= 0xF7;
 8006108:	7bfb      	ldrb	r3, [r7, #15]
 800610a:	f023 0308 	bic.w	r3, r3, #8
 800610e:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8006110:	7bfa      	ldrb	r2, [r7, #15]
 8006112:	79fb      	ldrb	r3, [r7, #7]
 8006114:	4313      	orrs	r3, r2
 8006116:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8006118:	7bfb      	ldrb	r3, [r7, #15]
 800611a:	461a      	mov	r2, r3
 800611c:	2121      	movs	r1, #33	; 0x21
 800611e:	2032      	movs	r0, #50	; 0x32
 8006120:	f000 fbd2 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8006124:	bf00      	nop
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b088      	sub	sp, #32
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 8006134:	2300      	movs	r3, #0
 8006136:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 8006138:	2300      	movs	r3, #0
 800613a:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 800613c:	2301      	movs	r3, #1
 800613e:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8006140:	2123      	movs	r1, #35	; 0x23
 8006142:	2032      	movs	r0, #50	; 0x32
 8006144:	f000 fbd3 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006148:	4603      	mov	r3, r0
 800614a:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 800614c:	2124      	movs	r1, #36	; 0x24
 800614e:	2032      	movs	r0, #50	; 0x32
 8006150:	f000 fbcd 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006154:	4603      	mov	r3, r0
 8006156:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8006158:	2128      	movs	r1, #40	; 0x28
 800615a:	2032      	movs	r0, #50	; 0x32
 800615c:	f000 fbc7 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006160:	4603      	mov	r3, r0
 8006162:	b25b      	sxtb	r3, r3
 8006164:	733b      	strb	r3, [r7, #12]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8006166:	2129      	movs	r1, #41	; 0x29
 8006168:	2032      	movs	r0, #50	; 0x32
 800616a:	f000 fbc0 	bl	80068ee <COMPASSACCELERO_IO_Read>
 800616e:	4603      	mov	r3, r0
 8006170:	b25b      	sxtb	r3, r3
 8006172:	737b      	strb	r3, [r7, #13]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8006174:	212a      	movs	r1, #42	; 0x2a
 8006176:	2032      	movs	r0, #50	; 0x32
 8006178:	f000 fbb9 	bl	80068ee <COMPASSACCELERO_IO_Read>
 800617c:	4603      	mov	r3, r0
 800617e:	b25b      	sxtb	r3, r3
 8006180:	73bb      	strb	r3, [r7, #14]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8006182:	212b      	movs	r1, #43	; 0x2b
 8006184:	2032      	movs	r0, #50	; 0x32
 8006186:	f000 fbb2 	bl	80068ee <COMPASSACCELERO_IO_Read>
 800618a:	4603      	mov	r3, r0
 800618c:	b25b      	sxtb	r3, r3
 800618e:	73fb      	strb	r3, [r7, #15]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8006190:	212c      	movs	r1, #44	; 0x2c
 8006192:	2032      	movs	r0, #50	; 0x32
 8006194:	f000 fbab 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006198:	4603      	mov	r3, r0
 800619a:	b25b      	sxtb	r3, r3
 800619c:	743b      	strb	r3, [r7, #16]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 800619e:	212d      	movs	r1, #45	; 0x2d
 80061a0:	2032      	movs	r0, #50	; 0x32
 80061a2:	f000 fba4 	bl	80068ee <COMPASSACCELERO_IO_Read>
 80061a6:	4603      	mov	r3, r0
 80061a8:	b25b      	sxtb	r3, r3
 80061aa:	747b      	strb	r3, [r7, #17]
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 80061ac:	7d3b      	ldrb	r3, [r7, #20]
 80061ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d123      	bne.n	80061fe <LSM303DLHC_AccReadXYZ+0xd2>
  {
    for(i=0; i<3; i++)
 80061b6:	2300      	movs	r3, #0
 80061b8:	77fb      	strb	r3, [r7, #31]
 80061ba:	e01c      	b.n	80061f6 <LSM303DLHC_AccReadXYZ+0xca>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 80061bc:	7ffb      	ldrb	r3, [r7, #31]
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	3301      	adds	r3, #1
 80061c2:	3320      	adds	r3, #32
 80061c4:	443b      	add	r3, r7
 80061c6:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	021b      	lsls	r3, r3, #8
 80061ce:	b29a      	uxth	r2, r3
 80061d0:	7ffb      	ldrb	r3, [r7, #31]
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	3320      	adds	r3, #32
 80061d6:	443b      	add	r3, r7
 80061d8:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 80061dc:	b29b      	uxth	r3, r3
 80061de:	4413      	add	r3, r2
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	7ffb      	ldrb	r3, [r7, #31]
 80061e4:	b212      	sxth	r2, r2
 80061e6:	005b      	lsls	r3, r3, #1
 80061e8:	3320      	adds	r3, #32
 80061ea:	443b      	add	r3, r7
 80061ec:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 80061f0:	7ffb      	ldrb	r3, [r7, #31]
 80061f2:	3301      	adds	r3, #1
 80061f4:	77fb      	strb	r3, [r7, #31]
 80061f6:	7ffb      	ldrb	r3, [r7, #31]
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d9df      	bls.n	80061bc <LSM303DLHC_AccReadXYZ+0x90>
 80061fc:	e022      	b.n	8006244 <LSM303DLHC_AccReadXYZ+0x118>
    }
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
 80061fe:	2300      	movs	r3, #0
 8006200:	77fb      	strb	r3, [r7, #31]
 8006202:	e01c      	b.n	800623e <LSM303DLHC_AccReadXYZ+0x112>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8006204:	7ffb      	ldrb	r3, [r7, #31]
 8006206:	005b      	lsls	r3, r3, #1
 8006208:	3320      	adds	r3, #32
 800620a:	443b      	add	r3, r7
 800620c:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8006210:	b29b      	uxth	r3, r3
 8006212:	021b      	lsls	r3, r3, #8
 8006214:	b29a      	uxth	r2, r3
 8006216:	7ffb      	ldrb	r3, [r7, #31]
 8006218:	005b      	lsls	r3, r3, #1
 800621a:	3301      	adds	r3, #1
 800621c:	3320      	adds	r3, #32
 800621e:	443b      	add	r3, r7
 8006220:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8006224:	b29b      	uxth	r3, r3
 8006226:	4413      	add	r3, r2
 8006228:	b29a      	uxth	r2, r3
 800622a:	7ffb      	ldrb	r3, [r7, #31]
 800622c:	b212      	sxth	r2, r2
 800622e:	005b      	lsls	r3, r3, #1
 8006230:	3320      	adds	r3, #32
 8006232:	443b      	add	r3, r7
 8006234:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8006238:	7ffb      	ldrb	r3, [r7, #31]
 800623a:	3301      	adds	r3, #1
 800623c:	77fb      	strb	r3, [r7, #31]
 800623e:	7ffb      	ldrb	r3, [r7, #31]
 8006240:	2b02      	cmp	r3, #2
 8006242:	d9df      	bls.n	8006204 <LSM303DLHC_AccReadXYZ+0xd8>
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8006244:	7d3b      	ldrb	r3, [r7, #20]
 8006246:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800624a:	2b30      	cmp	r3, #48	; 0x30
 800624c:	d013      	beq.n	8006276 <LSM303DLHC_AccReadXYZ+0x14a>
 800624e:	2b30      	cmp	r3, #48	; 0x30
 8006250:	dc14      	bgt.n	800627c <LSM303DLHC_AccReadXYZ+0x150>
 8006252:	2b20      	cmp	r3, #32
 8006254:	d00c      	beq.n	8006270 <LSM303DLHC_AccReadXYZ+0x144>
 8006256:	2b20      	cmp	r3, #32
 8006258:	dc10      	bgt.n	800627c <LSM303DLHC_AccReadXYZ+0x150>
 800625a:	2b00      	cmp	r3, #0
 800625c:	d002      	beq.n	8006264 <LSM303DLHC_AccReadXYZ+0x138>
 800625e:	2b10      	cmp	r3, #16
 8006260:	d003      	beq.n	800626a <LSM303DLHC_AccReadXYZ+0x13e>
 8006262:	e00b      	b.n	800627c <LSM303DLHC_AccReadXYZ+0x150>
  {
  case LSM303DLHC_FULLSCALE_2G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8006264:	2301      	movs	r3, #1
 8006266:	77bb      	strb	r3, [r7, #30]
    break;
 8006268:	e008      	b.n	800627c <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
 800626a:	2302      	movs	r3, #2
 800626c:	77bb      	strb	r3, [r7, #30]
    break;
 800626e:	e005      	b.n	800627c <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8006270:	2304      	movs	r3, #4
 8006272:	77bb      	strb	r3, [r7, #30]
    break;
 8006274:	e002      	b.n	800627c <LSM303DLHC_AccReadXYZ+0x150>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8006276:	230c      	movs	r3, #12
 8006278:	77bb      	strb	r3, [r7, #30]
    break;
 800627a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800627c:	2300      	movs	r3, #0
 800627e:	77fb      	strb	r3, [r7, #31]
 8006280:	e014      	b.n	80062ac <LSM303DLHC_AccReadXYZ+0x180>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8006282:	7ffb      	ldrb	r3, [r7, #31]
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	3320      	adds	r3, #32
 8006288:	443b      	add	r3, r7
 800628a:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 800628e:	b29a      	uxth	r2, r3
 8006290:	7fbb      	ldrb	r3, [r7, #30]
 8006292:	b29b      	uxth	r3, r3
 8006294:	fb12 f303 	smulbb	r3, r2, r3
 8006298:	b299      	uxth	r1, r3
 800629a:	7ffb      	ldrb	r3, [r7, #31]
 800629c:	005b      	lsls	r3, r3, #1
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4413      	add	r3, r2
 80062a2:	b20a      	sxth	r2, r1
 80062a4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80062a6:	7ffb      	ldrb	r3, [r7, #31]
 80062a8:	3301      	adds	r3, #1
 80062aa:	77fb      	strb	r3, [r7, #31]
 80062ac:	7ffb      	ldrb	r3, [r7, #31]
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d9e7      	bls.n	8006282 <LSM303DLHC_AccReadXYZ+0x156>
  }
}
 80062b2:	bf00      	nop
 80062b4:	bf00      	nop
 80062b6:	3720      	adds	r7, #32
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	4603      	mov	r3, r0
 80062c4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg = 0x00;
 80062c6:	2300      	movs	r3, #0
 80062c8:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80062ca:	2121      	movs	r1, #33	; 0x21
 80062cc:	2032      	movs	r0, #50	; 0x32
 80062ce:	f000 fb0e 	bl	80068ee <COMPASSACCELERO_IO_Read>
 80062d2:	4603      	mov	r3, r0
 80062d4:	73fb      	strb	r3, [r7, #15]
  
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 80062d6:	7bfb      	ldrb	r3, [r7, #15]
 80062d8:	f023 0304 	bic.w	r3, r3, #4
 80062dc:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterClickState;
 80062de:	7bfa      	ldrb	r2, [r7, #15]
 80062e0:	79fb      	ldrb	r3, [r7, #7]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80062e6:	7bfb      	ldrb	r3, [r7, #15]
 80062e8:	461a      	mov	r2, r3
 80062ea:	2121      	movs	r1, #33	; 0x21
 80062ec:	2032      	movs	r0, #50	; 0x32
 80062ee:	f000 faeb 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 80062f2:	bf00      	nop
 80062f4:	3710      	adds	r7, #16
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}

080062fa <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 80062fa:	b580      	push	{r7, lr}
 80062fc:	b084      	sub	sp, #16
 80062fe:	af00      	add	r7, sp, #0
 8006300:	4603      	mov	r3, r0
 8006302:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 8006304:	2300      	movs	r3, #0
 8006306:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8006308:	2122      	movs	r1, #34	; 0x22
 800630a:	2032      	movs	r0, #50	; 0x32
 800630c:	f000 faef 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006310:	4603      	mov	r3, r0
 8006312:	73fb      	strb	r3, [r7, #15]
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8006314:	7bfa      	ldrb	r2, [r7, #15]
 8006316:	79fb      	ldrb	r3, [r7, #7]
 8006318:	4313      	orrs	r3, r2
 800631a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 800631c:	7bfb      	ldrb	r3, [r7, #15]
 800631e:	461a      	mov	r2, r3
 8006320:	2122      	movs	r1, #34	; 0x22
 8006322:	2032      	movs	r0, #50	; 0x32
 8006324:	f000 fad0 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 8006328:	bf00      	nop
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <LSM303DLHC_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	4603      	mov	r3, r0
 8006338:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpval = 0x00;
 800633a:	2300      	movs	r3, #0
 800633c:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 800633e:	2138      	movs	r1, #56	; 0x38
 8006340:	2032      	movs	r0, #50	; 0x32
 8006342:	f000 fad4 	bl	80068ee <COMPASSACCELERO_IO_Read>
 8006346:	4603      	mov	r3, r0
 8006348:	73fb      	strb	r3, [r7, #15]
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 800634a:	7bfa      	ldrb	r2, [r7, #15]
 800634c:	79fb      	ldrb	r3, [r7, #7]
 800634e:	4313      	orrs	r3, r2
 8006350:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8006352:	7bfb      	ldrb	r3, [r7, #15]
 8006354:	461a      	mov	r2, r3
 8006356:	2138      	movs	r1, #56	; 0x38
 8006358:	2032      	movs	r0, #50	; 0x32
 800635a:	f000 fab5 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
 800635e:	230a      	movs	r3, #10
 8006360:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8006362:	7bfb      	ldrb	r3, [r7, #15]
 8006364:	461a      	mov	r2, r3
 8006366:	213a      	movs	r1, #58	; 0x3a
 8006368:	2032      	movs	r0, #50	; 0x32
 800636a:	f000 faad 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
 800636e:	2305      	movs	r3, #5
 8006370:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8006372:	7bfb      	ldrb	r3, [r7, #15]
 8006374:	461a      	mov	r2, r3
 8006376:	213b      	movs	r1, #59	; 0x3b
 8006378:	2032      	movs	r0, #50	; 0x32
 800637a:	f000 faa5 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 800637e:	7bfb      	ldrb	r3, [r7, #15]
 8006380:	461a      	mov	r2, r3
 8006382:	213c      	movs	r1, #60	; 0x3c
 8006384:	2032      	movs	r0, #50	; 0x32
 8006386:	f000 fa9f 	bl	80068c8 <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
 800638a:	2332      	movs	r3, #50	; 0x32
 800638c:	73fb      	strb	r3, [r7, #15]
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 800638e:	7bfb      	ldrb	r3, [r7, #15]
 8006390:	461a      	mov	r2, r3
 8006392:	213d      	movs	r1, #61	; 0x3d
 8006394:	2032      	movs	r0, #50	; 0x32
 8006396:	f000 fa97 	bl	80068c8 <COMPASSACCELERO_IO_Write>
}
 800639a:	bf00      	nop
 800639c:	3710      	adds	r7, #16
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <LSM303DLHC_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 80063a2:	b580      	push	{r7, lr}
 80063a4:	af00      	add	r7, sp, #0
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 80063a6:	f000 fa61 	bl	800686c <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 80063aa:	2080      	movs	r0, #128	; 0x80
 80063ac:	f7ff ffa5 	bl	80062fa <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 80063b0:	2004      	movs	r0, #4
 80063b2:	f7ff ff83 	bl	80062bc <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 80063b6:	2010      	movs	r0, #16
 80063b8:	f7ff ffba 	bl	8006330 <LSM303DLHC_AccClickITEnable>
}
 80063bc:	bf00      	nop
 80063be:	bd80      	pop	{r7, pc}

080063c0 <I2Cx_MspInit>:
  * @brief Discovery I2Cx MSP Initialization
  * @param hi2c I2C handle
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08a      	sub	sp, #40	; 0x28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80063c8:	4b15      	ldr	r3, [pc, #84]	; (8006420 <I2Cx_MspInit+0x60>)
 80063ca:	695b      	ldr	r3, [r3, #20]
 80063cc:	4a14      	ldr	r2, [pc, #80]	; (8006420 <I2Cx_MspInit+0x60>)
 80063ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063d2:	6153      	str	r3, [r2, #20]
 80063d4:	4b12      	ldr	r3, [pc, #72]	; (8006420 <I2Cx_MspInit+0x60>)
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063dc:	613b      	str	r3, [r7, #16]
 80063de:	693b      	ldr	r3, [r7, #16]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 80063e0:	23c0      	movs	r3, #192	; 0xc0
 80063e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80063e4:	2302      	movs	r3, #2
 80063e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80063e8:	2302      	movs	r3, #2
 80063ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80063ec:	2303      	movs	r3, #3
 80063ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 80063f0:	2304      	movs	r3, #4
 80063f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80063f4:	f107 0314 	add.w	r3, r7, #20
 80063f8:	4619      	mov	r1, r3
 80063fa:	480a      	ldr	r0, [pc, #40]	; (8006424 <I2Cx_MspInit+0x64>)
 80063fc:	f7fb fcc4 	bl	8001d88 <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8006400:	4b07      	ldr	r3, [pc, #28]	; (8006420 <I2Cx_MspInit+0x60>)
 8006402:	69db      	ldr	r3, [r3, #28]
 8006404:	4a06      	ldr	r2, [pc, #24]	; (8006420 <I2Cx_MspInit+0x60>)
 8006406:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800640a:	61d3      	str	r3, [r2, #28]
 800640c:	4b04      	ldr	r3, [pc, #16]	; (8006420 <I2Cx_MspInit+0x60>)
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006414:	60fb      	str	r3, [r7, #12]
 8006416:	68fb      	ldr	r3, [r7, #12]
}
 8006418:	bf00      	nop
 800641a:	3728      	adds	r7, #40	; 0x28
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}
 8006420:	40021000 	.word	0x40021000
 8006424:	48000400 	.word	0x48000400

08006428 <I2Cx_Init>:
/**
  * @brief Discovery I2Cx Bus initialization
  * @retval None
  */
static void I2Cx_Init(void)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800642c:	4811      	ldr	r0, [pc, #68]	; (8006474 <I2Cx_Init+0x4c>)
 800642e:	f7fc fa05 	bl	800283c <HAL_I2C_GetState>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d11a      	bne.n	800646e <I2Cx_Init+0x46>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8006438:	4b0e      	ldr	r3, [pc, #56]	; (8006474 <I2Cx_Init+0x4c>)
 800643a:	4a0f      	ldr	r2, [pc, #60]	; (8006478 <I2Cx_Init+0x50>)
 800643c:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 800643e:	4b0d      	ldr	r3, [pc, #52]	; (8006474 <I2Cx_Init+0x4c>)
 8006440:	2232      	movs	r2, #50	; 0x32
 8006442:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006444:	4b0b      	ldr	r3, [pc, #44]	; (8006474 <I2Cx_Init+0x4c>)
 8006446:	2201      	movs	r2, #1
 8006448:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800644a:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <I2Cx_Init+0x4c>)
 800644c:	2200      	movs	r2, #0
 800644e:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.OwnAddress2 = 0;
 8006450:	4b08      	ldr	r3, [pc, #32]	; (8006474 <I2Cx_Init+0x4c>)
 8006452:	2200      	movs	r2, #0
 8006454:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006456:	4b07      	ldr	r3, [pc, #28]	; (8006474 <I2Cx_Init+0x4c>)
 8006458:	2200      	movs	r2, #0
 800645a:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;	
 800645c:	4b05      	ldr	r3, [pc, #20]	; (8006474 <I2Cx_Init+0x4c>)
 800645e:	2200      	movs	r2, #0
 8006460:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8006462:	4804      	ldr	r0, [pc, #16]	; (8006474 <I2Cx_Init+0x4c>)
 8006464:	f7ff ffac 	bl	80063c0 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8006468:	4802      	ldr	r0, [pc, #8]	; (8006474 <I2Cx_Init+0x4c>)
 800646a:	f7fb fefb 	bl	8002264 <HAL_I2C_Init>
  }
}
 800646e:	bf00      	nop
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	20000730 	.word	0x20000730
 8006478:	40005400 	.word	0x40005400

0800647c <I2Cx_WriteData>:
  * @param  Reg The target register address to write
  * @param  Value The target register value to be written 
  * @retval  None
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b088      	sub	sp, #32
 8006480:	af04      	add	r7, sp, #16
 8006482:	4603      	mov	r3, r0
 8006484:	80fb      	strh	r3, [r7, #6]
 8006486:	460b      	mov	r3, r1
 8006488:	717b      	strb	r3, [r7, #5]
 800648a:	4613      	mov	r3, r2
 800648c:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800648e:	2300      	movs	r3, #0
 8006490:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8006492:	797b      	ldrb	r3, [r7, #5]
 8006494:	b29a      	uxth	r2, r3
 8006496:	4b0b      	ldr	r3, [pc, #44]	; (80064c4 <I2Cx_WriteData+0x48>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	88f9      	ldrh	r1, [r7, #6]
 800649c:	9302      	str	r3, [sp, #8]
 800649e:	2301      	movs	r3, #1
 80064a0:	9301      	str	r3, [sp, #4]
 80064a2:	1d3b      	adds	r3, r7, #4
 80064a4:	9300      	str	r3, [sp, #0]
 80064a6:	2301      	movs	r3, #1
 80064a8:	4807      	ldr	r0, [pc, #28]	; (80064c8 <I2Cx_WriteData+0x4c>)
 80064aa:	f7fb ff99 	bl	80023e0 <HAL_I2C_Mem_Write>
 80064ae:	4603      	mov	r3, r0
 80064b0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d001      	beq.n	80064bc <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 80064b8:	f000 f834 	bl	8006524 <I2Cx_Error>
  }
}
 80064bc:	bf00      	nop
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	20000124 	.word	0x20000124
 80064c8:	20000730 	.word	0x20000730

080064cc <I2Cx_ReadData>:
  * @param  Addr Device address on BUS Bus.  
  * @param  Reg The target register address to write
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b088      	sub	sp, #32
 80064d0:	af04      	add	r7, sp, #16
 80064d2:	4603      	mov	r3, r0
 80064d4:	460a      	mov	r2, r1
 80064d6:	80fb      	strh	r3, [r7, #6]
 80064d8:	4613      	mov	r3, r2
 80064da:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80064e0:	2300      	movs	r3, #0
 80064e2:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 80064e4:	797b      	ldrb	r3, [r7, #5]
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	4b0c      	ldr	r3, [pc, #48]	; (800651c <I2Cx_ReadData+0x50>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	88f9      	ldrh	r1, [r7, #6]
 80064ee:	9302      	str	r3, [sp, #8]
 80064f0:	2301      	movs	r3, #1
 80064f2:	9301      	str	r3, [sp, #4]
 80064f4:	f107 030e 	add.w	r3, r7, #14
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	2301      	movs	r3, #1
 80064fc:	4808      	ldr	r0, [pc, #32]	; (8006520 <I2Cx_ReadData+0x54>)
 80064fe:	f7fc f883 	bl	8002608 <HAL_I2C_Mem_Read>
 8006502:	4603      	mov	r3, r0
 8006504:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8006506:	7bfb      	ldrb	r3, [r7, #15]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d001      	beq.n	8006510 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 800650c:	f000 f80a 	bl	8006524 <I2Cx_Error>
  
  }
  return value;
 8006510:	7bbb      	ldrb	r3, [r7, #14]
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	20000124 	.word	0x20000124
 8006520:	20000730 	.word	0x20000730

08006524 <I2Cx_Error>:
/**
  * @brief I2C3 error treatment function
  * @retval None
  */
static void I2Cx_Error (void)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8006528:	4803      	ldr	r0, [pc, #12]	; (8006538 <I2Cx_Error+0x14>)
 800652a:	f7fb ff2a 	bl	8002382 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 800652e:	f7ff ff7b 	bl	8006428 <I2Cx_Init>
}
 8006532:	bf00      	nop
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	20000730 	.word	0x20000730

0800653c <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8006540:	481a      	ldr	r0, [pc, #104]	; (80065ac <SPIx_Init+0x70>)
 8006542:	f7fe fc74 	bl	8004e2e <HAL_SPI_GetState>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d12c      	bne.n	80065a6 <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 800654c:	4b17      	ldr	r3, [pc, #92]	; (80065ac <SPIx_Init+0x70>)
 800654e:	4a18      	ldr	r2, [pc, #96]	; (80065b0 <SPIx_Init+0x74>)
 8006550:	601a      	str	r2, [r3, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8006552:	4b16      	ldr	r3, [pc, #88]	; (80065ac <SPIx_Init+0x70>)
 8006554:	2218      	movs	r2, #24
 8006556:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 8006558:	4b14      	ldr	r3, [pc, #80]	; (80065ac <SPIx_Init+0x70>)
 800655a:	2200      	movs	r2, #0
 800655c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800655e:	4b13      	ldr	r3, [pc, #76]	; (80065ac <SPIx_Init+0x70>)
 8006560:	2200      	movs	r2, #0
 8006562:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006564:	4b11      	ldr	r3, [pc, #68]	; (80065ac <SPIx_Init+0x70>)
 8006566:	2200      	movs	r2, #0
 8006568:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800656a:	4b10      	ldr	r3, [pc, #64]	; (80065ac <SPIx_Init+0x70>)
 800656c:	2200      	movs	r2, #0
 800656e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 8006570:	4b0e      	ldr	r3, [pc, #56]	; (80065ac <SPIx_Init+0x70>)
 8006572:	2207      	movs	r2, #7
 8006574:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8006576:	4b0d      	ldr	r3, [pc, #52]	; (80065ac <SPIx_Init+0x70>)
 8006578:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800657c:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800657e:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <SPIx_Init+0x70>)
 8006580:	2200      	movs	r2, #0
 8006582:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8006584:	4b09      	ldr	r3, [pc, #36]	; (80065ac <SPIx_Init+0x70>)
 8006586:	f44f 7200 	mov.w	r2, #512	; 0x200
 800658a:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 800658c:	4b07      	ldr	r3, [pc, #28]	; (80065ac <SPIx_Init+0x70>)
 800658e:	2200      	movs	r2, #0
 8006590:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8006592:	4b06      	ldr	r3, [pc, #24]	; (80065ac <SPIx_Init+0x70>)
 8006594:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006598:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 800659a:	4804      	ldr	r0, [pc, #16]	; (80065ac <SPIx_Init+0x70>)
 800659c:	f000 f836 	bl	800660c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80065a0:	4802      	ldr	r0, [pc, #8]	; (80065ac <SPIx_Init+0x70>)
 80065a2:	f7fe f94f 	bl	8004844 <HAL_SPI_Init>
  }
}
 80065a6:	bf00      	nop
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	200006cc 	.word	0x200006cc
 80065b0:	40013000 	.word	0x40013000

080065b4 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b086      	sub	sp, #24
 80065b8:	af02      	add	r7, sp, #8
 80065ba:	4603      	mov	r3, r0
 80065bc:	71fb      	strb	r3, [r7, #7]

  uint8_t receivedbyte = 0;
 80065be:	2300      	movs	r3, #0
 80065c0:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80065c2:	4b0a      	ldr	r3, [pc, #40]	; (80065ec <SPIx_WriteRead+0x38>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f107 020f 	add.w	r2, r7, #15
 80065ca:	1df9      	adds	r1, r7, #7
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	2301      	movs	r3, #1
 80065d0:	4807      	ldr	r0, [pc, #28]	; (80065f0 <SPIx_WriteRead+0x3c>)
 80065d2:	f7fe fa0a 	bl	80049ea <HAL_SPI_TransmitReceive>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d001      	beq.n	80065e0 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 80065dc:	f000 f80a 	bl	80065f4 <SPIx_Error>
  }
  
  return receivedbyte;
 80065e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	20000120 	.word	0x20000120
 80065f0:	200006cc 	.word	0x200006cc

080065f4 <SPIx_Error>:
/**
  * @brief SPIx error treatment function
  * @retval None
  */
static void SPIx_Error (void)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80065f8:	4803      	ldr	r0, [pc, #12]	; (8006608 <SPIx_Error+0x14>)
 80065fa:	f7fe f9ce 	bl	800499a <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 80065fe:	f7ff ff9d 	bl	800653c <SPIx_Init>
}
 8006602:	bf00      	nop
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	200006cc 	.word	0x200006cc

0800660c <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b08a      	sub	sp, #40	; 0x28
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 8006614:	4b16      	ldr	r3, [pc, #88]	; (8006670 <SPIx_MspInit+0x64>)
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	4a15      	ldr	r2, [pc, #84]	; (8006670 <SPIx_MspInit+0x64>)
 800661a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800661e:	6193      	str	r3, [r2, #24]
 8006620:	4b13      	ldr	r3, [pc, #76]	; (8006670 <SPIx_MspInit+0x64>)
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006628:	613b      	str	r3, [r7, #16]
 800662a:	693b      	ldr	r3, [r7, #16]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800662c:	4b10      	ldr	r3, [pc, #64]	; (8006670 <SPIx_MspInit+0x64>)
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	4a0f      	ldr	r2, [pc, #60]	; (8006670 <SPIx_MspInit+0x64>)
 8006632:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006636:	6153      	str	r3, [r2, #20]
 8006638:	4b0d      	ldr	r3, [pc, #52]	; (8006670 <SPIx_MspInit+0x64>)
 800663a:	695b      	ldr	r3, [r3, #20]
 800663c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006640:	60fb      	str	r3, [r7, #12]
 8006642:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8006644:	23e0      	movs	r3, #224	; 0xe0
 8006646:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8006648:	2302      	movs	r3, #2
 800664a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 800664c:	2300      	movs	r3, #0
 800664e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006650:	2303      	movs	r3, #3
 8006652:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8006654:	2305      	movs	r3, #5
 8006656:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8006658:	f107 0314 	add.w	r3, r7, #20
 800665c:	4619      	mov	r1, r3
 800665e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006662:	f7fb fb91 	bl	8001d88 <HAL_GPIO_Init>
}
 8006666:	bf00      	nop
 8006668:	3728      	adds	r7, #40	; 0x28
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	40021000 	.word	0x40021000

08006674 <GYRO_IO_Init>:
/**
  * @brief  Configures the GYROSCOPE SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b088      	sub	sp, #32
 8006678:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 800667a:	4b1f      	ldr	r3, [pc, #124]	; (80066f8 <GYRO_IO_Init+0x84>)
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	4a1e      	ldr	r2, [pc, #120]	; (80066f8 <GYRO_IO_Init+0x84>)
 8006680:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006684:	6153      	str	r3, [r2, #20]
 8006686:	4b1c      	ldr	r3, [pc, #112]	; (80066f8 <GYRO_IO_Init+0x84>)
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800668e:	60bb      	str	r3, [r7, #8]
 8006690:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8006692:	2308      	movs	r3, #8
 8006694:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8006696:	2301      	movs	r3, #1
 8006698:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800669a:	2300      	movs	r3, #0
 800669c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800669e:	2303      	movs	r3, #3
 80066a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80066a2:	f107 030c 	add.w	r3, r7, #12
 80066a6:	4619      	mov	r1, r3
 80066a8:	4814      	ldr	r0, [pc, #80]	; (80066fc <GYRO_IO_Init+0x88>)
 80066aa:	f7fb fb6d 	bl	8001d88 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 80066ae:	2201      	movs	r2, #1
 80066b0:	2108      	movs	r1, #8
 80066b2:	4812      	ldr	r0, [pc, #72]	; (80066fc <GYRO_IO_Init+0x88>)
 80066b4:	f7fb fdbe 	bl	8002234 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 80066b8:	4b0f      	ldr	r3, [pc, #60]	; (80066f8 <GYRO_IO_Init+0x84>)
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	4a0e      	ldr	r2, [pc, #56]	; (80066f8 <GYRO_IO_Init+0x84>)
 80066be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80066c2:	6153      	str	r3, [r2, #20]
 80066c4:	4b0c      	ldr	r3, [pc, #48]	; (80066f8 <GYRO_IO_Init+0x84>)
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80066cc:	607b      	str	r3, [r7, #4]
 80066ce:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 80066d0:	2303      	movs	r3, #3
 80066d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80066d4:	2300      	movs	r3, #0
 80066d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80066d8:	2303      	movs	r3, #3
 80066da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 80066dc:	2300      	movs	r3, #0
 80066de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 80066e0:	f107 030c 	add.w	r3, r7, #12
 80066e4:	4619      	mov	r1, r3
 80066e6:	4805      	ldr	r0, [pc, #20]	; (80066fc <GYRO_IO_Init+0x88>)
 80066e8:	f7fb fb4e 	bl	8001d88 <HAL_GPIO_Init>
  
  SPIx_Init();
 80066ec:	f7ff ff26 	bl	800653c <SPIx_Init>
}
 80066f0:	bf00      	nop
 80066f2:	3720      	adds	r7, #32
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	40021000 	.word	0x40021000
 80066fc:	48001000 	.word	0x48001000

08006700 <GYRO_IO_Write>:
  * @param  WriteAddr GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b082      	sub	sp, #8
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	460b      	mov	r3, r1
 800670a:	70fb      	strb	r3, [r7, #3]
 800670c:	4613      	mov	r3, r2
 800670e:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8006710:	883b      	ldrh	r3, [r7, #0]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d903      	bls.n	800671e <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8006716:	78fb      	ldrb	r3, [r7, #3]
 8006718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800671c:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800671e:	2200      	movs	r2, #0
 8006720:	2108      	movs	r1, #8
 8006722:	480f      	ldr	r0, [pc, #60]	; (8006760 <GYRO_IO_Write+0x60>)
 8006724:	f7fb fd86 	bl	8002234 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8006728:	78fb      	ldrb	r3, [r7, #3]
 800672a:	4618      	mov	r0, r3
 800672c:	f7ff ff42 	bl	80065b4 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8006730:	e00a      	b.n	8006748 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff ff3c 	bl	80065b4 <SPIx_WriteRead>
    NumByteToWrite--;
 800673c:	883b      	ldrh	r3, [r7, #0]
 800673e:	3b01      	subs	r3, #1
 8006740:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	3301      	adds	r3, #1
 8006746:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8006748:	883b      	ldrh	r3, [r7, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1f1      	bne.n	8006732 <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800674e:	2201      	movs	r2, #1
 8006750:	2108      	movs	r1, #8
 8006752:	4803      	ldr	r0, [pc, #12]	; (8006760 <GYRO_IO_Write+0x60>)
 8006754:	f7fb fd6e 	bl	8002234 <HAL_GPIO_WritePin>
}
 8006758:	bf00      	nop
 800675a:	3708      	adds	r7, #8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	48001000 	.word	0x48001000

08006764 <GYRO_IO_Read>:
  * @param  ReadAddr GYROSCOPE's internal address to read from.
  * @param  NumByteToRead number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	460b      	mov	r3, r1
 800676e:	70fb      	strb	r3, [r7, #3]
 8006770:	4613      	mov	r3, r2
 8006772:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8006774:	883b      	ldrh	r3, [r7, #0]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d904      	bls.n	8006784 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800677a:	78fb      	ldrb	r3, [r7, #3]
 800677c:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8006780:	70fb      	strb	r3, [r7, #3]
 8006782:	e003      	b.n	800678c <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8006784:	78fb      	ldrb	r3, [r7, #3]
 8006786:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800678a:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800678c:	2200      	movs	r2, #0
 800678e:	2108      	movs	r1, #8
 8006790:	4810      	ldr	r0, [pc, #64]	; (80067d4 <GYRO_IO_Read+0x70>)
 8006792:	f7fb fd4f 	bl	8002234 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8006796:	78fb      	ldrb	r3, [r7, #3]
 8006798:	4618      	mov	r0, r3
 800679a:	f7ff ff0b 	bl	80065b4 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800679e:	e00c      	b.n	80067ba <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80067a0:	2000      	movs	r0, #0
 80067a2:	f7ff ff07 	bl	80065b4 <SPIx_WriteRead>
 80067a6:	4603      	mov	r3, r0
 80067a8:	461a      	mov	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 80067ae:	883b      	ldrh	r3, [r7, #0]
 80067b0:	3b01      	subs	r3, #1
 80067b2:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	3301      	adds	r3, #1
 80067b8:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 80067ba:	883b      	ldrh	r3, [r7, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1ef      	bne.n	80067a0 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80067c0:	2201      	movs	r2, #1
 80067c2:	2108      	movs	r1, #8
 80067c4:	4803      	ldr	r0, [pc, #12]	; (80067d4 <GYRO_IO_Read+0x70>)
 80067c6:	f7fb fd35 	bl	8002234 <HAL_GPIO_WritePin>
}  
 80067ca:	bf00      	nop
 80067cc:	3708      	adds	r7, #8
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
 80067d2:	bf00      	nop
 80067d4:	48001000 	.word	0x48001000

080067d8 <COMPASSACCELERO_IO_Init>:
/**
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b088      	sub	sp, #32
 80067dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 80067de:	4b21      	ldr	r3, [pc, #132]	; (8006864 <COMPASSACCELERO_IO_Init+0x8c>)
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	4a20      	ldr	r2, [pc, #128]	; (8006864 <COMPASSACCELERO_IO_Init+0x8c>)
 80067e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80067e8:	6153      	str	r3, [r2, #20]
 80067ea:	4b1e      	ldr	r3, [pc, #120]	; (8006864 <COMPASSACCELERO_IO_Init+0x8c>)
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067f2:	60bb      	str	r3, [r7, #8]
 80067f4:	68bb      	ldr	r3, [r7, #8]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80067f6:	4b1b      	ldr	r3, [pc, #108]	; (8006864 <COMPASSACCELERO_IO_Init+0x8c>)
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	4a1a      	ldr	r2, [pc, #104]	; (8006864 <COMPASSACCELERO_IO_Init+0x8c>)
 80067fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006800:	6153      	str	r3, [r2, #20]
 8006802:	4b18      	ldr	r3, [pc, #96]	; (8006864 <COMPASSACCELERO_IO_Init+0x8c>)
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800680a:	607b      	str	r3, [r7, #4]
 800680c:	687b      	ldr	r3, [r7, #4]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 800680e:	2304      	movs	r3, #4
 8006810:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8006812:	2300      	movs	r3, #0
 8006814:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8006816:	2300      	movs	r3, #0
 8006818:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800681a:	2303      	movs	r3, #3
 800681c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 800681e:	f107 030c 	add.w	r3, r7, #12
 8006822:	4619      	mov	r1, r3
 8006824:	4810      	ldr	r0, [pc, #64]	; (8006868 <COMPASSACCELERO_IO_Init+0x90>)
 8006826:	f7fb faaf 	bl	8001d88 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x0F, 0x00);
 800682a:	2200      	movs	r2, #0
 800682c:	210f      	movs	r1, #15
 800682e:	2008      	movs	r0, #8
 8006830:	f7fb fa73 	bl	8001d1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 8006834:	2008      	movs	r0, #8
 8006836:	f7fb fa8c 	bl	8001d52 <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 800683a:	2330      	movs	r3, #48	; 0x30
 800683c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800683e:	2300      	movs	r3, #0
 8006840:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006842:	2303      	movs	r3, #3
 8006844:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8006846:	2300      	movs	r3, #0
 8006848:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 800684a:	f107 030c 	add.w	r3, r7, #12
 800684e:	4619      	mov	r1, r3
 8006850:	4805      	ldr	r0, [pc, #20]	; (8006868 <COMPASSACCELERO_IO_Init+0x90>)
 8006852:	f7fb fa99 	bl	8001d88 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8006856:	f7ff fde7 	bl	8006428 <I2Cx_Init>
}
 800685a:	bf00      	nop
 800685c:	3720      	adds	r7, #32
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	40021000 	.word	0x40021000
 8006868:	48001000 	.word	0x48001000

0800686c <COMPASSACCELERO_IO_ITConfig>:
/**
  * @brief  Configures COMPASS / ACCELERO click IT
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b086      	sub	sp, #24
 8006870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8006872:	4b13      	ldr	r3, [pc, #76]	; (80068c0 <COMPASSACCELERO_IO_ITConfig+0x54>)
 8006874:	695b      	ldr	r3, [r3, #20]
 8006876:	4a12      	ldr	r2, [pc, #72]	; (80068c0 <COMPASSACCELERO_IO_ITConfig+0x54>)
 8006878:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800687c:	6153      	str	r3, [r2, #20]
 800687e:	4b10      	ldr	r3, [pc, #64]	; (80068c0 <COMPASSACCELERO_IO_ITConfig+0x54>)
 8006880:	695b      	ldr	r3, [r3, #20]
 8006882:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006886:	603b      	str	r3, [r7, #0]
 8006888:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 800688a:	2330      	movs	r3, #48	; 0x30
 800688c:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800688e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8006892:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006894:	2303      	movs	r3, #3
 8006896:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8006898:	2300      	movs	r3, #0
 800689a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 800689c:	1d3b      	adds	r3, r7, #4
 800689e:	4619      	mov	r1, r3
 80068a0:	4808      	ldr	r0, [pc, #32]	; (80068c4 <COMPASSACCELERO_IO_ITConfig+0x58>)
 80068a2:	f7fb fa71 	bl	8001d88 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x0F, 0x00);
 80068a6:	2200      	movs	r2, #0
 80068a8:	210f      	movs	r1, #15
 80068aa:	200a      	movs	r0, #10
 80068ac:	f7fb fa35 	bl	8001d1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 80068b0:	200a      	movs	r0, #10
 80068b2:	f7fb fa4e 	bl	8001d52 <HAL_NVIC_EnableIRQ>
  
}
 80068b6:	bf00      	nop
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	40021000 	.word	0x40021000
 80068c4:	48001000 	.word	0x48001000

080068c8 <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	4603      	mov	r3, r0
 80068d0:	80fb      	strh	r3, [r7, #6]
 80068d2:	460b      	mov	r3, r1
 80068d4:	717b      	strb	r3, [r7, #5]
 80068d6:	4613      	mov	r3, r2
 80068d8:	713b      	strb	r3, [r7, #4]
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
 80068da:	793a      	ldrb	r2, [r7, #4]
 80068dc:	7979      	ldrb	r1, [r7, #5]
 80068de:	88fb      	ldrh	r3, [r7, #6]
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff fdcb 	bl	800647c <I2Cx_WriteData>
}
 80068e6:	bf00      	nop
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 80068ee:	b580      	push	{r7, lr}
 80068f0:	b082      	sub	sp, #8
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	4603      	mov	r3, r0
 80068f6:	460a      	mov	r2, r1
 80068f8:	80fb      	strh	r3, [r7, #6]
 80068fa:	4613      	mov	r3, r2
 80068fc:	717b      	strb	r3, [r7, #5]
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 80068fe:	797a      	ldrb	r2, [r7, #5]
 8006900:	88fb      	ldrh	r3, [r7, #6]
 8006902:	4611      	mov	r1, r2
 8006904:	4618      	mov	r0, r3
 8006906:	f7ff fde1 	bl	80064cc <I2Cx_ReadData>
 800690a:	4603      	mov	r3, r0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <__cvt>:
 8006914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006918:	ec55 4b10 	vmov	r4, r5, d0
 800691c:	2d00      	cmp	r5, #0
 800691e:	460e      	mov	r6, r1
 8006920:	4619      	mov	r1, r3
 8006922:	462b      	mov	r3, r5
 8006924:	bfbb      	ittet	lt
 8006926:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800692a:	461d      	movlt	r5, r3
 800692c:	2300      	movge	r3, #0
 800692e:	232d      	movlt	r3, #45	; 0x2d
 8006930:	700b      	strb	r3, [r1, #0]
 8006932:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006934:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006938:	4691      	mov	r9, r2
 800693a:	f023 0820 	bic.w	r8, r3, #32
 800693e:	bfbc      	itt	lt
 8006940:	4622      	movlt	r2, r4
 8006942:	4614      	movlt	r4, r2
 8006944:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006948:	d005      	beq.n	8006956 <__cvt+0x42>
 800694a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800694e:	d100      	bne.n	8006952 <__cvt+0x3e>
 8006950:	3601      	adds	r6, #1
 8006952:	2102      	movs	r1, #2
 8006954:	e000      	b.n	8006958 <__cvt+0x44>
 8006956:	2103      	movs	r1, #3
 8006958:	ab03      	add	r3, sp, #12
 800695a:	9301      	str	r3, [sp, #4]
 800695c:	ab02      	add	r3, sp, #8
 800695e:	9300      	str	r3, [sp, #0]
 8006960:	ec45 4b10 	vmov	d0, r4, r5
 8006964:	4653      	mov	r3, sl
 8006966:	4632      	mov	r2, r6
 8006968:	f000 fe76 	bl	8007658 <_dtoa_r>
 800696c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006970:	4607      	mov	r7, r0
 8006972:	d102      	bne.n	800697a <__cvt+0x66>
 8006974:	f019 0f01 	tst.w	r9, #1
 8006978:	d022      	beq.n	80069c0 <__cvt+0xac>
 800697a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800697e:	eb07 0906 	add.w	r9, r7, r6
 8006982:	d110      	bne.n	80069a6 <__cvt+0x92>
 8006984:	783b      	ldrb	r3, [r7, #0]
 8006986:	2b30      	cmp	r3, #48	; 0x30
 8006988:	d10a      	bne.n	80069a0 <__cvt+0x8c>
 800698a:	2200      	movs	r2, #0
 800698c:	2300      	movs	r3, #0
 800698e:	4620      	mov	r0, r4
 8006990:	4629      	mov	r1, r5
 8006992:	f7fa f899 	bl	8000ac8 <__aeabi_dcmpeq>
 8006996:	b918      	cbnz	r0, 80069a0 <__cvt+0x8c>
 8006998:	f1c6 0601 	rsb	r6, r6, #1
 800699c:	f8ca 6000 	str.w	r6, [sl]
 80069a0:	f8da 3000 	ldr.w	r3, [sl]
 80069a4:	4499      	add	r9, r3
 80069a6:	2200      	movs	r2, #0
 80069a8:	2300      	movs	r3, #0
 80069aa:	4620      	mov	r0, r4
 80069ac:	4629      	mov	r1, r5
 80069ae:	f7fa f88b 	bl	8000ac8 <__aeabi_dcmpeq>
 80069b2:	b108      	cbz	r0, 80069b8 <__cvt+0xa4>
 80069b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80069b8:	2230      	movs	r2, #48	; 0x30
 80069ba:	9b03      	ldr	r3, [sp, #12]
 80069bc:	454b      	cmp	r3, r9
 80069be:	d307      	bcc.n	80069d0 <__cvt+0xbc>
 80069c0:	9b03      	ldr	r3, [sp, #12]
 80069c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069c4:	1bdb      	subs	r3, r3, r7
 80069c6:	4638      	mov	r0, r7
 80069c8:	6013      	str	r3, [r2, #0]
 80069ca:	b004      	add	sp, #16
 80069cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d0:	1c59      	adds	r1, r3, #1
 80069d2:	9103      	str	r1, [sp, #12]
 80069d4:	701a      	strb	r2, [r3, #0]
 80069d6:	e7f0      	b.n	80069ba <__cvt+0xa6>

080069d8 <__exponent>:
 80069d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069da:	4603      	mov	r3, r0
 80069dc:	2900      	cmp	r1, #0
 80069de:	bfb8      	it	lt
 80069e0:	4249      	neglt	r1, r1
 80069e2:	f803 2b02 	strb.w	r2, [r3], #2
 80069e6:	bfb4      	ite	lt
 80069e8:	222d      	movlt	r2, #45	; 0x2d
 80069ea:	222b      	movge	r2, #43	; 0x2b
 80069ec:	2909      	cmp	r1, #9
 80069ee:	7042      	strb	r2, [r0, #1]
 80069f0:	dd2a      	ble.n	8006a48 <__exponent+0x70>
 80069f2:	f10d 0207 	add.w	r2, sp, #7
 80069f6:	4617      	mov	r7, r2
 80069f8:	260a      	movs	r6, #10
 80069fa:	4694      	mov	ip, r2
 80069fc:	fb91 f5f6 	sdiv	r5, r1, r6
 8006a00:	fb06 1415 	mls	r4, r6, r5, r1
 8006a04:	3430      	adds	r4, #48	; 0x30
 8006a06:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	2c63      	cmp	r4, #99	; 0x63
 8006a0e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006a12:	4629      	mov	r1, r5
 8006a14:	dcf1      	bgt.n	80069fa <__exponent+0x22>
 8006a16:	3130      	adds	r1, #48	; 0x30
 8006a18:	f1ac 0402 	sub.w	r4, ip, #2
 8006a1c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006a20:	1c41      	adds	r1, r0, #1
 8006a22:	4622      	mov	r2, r4
 8006a24:	42ba      	cmp	r2, r7
 8006a26:	d30a      	bcc.n	8006a3e <__exponent+0x66>
 8006a28:	f10d 0209 	add.w	r2, sp, #9
 8006a2c:	eba2 020c 	sub.w	r2, r2, ip
 8006a30:	42bc      	cmp	r4, r7
 8006a32:	bf88      	it	hi
 8006a34:	2200      	movhi	r2, #0
 8006a36:	4413      	add	r3, r2
 8006a38:	1a18      	subs	r0, r3, r0
 8006a3a:	b003      	add	sp, #12
 8006a3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a3e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006a42:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006a46:	e7ed      	b.n	8006a24 <__exponent+0x4c>
 8006a48:	2330      	movs	r3, #48	; 0x30
 8006a4a:	3130      	adds	r1, #48	; 0x30
 8006a4c:	7083      	strb	r3, [r0, #2]
 8006a4e:	70c1      	strb	r1, [r0, #3]
 8006a50:	1d03      	adds	r3, r0, #4
 8006a52:	e7f1      	b.n	8006a38 <__exponent+0x60>

08006a54 <_printf_float>:
 8006a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a58:	ed2d 8b02 	vpush	{d8}
 8006a5c:	b08d      	sub	sp, #52	; 0x34
 8006a5e:	460c      	mov	r4, r1
 8006a60:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006a64:	4616      	mov	r6, r2
 8006a66:	461f      	mov	r7, r3
 8006a68:	4605      	mov	r5, r0
 8006a6a:	f000 fce7 	bl	800743c <_localeconv_r>
 8006a6e:	f8d0 a000 	ldr.w	sl, [r0]
 8006a72:	4650      	mov	r0, sl
 8006a74:	f7f9 fbfc 	bl	8000270 <strlen>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	930a      	str	r3, [sp, #40]	; 0x28
 8006a7c:	6823      	ldr	r3, [r4, #0]
 8006a7e:	9305      	str	r3, [sp, #20]
 8006a80:	f8d8 3000 	ldr.w	r3, [r8]
 8006a84:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a88:	3307      	adds	r3, #7
 8006a8a:	f023 0307 	bic.w	r3, r3, #7
 8006a8e:	f103 0208 	add.w	r2, r3, #8
 8006a92:	f8c8 2000 	str.w	r2, [r8]
 8006a96:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a9e:	9307      	str	r3, [sp, #28]
 8006aa0:	f8cd 8018 	str.w	r8, [sp, #24]
 8006aa4:	ee08 0a10 	vmov	s16, r0
 8006aa8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006aac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ab0:	4b9e      	ldr	r3, [pc, #632]	; (8006d2c <_printf_float+0x2d8>)
 8006ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab6:	f7fa f839 	bl	8000b2c <__aeabi_dcmpun>
 8006aba:	bb88      	cbnz	r0, 8006b20 <_printf_float+0xcc>
 8006abc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ac0:	4b9a      	ldr	r3, [pc, #616]	; (8006d2c <_printf_float+0x2d8>)
 8006ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ac6:	f7fa f813 	bl	8000af0 <__aeabi_dcmple>
 8006aca:	bb48      	cbnz	r0, 8006b20 <_printf_float+0xcc>
 8006acc:	2200      	movs	r2, #0
 8006ace:	2300      	movs	r3, #0
 8006ad0:	4640      	mov	r0, r8
 8006ad2:	4649      	mov	r1, r9
 8006ad4:	f7fa f802 	bl	8000adc <__aeabi_dcmplt>
 8006ad8:	b110      	cbz	r0, 8006ae0 <_printf_float+0x8c>
 8006ada:	232d      	movs	r3, #45	; 0x2d
 8006adc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ae0:	4a93      	ldr	r2, [pc, #588]	; (8006d30 <_printf_float+0x2dc>)
 8006ae2:	4b94      	ldr	r3, [pc, #592]	; (8006d34 <_printf_float+0x2e0>)
 8006ae4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006ae8:	bf94      	ite	ls
 8006aea:	4690      	movls	r8, r2
 8006aec:	4698      	movhi	r8, r3
 8006aee:	2303      	movs	r3, #3
 8006af0:	6123      	str	r3, [r4, #16]
 8006af2:	9b05      	ldr	r3, [sp, #20]
 8006af4:	f023 0304 	bic.w	r3, r3, #4
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	f04f 0900 	mov.w	r9, #0
 8006afe:	9700      	str	r7, [sp, #0]
 8006b00:	4633      	mov	r3, r6
 8006b02:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b04:	4621      	mov	r1, r4
 8006b06:	4628      	mov	r0, r5
 8006b08:	f000 f9da 	bl	8006ec0 <_printf_common>
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	f040 8090 	bne.w	8006c32 <_printf_float+0x1de>
 8006b12:	f04f 30ff 	mov.w	r0, #4294967295
 8006b16:	b00d      	add	sp, #52	; 0x34
 8006b18:	ecbd 8b02 	vpop	{d8}
 8006b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b20:	4642      	mov	r2, r8
 8006b22:	464b      	mov	r3, r9
 8006b24:	4640      	mov	r0, r8
 8006b26:	4649      	mov	r1, r9
 8006b28:	f7fa f800 	bl	8000b2c <__aeabi_dcmpun>
 8006b2c:	b140      	cbz	r0, 8006b40 <_printf_float+0xec>
 8006b2e:	464b      	mov	r3, r9
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	bfbc      	itt	lt
 8006b34:	232d      	movlt	r3, #45	; 0x2d
 8006b36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b3a:	4a7f      	ldr	r2, [pc, #508]	; (8006d38 <_printf_float+0x2e4>)
 8006b3c:	4b7f      	ldr	r3, [pc, #508]	; (8006d3c <_printf_float+0x2e8>)
 8006b3e:	e7d1      	b.n	8006ae4 <_printf_float+0x90>
 8006b40:	6863      	ldr	r3, [r4, #4]
 8006b42:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006b46:	9206      	str	r2, [sp, #24]
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	d13f      	bne.n	8006bcc <_printf_float+0x178>
 8006b4c:	2306      	movs	r3, #6
 8006b4e:	6063      	str	r3, [r4, #4]
 8006b50:	9b05      	ldr	r3, [sp, #20]
 8006b52:	6861      	ldr	r1, [r4, #4]
 8006b54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b58:	2300      	movs	r3, #0
 8006b5a:	9303      	str	r3, [sp, #12]
 8006b5c:	ab0a      	add	r3, sp, #40	; 0x28
 8006b5e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006b62:	ab09      	add	r3, sp, #36	; 0x24
 8006b64:	ec49 8b10 	vmov	d0, r8, r9
 8006b68:	9300      	str	r3, [sp, #0]
 8006b6a:	6022      	str	r2, [r4, #0]
 8006b6c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b70:	4628      	mov	r0, r5
 8006b72:	f7ff fecf 	bl	8006914 <__cvt>
 8006b76:	9b06      	ldr	r3, [sp, #24]
 8006b78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b7a:	2b47      	cmp	r3, #71	; 0x47
 8006b7c:	4680      	mov	r8, r0
 8006b7e:	d108      	bne.n	8006b92 <_printf_float+0x13e>
 8006b80:	1cc8      	adds	r0, r1, #3
 8006b82:	db02      	blt.n	8006b8a <_printf_float+0x136>
 8006b84:	6863      	ldr	r3, [r4, #4]
 8006b86:	4299      	cmp	r1, r3
 8006b88:	dd41      	ble.n	8006c0e <_printf_float+0x1ba>
 8006b8a:	f1ab 0302 	sub.w	r3, fp, #2
 8006b8e:	fa5f fb83 	uxtb.w	fp, r3
 8006b92:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b96:	d820      	bhi.n	8006bda <_printf_float+0x186>
 8006b98:	3901      	subs	r1, #1
 8006b9a:	465a      	mov	r2, fp
 8006b9c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ba0:	9109      	str	r1, [sp, #36]	; 0x24
 8006ba2:	f7ff ff19 	bl	80069d8 <__exponent>
 8006ba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ba8:	1813      	adds	r3, r2, r0
 8006baa:	2a01      	cmp	r2, #1
 8006bac:	4681      	mov	r9, r0
 8006bae:	6123      	str	r3, [r4, #16]
 8006bb0:	dc02      	bgt.n	8006bb8 <_printf_float+0x164>
 8006bb2:	6822      	ldr	r2, [r4, #0]
 8006bb4:	07d2      	lsls	r2, r2, #31
 8006bb6:	d501      	bpl.n	8006bbc <_printf_float+0x168>
 8006bb8:	3301      	adds	r3, #1
 8006bba:	6123      	str	r3, [r4, #16]
 8006bbc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d09c      	beq.n	8006afe <_printf_float+0xaa>
 8006bc4:	232d      	movs	r3, #45	; 0x2d
 8006bc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bca:	e798      	b.n	8006afe <_printf_float+0xaa>
 8006bcc:	9a06      	ldr	r2, [sp, #24]
 8006bce:	2a47      	cmp	r2, #71	; 0x47
 8006bd0:	d1be      	bne.n	8006b50 <_printf_float+0xfc>
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1bc      	bne.n	8006b50 <_printf_float+0xfc>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e7b9      	b.n	8006b4e <_printf_float+0xfa>
 8006bda:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006bde:	d118      	bne.n	8006c12 <_printf_float+0x1be>
 8006be0:	2900      	cmp	r1, #0
 8006be2:	6863      	ldr	r3, [r4, #4]
 8006be4:	dd0b      	ble.n	8006bfe <_printf_float+0x1aa>
 8006be6:	6121      	str	r1, [r4, #16]
 8006be8:	b913      	cbnz	r3, 8006bf0 <_printf_float+0x19c>
 8006bea:	6822      	ldr	r2, [r4, #0]
 8006bec:	07d0      	lsls	r0, r2, #31
 8006bee:	d502      	bpl.n	8006bf6 <_printf_float+0x1a2>
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	440b      	add	r3, r1
 8006bf4:	6123      	str	r3, [r4, #16]
 8006bf6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006bf8:	f04f 0900 	mov.w	r9, #0
 8006bfc:	e7de      	b.n	8006bbc <_printf_float+0x168>
 8006bfe:	b913      	cbnz	r3, 8006c06 <_printf_float+0x1b2>
 8006c00:	6822      	ldr	r2, [r4, #0]
 8006c02:	07d2      	lsls	r2, r2, #31
 8006c04:	d501      	bpl.n	8006c0a <_printf_float+0x1b6>
 8006c06:	3302      	adds	r3, #2
 8006c08:	e7f4      	b.n	8006bf4 <_printf_float+0x1a0>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e7f2      	b.n	8006bf4 <_printf_float+0x1a0>
 8006c0e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006c12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c14:	4299      	cmp	r1, r3
 8006c16:	db05      	blt.n	8006c24 <_printf_float+0x1d0>
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	6121      	str	r1, [r4, #16]
 8006c1c:	07d8      	lsls	r0, r3, #31
 8006c1e:	d5ea      	bpl.n	8006bf6 <_printf_float+0x1a2>
 8006c20:	1c4b      	adds	r3, r1, #1
 8006c22:	e7e7      	b.n	8006bf4 <_printf_float+0x1a0>
 8006c24:	2900      	cmp	r1, #0
 8006c26:	bfd4      	ite	le
 8006c28:	f1c1 0202 	rsble	r2, r1, #2
 8006c2c:	2201      	movgt	r2, #1
 8006c2e:	4413      	add	r3, r2
 8006c30:	e7e0      	b.n	8006bf4 <_printf_float+0x1a0>
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	055a      	lsls	r2, r3, #21
 8006c36:	d407      	bmi.n	8006c48 <_printf_float+0x1f4>
 8006c38:	6923      	ldr	r3, [r4, #16]
 8006c3a:	4642      	mov	r2, r8
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	4628      	mov	r0, r5
 8006c40:	47b8      	blx	r7
 8006c42:	3001      	adds	r0, #1
 8006c44:	d12c      	bne.n	8006ca0 <_printf_float+0x24c>
 8006c46:	e764      	b.n	8006b12 <_printf_float+0xbe>
 8006c48:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c4c:	f240 80e0 	bls.w	8006e10 <_printf_float+0x3bc>
 8006c50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c54:	2200      	movs	r2, #0
 8006c56:	2300      	movs	r3, #0
 8006c58:	f7f9 ff36 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	d034      	beq.n	8006cca <_printf_float+0x276>
 8006c60:	4a37      	ldr	r2, [pc, #220]	; (8006d40 <_printf_float+0x2ec>)
 8006c62:	2301      	movs	r3, #1
 8006c64:	4631      	mov	r1, r6
 8006c66:	4628      	mov	r0, r5
 8006c68:	47b8      	blx	r7
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	f43f af51 	beq.w	8006b12 <_printf_float+0xbe>
 8006c70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c74:	429a      	cmp	r2, r3
 8006c76:	db02      	blt.n	8006c7e <_printf_float+0x22a>
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	07d8      	lsls	r0, r3, #31
 8006c7c:	d510      	bpl.n	8006ca0 <_printf_float+0x24c>
 8006c7e:	ee18 3a10 	vmov	r3, s16
 8006c82:	4652      	mov	r2, sl
 8006c84:	4631      	mov	r1, r6
 8006c86:	4628      	mov	r0, r5
 8006c88:	47b8      	blx	r7
 8006c8a:	3001      	adds	r0, #1
 8006c8c:	f43f af41 	beq.w	8006b12 <_printf_float+0xbe>
 8006c90:	f04f 0800 	mov.w	r8, #0
 8006c94:	f104 091a 	add.w	r9, r4, #26
 8006c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	4543      	cmp	r3, r8
 8006c9e:	dc09      	bgt.n	8006cb4 <_printf_float+0x260>
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	079b      	lsls	r3, r3, #30
 8006ca4:	f100 8107 	bmi.w	8006eb6 <_printf_float+0x462>
 8006ca8:	68e0      	ldr	r0, [r4, #12]
 8006caa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cac:	4298      	cmp	r0, r3
 8006cae:	bfb8      	it	lt
 8006cb0:	4618      	movlt	r0, r3
 8006cb2:	e730      	b.n	8006b16 <_printf_float+0xc2>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	464a      	mov	r2, r9
 8006cb8:	4631      	mov	r1, r6
 8006cba:	4628      	mov	r0, r5
 8006cbc:	47b8      	blx	r7
 8006cbe:	3001      	adds	r0, #1
 8006cc0:	f43f af27 	beq.w	8006b12 <_printf_float+0xbe>
 8006cc4:	f108 0801 	add.w	r8, r8, #1
 8006cc8:	e7e6      	b.n	8006c98 <_printf_float+0x244>
 8006cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	dc39      	bgt.n	8006d44 <_printf_float+0x2f0>
 8006cd0:	4a1b      	ldr	r2, [pc, #108]	; (8006d40 <_printf_float+0x2ec>)
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	4631      	mov	r1, r6
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	47b8      	blx	r7
 8006cda:	3001      	adds	r0, #1
 8006cdc:	f43f af19 	beq.w	8006b12 <_printf_float+0xbe>
 8006ce0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	d102      	bne.n	8006cee <_printf_float+0x29a>
 8006ce8:	6823      	ldr	r3, [r4, #0]
 8006cea:	07d9      	lsls	r1, r3, #31
 8006cec:	d5d8      	bpl.n	8006ca0 <_printf_float+0x24c>
 8006cee:	ee18 3a10 	vmov	r3, s16
 8006cf2:	4652      	mov	r2, sl
 8006cf4:	4631      	mov	r1, r6
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	47b8      	blx	r7
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	f43f af09 	beq.w	8006b12 <_printf_float+0xbe>
 8006d00:	f04f 0900 	mov.w	r9, #0
 8006d04:	f104 0a1a 	add.w	sl, r4, #26
 8006d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d0a:	425b      	negs	r3, r3
 8006d0c:	454b      	cmp	r3, r9
 8006d0e:	dc01      	bgt.n	8006d14 <_printf_float+0x2c0>
 8006d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d12:	e792      	b.n	8006c3a <_printf_float+0x1e6>
 8006d14:	2301      	movs	r3, #1
 8006d16:	4652      	mov	r2, sl
 8006d18:	4631      	mov	r1, r6
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	47b8      	blx	r7
 8006d1e:	3001      	adds	r0, #1
 8006d20:	f43f aef7 	beq.w	8006b12 <_printf_float+0xbe>
 8006d24:	f109 0901 	add.w	r9, r9, #1
 8006d28:	e7ee      	b.n	8006d08 <_printf_float+0x2b4>
 8006d2a:	bf00      	nop
 8006d2c:	7fefffff 	.word	0x7fefffff
 8006d30:	0800968c 	.word	0x0800968c
 8006d34:	08009690 	.word	0x08009690
 8006d38:	08009694 	.word	0x08009694
 8006d3c:	08009698 	.word	0x08009698
 8006d40:	0800969c 	.word	0x0800969c
 8006d44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	bfa8      	it	ge
 8006d4c:	461a      	movge	r2, r3
 8006d4e:	2a00      	cmp	r2, #0
 8006d50:	4691      	mov	r9, r2
 8006d52:	dc37      	bgt.n	8006dc4 <_printf_float+0x370>
 8006d54:	f04f 0b00 	mov.w	fp, #0
 8006d58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d5c:	f104 021a 	add.w	r2, r4, #26
 8006d60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d62:	9305      	str	r3, [sp, #20]
 8006d64:	eba3 0309 	sub.w	r3, r3, r9
 8006d68:	455b      	cmp	r3, fp
 8006d6a:	dc33      	bgt.n	8006dd4 <_printf_float+0x380>
 8006d6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d70:	429a      	cmp	r2, r3
 8006d72:	db3b      	blt.n	8006dec <_printf_float+0x398>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	07da      	lsls	r2, r3, #31
 8006d78:	d438      	bmi.n	8006dec <_printf_float+0x398>
 8006d7a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006d7e:	eba2 0903 	sub.w	r9, r2, r3
 8006d82:	9b05      	ldr	r3, [sp, #20]
 8006d84:	1ad2      	subs	r2, r2, r3
 8006d86:	4591      	cmp	r9, r2
 8006d88:	bfa8      	it	ge
 8006d8a:	4691      	movge	r9, r2
 8006d8c:	f1b9 0f00 	cmp.w	r9, #0
 8006d90:	dc35      	bgt.n	8006dfe <_printf_float+0x3aa>
 8006d92:	f04f 0800 	mov.w	r8, #0
 8006d96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d9a:	f104 0a1a 	add.w	sl, r4, #26
 8006d9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006da2:	1a9b      	subs	r3, r3, r2
 8006da4:	eba3 0309 	sub.w	r3, r3, r9
 8006da8:	4543      	cmp	r3, r8
 8006daa:	f77f af79 	ble.w	8006ca0 <_printf_float+0x24c>
 8006dae:	2301      	movs	r3, #1
 8006db0:	4652      	mov	r2, sl
 8006db2:	4631      	mov	r1, r6
 8006db4:	4628      	mov	r0, r5
 8006db6:	47b8      	blx	r7
 8006db8:	3001      	adds	r0, #1
 8006dba:	f43f aeaa 	beq.w	8006b12 <_printf_float+0xbe>
 8006dbe:	f108 0801 	add.w	r8, r8, #1
 8006dc2:	e7ec      	b.n	8006d9e <_printf_float+0x34a>
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	4631      	mov	r1, r6
 8006dc8:	4642      	mov	r2, r8
 8006dca:	4628      	mov	r0, r5
 8006dcc:	47b8      	blx	r7
 8006dce:	3001      	adds	r0, #1
 8006dd0:	d1c0      	bne.n	8006d54 <_printf_float+0x300>
 8006dd2:	e69e      	b.n	8006b12 <_printf_float+0xbe>
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	4628      	mov	r0, r5
 8006dda:	9205      	str	r2, [sp, #20]
 8006ddc:	47b8      	blx	r7
 8006dde:	3001      	adds	r0, #1
 8006de0:	f43f ae97 	beq.w	8006b12 <_printf_float+0xbe>
 8006de4:	9a05      	ldr	r2, [sp, #20]
 8006de6:	f10b 0b01 	add.w	fp, fp, #1
 8006dea:	e7b9      	b.n	8006d60 <_printf_float+0x30c>
 8006dec:	ee18 3a10 	vmov	r3, s16
 8006df0:	4652      	mov	r2, sl
 8006df2:	4631      	mov	r1, r6
 8006df4:	4628      	mov	r0, r5
 8006df6:	47b8      	blx	r7
 8006df8:	3001      	adds	r0, #1
 8006dfa:	d1be      	bne.n	8006d7a <_printf_float+0x326>
 8006dfc:	e689      	b.n	8006b12 <_printf_float+0xbe>
 8006dfe:	9a05      	ldr	r2, [sp, #20]
 8006e00:	464b      	mov	r3, r9
 8006e02:	4442      	add	r2, r8
 8006e04:	4631      	mov	r1, r6
 8006e06:	4628      	mov	r0, r5
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d1c1      	bne.n	8006d92 <_printf_float+0x33e>
 8006e0e:	e680      	b.n	8006b12 <_printf_float+0xbe>
 8006e10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e12:	2a01      	cmp	r2, #1
 8006e14:	dc01      	bgt.n	8006e1a <_printf_float+0x3c6>
 8006e16:	07db      	lsls	r3, r3, #31
 8006e18:	d53a      	bpl.n	8006e90 <_printf_float+0x43c>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	4642      	mov	r2, r8
 8006e1e:	4631      	mov	r1, r6
 8006e20:	4628      	mov	r0, r5
 8006e22:	47b8      	blx	r7
 8006e24:	3001      	adds	r0, #1
 8006e26:	f43f ae74 	beq.w	8006b12 <_printf_float+0xbe>
 8006e2a:	ee18 3a10 	vmov	r3, s16
 8006e2e:	4652      	mov	r2, sl
 8006e30:	4631      	mov	r1, r6
 8006e32:	4628      	mov	r0, r5
 8006e34:	47b8      	blx	r7
 8006e36:	3001      	adds	r0, #1
 8006e38:	f43f ae6b 	beq.w	8006b12 <_printf_float+0xbe>
 8006e3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e40:	2200      	movs	r2, #0
 8006e42:	2300      	movs	r3, #0
 8006e44:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006e48:	f7f9 fe3e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e4c:	b9d8      	cbnz	r0, 8006e86 <_printf_float+0x432>
 8006e4e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006e52:	f108 0201 	add.w	r2, r8, #1
 8006e56:	4631      	mov	r1, r6
 8006e58:	4628      	mov	r0, r5
 8006e5a:	47b8      	blx	r7
 8006e5c:	3001      	adds	r0, #1
 8006e5e:	d10e      	bne.n	8006e7e <_printf_float+0x42a>
 8006e60:	e657      	b.n	8006b12 <_printf_float+0xbe>
 8006e62:	2301      	movs	r3, #1
 8006e64:	4652      	mov	r2, sl
 8006e66:	4631      	mov	r1, r6
 8006e68:	4628      	mov	r0, r5
 8006e6a:	47b8      	blx	r7
 8006e6c:	3001      	adds	r0, #1
 8006e6e:	f43f ae50 	beq.w	8006b12 <_printf_float+0xbe>
 8006e72:	f108 0801 	add.w	r8, r8, #1
 8006e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	4543      	cmp	r3, r8
 8006e7c:	dcf1      	bgt.n	8006e62 <_printf_float+0x40e>
 8006e7e:	464b      	mov	r3, r9
 8006e80:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e84:	e6da      	b.n	8006c3c <_printf_float+0x1e8>
 8006e86:	f04f 0800 	mov.w	r8, #0
 8006e8a:	f104 0a1a 	add.w	sl, r4, #26
 8006e8e:	e7f2      	b.n	8006e76 <_printf_float+0x422>
 8006e90:	2301      	movs	r3, #1
 8006e92:	4642      	mov	r2, r8
 8006e94:	e7df      	b.n	8006e56 <_printf_float+0x402>
 8006e96:	2301      	movs	r3, #1
 8006e98:	464a      	mov	r2, r9
 8006e9a:	4631      	mov	r1, r6
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	47b8      	blx	r7
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	f43f ae36 	beq.w	8006b12 <_printf_float+0xbe>
 8006ea6:	f108 0801 	add.w	r8, r8, #1
 8006eaa:	68e3      	ldr	r3, [r4, #12]
 8006eac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006eae:	1a5b      	subs	r3, r3, r1
 8006eb0:	4543      	cmp	r3, r8
 8006eb2:	dcf0      	bgt.n	8006e96 <_printf_float+0x442>
 8006eb4:	e6f8      	b.n	8006ca8 <_printf_float+0x254>
 8006eb6:	f04f 0800 	mov.w	r8, #0
 8006eba:	f104 0919 	add.w	r9, r4, #25
 8006ebe:	e7f4      	b.n	8006eaa <_printf_float+0x456>

08006ec0 <_printf_common>:
 8006ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec4:	4616      	mov	r6, r2
 8006ec6:	4699      	mov	r9, r3
 8006ec8:	688a      	ldr	r2, [r1, #8]
 8006eca:	690b      	ldr	r3, [r1, #16]
 8006ecc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	bfb8      	it	lt
 8006ed4:	4613      	movlt	r3, r2
 8006ed6:	6033      	str	r3, [r6, #0]
 8006ed8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006edc:	4607      	mov	r7, r0
 8006ede:	460c      	mov	r4, r1
 8006ee0:	b10a      	cbz	r2, 8006ee6 <_printf_common+0x26>
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	6033      	str	r3, [r6, #0]
 8006ee6:	6823      	ldr	r3, [r4, #0]
 8006ee8:	0699      	lsls	r1, r3, #26
 8006eea:	bf42      	ittt	mi
 8006eec:	6833      	ldrmi	r3, [r6, #0]
 8006eee:	3302      	addmi	r3, #2
 8006ef0:	6033      	strmi	r3, [r6, #0]
 8006ef2:	6825      	ldr	r5, [r4, #0]
 8006ef4:	f015 0506 	ands.w	r5, r5, #6
 8006ef8:	d106      	bne.n	8006f08 <_printf_common+0x48>
 8006efa:	f104 0a19 	add.w	sl, r4, #25
 8006efe:	68e3      	ldr	r3, [r4, #12]
 8006f00:	6832      	ldr	r2, [r6, #0]
 8006f02:	1a9b      	subs	r3, r3, r2
 8006f04:	42ab      	cmp	r3, r5
 8006f06:	dc26      	bgt.n	8006f56 <_printf_common+0x96>
 8006f08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f0c:	1e13      	subs	r3, r2, #0
 8006f0e:	6822      	ldr	r2, [r4, #0]
 8006f10:	bf18      	it	ne
 8006f12:	2301      	movne	r3, #1
 8006f14:	0692      	lsls	r2, r2, #26
 8006f16:	d42b      	bmi.n	8006f70 <_printf_common+0xb0>
 8006f18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f1c:	4649      	mov	r1, r9
 8006f1e:	4638      	mov	r0, r7
 8006f20:	47c0      	blx	r8
 8006f22:	3001      	adds	r0, #1
 8006f24:	d01e      	beq.n	8006f64 <_printf_common+0xa4>
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	6922      	ldr	r2, [r4, #16]
 8006f2a:	f003 0306 	and.w	r3, r3, #6
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	bf02      	ittt	eq
 8006f32:	68e5      	ldreq	r5, [r4, #12]
 8006f34:	6833      	ldreq	r3, [r6, #0]
 8006f36:	1aed      	subeq	r5, r5, r3
 8006f38:	68a3      	ldr	r3, [r4, #8]
 8006f3a:	bf0c      	ite	eq
 8006f3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f40:	2500      	movne	r5, #0
 8006f42:	4293      	cmp	r3, r2
 8006f44:	bfc4      	itt	gt
 8006f46:	1a9b      	subgt	r3, r3, r2
 8006f48:	18ed      	addgt	r5, r5, r3
 8006f4a:	2600      	movs	r6, #0
 8006f4c:	341a      	adds	r4, #26
 8006f4e:	42b5      	cmp	r5, r6
 8006f50:	d11a      	bne.n	8006f88 <_printf_common+0xc8>
 8006f52:	2000      	movs	r0, #0
 8006f54:	e008      	b.n	8006f68 <_printf_common+0xa8>
 8006f56:	2301      	movs	r3, #1
 8006f58:	4652      	mov	r2, sl
 8006f5a:	4649      	mov	r1, r9
 8006f5c:	4638      	mov	r0, r7
 8006f5e:	47c0      	blx	r8
 8006f60:	3001      	adds	r0, #1
 8006f62:	d103      	bne.n	8006f6c <_printf_common+0xac>
 8006f64:	f04f 30ff 	mov.w	r0, #4294967295
 8006f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f6c:	3501      	adds	r5, #1
 8006f6e:	e7c6      	b.n	8006efe <_printf_common+0x3e>
 8006f70:	18e1      	adds	r1, r4, r3
 8006f72:	1c5a      	adds	r2, r3, #1
 8006f74:	2030      	movs	r0, #48	; 0x30
 8006f76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f7a:	4422      	add	r2, r4
 8006f7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f84:	3302      	adds	r3, #2
 8006f86:	e7c7      	b.n	8006f18 <_printf_common+0x58>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	4622      	mov	r2, r4
 8006f8c:	4649      	mov	r1, r9
 8006f8e:	4638      	mov	r0, r7
 8006f90:	47c0      	blx	r8
 8006f92:	3001      	adds	r0, #1
 8006f94:	d0e6      	beq.n	8006f64 <_printf_common+0xa4>
 8006f96:	3601      	adds	r6, #1
 8006f98:	e7d9      	b.n	8006f4e <_printf_common+0x8e>
	...

08006f9c <_printf_i>:
 8006f9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa0:	7e0f      	ldrb	r7, [r1, #24]
 8006fa2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006fa4:	2f78      	cmp	r7, #120	; 0x78
 8006fa6:	4691      	mov	r9, r2
 8006fa8:	4680      	mov	r8, r0
 8006faa:	460c      	mov	r4, r1
 8006fac:	469a      	mov	sl, r3
 8006fae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006fb2:	d807      	bhi.n	8006fc4 <_printf_i+0x28>
 8006fb4:	2f62      	cmp	r7, #98	; 0x62
 8006fb6:	d80a      	bhi.n	8006fce <_printf_i+0x32>
 8006fb8:	2f00      	cmp	r7, #0
 8006fba:	f000 80d4 	beq.w	8007166 <_printf_i+0x1ca>
 8006fbe:	2f58      	cmp	r7, #88	; 0x58
 8006fc0:	f000 80c0 	beq.w	8007144 <_printf_i+0x1a8>
 8006fc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fc8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006fcc:	e03a      	b.n	8007044 <_printf_i+0xa8>
 8006fce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006fd2:	2b15      	cmp	r3, #21
 8006fd4:	d8f6      	bhi.n	8006fc4 <_printf_i+0x28>
 8006fd6:	a101      	add	r1, pc, #4	; (adr r1, 8006fdc <_printf_i+0x40>)
 8006fd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fdc:	08007035 	.word	0x08007035
 8006fe0:	08007049 	.word	0x08007049
 8006fe4:	08006fc5 	.word	0x08006fc5
 8006fe8:	08006fc5 	.word	0x08006fc5
 8006fec:	08006fc5 	.word	0x08006fc5
 8006ff0:	08006fc5 	.word	0x08006fc5
 8006ff4:	08007049 	.word	0x08007049
 8006ff8:	08006fc5 	.word	0x08006fc5
 8006ffc:	08006fc5 	.word	0x08006fc5
 8007000:	08006fc5 	.word	0x08006fc5
 8007004:	08006fc5 	.word	0x08006fc5
 8007008:	0800714d 	.word	0x0800714d
 800700c:	08007075 	.word	0x08007075
 8007010:	08007107 	.word	0x08007107
 8007014:	08006fc5 	.word	0x08006fc5
 8007018:	08006fc5 	.word	0x08006fc5
 800701c:	0800716f 	.word	0x0800716f
 8007020:	08006fc5 	.word	0x08006fc5
 8007024:	08007075 	.word	0x08007075
 8007028:	08006fc5 	.word	0x08006fc5
 800702c:	08006fc5 	.word	0x08006fc5
 8007030:	0800710f 	.word	0x0800710f
 8007034:	682b      	ldr	r3, [r5, #0]
 8007036:	1d1a      	adds	r2, r3, #4
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	602a      	str	r2, [r5, #0]
 800703c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007040:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007044:	2301      	movs	r3, #1
 8007046:	e09f      	b.n	8007188 <_printf_i+0x1ec>
 8007048:	6820      	ldr	r0, [r4, #0]
 800704a:	682b      	ldr	r3, [r5, #0]
 800704c:	0607      	lsls	r7, r0, #24
 800704e:	f103 0104 	add.w	r1, r3, #4
 8007052:	6029      	str	r1, [r5, #0]
 8007054:	d501      	bpl.n	800705a <_printf_i+0xbe>
 8007056:	681e      	ldr	r6, [r3, #0]
 8007058:	e003      	b.n	8007062 <_printf_i+0xc6>
 800705a:	0646      	lsls	r6, r0, #25
 800705c:	d5fb      	bpl.n	8007056 <_printf_i+0xba>
 800705e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007062:	2e00      	cmp	r6, #0
 8007064:	da03      	bge.n	800706e <_printf_i+0xd2>
 8007066:	232d      	movs	r3, #45	; 0x2d
 8007068:	4276      	negs	r6, r6
 800706a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800706e:	485a      	ldr	r0, [pc, #360]	; (80071d8 <_printf_i+0x23c>)
 8007070:	230a      	movs	r3, #10
 8007072:	e012      	b.n	800709a <_printf_i+0xfe>
 8007074:	682b      	ldr	r3, [r5, #0]
 8007076:	6820      	ldr	r0, [r4, #0]
 8007078:	1d19      	adds	r1, r3, #4
 800707a:	6029      	str	r1, [r5, #0]
 800707c:	0605      	lsls	r5, r0, #24
 800707e:	d501      	bpl.n	8007084 <_printf_i+0xe8>
 8007080:	681e      	ldr	r6, [r3, #0]
 8007082:	e002      	b.n	800708a <_printf_i+0xee>
 8007084:	0641      	lsls	r1, r0, #25
 8007086:	d5fb      	bpl.n	8007080 <_printf_i+0xe4>
 8007088:	881e      	ldrh	r6, [r3, #0]
 800708a:	4853      	ldr	r0, [pc, #332]	; (80071d8 <_printf_i+0x23c>)
 800708c:	2f6f      	cmp	r7, #111	; 0x6f
 800708e:	bf0c      	ite	eq
 8007090:	2308      	moveq	r3, #8
 8007092:	230a      	movne	r3, #10
 8007094:	2100      	movs	r1, #0
 8007096:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800709a:	6865      	ldr	r5, [r4, #4]
 800709c:	60a5      	str	r5, [r4, #8]
 800709e:	2d00      	cmp	r5, #0
 80070a0:	bfa2      	ittt	ge
 80070a2:	6821      	ldrge	r1, [r4, #0]
 80070a4:	f021 0104 	bicge.w	r1, r1, #4
 80070a8:	6021      	strge	r1, [r4, #0]
 80070aa:	b90e      	cbnz	r6, 80070b0 <_printf_i+0x114>
 80070ac:	2d00      	cmp	r5, #0
 80070ae:	d04b      	beq.n	8007148 <_printf_i+0x1ac>
 80070b0:	4615      	mov	r5, r2
 80070b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80070b6:	fb03 6711 	mls	r7, r3, r1, r6
 80070ba:	5dc7      	ldrb	r7, [r0, r7]
 80070bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80070c0:	4637      	mov	r7, r6
 80070c2:	42bb      	cmp	r3, r7
 80070c4:	460e      	mov	r6, r1
 80070c6:	d9f4      	bls.n	80070b2 <_printf_i+0x116>
 80070c8:	2b08      	cmp	r3, #8
 80070ca:	d10b      	bne.n	80070e4 <_printf_i+0x148>
 80070cc:	6823      	ldr	r3, [r4, #0]
 80070ce:	07de      	lsls	r6, r3, #31
 80070d0:	d508      	bpl.n	80070e4 <_printf_i+0x148>
 80070d2:	6923      	ldr	r3, [r4, #16]
 80070d4:	6861      	ldr	r1, [r4, #4]
 80070d6:	4299      	cmp	r1, r3
 80070d8:	bfde      	ittt	le
 80070da:	2330      	movle	r3, #48	; 0x30
 80070dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80070e4:	1b52      	subs	r2, r2, r5
 80070e6:	6122      	str	r2, [r4, #16]
 80070e8:	f8cd a000 	str.w	sl, [sp]
 80070ec:	464b      	mov	r3, r9
 80070ee:	aa03      	add	r2, sp, #12
 80070f0:	4621      	mov	r1, r4
 80070f2:	4640      	mov	r0, r8
 80070f4:	f7ff fee4 	bl	8006ec0 <_printf_common>
 80070f8:	3001      	adds	r0, #1
 80070fa:	d14a      	bne.n	8007192 <_printf_i+0x1f6>
 80070fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007100:	b004      	add	sp, #16
 8007102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007106:	6823      	ldr	r3, [r4, #0]
 8007108:	f043 0320 	orr.w	r3, r3, #32
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	4833      	ldr	r0, [pc, #204]	; (80071dc <_printf_i+0x240>)
 8007110:	2778      	movs	r7, #120	; 0x78
 8007112:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007116:	6823      	ldr	r3, [r4, #0]
 8007118:	6829      	ldr	r1, [r5, #0]
 800711a:	061f      	lsls	r7, r3, #24
 800711c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007120:	d402      	bmi.n	8007128 <_printf_i+0x18c>
 8007122:	065f      	lsls	r7, r3, #25
 8007124:	bf48      	it	mi
 8007126:	b2b6      	uxthmi	r6, r6
 8007128:	07df      	lsls	r7, r3, #31
 800712a:	bf48      	it	mi
 800712c:	f043 0320 	orrmi.w	r3, r3, #32
 8007130:	6029      	str	r1, [r5, #0]
 8007132:	bf48      	it	mi
 8007134:	6023      	strmi	r3, [r4, #0]
 8007136:	b91e      	cbnz	r6, 8007140 <_printf_i+0x1a4>
 8007138:	6823      	ldr	r3, [r4, #0]
 800713a:	f023 0320 	bic.w	r3, r3, #32
 800713e:	6023      	str	r3, [r4, #0]
 8007140:	2310      	movs	r3, #16
 8007142:	e7a7      	b.n	8007094 <_printf_i+0xf8>
 8007144:	4824      	ldr	r0, [pc, #144]	; (80071d8 <_printf_i+0x23c>)
 8007146:	e7e4      	b.n	8007112 <_printf_i+0x176>
 8007148:	4615      	mov	r5, r2
 800714a:	e7bd      	b.n	80070c8 <_printf_i+0x12c>
 800714c:	682b      	ldr	r3, [r5, #0]
 800714e:	6826      	ldr	r6, [r4, #0]
 8007150:	6961      	ldr	r1, [r4, #20]
 8007152:	1d18      	adds	r0, r3, #4
 8007154:	6028      	str	r0, [r5, #0]
 8007156:	0635      	lsls	r5, r6, #24
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	d501      	bpl.n	8007160 <_printf_i+0x1c4>
 800715c:	6019      	str	r1, [r3, #0]
 800715e:	e002      	b.n	8007166 <_printf_i+0x1ca>
 8007160:	0670      	lsls	r0, r6, #25
 8007162:	d5fb      	bpl.n	800715c <_printf_i+0x1c0>
 8007164:	8019      	strh	r1, [r3, #0]
 8007166:	2300      	movs	r3, #0
 8007168:	6123      	str	r3, [r4, #16]
 800716a:	4615      	mov	r5, r2
 800716c:	e7bc      	b.n	80070e8 <_printf_i+0x14c>
 800716e:	682b      	ldr	r3, [r5, #0]
 8007170:	1d1a      	adds	r2, r3, #4
 8007172:	602a      	str	r2, [r5, #0]
 8007174:	681d      	ldr	r5, [r3, #0]
 8007176:	6862      	ldr	r2, [r4, #4]
 8007178:	2100      	movs	r1, #0
 800717a:	4628      	mov	r0, r5
 800717c:	f7f9 f828 	bl	80001d0 <memchr>
 8007180:	b108      	cbz	r0, 8007186 <_printf_i+0x1ea>
 8007182:	1b40      	subs	r0, r0, r5
 8007184:	6060      	str	r0, [r4, #4]
 8007186:	6863      	ldr	r3, [r4, #4]
 8007188:	6123      	str	r3, [r4, #16]
 800718a:	2300      	movs	r3, #0
 800718c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007190:	e7aa      	b.n	80070e8 <_printf_i+0x14c>
 8007192:	6923      	ldr	r3, [r4, #16]
 8007194:	462a      	mov	r2, r5
 8007196:	4649      	mov	r1, r9
 8007198:	4640      	mov	r0, r8
 800719a:	47d0      	blx	sl
 800719c:	3001      	adds	r0, #1
 800719e:	d0ad      	beq.n	80070fc <_printf_i+0x160>
 80071a0:	6823      	ldr	r3, [r4, #0]
 80071a2:	079b      	lsls	r3, r3, #30
 80071a4:	d413      	bmi.n	80071ce <_printf_i+0x232>
 80071a6:	68e0      	ldr	r0, [r4, #12]
 80071a8:	9b03      	ldr	r3, [sp, #12]
 80071aa:	4298      	cmp	r0, r3
 80071ac:	bfb8      	it	lt
 80071ae:	4618      	movlt	r0, r3
 80071b0:	e7a6      	b.n	8007100 <_printf_i+0x164>
 80071b2:	2301      	movs	r3, #1
 80071b4:	4632      	mov	r2, r6
 80071b6:	4649      	mov	r1, r9
 80071b8:	4640      	mov	r0, r8
 80071ba:	47d0      	blx	sl
 80071bc:	3001      	adds	r0, #1
 80071be:	d09d      	beq.n	80070fc <_printf_i+0x160>
 80071c0:	3501      	adds	r5, #1
 80071c2:	68e3      	ldr	r3, [r4, #12]
 80071c4:	9903      	ldr	r1, [sp, #12]
 80071c6:	1a5b      	subs	r3, r3, r1
 80071c8:	42ab      	cmp	r3, r5
 80071ca:	dcf2      	bgt.n	80071b2 <_printf_i+0x216>
 80071cc:	e7eb      	b.n	80071a6 <_printf_i+0x20a>
 80071ce:	2500      	movs	r5, #0
 80071d0:	f104 0619 	add.w	r6, r4, #25
 80071d4:	e7f5      	b.n	80071c2 <_printf_i+0x226>
 80071d6:	bf00      	nop
 80071d8:	0800969e 	.word	0x0800969e
 80071dc:	080096af 	.word	0x080096af

080071e0 <std>:
 80071e0:	2300      	movs	r3, #0
 80071e2:	b510      	push	{r4, lr}
 80071e4:	4604      	mov	r4, r0
 80071e6:	e9c0 3300 	strd	r3, r3, [r0]
 80071ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071ee:	6083      	str	r3, [r0, #8]
 80071f0:	8181      	strh	r1, [r0, #12]
 80071f2:	6643      	str	r3, [r0, #100]	; 0x64
 80071f4:	81c2      	strh	r2, [r0, #14]
 80071f6:	6183      	str	r3, [r0, #24]
 80071f8:	4619      	mov	r1, r3
 80071fa:	2208      	movs	r2, #8
 80071fc:	305c      	adds	r0, #92	; 0x5c
 80071fe:	f000 f914 	bl	800742a <memset>
 8007202:	4b0d      	ldr	r3, [pc, #52]	; (8007238 <std+0x58>)
 8007204:	6263      	str	r3, [r4, #36]	; 0x24
 8007206:	4b0d      	ldr	r3, [pc, #52]	; (800723c <std+0x5c>)
 8007208:	62a3      	str	r3, [r4, #40]	; 0x28
 800720a:	4b0d      	ldr	r3, [pc, #52]	; (8007240 <std+0x60>)
 800720c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800720e:	4b0d      	ldr	r3, [pc, #52]	; (8007244 <std+0x64>)
 8007210:	6323      	str	r3, [r4, #48]	; 0x30
 8007212:	4b0d      	ldr	r3, [pc, #52]	; (8007248 <std+0x68>)
 8007214:	6224      	str	r4, [r4, #32]
 8007216:	429c      	cmp	r4, r3
 8007218:	d006      	beq.n	8007228 <std+0x48>
 800721a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800721e:	4294      	cmp	r4, r2
 8007220:	d002      	beq.n	8007228 <std+0x48>
 8007222:	33d0      	adds	r3, #208	; 0xd0
 8007224:	429c      	cmp	r4, r3
 8007226:	d105      	bne.n	8007234 <std+0x54>
 8007228:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800722c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007230:	f000 b978 	b.w	8007524 <__retarget_lock_init_recursive>
 8007234:	bd10      	pop	{r4, pc}
 8007236:	bf00      	nop
 8007238:	080073a5 	.word	0x080073a5
 800723c:	080073c7 	.word	0x080073c7
 8007240:	080073ff 	.word	0x080073ff
 8007244:	08007423 	.word	0x08007423
 8007248:	2000077c 	.word	0x2000077c

0800724c <stdio_exit_handler>:
 800724c:	4a02      	ldr	r2, [pc, #8]	; (8007258 <stdio_exit_handler+0xc>)
 800724e:	4903      	ldr	r1, [pc, #12]	; (800725c <stdio_exit_handler+0x10>)
 8007250:	4803      	ldr	r0, [pc, #12]	; (8007260 <stdio_exit_handler+0x14>)
 8007252:	f000 b869 	b.w	8007328 <_fwalk_sglue>
 8007256:	bf00      	nop
 8007258:	20000128 	.word	0x20000128
 800725c:	08008ef1 	.word	0x08008ef1
 8007260:	20000134 	.word	0x20000134

08007264 <cleanup_stdio>:
 8007264:	6841      	ldr	r1, [r0, #4]
 8007266:	4b0c      	ldr	r3, [pc, #48]	; (8007298 <cleanup_stdio+0x34>)
 8007268:	4299      	cmp	r1, r3
 800726a:	b510      	push	{r4, lr}
 800726c:	4604      	mov	r4, r0
 800726e:	d001      	beq.n	8007274 <cleanup_stdio+0x10>
 8007270:	f001 fe3e 	bl	8008ef0 <_fflush_r>
 8007274:	68a1      	ldr	r1, [r4, #8]
 8007276:	4b09      	ldr	r3, [pc, #36]	; (800729c <cleanup_stdio+0x38>)
 8007278:	4299      	cmp	r1, r3
 800727a:	d002      	beq.n	8007282 <cleanup_stdio+0x1e>
 800727c:	4620      	mov	r0, r4
 800727e:	f001 fe37 	bl	8008ef0 <_fflush_r>
 8007282:	68e1      	ldr	r1, [r4, #12]
 8007284:	4b06      	ldr	r3, [pc, #24]	; (80072a0 <cleanup_stdio+0x3c>)
 8007286:	4299      	cmp	r1, r3
 8007288:	d004      	beq.n	8007294 <cleanup_stdio+0x30>
 800728a:	4620      	mov	r0, r4
 800728c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007290:	f001 be2e 	b.w	8008ef0 <_fflush_r>
 8007294:	bd10      	pop	{r4, pc}
 8007296:	bf00      	nop
 8007298:	2000077c 	.word	0x2000077c
 800729c:	200007e4 	.word	0x200007e4
 80072a0:	2000084c 	.word	0x2000084c

080072a4 <global_stdio_init.part.0>:
 80072a4:	b510      	push	{r4, lr}
 80072a6:	4b0b      	ldr	r3, [pc, #44]	; (80072d4 <global_stdio_init.part.0+0x30>)
 80072a8:	4c0b      	ldr	r4, [pc, #44]	; (80072d8 <global_stdio_init.part.0+0x34>)
 80072aa:	4a0c      	ldr	r2, [pc, #48]	; (80072dc <global_stdio_init.part.0+0x38>)
 80072ac:	601a      	str	r2, [r3, #0]
 80072ae:	4620      	mov	r0, r4
 80072b0:	2200      	movs	r2, #0
 80072b2:	2104      	movs	r1, #4
 80072b4:	f7ff ff94 	bl	80071e0 <std>
 80072b8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80072bc:	2201      	movs	r2, #1
 80072be:	2109      	movs	r1, #9
 80072c0:	f7ff ff8e 	bl	80071e0 <std>
 80072c4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80072c8:	2202      	movs	r2, #2
 80072ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072ce:	2112      	movs	r1, #18
 80072d0:	f7ff bf86 	b.w	80071e0 <std>
 80072d4:	200008b4 	.word	0x200008b4
 80072d8:	2000077c 	.word	0x2000077c
 80072dc:	0800724d 	.word	0x0800724d

080072e0 <__sfp_lock_acquire>:
 80072e0:	4801      	ldr	r0, [pc, #4]	; (80072e8 <__sfp_lock_acquire+0x8>)
 80072e2:	f000 b920 	b.w	8007526 <__retarget_lock_acquire_recursive>
 80072e6:	bf00      	nop
 80072e8:	200008bd 	.word	0x200008bd

080072ec <__sfp_lock_release>:
 80072ec:	4801      	ldr	r0, [pc, #4]	; (80072f4 <__sfp_lock_release+0x8>)
 80072ee:	f000 b91b 	b.w	8007528 <__retarget_lock_release_recursive>
 80072f2:	bf00      	nop
 80072f4:	200008bd 	.word	0x200008bd

080072f8 <__sinit>:
 80072f8:	b510      	push	{r4, lr}
 80072fa:	4604      	mov	r4, r0
 80072fc:	f7ff fff0 	bl	80072e0 <__sfp_lock_acquire>
 8007300:	6a23      	ldr	r3, [r4, #32]
 8007302:	b11b      	cbz	r3, 800730c <__sinit+0x14>
 8007304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007308:	f7ff bff0 	b.w	80072ec <__sfp_lock_release>
 800730c:	4b04      	ldr	r3, [pc, #16]	; (8007320 <__sinit+0x28>)
 800730e:	6223      	str	r3, [r4, #32]
 8007310:	4b04      	ldr	r3, [pc, #16]	; (8007324 <__sinit+0x2c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1f5      	bne.n	8007304 <__sinit+0xc>
 8007318:	f7ff ffc4 	bl	80072a4 <global_stdio_init.part.0>
 800731c:	e7f2      	b.n	8007304 <__sinit+0xc>
 800731e:	bf00      	nop
 8007320:	08007265 	.word	0x08007265
 8007324:	200008b4 	.word	0x200008b4

08007328 <_fwalk_sglue>:
 8007328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800732c:	4607      	mov	r7, r0
 800732e:	4688      	mov	r8, r1
 8007330:	4614      	mov	r4, r2
 8007332:	2600      	movs	r6, #0
 8007334:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007338:	f1b9 0901 	subs.w	r9, r9, #1
 800733c:	d505      	bpl.n	800734a <_fwalk_sglue+0x22>
 800733e:	6824      	ldr	r4, [r4, #0]
 8007340:	2c00      	cmp	r4, #0
 8007342:	d1f7      	bne.n	8007334 <_fwalk_sglue+0xc>
 8007344:	4630      	mov	r0, r6
 8007346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800734a:	89ab      	ldrh	r3, [r5, #12]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d907      	bls.n	8007360 <_fwalk_sglue+0x38>
 8007350:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007354:	3301      	adds	r3, #1
 8007356:	d003      	beq.n	8007360 <_fwalk_sglue+0x38>
 8007358:	4629      	mov	r1, r5
 800735a:	4638      	mov	r0, r7
 800735c:	47c0      	blx	r8
 800735e:	4306      	orrs	r6, r0
 8007360:	3568      	adds	r5, #104	; 0x68
 8007362:	e7e9      	b.n	8007338 <_fwalk_sglue+0x10>

08007364 <siprintf>:
 8007364:	b40e      	push	{r1, r2, r3}
 8007366:	b500      	push	{lr}
 8007368:	b09c      	sub	sp, #112	; 0x70
 800736a:	ab1d      	add	r3, sp, #116	; 0x74
 800736c:	9002      	str	r0, [sp, #8]
 800736e:	9006      	str	r0, [sp, #24]
 8007370:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007374:	4809      	ldr	r0, [pc, #36]	; (800739c <siprintf+0x38>)
 8007376:	9107      	str	r1, [sp, #28]
 8007378:	9104      	str	r1, [sp, #16]
 800737a:	4909      	ldr	r1, [pc, #36]	; (80073a0 <siprintf+0x3c>)
 800737c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007380:	9105      	str	r1, [sp, #20]
 8007382:	6800      	ldr	r0, [r0, #0]
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	a902      	add	r1, sp, #8
 8007388:	f001 fc2e 	bl	8008be8 <_svfiprintf_r>
 800738c:	9b02      	ldr	r3, [sp, #8]
 800738e:	2200      	movs	r2, #0
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	b01c      	add	sp, #112	; 0x70
 8007394:	f85d eb04 	ldr.w	lr, [sp], #4
 8007398:	b003      	add	sp, #12
 800739a:	4770      	bx	lr
 800739c:	20000180 	.word	0x20000180
 80073a0:	ffff0208 	.word	0xffff0208

080073a4 <__sread>:
 80073a4:	b510      	push	{r4, lr}
 80073a6:	460c      	mov	r4, r1
 80073a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ac:	f000 f86c 	bl	8007488 <_read_r>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	bfab      	itete	ge
 80073b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80073b6:	89a3      	ldrhlt	r3, [r4, #12]
 80073b8:	181b      	addge	r3, r3, r0
 80073ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80073be:	bfac      	ite	ge
 80073c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80073c2:	81a3      	strhlt	r3, [r4, #12]
 80073c4:	bd10      	pop	{r4, pc}

080073c6 <__swrite>:
 80073c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073ca:	461f      	mov	r7, r3
 80073cc:	898b      	ldrh	r3, [r1, #12]
 80073ce:	05db      	lsls	r3, r3, #23
 80073d0:	4605      	mov	r5, r0
 80073d2:	460c      	mov	r4, r1
 80073d4:	4616      	mov	r6, r2
 80073d6:	d505      	bpl.n	80073e4 <__swrite+0x1e>
 80073d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073dc:	2302      	movs	r3, #2
 80073de:	2200      	movs	r2, #0
 80073e0:	f000 f840 	bl	8007464 <_lseek_r>
 80073e4:	89a3      	ldrh	r3, [r4, #12]
 80073e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073ee:	81a3      	strh	r3, [r4, #12]
 80073f0:	4632      	mov	r2, r6
 80073f2:	463b      	mov	r3, r7
 80073f4:	4628      	mov	r0, r5
 80073f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073fa:	f000 b857 	b.w	80074ac <_write_r>

080073fe <__sseek>:
 80073fe:	b510      	push	{r4, lr}
 8007400:	460c      	mov	r4, r1
 8007402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007406:	f000 f82d 	bl	8007464 <_lseek_r>
 800740a:	1c43      	adds	r3, r0, #1
 800740c:	89a3      	ldrh	r3, [r4, #12]
 800740e:	bf15      	itete	ne
 8007410:	6560      	strne	r0, [r4, #84]	; 0x54
 8007412:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007416:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800741a:	81a3      	strheq	r3, [r4, #12]
 800741c:	bf18      	it	ne
 800741e:	81a3      	strhne	r3, [r4, #12]
 8007420:	bd10      	pop	{r4, pc}

08007422 <__sclose>:
 8007422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007426:	f000 b80d 	b.w	8007444 <_close_r>

0800742a <memset>:
 800742a:	4402      	add	r2, r0
 800742c:	4603      	mov	r3, r0
 800742e:	4293      	cmp	r3, r2
 8007430:	d100      	bne.n	8007434 <memset+0xa>
 8007432:	4770      	bx	lr
 8007434:	f803 1b01 	strb.w	r1, [r3], #1
 8007438:	e7f9      	b.n	800742e <memset+0x4>
	...

0800743c <_localeconv_r>:
 800743c:	4800      	ldr	r0, [pc, #0]	; (8007440 <_localeconv_r+0x4>)
 800743e:	4770      	bx	lr
 8007440:	20000274 	.word	0x20000274

08007444 <_close_r>:
 8007444:	b538      	push	{r3, r4, r5, lr}
 8007446:	4d06      	ldr	r5, [pc, #24]	; (8007460 <_close_r+0x1c>)
 8007448:	2300      	movs	r3, #0
 800744a:	4604      	mov	r4, r0
 800744c:	4608      	mov	r0, r1
 800744e:	602b      	str	r3, [r5, #0]
 8007450:	f7fa f993 	bl	800177a <_close>
 8007454:	1c43      	adds	r3, r0, #1
 8007456:	d102      	bne.n	800745e <_close_r+0x1a>
 8007458:	682b      	ldr	r3, [r5, #0]
 800745a:	b103      	cbz	r3, 800745e <_close_r+0x1a>
 800745c:	6023      	str	r3, [r4, #0]
 800745e:	bd38      	pop	{r3, r4, r5, pc}
 8007460:	200008b8 	.word	0x200008b8

08007464 <_lseek_r>:
 8007464:	b538      	push	{r3, r4, r5, lr}
 8007466:	4d07      	ldr	r5, [pc, #28]	; (8007484 <_lseek_r+0x20>)
 8007468:	4604      	mov	r4, r0
 800746a:	4608      	mov	r0, r1
 800746c:	4611      	mov	r1, r2
 800746e:	2200      	movs	r2, #0
 8007470:	602a      	str	r2, [r5, #0]
 8007472:	461a      	mov	r2, r3
 8007474:	f7fa f9a8 	bl	80017c8 <_lseek>
 8007478:	1c43      	adds	r3, r0, #1
 800747a:	d102      	bne.n	8007482 <_lseek_r+0x1e>
 800747c:	682b      	ldr	r3, [r5, #0]
 800747e:	b103      	cbz	r3, 8007482 <_lseek_r+0x1e>
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	bd38      	pop	{r3, r4, r5, pc}
 8007484:	200008b8 	.word	0x200008b8

08007488 <_read_r>:
 8007488:	b538      	push	{r3, r4, r5, lr}
 800748a:	4d07      	ldr	r5, [pc, #28]	; (80074a8 <_read_r+0x20>)
 800748c:	4604      	mov	r4, r0
 800748e:	4608      	mov	r0, r1
 8007490:	4611      	mov	r1, r2
 8007492:	2200      	movs	r2, #0
 8007494:	602a      	str	r2, [r5, #0]
 8007496:	461a      	mov	r2, r3
 8007498:	f7fa f936 	bl	8001708 <_read>
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	d102      	bne.n	80074a6 <_read_r+0x1e>
 80074a0:	682b      	ldr	r3, [r5, #0]
 80074a2:	b103      	cbz	r3, 80074a6 <_read_r+0x1e>
 80074a4:	6023      	str	r3, [r4, #0]
 80074a6:	bd38      	pop	{r3, r4, r5, pc}
 80074a8:	200008b8 	.word	0x200008b8

080074ac <_write_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	4d07      	ldr	r5, [pc, #28]	; (80074cc <_write_r+0x20>)
 80074b0:	4604      	mov	r4, r0
 80074b2:	4608      	mov	r0, r1
 80074b4:	4611      	mov	r1, r2
 80074b6:	2200      	movs	r2, #0
 80074b8:	602a      	str	r2, [r5, #0]
 80074ba:	461a      	mov	r2, r3
 80074bc:	f7fa f941 	bl	8001742 <_write>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_write_r+0x1e>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_write_r+0x1e>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	200008b8 	.word	0x200008b8

080074d0 <__errno>:
 80074d0:	4b01      	ldr	r3, [pc, #4]	; (80074d8 <__errno+0x8>)
 80074d2:	6818      	ldr	r0, [r3, #0]
 80074d4:	4770      	bx	lr
 80074d6:	bf00      	nop
 80074d8:	20000180 	.word	0x20000180

080074dc <__libc_init_array>:
 80074dc:	b570      	push	{r4, r5, r6, lr}
 80074de:	4d0d      	ldr	r5, [pc, #52]	; (8007514 <__libc_init_array+0x38>)
 80074e0:	4c0d      	ldr	r4, [pc, #52]	; (8007518 <__libc_init_array+0x3c>)
 80074e2:	1b64      	subs	r4, r4, r5
 80074e4:	10a4      	asrs	r4, r4, #2
 80074e6:	2600      	movs	r6, #0
 80074e8:	42a6      	cmp	r6, r4
 80074ea:	d109      	bne.n	8007500 <__libc_init_array+0x24>
 80074ec:	4d0b      	ldr	r5, [pc, #44]	; (800751c <__libc_init_array+0x40>)
 80074ee:	4c0c      	ldr	r4, [pc, #48]	; (8007520 <__libc_init_array+0x44>)
 80074f0:	f002 f894 	bl	800961c <_init>
 80074f4:	1b64      	subs	r4, r4, r5
 80074f6:	10a4      	asrs	r4, r4, #2
 80074f8:	2600      	movs	r6, #0
 80074fa:	42a6      	cmp	r6, r4
 80074fc:	d105      	bne.n	800750a <__libc_init_array+0x2e>
 80074fe:	bd70      	pop	{r4, r5, r6, pc}
 8007500:	f855 3b04 	ldr.w	r3, [r5], #4
 8007504:	4798      	blx	r3
 8007506:	3601      	adds	r6, #1
 8007508:	e7ee      	b.n	80074e8 <__libc_init_array+0xc>
 800750a:	f855 3b04 	ldr.w	r3, [r5], #4
 800750e:	4798      	blx	r3
 8007510:	3601      	adds	r6, #1
 8007512:	e7f2      	b.n	80074fa <__libc_init_array+0x1e>
 8007514:	080099fc 	.word	0x080099fc
 8007518:	080099fc 	.word	0x080099fc
 800751c:	080099fc 	.word	0x080099fc
 8007520:	08009a00 	.word	0x08009a00

08007524 <__retarget_lock_init_recursive>:
 8007524:	4770      	bx	lr

08007526 <__retarget_lock_acquire_recursive>:
 8007526:	4770      	bx	lr

08007528 <__retarget_lock_release_recursive>:
 8007528:	4770      	bx	lr

0800752a <memcpy>:
 800752a:	440a      	add	r2, r1
 800752c:	4291      	cmp	r1, r2
 800752e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007532:	d100      	bne.n	8007536 <memcpy+0xc>
 8007534:	4770      	bx	lr
 8007536:	b510      	push	{r4, lr}
 8007538:	f811 4b01 	ldrb.w	r4, [r1], #1
 800753c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007540:	4291      	cmp	r1, r2
 8007542:	d1f9      	bne.n	8007538 <memcpy+0xe>
 8007544:	bd10      	pop	{r4, pc}

08007546 <quorem>:
 8007546:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800754a:	6903      	ldr	r3, [r0, #16]
 800754c:	690c      	ldr	r4, [r1, #16]
 800754e:	42a3      	cmp	r3, r4
 8007550:	4607      	mov	r7, r0
 8007552:	db7e      	blt.n	8007652 <quorem+0x10c>
 8007554:	3c01      	subs	r4, #1
 8007556:	f101 0814 	add.w	r8, r1, #20
 800755a:	f100 0514 	add.w	r5, r0, #20
 800755e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007562:	9301      	str	r3, [sp, #4]
 8007564:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800756c:	3301      	adds	r3, #1
 800756e:	429a      	cmp	r2, r3
 8007570:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007574:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007578:	fbb2 f6f3 	udiv	r6, r2, r3
 800757c:	d331      	bcc.n	80075e2 <quorem+0x9c>
 800757e:	f04f 0e00 	mov.w	lr, #0
 8007582:	4640      	mov	r0, r8
 8007584:	46ac      	mov	ip, r5
 8007586:	46f2      	mov	sl, lr
 8007588:	f850 2b04 	ldr.w	r2, [r0], #4
 800758c:	b293      	uxth	r3, r2
 800758e:	fb06 e303 	mla	r3, r6, r3, lr
 8007592:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007596:	0c1a      	lsrs	r2, r3, #16
 8007598:	b29b      	uxth	r3, r3
 800759a:	ebaa 0303 	sub.w	r3, sl, r3
 800759e:	f8dc a000 	ldr.w	sl, [ip]
 80075a2:	fa13 f38a 	uxtah	r3, r3, sl
 80075a6:	fb06 220e 	mla	r2, r6, lr, r2
 80075aa:	9300      	str	r3, [sp, #0]
 80075ac:	9b00      	ldr	r3, [sp, #0]
 80075ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80075b2:	b292      	uxth	r2, r2
 80075b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80075b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075bc:	f8bd 3000 	ldrh.w	r3, [sp]
 80075c0:	4581      	cmp	r9, r0
 80075c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075c6:	f84c 3b04 	str.w	r3, [ip], #4
 80075ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80075ce:	d2db      	bcs.n	8007588 <quorem+0x42>
 80075d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80075d4:	b92b      	cbnz	r3, 80075e2 <quorem+0x9c>
 80075d6:	9b01      	ldr	r3, [sp, #4]
 80075d8:	3b04      	subs	r3, #4
 80075da:	429d      	cmp	r5, r3
 80075dc:	461a      	mov	r2, r3
 80075de:	d32c      	bcc.n	800763a <quorem+0xf4>
 80075e0:	613c      	str	r4, [r7, #16]
 80075e2:	4638      	mov	r0, r7
 80075e4:	f001 f9a6 	bl	8008934 <__mcmp>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	db22      	blt.n	8007632 <quorem+0xec>
 80075ec:	3601      	adds	r6, #1
 80075ee:	4629      	mov	r1, r5
 80075f0:	2000      	movs	r0, #0
 80075f2:	f858 2b04 	ldr.w	r2, [r8], #4
 80075f6:	f8d1 c000 	ldr.w	ip, [r1]
 80075fa:	b293      	uxth	r3, r2
 80075fc:	1ac3      	subs	r3, r0, r3
 80075fe:	0c12      	lsrs	r2, r2, #16
 8007600:	fa13 f38c 	uxtah	r3, r3, ip
 8007604:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007608:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800760c:	b29b      	uxth	r3, r3
 800760e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007612:	45c1      	cmp	r9, r8
 8007614:	f841 3b04 	str.w	r3, [r1], #4
 8007618:	ea4f 4022 	mov.w	r0, r2, asr #16
 800761c:	d2e9      	bcs.n	80075f2 <quorem+0xac>
 800761e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007622:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007626:	b922      	cbnz	r2, 8007632 <quorem+0xec>
 8007628:	3b04      	subs	r3, #4
 800762a:	429d      	cmp	r5, r3
 800762c:	461a      	mov	r2, r3
 800762e:	d30a      	bcc.n	8007646 <quorem+0x100>
 8007630:	613c      	str	r4, [r7, #16]
 8007632:	4630      	mov	r0, r6
 8007634:	b003      	add	sp, #12
 8007636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800763a:	6812      	ldr	r2, [r2, #0]
 800763c:	3b04      	subs	r3, #4
 800763e:	2a00      	cmp	r2, #0
 8007640:	d1ce      	bne.n	80075e0 <quorem+0x9a>
 8007642:	3c01      	subs	r4, #1
 8007644:	e7c9      	b.n	80075da <quorem+0x94>
 8007646:	6812      	ldr	r2, [r2, #0]
 8007648:	3b04      	subs	r3, #4
 800764a:	2a00      	cmp	r2, #0
 800764c:	d1f0      	bne.n	8007630 <quorem+0xea>
 800764e:	3c01      	subs	r4, #1
 8007650:	e7eb      	b.n	800762a <quorem+0xe4>
 8007652:	2000      	movs	r0, #0
 8007654:	e7ee      	b.n	8007634 <quorem+0xee>
	...

08007658 <_dtoa_r>:
 8007658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800765c:	ed2d 8b04 	vpush	{d8-d9}
 8007660:	69c5      	ldr	r5, [r0, #28]
 8007662:	b093      	sub	sp, #76	; 0x4c
 8007664:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007668:	ec57 6b10 	vmov	r6, r7, d0
 800766c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007670:	9107      	str	r1, [sp, #28]
 8007672:	4604      	mov	r4, r0
 8007674:	920a      	str	r2, [sp, #40]	; 0x28
 8007676:	930d      	str	r3, [sp, #52]	; 0x34
 8007678:	b975      	cbnz	r5, 8007698 <_dtoa_r+0x40>
 800767a:	2010      	movs	r0, #16
 800767c:	f000 fe2a 	bl	80082d4 <malloc>
 8007680:	4602      	mov	r2, r0
 8007682:	61e0      	str	r0, [r4, #28]
 8007684:	b920      	cbnz	r0, 8007690 <_dtoa_r+0x38>
 8007686:	4bae      	ldr	r3, [pc, #696]	; (8007940 <_dtoa_r+0x2e8>)
 8007688:	21ef      	movs	r1, #239	; 0xef
 800768a:	48ae      	ldr	r0, [pc, #696]	; (8007944 <_dtoa_r+0x2ec>)
 800768c:	f001 fc82 	bl	8008f94 <__assert_func>
 8007690:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007694:	6005      	str	r5, [r0, #0]
 8007696:	60c5      	str	r5, [r0, #12]
 8007698:	69e3      	ldr	r3, [r4, #28]
 800769a:	6819      	ldr	r1, [r3, #0]
 800769c:	b151      	cbz	r1, 80076b4 <_dtoa_r+0x5c>
 800769e:	685a      	ldr	r2, [r3, #4]
 80076a0:	604a      	str	r2, [r1, #4]
 80076a2:	2301      	movs	r3, #1
 80076a4:	4093      	lsls	r3, r2
 80076a6:	608b      	str	r3, [r1, #8]
 80076a8:	4620      	mov	r0, r4
 80076aa:	f000 ff07 	bl	80084bc <_Bfree>
 80076ae:	69e3      	ldr	r3, [r4, #28]
 80076b0:	2200      	movs	r2, #0
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	1e3b      	subs	r3, r7, #0
 80076b6:	bfbb      	ittet	lt
 80076b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80076bc:	9303      	strlt	r3, [sp, #12]
 80076be:	2300      	movge	r3, #0
 80076c0:	2201      	movlt	r2, #1
 80076c2:	bfac      	ite	ge
 80076c4:	f8c8 3000 	strge.w	r3, [r8]
 80076c8:	f8c8 2000 	strlt.w	r2, [r8]
 80076cc:	4b9e      	ldr	r3, [pc, #632]	; (8007948 <_dtoa_r+0x2f0>)
 80076ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80076d2:	ea33 0308 	bics.w	r3, r3, r8
 80076d6:	d11b      	bne.n	8007710 <_dtoa_r+0xb8>
 80076d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076da:	f242 730f 	movw	r3, #9999	; 0x270f
 80076de:	6013      	str	r3, [r2, #0]
 80076e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80076e4:	4333      	orrs	r3, r6
 80076e6:	f000 8593 	beq.w	8008210 <_dtoa_r+0xbb8>
 80076ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076ec:	b963      	cbnz	r3, 8007708 <_dtoa_r+0xb0>
 80076ee:	4b97      	ldr	r3, [pc, #604]	; (800794c <_dtoa_r+0x2f4>)
 80076f0:	e027      	b.n	8007742 <_dtoa_r+0xea>
 80076f2:	4b97      	ldr	r3, [pc, #604]	; (8007950 <_dtoa_r+0x2f8>)
 80076f4:	9300      	str	r3, [sp, #0]
 80076f6:	3308      	adds	r3, #8
 80076f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076fa:	6013      	str	r3, [r2, #0]
 80076fc:	9800      	ldr	r0, [sp, #0]
 80076fe:	b013      	add	sp, #76	; 0x4c
 8007700:	ecbd 8b04 	vpop	{d8-d9}
 8007704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007708:	4b90      	ldr	r3, [pc, #576]	; (800794c <_dtoa_r+0x2f4>)
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	3303      	adds	r3, #3
 800770e:	e7f3      	b.n	80076f8 <_dtoa_r+0xa0>
 8007710:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007714:	2200      	movs	r2, #0
 8007716:	ec51 0b17 	vmov	r0, r1, d7
 800771a:	eeb0 8a47 	vmov.f32	s16, s14
 800771e:	eef0 8a67 	vmov.f32	s17, s15
 8007722:	2300      	movs	r3, #0
 8007724:	f7f9 f9d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007728:	4681      	mov	r9, r0
 800772a:	b160      	cbz	r0, 8007746 <_dtoa_r+0xee>
 800772c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800772e:	2301      	movs	r3, #1
 8007730:	6013      	str	r3, [r2, #0]
 8007732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 8568 	beq.w	800820a <_dtoa_r+0xbb2>
 800773a:	4b86      	ldr	r3, [pc, #536]	; (8007954 <_dtoa_r+0x2fc>)
 800773c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800773e:	6013      	str	r3, [r2, #0]
 8007740:	3b01      	subs	r3, #1
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	e7da      	b.n	80076fc <_dtoa_r+0xa4>
 8007746:	aa10      	add	r2, sp, #64	; 0x40
 8007748:	a911      	add	r1, sp, #68	; 0x44
 800774a:	4620      	mov	r0, r4
 800774c:	eeb0 0a48 	vmov.f32	s0, s16
 8007750:	eef0 0a68 	vmov.f32	s1, s17
 8007754:	f001 f994 	bl	8008a80 <__d2b>
 8007758:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800775c:	4682      	mov	sl, r0
 800775e:	2d00      	cmp	r5, #0
 8007760:	d07f      	beq.n	8007862 <_dtoa_r+0x20a>
 8007762:	ee18 3a90 	vmov	r3, s17
 8007766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800776a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800776e:	ec51 0b18 	vmov	r0, r1, d8
 8007772:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007776:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800777a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800777e:	4619      	mov	r1, r3
 8007780:	2200      	movs	r2, #0
 8007782:	4b75      	ldr	r3, [pc, #468]	; (8007958 <_dtoa_r+0x300>)
 8007784:	f7f8 fd80 	bl	8000288 <__aeabi_dsub>
 8007788:	a367      	add	r3, pc, #412	; (adr r3, 8007928 <_dtoa_r+0x2d0>)
 800778a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778e:	f7f8 ff33 	bl	80005f8 <__aeabi_dmul>
 8007792:	a367      	add	r3, pc, #412	; (adr r3, 8007930 <_dtoa_r+0x2d8>)
 8007794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007798:	f7f8 fd78 	bl	800028c <__adddf3>
 800779c:	4606      	mov	r6, r0
 800779e:	4628      	mov	r0, r5
 80077a0:	460f      	mov	r7, r1
 80077a2:	f7f8 febf 	bl	8000524 <__aeabi_i2d>
 80077a6:	a364      	add	r3, pc, #400	; (adr r3, 8007938 <_dtoa_r+0x2e0>)
 80077a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ac:	f7f8 ff24 	bl	80005f8 <__aeabi_dmul>
 80077b0:	4602      	mov	r2, r0
 80077b2:	460b      	mov	r3, r1
 80077b4:	4630      	mov	r0, r6
 80077b6:	4639      	mov	r1, r7
 80077b8:	f7f8 fd68 	bl	800028c <__adddf3>
 80077bc:	4606      	mov	r6, r0
 80077be:	460f      	mov	r7, r1
 80077c0:	f7f9 f9ca 	bl	8000b58 <__aeabi_d2iz>
 80077c4:	2200      	movs	r2, #0
 80077c6:	4683      	mov	fp, r0
 80077c8:	2300      	movs	r3, #0
 80077ca:	4630      	mov	r0, r6
 80077cc:	4639      	mov	r1, r7
 80077ce:	f7f9 f985 	bl	8000adc <__aeabi_dcmplt>
 80077d2:	b148      	cbz	r0, 80077e8 <_dtoa_r+0x190>
 80077d4:	4658      	mov	r0, fp
 80077d6:	f7f8 fea5 	bl	8000524 <__aeabi_i2d>
 80077da:	4632      	mov	r2, r6
 80077dc:	463b      	mov	r3, r7
 80077de:	f7f9 f973 	bl	8000ac8 <__aeabi_dcmpeq>
 80077e2:	b908      	cbnz	r0, 80077e8 <_dtoa_r+0x190>
 80077e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077e8:	f1bb 0f16 	cmp.w	fp, #22
 80077ec:	d857      	bhi.n	800789e <_dtoa_r+0x246>
 80077ee:	4b5b      	ldr	r3, [pc, #364]	; (800795c <_dtoa_r+0x304>)
 80077f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80077f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f8:	ec51 0b18 	vmov	r0, r1, d8
 80077fc:	f7f9 f96e 	bl	8000adc <__aeabi_dcmplt>
 8007800:	2800      	cmp	r0, #0
 8007802:	d04e      	beq.n	80078a2 <_dtoa_r+0x24a>
 8007804:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007808:	2300      	movs	r3, #0
 800780a:	930c      	str	r3, [sp, #48]	; 0x30
 800780c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800780e:	1b5b      	subs	r3, r3, r5
 8007810:	1e5a      	subs	r2, r3, #1
 8007812:	bf45      	ittet	mi
 8007814:	f1c3 0301 	rsbmi	r3, r3, #1
 8007818:	9305      	strmi	r3, [sp, #20]
 800781a:	2300      	movpl	r3, #0
 800781c:	2300      	movmi	r3, #0
 800781e:	9206      	str	r2, [sp, #24]
 8007820:	bf54      	ite	pl
 8007822:	9305      	strpl	r3, [sp, #20]
 8007824:	9306      	strmi	r3, [sp, #24]
 8007826:	f1bb 0f00 	cmp.w	fp, #0
 800782a:	db3c      	blt.n	80078a6 <_dtoa_r+0x24e>
 800782c:	9b06      	ldr	r3, [sp, #24]
 800782e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007832:	445b      	add	r3, fp
 8007834:	9306      	str	r3, [sp, #24]
 8007836:	2300      	movs	r3, #0
 8007838:	9308      	str	r3, [sp, #32]
 800783a:	9b07      	ldr	r3, [sp, #28]
 800783c:	2b09      	cmp	r3, #9
 800783e:	d868      	bhi.n	8007912 <_dtoa_r+0x2ba>
 8007840:	2b05      	cmp	r3, #5
 8007842:	bfc4      	itt	gt
 8007844:	3b04      	subgt	r3, #4
 8007846:	9307      	strgt	r3, [sp, #28]
 8007848:	9b07      	ldr	r3, [sp, #28]
 800784a:	f1a3 0302 	sub.w	r3, r3, #2
 800784e:	bfcc      	ite	gt
 8007850:	2500      	movgt	r5, #0
 8007852:	2501      	movle	r5, #1
 8007854:	2b03      	cmp	r3, #3
 8007856:	f200 8085 	bhi.w	8007964 <_dtoa_r+0x30c>
 800785a:	e8df f003 	tbb	[pc, r3]
 800785e:	3b2e      	.short	0x3b2e
 8007860:	5839      	.short	0x5839
 8007862:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007866:	441d      	add	r5, r3
 8007868:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800786c:	2b20      	cmp	r3, #32
 800786e:	bfc1      	itttt	gt
 8007870:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007874:	fa08 f803 	lslgt.w	r8, r8, r3
 8007878:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800787c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007880:	bfd6      	itet	le
 8007882:	f1c3 0320 	rsble	r3, r3, #32
 8007886:	ea48 0003 	orrgt.w	r0, r8, r3
 800788a:	fa06 f003 	lslle.w	r0, r6, r3
 800788e:	f7f8 fe39 	bl	8000504 <__aeabi_ui2d>
 8007892:	2201      	movs	r2, #1
 8007894:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007898:	3d01      	subs	r5, #1
 800789a:	920e      	str	r2, [sp, #56]	; 0x38
 800789c:	e76f      	b.n	800777e <_dtoa_r+0x126>
 800789e:	2301      	movs	r3, #1
 80078a0:	e7b3      	b.n	800780a <_dtoa_r+0x1b2>
 80078a2:	900c      	str	r0, [sp, #48]	; 0x30
 80078a4:	e7b2      	b.n	800780c <_dtoa_r+0x1b4>
 80078a6:	9b05      	ldr	r3, [sp, #20]
 80078a8:	eba3 030b 	sub.w	r3, r3, fp
 80078ac:	9305      	str	r3, [sp, #20]
 80078ae:	f1cb 0300 	rsb	r3, fp, #0
 80078b2:	9308      	str	r3, [sp, #32]
 80078b4:	2300      	movs	r3, #0
 80078b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80078b8:	e7bf      	b.n	800783a <_dtoa_r+0x1e2>
 80078ba:	2300      	movs	r3, #0
 80078bc:	9309      	str	r3, [sp, #36]	; 0x24
 80078be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dc52      	bgt.n	800796a <_dtoa_r+0x312>
 80078c4:	2301      	movs	r3, #1
 80078c6:	9301      	str	r3, [sp, #4]
 80078c8:	9304      	str	r3, [sp, #16]
 80078ca:	461a      	mov	r2, r3
 80078cc:	920a      	str	r2, [sp, #40]	; 0x28
 80078ce:	e00b      	b.n	80078e8 <_dtoa_r+0x290>
 80078d0:	2301      	movs	r3, #1
 80078d2:	e7f3      	b.n	80078bc <_dtoa_r+0x264>
 80078d4:	2300      	movs	r3, #0
 80078d6:	9309      	str	r3, [sp, #36]	; 0x24
 80078d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078da:	445b      	add	r3, fp
 80078dc:	9301      	str	r3, [sp, #4]
 80078de:	3301      	adds	r3, #1
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	9304      	str	r3, [sp, #16]
 80078e4:	bfb8      	it	lt
 80078e6:	2301      	movlt	r3, #1
 80078e8:	69e0      	ldr	r0, [r4, #28]
 80078ea:	2100      	movs	r1, #0
 80078ec:	2204      	movs	r2, #4
 80078ee:	f102 0614 	add.w	r6, r2, #20
 80078f2:	429e      	cmp	r6, r3
 80078f4:	d93d      	bls.n	8007972 <_dtoa_r+0x31a>
 80078f6:	6041      	str	r1, [r0, #4]
 80078f8:	4620      	mov	r0, r4
 80078fa:	f000 fd9f 	bl	800843c <_Balloc>
 80078fe:	9000      	str	r0, [sp, #0]
 8007900:	2800      	cmp	r0, #0
 8007902:	d139      	bne.n	8007978 <_dtoa_r+0x320>
 8007904:	4b16      	ldr	r3, [pc, #88]	; (8007960 <_dtoa_r+0x308>)
 8007906:	4602      	mov	r2, r0
 8007908:	f240 11af 	movw	r1, #431	; 0x1af
 800790c:	e6bd      	b.n	800768a <_dtoa_r+0x32>
 800790e:	2301      	movs	r3, #1
 8007910:	e7e1      	b.n	80078d6 <_dtoa_r+0x27e>
 8007912:	2501      	movs	r5, #1
 8007914:	2300      	movs	r3, #0
 8007916:	9307      	str	r3, [sp, #28]
 8007918:	9509      	str	r5, [sp, #36]	; 0x24
 800791a:	f04f 33ff 	mov.w	r3, #4294967295
 800791e:	9301      	str	r3, [sp, #4]
 8007920:	9304      	str	r3, [sp, #16]
 8007922:	2200      	movs	r2, #0
 8007924:	2312      	movs	r3, #18
 8007926:	e7d1      	b.n	80078cc <_dtoa_r+0x274>
 8007928:	636f4361 	.word	0x636f4361
 800792c:	3fd287a7 	.word	0x3fd287a7
 8007930:	8b60c8b3 	.word	0x8b60c8b3
 8007934:	3fc68a28 	.word	0x3fc68a28
 8007938:	509f79fb 	.word	0x509f79fb
 800793c:	3fd34413 	.word	0x3fd34413
 8007940:	080096cd 	.word	0x080096cd
 8007944:	080096e4 	.word	0x080096e4
 8007948:	7ff00000 	.word	0x7ff00000
 800794c:	080096c9 	.word	0x080096c9
 8007950:	080096c0 	.word	0x080096c0
 8007954:	0800969d 	.word	0x0800969d
 8007958:	3ff80000 	.word	0x3ff80000
 800795c:	080097d0 	.word	0x080097d0
 8007960:	0800973c 	.word	0x0800973c
 8007964:	2301      	movs	r3, #1
 8007966:	9309      	str	r3, [sp, #36]	; 0x24
 8007968:	e7d7      	b.n	800791a <_dtoa_r+0x2c2>
 800796a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800796c:	9301      	str	r3, [sp, #4]
 800796e:	9304      	str	r3, [sp, #16]
 8007970:	e7ba      	b.n	80078e8 <_dtoa_r+0x290>
 8007972:	3101      	adds	r1, #1
 8007974:	0052      	lsls	r2, r2, #1
 8007976:	e7ba      	b.n	80078ee <_dtoa_r+0x296>
 8007978:	69e3      	ldr	r3, [r4, #28]
 800797a:	9a00      	ldr	r2, [sp, #0]
 800797c:	601a      	str	r2, [r3, #0]
 800797e:	9b04      	ldr	r3, [sp, #16]
 8007980:	2b0e      	cmp	r3, #14
 8007982:	f200 80a8 	bhi.w	8007ad6 <_dtoa_r+0x47e>
 8007986:	2d00      	cmp	r5, #0
 8007988:	f000 80a5 	beq.w	8007ad6 <_dtoa_r+0x47e>
 800798c:	f1bb 0f00 	cmp.w	fp, #0
 8007990:	dd38      	ble.n	8007a04 <_dtoa_r+0x3ac>
 8007992:	4bc0      	ldr	r3, [pc, #768]	; (8007c94 <_dtoa_r+0x63c>)
 8007994:	f00b 020f 	and.w	r2, fp, #15
 8007998:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800799c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80079a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80079a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80079a8:	d019      	beq.n	80079de <_dtoa_r+0x386>
 80079aa:	4bbb      	ldr	r3, [pc, #748]	; (8007c98 <_dtoa_r+0x640>)
 80079ac:	ec51 0b18 	vmov	r0, r1, d8
 80079b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80079b4:	f7f8 ff4a 	bl	800084c <__aeabi_ddiv>
 80079b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079bc:	f008 080f 	and.w	r8, r8, #15
 80079c0:	2503      	movs	r5, #3
 80079c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007c98 <_dtoa_r+0x640>
 80079c6:	f1b8 0f00 	cmp.w	r8, #0
 80079ca:	d10a      	bne.n	80079e2 <_dtoa_r+0x38a>
 80079cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079d0:	4632      	mov	r2, r6
 80079d2:	463b      	mov	r3, r7
 80079d4:	f7f8 ff3a 	bl	800084c <__aeabi_ddiv>
 80079d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079dc:	e02b      	b.n	8007a36 <_dtoa_r+0x3de>
 80079de:	2502      	movs	r5, #2
 80079e0:	e7ef      	b.n	80079c2 <_dtoa_r+0x36a>
 80079e2:	f018 0f01 	tst.w	r8, #1
 80079e6:	d008      	beq.n	80079fa <_dtoa_r+0x3a2>
 80079e8:	4630      	mov	r0, r6
 80079ea:	4639      	mov	r1, r7
 80079ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 80079f0:	f7f8 fe02 	bl	80005f8 <__aeabi_dmul>
 80079f4:	3501      	adds	r5, #1
 80079f6:	4606      	mov	r6, r0
 80079f8:	460f      	mov	r7, r1
 80079fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80079fe:	f109 0908 	add.w	r9, r9, #8
 8007a02:	e7e0      	b.n	80079c6 <_dtoa_r+0x36e>
 8007a04:	f000 809f 	beq.w	8007b46 <_dtoa_r+0x4ee>
 8007a08:	f1cb 0600 	rsb	r6, fp, #0
 8007a0c:	4ba1      	ldr	r3, [pc, #644]	; (8007c94 <_dtoa_r+0x63c>)
 8007a0e:	4fa2      	ldr	r7, [pc, #648]	; (8007c98 <_dtoa_r+0x640>)
 8007a10:	f006 020f 	and.w	r2, r6, #15
 8007a14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1c:	ec51 0b18 	vmov	r0, r1, d8
 8007a20:	f7f8 fdea 	bl	80005f8 <__aeabi_dmul>
 8007a24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a28:	1136      	asrs	r6, r6, #4
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	2502      	movs	r5, #2
 8007a2e:	2e00      	cmp	r6, #0
 8007a30:	d17e      	bne.n	8007b30 <_dtoa_r+0x4d8>
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1d0      	bne.n	80079d8 <_dtoa_r+0x380>
 8007a36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a38:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 8084 	beq.w	8007b4a <_dtoa_r+0x4f2>
 8007a42:	4b96      	ldr	r3, [pc, #600]	; (8007c9c <_dtoa_r+0x644>)
 8007a44:	2200      	movs	r2, #0
 8007a46:	4640      	mov	r0, r8
 8007a48:	4649      	mov	r1, r9
 8007a4a:	f7f9 f847 	bl	8000adc <__aeabi_dcmplt>
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	d07b      	beq.n	8007b4a <_dtoa_r+0x4f2>
 8007a52:	9b04      	ldr	r3, [sp, #16]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d078      	beq.n	8007b4a <_dtoa_r+0x4f2>
 8007a58:	9b01      	ldr	r3, [sp, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	dd39      	ble.n	8007ad2 <_dtoa_r+0x47a>
 8007a5e:	4b90      	ldr	r3, [pc, #576]	; (8007ca0 <_dtoa_r+0x648>)
 8007a60:	2200      	movs	r2, #0
 8007a62:	4640      	mov	r0, r8
 8007a64:	4649      	mov	r1, r9
 8007a66:	f7f8 fdc7 	bl	80005f8 <__aeabi_dmul>
 8007a6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a6e:	9e01      	ldr	r6, [sp, #4]
 8007a70:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007a74:	3501      	adds	r5, #1
 8007a76:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	f7f8 fd52 	bl	8000524 <__aeabi_i2d>
 8007a80:	4642      	mov	r2, r8
 8007a82:	464b      	mov	r3, r9
 8007a84:	f7f8 fdb8 	bl	80005f8 <__aeabi_dmul>
 8007a88:	4b86      	ldr	r3, [pc, #536]	; (8007ca4 <_dtoa_r+0x64c>)
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f7f8 fbfe 	bl	800028c <__adddf3>
 8007a90:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007a94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a98:	9303      	str	r3, [sp, #12]
 8007a9a:	2e00      	cmp	r6, #0
 8007a9c:	d158      	bne.n	8007b50 <_dtoa_r+0x4f8>
 8007a9e:	4b82      	ldr	r3, [pc, #520]	; (8007ca8 <_dtoa_r+0x650>)
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	4640      	mov	r0, r8
 8007aa4:	4649      	mov	r1, r9
 8007aa6:	f7f8 fbef 	bl	8000288 <__aeabi_dsub>
 8007aaa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007aae:	4680      	mov	r8, r0
 8007ab0:	4689      	mov	r9, r1
 8007ab2:	f7f9 f831 	bl	8000b18 <__aeabi_dcmpgt>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f040 8296 	bne.w	8007fe8 <_dtoa_r+0x990>
 8007abc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007ac0:	4640      	mov	r0, r8
 8007ac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ac6:	4649      	mov	r1, r9
 8007ac8:	f7f9 f808 	bl	8000adc <__aeabi_dcmplt>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	f040 8289 	bne.w	8007fe4 <_dtoa_r+0x98c>
 8007ad2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007ad6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f2c0 814e 	blt.w	8007d7a <_dtoa_r+0x722>
 8007ade:	f1bb 0f0e 	cmp.w	fp, #14
 8007ae2:	f300 814a 	bgt.w	8007d7a <_dtoa_r+0x722>
 8007ae6:	4b6b      	ldr	r3, [pc, #428]	; (8007c94 <_dtoa_r+0x63c>)
 8007ae8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007aec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f280 80dc 	bge.w	8007cb0 <_dtoa_r+0x658>
 8007af8:	9b04      	ldr	r3, [sp, #16]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	f300 80d8 	bgt.w	8007cb0 <_dtoa_r+0x658>
 8007b00:	f040 826f 	bne.w	8007fe2 <_dtoa_r+0x98a>
 8007b04:	4b68      	ldr	r3, [pc, #416]	; (8007ca8 <_dtoa_r+0x650>)
 8007b06:	2200      	movs	r2, #0
 8007b08:	4640      	mov	r0, r8
 8007b0a:	4649      	mov	r1, r9
 8007b0c:	f7f8 fd74 	bl	80005f8 <__aeabi_dmul>
 8007b10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b14:	f7f8 fff6 	bl	8000b04 <__aeabi_dcmpge>
 8007b18:	9e04      	ldr	r6, [sp, #16]
 8007b1a:	4637      	mov	r7, r6
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	f040 8245 	bne.w	8007fac <_dtoa_r+0x954>
 8007b22:	9d00      	ldr	r5, [sp, #0]
 8007b24:	2331      	movs	r3, #49	; 0x31
 8007b26:	f805 3b01 	strb.w	r3, [r5], #1
 8007b2a:	f10b 0b01 	add.w	fp, fp, #1
 8007b2e:	e241      	b.n	8007fb4 <_dtoa_r+0x95c>
 8007b30:	07f2      	lsls	r2, r6, #31
 8007b32:	d505      	bpl.n	8007b40 <_dtoa_r+0x4e8>
 8007b34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b38:	f7f8 fd5e 	bl	80005f8 <__aeabi_dmul>
 8007b3c:	3501      	adds	r5, #1
 8007b3e:	2301      	movs	r3, #1
 8007b40:	1076      	asrs	r6, r6, #1
 8007b42:	3708      	adds	r7, #8
 8007b44:	e773      	b.n	8007a2e <_dtoa_r+0x3d6>
 8007b46:	2502      	movs	r5, #2
 8007b48:	e775      	b.n	8007a36 <_dtoa_r+0x3de>
 8007b4a:	9e04      	ldr	r6, [sp, #16]
 8007b4c:	465f      	mov	r7, fp
 8007b4e:	e792      	b.n	8007a76 <_dtoa_r+0x41e>
 8007b50:	9900      	ldr	r1, [sp, #0]
 8007b52:	4b50      	ldr	r3, [pc, #320]	; (8007c94 <_dtoa_r+0x63c>)
 8007b54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b58:	4431      	add	r1, r6
 8007b5a:	9102      	str	r1, [sp, #8]
 8007b5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b5e:	eeb0 9a47 	vmov.f32	s18, s14
 8007b62:	eef0 9a67 	vmov.f32	s19, s15
 8007b66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b6e:	2900      	cmp	r1, #0
 8007b70:	d044      	beq.n	8007bfc <_dtoa_r+0x5a4>
 8007b72:	494e      	ldr	r1, [pc, #312]	; (8007cac <_dtoa_r+0x654>)
 8007b74:	2000      	movs	r0, #0
 8007b76:	f7f8 fe69 	bl	800084c <__aeabi_ddiv>
 8007b7a:	ec53 2b19 	vmov	r2, r3, d9
 8007b7e:	f7f8 fb83 	bl	8000288 <__aeabi_dsub>
 8007b82:	9d00      	ldr	r5, [sp, #0]
 8007b84:	ec41 0b19 	vmov	d9, r0, r1
 8007b88:	4649      	mov	r1, r9
 8007b8a:	4640      	mov	r0, r8
 8007b8c:	f7f8 ffe4 	bl	8000b58 <__aeabi_d2iz>
 8007b90:	4606      	mov	r6, r0
 8007b92:	f7f8 fcc7 	bl	8000524 <__aeabi_i2d>
 8007b96:	4602      	mov	r2, r0
 8007b98:	460b      	mov	r3, r1
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	4649      	mov	r1, r9
 8007b9e:	f7f8 fb73 	bl	8000288 <__aeabi_dsub>
 8007ba2:	3630      	adds	r6, #48	; 0x30
 8007ba4:	f805 6b01 	strb.w	r6, [r5], #1
 8007ba8:	ec53 2b19 	vmov	r2, r3, d9
 8007bac:	4680      	mov	r8, r0
 8007bae:	4689      	mov	r9, r1
 8007bb0:	f7f8 ff94 	bl	8000adc <__aeabi_dcmplt>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	d164      	bne.n	8007c82 <_dtoa_r+0x62a>
 8007bb8:	4642      	mov	r2, r8
 8007bba:	464b      	mov	r3, r9
 8007bbc:	4937      	ldr	r1, [pc, #220]	; (8007c9c <_dtoa_r+0x644>)
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	f7f8 fb62 	bl	8000288 <__aeabi_dsub>
 8007bc4:	ec53 2b19 	vmov	r2, r3, d9
 8007bc8:	f7f8 ff88 	bl	8000adc <__aeabi_dcmplt>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	f040 80b6 	bne.w	8007d3e <_dtoa_r+0x6e6>
 8007bd2:	9b02      	ldr	r3, [sp, #8]
 8007bd4:	429d      	cmp	r5, r3
 8007bd6:	f43f af7c 	beq.w	8007ad2 <_dtoa_r+0x47a>
 8007bda:	4b31      	ldr	r3, [pc, #196]	; (8007ca0 <_dtoa_r+0x648>)
 8007bdc:	ec51 0b19 	vmov	r0, r1, d9
 8007be0:	2200      	movs	r2, #0
 8007be2:	f7f8 fd09 	bl	80005f8 <__aeabi_dmul>
 8007be6:	4b2e      	ldr	r3, [pc, #184]	; (8007ca0 <_dtoa_r+0x648>)
 8007be8:	ec41 0b19 	vmov	d9, r0, r1
 8007bec:	2200      	movs	r2, #0
 8007bee:	4640      	mov	r0, r8
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	f7f8 fd01 	bl	80005f8 <__aeabi_dmul>
 8007bf6:	4680      	mov	r8, r0
 8007bf8:	4689      	mov	r9, r1
 8007bfa:	e7c5      	b.n	8007b88 <_dtoa_r+0x530>
 8007bfc:	ec51 0b17 	vmov	r0, r1, d7
 8007c00:	f7f8 fcfa 	bl	80005f8 <__aeabi_dmul>
 8007c04:	9b02      	ldr	r3, [sp, #8]
 8007c06:	9d00      	ldr	r5, [sp, #0]
 8007c08:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c0a:	ec41 0b19 	vmov	d9, r0, r1
 8007c0e:	4649      	mov	r1, r9
 8007c10:	4640      	mov	r0, r8
 8007c12:	f7f8 ffa1 	bl	8000b58 <__aeabi_d2iz>
 8007c16:	4606      	mov	r6, r0
 8007c18:	f7f8 fc84 	bl	8000524 <__aeabi_i2d>
 8007c1c:	3630      	adds	r6, #48	; 0x30
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	4640      	mov	r0, r8
 8007c24:	4649      	mov	r1, r9
 8007c26:	f7f8 fb2f 	bl	8000288 <__aeabi_dsub>
 8007c2a:	f805 6b01 	strb.w	r6, [r5], #1
 8007c2e:	9b02      	ldr	r3, [sp, #8]
 8007c30:	429d      	cmp	r5, r3
 8007c32:	4680      	mov	r8, r0
 8007c34:	4689      	mov	r9, r1
 8007c36:	f04f 0200 	mov.w	r2, #0
 8007c3a:	d124      	bne.n	8007c86 <_dtoa_r+0x62e>
 8007c3c:	4b1b      	ldr	r3, [pc, #108]	; (8007cac <_dtoa_r+0x654>)
 8007c3e:	ec51 0b19 	vmov	r0, r1, d9
 8007c42:	f7f8 fb23 	bl	800028c <__adddf3>
 8007c46:	4602      	mov	r2, r0
 8007c48:	460b      	mov	r3, r1
 8007c4a:	4640      	mov	r0, r8
 8007c4c:	4649      	mov	r1, r9
 8007c4e:	f7f8 ff63 	bl	8000b18 <__aeabi_dcmpgt>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d173      	bne.n	8007d3e <_dtoa_r+0x6e6>
 8007c56:	ec53 2b19 	vmov	r2, r3, d9
 8007c5a:	4914      	ldr	r1, [pc, #80]	; (8007cac <_dtoa_r+0x654>)
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	f7f8 fb13 	bl	8000288 <__aeabi_dsub>
 8007c62:	4602      	mov	r2, r0
 8007c64:	460b      	mov	r3, r1
 8007c66:	4640      	mov	r0, r8
 8007c68:	4649      	mov	r1, r9
 8007c6a:	f7f8 ff37 	bl	8000adc <__aeabi_dcmplt>
 8007c6e:	2800      	cmp	r0, #0
 8007c70:	f43f af2f 	beq.w	8007ad2 <_dtoa_r+0x47a>
 8007c74:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c76:	1e6b      	subs	r3, r5, #1
 8007c78:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c7e:	2b30      	cmp	r3, #48	; 0x30
 8007c80:	d0f8      	beq.n	8007c74 <_dtoa_r+0x61c>
 8007c82:	46bb      	mov	fp, r7
 8007c84:	e04a      	b.n	8007d1c <_dtoa_r+0x6c4>
 8007c86:	4b06      	ldr	r3, [pc, #24]	; (8007ca0 <_dtoa_r+0x648>)
 8007c88:	f7f8 fcb6 	bl	80005f8 <__aeabi_dmul>
 8007c8c:	4680      	mov	r8, r0
 8007c8e:	4689      	mov	r9, r1
 8007c90:	e7bd      	b.n	8007c0e <_dtoa_r+0x5b6>
 8007c92:	bf00      	nop
 8007c94:	080097d0 	.word	0x080097d0
 8007c98:	080097a8 	.word	0x080097a8
 8007c9c:	3ff00000 	.word	0x3ff00000
 8007ca0:	40240000 	.word	0x40240000
 8007ca4:	401c0000 	.word	0x401c0000
 8007ca8:	40140000 	.word	0x40140000
 8007cac:	3fe00000 	.word	0x3fe00000
 8007cb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cb4:	9d00      	ldr	r5, [sp, #0]
 8007cb6:	4642      	mov	r2, r8
 8007cb8:	464b      	mov	r3, r9
 8007cba:	4630      	mov	r0, r6
 8007cbc:	4639      	mov	r1, r7
 8007cbe:	f7f8 fdc5 	bl	800084c <__aeabi_ddiv>
 8007cc2:	f7f8 ff49 	bl	8000b58 <__aeabi_d2iz>
 8007cc6:	9001      	str	r0, [sp, #4]
 8007cc8:	f7f8 fc2c 	bl	8000524 <__aeabi_i2d>
 8007ccc:	4642      	mov	r2, r8
 8007cce:	464b      	mov	r3, r9
 8007cd0:	f7f8 fc92 	bl	80005f8 <__aeabi_dmul>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	4630      	mov	r0, r6
 8007cda:	4639      	mov	r1, r7
 8007cdc:	f7f8 fad4 	bl	8000288 <__aeabi_dsub>
 8007ce0:	9e01      	ldr	r6, [sp, #4]
 8007ce2:	9f04      	ldr	r7, [sp, #16]
 8007ce4:	3630      	adds	r6, #48	; 0x30
 8007ce6:	f805 6b01 	strb.w	r6, [r5], #1
 8007cea:	9e00      	ldr	r6, [sp, #0]
 8007cec:	1bae      	subs	r6, r5, r6
 8007cee:	42b7      	cmp	r7, r6
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	d134      	bne.n	8007d60 <_dtoa_r+0x708>
 8007cf6:	f7f8 fac9 	bl	800028c <__adddf3>
 8007cfa:	4642      	mov	r2, r8
 8007cfc:	464b      	mov	r3, r9
 8007cfe:	4606      	mov	r6, r0
 8007d00:	460f      	mov	r7, r1
 8007d02:	f7f8 ff09 	bl	8000b18 <__aeabi_dcmpgt>
 8007d06:	b9c8      	cbnz	r0, 8007d3c <_dtoa_r+0x6e4>
 8007d08:	4642      	mov	r2, r8
 8007d0a:	464b      	mov	r3, r9
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	4639      	mov	r1, r7
 8007d10:	f7f8 feda 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d14:	b110      	cbz	r0, 8007d1c <_dtoa_r+0x6c4>
 8007d16:	9b01      	ldr	r3, [sp, #4]
 8007d18:	07db      	lsls	r3, r3, #31
 8007d1a:	d40f      	bmi.n	8007d3c <_dtoa_r+0x6e4>
 8007d1c:	4651      	mov	r1, sl
 8007d1e:	4620      	mov	r0, r4
 8007d20:	f000 fbcc 	bl	80084bc <_Bfree>
 8007d24:	2300      	movs	r3, #0
 8007d26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d28:	702b      	strb	r3, [r5, #0]
 8007d2a:	f10b 0301 	add.w	r3, fp, #1
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f43f ace2 	beq.w	80076fc <_dtoa_r+0xa4>
 8007d38:	601d      	str	r5, [r3, #0]
 8007d3a:	e4df      	b.n	80076fc <_dtoa_r+0xa4>
 8007d3c:	465f      	mov	r7, fp
 8007d3e:	462b      	mov	r3, r5
 8007d40:	461d      	mov	r5, r3
 8007d42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d46:	2a39      	cmp	r2, #57	; 0x39
 8007d48:	d106      	bne.n	8007d58 <_dtoa_r+0x700>
 8007d4a:	9a00      	ldr	r2, [sp, #0]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d1f7      	bne.n	8007d40 <_dtoa_r+0x6e8>
 8007d50:	9900      	ldr	r1, [sp, #0]
 8007d52:	2230      	movs	r2, #48	; 0x30
 8007d54:	3701      	adds	r7, #1
 8007d56:	700a      	strb	r2, [r1, #0]
 8007d58:	781a      	ldrb	r2, [r3, #0]
 8007d5a:	3201      	adds	r2, #1
 8007d5c:	701a      	strb	r2, [r3, #0]
 8007d5e:	e790      	b.n	8007c82 <_dtoa_r+0x62a>
 8007d60:	4ba3      	ldr	r3, [pc, #652]	; (8007ff0 <_dtoa_r+0x998>)
 8007d62:	2200      	movs	r2, #0
 8007d64:	f7f8 fc48 	bl	80005f8 <__aeabi_dmul>
 8007d68:	2200      	movs	r2, #0
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	4606      	mov	r6, r0
 8007d6e:	460f      	mov	r7, r1
 8007d70:	f7f8 feaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d74:	2800      	cmp	r0, #0
 8007d76:	d09e      	beq.n	8007cb6 <_dtoa_r+0x65e>
 8007d78:	e7d0      	b.n	8007d1c <_dtoa_r+0x6c4>
 8007d7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	f000 80ca 	beq.w	8007f16 <_dtoa_r+0x8be>
 8007d82:	9a07      	ldr	r2, [sp, #28]
 8007d84:	2a01      	cmp	r2, #1
 8007d86:	f300 80ad 	bgt.w	8007ee4 <_dtoa_r+0x88c>
 8007d8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d8c:	2a00      	cmp	r2, #0
 8007d8e:	f000 80a5 	beq.w	8007edc <_dtoa_r+0x884>
 8007d92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d96:	9e08      	ldr	r6, [sp, #32]
 8007d98:	9d05      	ldr	r5, [sp, #20]
 8007d9a:	9a05      	ldr	r2, [sp, #20]
 8007d9c:	441a      	add	r2, r3
 8007d9e:	9205      	str	r2, [sp, #20]
 8007da0:	9a06      	ldr	r2, [sp, #24]
 8007da2:	2101      	movs	r1, #1
 8007da4:	441a      	add	r2, r3
 8007da6:	4620      	mov	r0, r4
 8007da8:	9206      	str	r2, [sp, #24]
 8007daa:	f000 fc3d 	bl	8008628 <__i2b>
 8007dae:	4607      	mov	r7, r0
 8007db0:	b165      	cbz	r5, 8007dcc <_dtoa_r+0x774>
 8007db2:	9b06      	ldr	r3, [sp, #24]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	dd09      	ble.n	8007dcc <_dtoa_r+0x774>
 8007db8:	42ab      	cmp	r3, r5
 8007dba:	9a05      	ldr	r2, [sp, #20]
 8007dbc:	bfa8      	it	ge
 8007dbe:	462b      	movge	r3, r5
 8007dc0:	1ad2      	subs	r2, r2, r3
 8007dc2:	9205      	str	r2, [sp, #20]
 8007dc4:	9a06      	ldr	r2, [sp, #24]
 8007dc6:	1aed      	subs	r5, r5, r3
 8007dc8:	1ad3      	subs	r3, r2, r3
 8007dca:	9306      	str	r3, [sp, #24]
 8007dcc:	9b08      	ldr	r3, [sp, #32]
 8007dce:	b1f3      	cbz	r3, 8007e0e <_dtoa_r+0x7b6>
 8007dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 80a3 	beq.w	8007f1e <_dtoa_r+0x8c6>
 8007dd8:	2e00      	cmp	r6, #0
 8007dda:	dd10      	ble.n	8007dfe <_dtoa_r+0x7a6>
 8007ddc:	4639      	mov	r1, r7
 8007dde:	4632      	mov	r2, r6
 8007de0:	4620      	mov	r0, r4
 8007de2:	f000 fce1 	bl	80087a8 <__pow5mult>
 8007de6:	4652      	mov	r2, sl
 8007de8:	4601      	mov	r1, r0
 8007dea:	4607      	mov	r7, r0
 8007dec:	4620      	mov	r0, r4
 8007dee:	f000 fc31 	bl	8008654 <__multiply>
 8007df2:	4651      	mov	r1, sl
 8007df4:	4680      	mov	r8, r0
 8007df6:	4620      	mov	r0, r4
 8007df8:	f000 fb60 	bl	80084bc <_Bfree>
 8007dfc:	46c2      	mov	sl, r8
 8007dfe:	9b08      	ldr	r3, [sp, #32]
 8007e00:	1b9a      	subs	r2, r3, r6
 8007e02:	d004      	beq.n	8007e0e <_dtoa_r+0x7b6>
 8007e04:	4651      	mov	r1, sl
 8007e06:	4620      	mov	r0, r4
 8007e08:	f000 fcce 	bl	80087a8 <__pow5mult>
 8007e0c:	4682      	mov	sl, r0
 8007e0e:	2101      	movs	r1, #1
 8007e10:	4620      	mov	r0, r4
 8007e12:	f000 fc09 	bl	8008628 <__i2b>
 8007e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	f340 8081 	ble.w	8007f22 <_dtoa_r+0x8ca>
 8007e20:	461a      	mov	r2, r3
 8007e22:	4601      	mov	r1, r0
 8007e24:	4620      	mov	r0, r4
 8007e26:	f000 fcbf 	bl	80087a8 <__pow5mult>
 8007e2a:	9b07      	ldr	r3, [sp, #28]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	4606      	mov	r6, r0
 8007e30:	dd7a      	ble.n	8007f28 <_dtoa_r+0x8d0>
 8007e32:	f04f 0800 	mov.w	r8, #0
 8007e36:	6933      	ldr	r3, [r6, #16]
 8007e38:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007e3c:	6918      	ldr	r0, [r3, #16]
 8007e3e:	f000 fba5 	bl	800858c <__hi0bits>
 8007e42:	f1c0 0020 	rsb	r0, r0, #32
 8007e46:	9b06      	ldr	r3, [sp, #24]
 8007e48:	4418      	add	r0, r3
 8007e4a:	f010 001f 	ands.w	r0, r0, #31
 8007e4e:	f000 8094 	beq.w	8007f7a <_dtoa_r+0x922>
 8007e52:	f1c0 0320 	rsb	r3, r0, #32
 8007e56:	2b04      	cmp	r3, #4
 8007e58:	f340 8085 	ble.w	8007f66 <_dtoa_r+0x90e>
 8007e5c:	9b05      	ldr	r3, [sp, #20]
 8007e5e:	f1c0 001c 	rsb	r0, r0, #28
 8007e62:	4403      	add	r3, r0
 8007e64:	9305      	str	r3, [sp, #20]
 8007e66:	9b06      	ldr	r3, [sp, #24]
 8007e68:	4403      	add	r3, r0
 8007e6a:	4405      	add	r5, r0
 8007e6c:	9306      	str	r3, [sp, #24]
 8007e6e:	9b05      	ldr	r3, [sp, #20]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	dd05      	ble.n	8007e80 <_dtoa_r+0x828>
 8007e74:	4651      	mov	r1, sl
 8007e76:	461a      	mov	r2, r3
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f000 fcef 	bl	800885c <__lshift>
 8007e7e:	4682      	mov	sl, r0
 8007e80:	9b06      	ldr	r3, [sp, #24]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	dd05      	ble.n	8007e92 <_dtoa_r+0x83a>
 8007e86:	4631      	mov	r1, r6
 8007e88:	461a      	mov	r2, r3
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f000 fce6 	bl	800885c <__lshift>
 8007e90:	4606      	mov	r6, r0
 8007e92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d072      	beq.n	8007f7e <_dtoa_r+0x926>
 8007e98:	4631      	mov	r1, r6
 8007e9a:	4650      	mov	r0, sl
 8007e9c:	f000 fd4a 	bl	8008934 <__mcmp>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	da6c      	bge.n	8007f7e <_dtoa_r+0x926>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	4651      	mov	r1, sl
 8007ea8:	220a      	movs	r2, #10
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f000 fb28 	bl	8008500 <__multadd>
 8007eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007eb6:	4682      	mov	sl, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f000 81b0 	beq.w	800821e <_dtoa_r+0xbc6>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	4639      	mov	r1, r7
 8007ec2:	220a      	movs	r2, #10
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	f000 fb1b 	bl	8008500 <__multadd>
 8007eca:	9b01      	ldr	r3, [sp, #4]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	4607      	mov	r7, r0
 8007ed0:	f300 8096 	bgt.w	8008000 <_dtoa_r+0x9a8>
 8007ed4:	9b07      	ldr	r3, [sp, #28]
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	dc59      	bgt.n	8007f8e <_dtoa_r+0x936>
 8007eda:	e091      	b.n	8008000 <_dtoa_r+0x9a8>
 8007edc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ede:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ee2:	e758      	b.n	8007d96 <_dtoa_r+0x73e>
 8007ee4:	9b04      	ldr	r3, [sp, #16]
 8007ee6:	1e5e      	subs	r6, r3, #1
 8007ee8:	9b08      	ldr	r3, [sp, #32]
 8007eea:	42b3      	cmp	r3, r6
 8007eec:	bfbf      	itttt	lt
 8007eee:	9b08      	ldrlt	r3, [sp, #32]
 8007ef0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007ef2:	9608      	strlt	r6, [sp, #32]
 8007ef4:	1af3      	sublt	r3, r6, r3
 8007ef6:	bfb4      	ite	lt
 8007ef8:	18d2      	addlt	r2, r2, r3
 8007efa:	1b9e      	subge	r6, r3, r6
 8007efc:	9b04      	ldr	r3, [sp, #16]
 8007efe:	bfbc      	itt	lt
 8007f00:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007f02:	2600      	movlt	r6, #0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	bfb7      	itett	lt
 8007f08:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007f0c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007f10:	1a9d      	sublt	r5, r3, r2
 8007f12:	2300      	movlt	r3, #0
 8007f14:	e741      	b.n	8007d9a <_dtoa_r+0x742>
 8007f16:	9e08      	ldr	r6, [sp, #32]
 8007f18:	9d05      	ldr	r5, [sp, #20]
 8007f1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007f1c:	e748      	b.n	8007db0 <_dtoa_r+0x758>
 8007f1e:	9a08      	ldr	r2, [sp, #32]
 8007f20:	e770      	b.n	8007e04 <_dtoa_r+0x7ac>
 8007f22:	9b07      	ldr	r3, [sp, #28]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	dc19      	bgt.n	8007f5c <_dtoa_r+0x904>
 8007f28:	9b02      	ldr	r3, [sp, #8]
 8007f2a:	b9bb      	cbnz	r3, 8007f5c <_dtoa_r+0x904>
 8007f2c:	9b03      	ldr	r3, [sp, #12]
 8007f2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f32:	b99b      	cbnz	r3, 8007f5c <_dtoa_r+0x904>
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f3a:	0d1b      	lsrs	r3, r3, #20
 8007f3c:	051b      	lsls	r3, r3, #20
 8007f3e:	b183      	cbz	r3, 8007f62 <_dtoa_r+0x90a>
 8007f40:	9b05      	ldr	r3, [sp, #20]
 8007f42:	3301      	adds	r3, #1
 8007f44:	9305      	str	r3, [sp, #20]
 8007f46:	9b06      	ldr	r3, [sp, #24]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	9306      	str	r3, [sp, #24]
 8007f4c:	f04f 0801 	mov.w	r8, #1
 8007f50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	f47f af6f 	bne.w	8007e36 <_dtoa_r+0x7de>
 8007f58:	2001      	movs	r0, #1
 8007f5a:	e774      	b.n	8007e46 <_dtoa_r+0x7ee>
 8007f5c:	f04f 0800 	mov.w	r8, #0
 8007f60:	e7f6      	b.n	8007f50 <_dtoa_r+0x8f8>
 8007f62:	4698      	mov	r8, r3
 8007f64:	e7f4      	b.n	8007f50 <_dtoa_r+0x8f8>
 8007f66:	d082      	beq.n	8007e6e <_dtoa_r+0x816>
 8007f68:	9a05      	ldr	r2, [sp, #20]
 8007f6a:	331c      	adds	r3, #28
 8007f6c:	441a      	add	r2, r3
 8007f6e:	9205      	str	r2, [sp, #20]
 8007f70:	9a06      	ldr	r2, [sp, #24]
 8007f72:	441a      	add	r2, r3
 8007f74:	441d      	add	r5, r3
 8007f76:	9206      	str	r2, [sp, #24]
 8007f78:	e779      	b.n	8007e6e <_dtoa_r+0x816>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	e7f4      	b.n	8007f68 <_dtoa_r+0x910>
 8007f7e:	9b04      	ldr	r3, [sp, #16]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	dc37      	bgt.n	8007ff4 <_dtoa_r+0x99c>
 8007f84:	9b07      	ldr	r3, [sp, #28]
 8007f86:	2b02      	cmp	r3, #2
 8007f88:	dd34      	ble.n	8007ff4 <_dtoa_r+0x99c>
 8007f8a:	9b04      	ldr	r3, [sp, #16]
 8007f8c:	9301      	str	r3, [sp, #4]
 8007f8e:	9b01      	ldr	r3, [sp, #4]
 8007f90:	b963      	cbnz	r3, 8007fac <_dtoa_r+0x954>
 8007f92:	4631      	mov	r1, r6
 8007f94:	2205      	movs	r2, #5
 8007f96:	4620      	mov	r0, r4
 8007f98:	f000 fab2 	bl	8008500 <__multadd>
 8007f9c:	4601      	mov	r1, r0
 8007f9e:	4606      	mov	r6, r0
 8007fa0:	4650      	mov	r0, sl
 8007fa2:	f000 fcc7 	bl	8008934 <__mcmp>
 8007fa6:	2800      	cmp	r0, #0
 8007fa8:	f73f adbb 	bgt.w	8007b22 <_dtoa_r+0x4ca>
 8007fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fae:	9d00      	ldr	r5, [sp, #0]
 8007fb0:	ea6f 0b03 	mvn.w	fp, r3
 8007fb4:	f04f 0800 	mov.w	r8, #0
 8007fb8:	4631      	mov	r1, r6
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f000 fa7e 	bl	80084bc <_Bfree>
 8007fc0:	2f00      	cmp	r7, #0
 8007fc2:	f43f aeab 	beq.w	8007d1c <_dtoa_r+0x6c4>
 8007fc6:	f1b8 0f00 	cmp.w	r8, #0
 8007fca:	d005      	beq.n	8007fd8 <_dtoa_r+0x980>
 8007fcc:	45b8      	cmp	r8, r7
 8007fce:	d003      	beq.n	8007fd8 <_dtoa_r+0x980>
 8007fd0:	4641      	mov	r1, r8
 8007fd2:	4620      	mov	r0, r4
 8007fd4:	f000 fa72 	bl	80084bc <_Bfree>
 8007fd8:	4639      	mov	r1, r7
 8007fda:	4620      	mov	r0, r4
 8007fdc:	f000 fa6e 	bl	80084bc <_Bfree>
 8007fe0:	e69c      	b.n	8007d1c <_dtoa_r+0x6c4>
 8007fe2:	2600      	movs	r6, #0
 8007fe4:	4637      	mov	r7, r6
 8007fe6:	e7e1      	b.n	8007fac <_dtoa_r+0x954>
 8007fe8:	46bb      	mov	fp, r7
 8007fea:	4637      	mov	r7, r6
 8007fec:	e599      	b.n	8007b22 <_dtoa_r+0x4ca>
 8007fee:	bf00      	nop
 8007ff0:	40240000 	.word	0x40240000
 8007ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f000 80c8 	beq.w	800818c <_dtoa_r+0xb34>
 8007ffc:	9b04      	ldr	r3, [sp, #16]
 8007ffe:	9301      	str	r3, [sp, #4]
 8008000:	2d00      	cmp	r5, #0
 8008002:	dd05      	ble.n	8008010 <_dtoa_r+0x9b8>
 8008004:	4639      	mov	r1, r7
 8008006:	462a      	mov	r2, r5
 8008008:	4620      	mov	r0, r4
 800800a:	f000 fc27 	bl	800885c <__lshift>
 800800e:	4607      	mov	r7, r0
 8008010:	f1b8 0f00 	cmp.w	r8, #0
 8008014:	d05b      	beq.n	80080ce <_dtoa_r+0xa76>
 8008016:	6879      	ldr	r1, [r7, #4]
 8008018:	4620      	mov	r0, r4
 800801a:	f000 fa0f 	bl	800843c <_Balloc>
 800801e:	4605      	mov	r5, r0
 8008020:	b928      	cbnz	r0, 800802e <_dtoa_r+0x9d6>
 8008022:	4b83      	ldr	r3, [pc, #524]	; (8008230 <_dtoa_r+0xbd8>)
 8008024:	4602      	mov	r2, r0
 8008026:	f240 21ef 	movw	r1, #751	; 0x2ef
 800802a:	f7ff bb2e 	b.w	800768a <_dtoa_r+0x32>
 800802e:	693a      	ldr	r2, [r7, #16]
 8008030:	3202      	adds	r2, #2
 8008032:	0092      	lsls	r2, r2, #2
 8008034:	f107 010c 	add.w	r1, r7, #12
 8008038:	300c      	adds	r0, #12
 800803a:	f7ff fa76 	bl	800752a <memcpy>
 800803e:	2201      	movs	r2, #1
 8008040:	4629      	mov	r1, r5
 8008042:	4620      	mov	r0, r4
 8008044:	f000 fc0a 	bl	800885c <__lshift>
 8008048:	9b00      	ldr	r3, [sp, #0]
 800804a:	3301      	adds	r3, #1
 800804c:	9304      	str	r3, [sp, #16]
 800804e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008052:	4413      	add	r3, r2
 8008054:	9308      	str	r3, [sp, #32]
 8008056:	9b02      	ldr	r3, [sp, #8]
 8008058:	f003 0301 	and.w	r3, r3, #1
 800805c:	46b8      	mov	r8, r7
 800805e:	9306      	str	r3, [sp, #24]
 8008060:	4607      	mov	r7, r0
 8008062:	9b04      	ldr	r3, [sp, #16]
 8008064:	4631      	mov	r1, r6
 8008066:	3b01      	subs	r3, #1
 8008068:	4650      	mov	r0, sl
 800806a:	9301      	str	r3, [sp, #4]
 800806c:	f7ff fa6b 	bl	8007546 <quorem>
 8008070:	4641      	mov	r1, r8
 8008072:	9002      	str	r0, [sp, #8]
 8008074:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008078:	4650      	mov	r0, sl
 800807a:	f000 fc5b 	bl	8008934 <__mcmp>
 800807e:	463a      	mov	r2, r7
 8008080:	9005      	str	r0, [sp, #20]
 8008082:	4631      	mov	r1, r6
 8008084:	4620      	mov	r0, r4
 8008086:	f000 fc71 	bl	800896c <__mdiff>
 800808a:	68c2      	ldr	r2, [r0, #12]
 800808c:	4605      	mov	r5, r0
 800808e:	bb02      	cbnz	r2, 80080d2 <_dtoa_r+0xa7a>
 8008090:	4601      	mov	r1, r0
 8008092:	4650      	mov	r0, sl
 8008094:	f000 fc4e 	bl	8008934 <__mcmp>
 8008098:	4602      	mov	r2, r0
 800809a:	4629      	mov	r1, r5
 800809c:	4620      	mov	r0, r4
 800809e:	9209      	str	r2, [sp, #36]	; 0x24
 80080a0:	f000 fa0c 	bl	80084bc <_Bfree>
 80080a4:	9b07      	ldr	r3, [sp, #28]
 80080a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080a8:	9d04      	ldr	r5, [sp, #16]
 80080aa:	ea43 0102 	orr.w	r1, r3, r2
 80080ae:	9b06      	ldr	r3, [sp, #24]
 80080b0:	4319      	orrs	r1, r3
 80080b2:	d110      	bne.n	80080d6 <_dtoa_r+0xa7e>
 80080b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080b8:	d029      	beq.n	800810e <_dtoa_r+0xab6>
 80080ba:	9b05      	ldr	r3, [sp, #20]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	dd02      	ble.n	80080c6 <_dtoa_r+0xa6e>
 80080c0:	9b02      	ldr	r3, [sp, #8]
 80080c2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80080c6:	9b01      	ldr	r3, [sp, #4]
 80080c8:	f883 9000 	strb.w	r9, [r3]
 80080cc:	e774      	b.n	8007fb8 <_dtoa_r+0x960>
 80080ce:	4638      	mov	r0, r7
 80080d0:	e7ba      	b.n	8008048 <_dtoa_r+0x9f0>
 80080d2:	2201      	movs	r2, #1
 80080d4:	e7e1      	b.n	800809a <_dtoa_r+0xa42>
 80080d6:	9b05      	ldr	r3, [sp, #20]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	db04      	blt.n	80080e6 <_dtoa_r+0xa8e>
 80080dc:	9907      	ldr	r1, [sp, #28]
 80080de:	430b      	orrs	r3, r1
 80080e0:	9906      	ldr	r1, [sp, #24]
 80080e2:	430b      	orrs	r3, r1
 80080e4:	d120      	bne.n	8008128 <_dtoa_r+0xad0>
 80080e6:	2a00      	cmp	r2, #0
 80080e8:	dded      	ble.n	80080c6 <_dtoa_r+0xa6e>
 80080ea:	4651      	mov	r1, sl
 80080ec:	2201      	movs	r2, #1
 80080ee:	4620      	mov	r0, r4
 80080f0:	f000 fbb4 	bl	800885c <__lshift>
 80080f4:	4631      	mov	r1, r6
 80080f6:	4682      	mov	sl, r0
 80080f8:	f000 fc1c 	bl	8008934 <__mcmp>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	dc03      	bgt.n	8008108 <_dtoa_r+0xab0>
 8008100:	d1e1      	bne.n	80080c6 <_dtoa_r+0xa6e>
 8008102:	f019 0f01 	tst.w	r9, #1
 8008106:	d0de      	beq.n	80080c6 <_dtoa_r+0xa6e>
 8008108:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800810c:	d1d8      	bne.n	80080c0 <_dtoa_r+0xa68>
 800810e:	9a01      	ldr	r2, [sp, #4]
 8008110:	2339      	movs	r3, #57	; 0x39
 8008112:	7013      	strb	r3, [r2, #0]
 8008114:	462b      	mov	r3, r5
 8008116:	461d      	mov	r5, r3
 8008118:	3b01      	subs	r3, #1
 800811a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800811e:	2a39      	cmp	r2, #57	; 0x39
 8008120:	d06c      	beq.n	80081fc <_dtoa_r+0xba4>
 8008122:	3201      	adds	r2, #1
 8008124:	701a      	strb	r2, [r3, #0]
 8008126:	e747      	b.n	8007fb8 <_dtoa_r+0x960>
 8008128:	2a00      	cmp	r2, #0
 800812a:	dd07      	ble.n	800813c <_dtoa_r+0xae4>
 800812c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008130:	d0ed      	beq.n	800810e <_dtoa_r+0xab6>
 8008132:	9a01      	ldr	r2, [sp, #4]
 8008134:	f109 0301 	add.w	r3, r9, #1
 8008138:	7013      	strb	r3, [r2, #0]
 800813a:	e73d      	b.n	8007fb8 <_dtoa_r+0x960>
 800813c:	9b04      	ldr	r3, [sp, #16]
 800813e:	9a08      	ldr	r2, [sp, #32]
 8008140:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008144:	4293      	cmp	r3, r2
 8008146:	d043      	beq.n	80081d0 <_dtoa_r+0xb78>
 8008148:	4651      	mov	r1, sl
 800814a:	2300      	movs	r3, #0
 800814c:	220a      	movs	r2, #10
 800814e:	4620      	mov	r0, r4
 8008150:	f000 f9d6 	bl	8008500 <__multadd>
 8008154:	45b8      	cmp	r8, r7
 8008156:	4682      	mov	sl, r0
 8008158:	f04f 0300 	mov.w	r3, #0
 800815c:	f04f 020a 	mov.w	r2, #10
 8008160:	4641      	mov	r1, r8
 8008162:	4620      	mov	r0, r4
 8008164:	d107      	bne.n	8008176 <_dtoa_r+0xb1e>
 8008166:	f000 f9cb 	bl	8008500 <__multadd>
 800816a:	4680      	mov	r8, r0
 800816c:	4607      	mov	r7, r0
 800816e:	9b04      	ldr	r3, [sp, #16]
 8008170:	3301      	adds	r3, #1
 8008172:	9304      	str	r3, [sp, #16]
 8008174:	e775      	b.n	8008062 <_dtoa_r+0xa0a>
 8008176:	f000 f9c3 	bl	8008500 <__multadd>
 800817a:	4639      	mov	r1, r7
 800817c:	4680      	mov	r8, r0
 800817e:	2300      	movs	r3, #0
 8008180:	220a      	movs	r2, #10
 8008182:	4620      	mov	r0, r4
 8008184:	f000 f9bc 	bl	8008500 <__multadd>
 8008188:	4607      	mov	r7, r0
 800818a:	e7f0      	b.n	800816e <_dtoa_r+0xb16>
 800818c:	9b04      	ldr	r3, [sp, #16]
 800818e:	9301      	str	r3, [sp, #4]
 8008190:	9d00      	ldr	r5, [sp, #0]
 8008192:	4631      	mov	r1, r6
 8008194:	4650      	mov	r0, sl
 8008196:	f7ff f9d6 	bl	8007546 <quorem>
 800819a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800819e:	9b00      	ldr	r3, [sp, #0]
 80081a0:	f805 9b01 	strb.w	r9, [r5], #1
 80081a4:	1aea      	subs	r2, r5, r3
 80081a6:	9b01      	ldr	r3, [sp, #4]
 80081a8:	4293      	cmp	r3, r2
 80081aa:	dd07      	ble.n	80081bc <_dtoa_r+0xb64>
 80081ac:	4651      	mov	r1, sl
 80081ae:	2300      	movs	r3, #0
 80081b0:	220a      	movs	r2, #10
 80081b2:	4620      	mov	r0, r4
 80081b4:	f000 f9a4 	bl	8008500 <__multadd>
 80081b8:	4682      	mov	sl, r0
 80081ba:	e7ea      	b.n	8008192 <_dtoa_r+0xb3a>
 80081bc:	9b01      	ldr	r3, [sp, #4]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	bfc8      	it	gt
 80081c2:	461d      	movgt	r5, r3
 80081c4:	9b00      	ldr	r3, [sp, #0]
 80081c6:	bfd8      	it	le
 80081c8:	2501      	movle	r5, #1
 80081ca:	441d      	add	r5, r3
 80081cc:	f04f 0800 	mov.w	r8, #0
 80081d0:	4651      	mov	r1, sl
 80081d2:	2201      	movs	r2, #1
 80081d4:	4620      	mov	r0, r4
 80081d6:	f000 fb41 	bl	800885c <__lshift>
 80081da:	4631      	mov	r1, r6
 80081dc:	4682      	mov	sl, r0
 80081de:	f000 fba9 	bl	8008934 <__mcmp>
 80081e2:	2800      	cmp	r0, #0
 80081e4:	dc96      	bgt.n	8008114 <_dtoa_r+0xabc>
 80081e6:	d102      	bne.n	80081ee <_dtoa_r+0xb96>
 80081e8:	f019 0f01 	tst.w	r9, #1
 80081ec:	d192      	bne.n	8008114 <_dtoa_r+0xabc>
 80081ee:	462b      	mov	r3, r5
 80081f0:	461d      	mov	r5, r3
 80081f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081f6:	2a30      	cmp	r2, #48	; 0x30
 80081f8:	d0fa      	beq.n	80081f0 <_dtoa_r+0xb98>
 80081fa:	e6dd      	b.n	8007fb8 <_dtoa_r+0x960>
 80081fc:	9a00      	ldr	r2, [sp, #0]
 80081fe:	429a      	cmp	r2, r3
 8008200:	d189      	bne.n	8008116 <_dtoa_r+0xabe>
 8008202:	f10b 0b01 	add.w	fp, fp, #1
 8008206:	2331      	movs	r3, #49	; 0x31
 8008208:	e796      	b.n	8008138 <_dtoa_r+0xae0>
 800820a:	4b0a      	ldr	r3, [pc, #40]	; (8008234 <_dtoa_r+0xbdc>)
 800820c:	f7ff ba99 	b.w	8007742 <_dtoa_r+0xea>
 8008210:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008212:	2b00      	cmp	r3, #0
 8008214:	f47f aa6d 	bne.w	80076f2 <_dtoa_r+0x9a>
 8008218:	4b07      	ldr	r3, [pc, #28]	; (8008238 <_dtoa_r+0xbe0>)
 800821a:	f7ff ba92 	b.w	8007742 <_dtoa_r+0xea>
 800821e:	9b01      	ldr	r3, [sp, #4]
 8008220:	2b00      	cmp	r3, #0
 8008222:	dcb5      	bgt.n	8008190 <_dtoa_r+0xb38>
 8008224:	9b07      	ldr	r3, [sp, #28]
 8008226:	2b02      	cmp	r3, #2
 8008228:	f73f aeb1 	bgt.w	8007f8e <_dtoa_r+0x936>
 800822c:	e7b0      	b.n	8008190 <_dtoa_r+0xb38>
 800822e:	bf00      	nop
 8008230:	0800973c 	.word	0x0800973c
 8008234:	0800969c 	.word	0x0800969c
 8008238:	080096c0 	.word	0x080096c0

0800823c <_free_r>:
 800823c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800823e:	2900      	cmp	r1, #0
 8008240:	d044      	beq.n	80082cc <_free_r+0x90>
 8008242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008246:	9001      	str	r0, [sp, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	f1a1 0404 	sub.w	r4, r1, #4
 800824e:	bfb8      	it	lt
 8008250:	18e4      	addlt	r4, r4, r3
 8008252:	f000 f8e7 	bl	8008424 <__malloc_lock>
 8008256:	4a1e      	ldr	r2, [pc, #120]	; (80082d0 <_free_r+0x94>)
 8008258:	9801      	ldr	r0, [sp, #4]
 800825a:	6813      	ldr	r3, [r2, #0]
 800825c:	b933      	cbnz	r3, 800826c <_free_r+0x30>
 800825e:	6063      	str	r3, [r4, #4]
 8008260:	6014      	str	r4, [r2, #0]
 8008262:	b003      	add	sp, #12
 8008264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008268:	f000 b8e2 	b.w	8008430 <__malloc_unlock>
 800826c:	42a3      	cmp	r3, r4
 800826e:	d908      	bls.n	8008282 <_free_r+0x46>
 8008270:	6825      	ldr	r5, [r4, #0]
 8008272:	1961      	adds	r1, r4, r5
 8008274:	428b      	cmp	r3, r1
 8008276:	bf01      	itttt	eq
 8008278:	6819      	ldreq	r1, [r3, #0]
 800827a:	685b      	ldreq	r3, [r3, #4]
 800827c:	1949      	addeq	r1, r1, r5
 800827e:	6021      	streq	r1, [r4, #0]
 8008280:	e7ed      	b.n	800825e <_free_r+0x22>
 8008282:	461a      	mov	r2, r3
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	b10b      	cbz	r3, 800828c <_free_r+0x50>
 8008288:	42a3      	cmp	r3, r4
 800828a:	d9fa      	bls.n	8008282 <_free_r+0x46>
 800828c:	6811      	ldr	r1, [r2, #0]
 800828e:	1855      	adds	r5, r2, r1
 8008290:	42a5      	cmp	r5, r4
 8008292:	d10b      	bne.n	80082ac <_free_r+0x70>
 8008294:	6824      	ldr	r4, [r4, #0]
 8008296:	4421      	add	r1, r4
 8008298:	1854      	adds	r4, r2, r1
 800829a:	42a3      	cmp	r3, r4
 800829c:	6011      	str	r1, [r2, #0]
 800829e:	d1e0      	bne.n	8008262 <_free_r+0x26>
 80082a0:	681c      	ldr	r4, [r3, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	6053      	str	r3, [r2, #4]
 80082a6:	440c      	add	r4, r1
 80082a8:	6014      	str	r4, [r2, #0]
 80082aa:	e7da      	b.n	8008262 <_free_r+0x26>
 80082ac:	d902      	bls.n	80082b4 <_free_r+0x78>
 80082ae:	230c      	movs	r3, #12
 80082b0:	6003      	str	r3, [r0, #0]
 80082b2:	e7d6      	b.n	8008262 <_free_r+0x26>
 80082b4:	6825      	ldr	r5, [r4, #0]
 80082b6:	1961      	adds	r1, r4, r5
 80082b8:	428b      	cmp	r3, r1
 80082ba:	bf04      	itt	eq
 80082bc:	6819      	ldreq	r1, [r3, #0]
 80082be:	685b      	ldreq	r3, [r3, #4]
 80082c0:	6063      	str	r3, [r4, #4]
 80082c2:	bf04      	itt	eq
 80082c4:	1949      	addeq	r1, r1, r5
 80082c6:	6021      	streq	r1, [r4, #0]
 80082c8:	6054      	str	r4, [r2, #4]
 80082ca:	e7ca      	b.n	8008262 <_free_r+0x26>
 80082cc:	b003      	add	sp, #12
 80082ce:	bd30      	pop	{r4, r5, pc}
 80082d0:	200008c0 	.word	0x200008c0

080082d4 <malloc>:
 80082d4:	4b02      	ldr	r3, [pc, #8]	; (80082e0 <malloc+0xc>)
 80082d6:	4601      	mov	r1, r0
 80082d8:	6818      	ldr	r0, [r3, #0]
 80082da:	f000 b823 	b.w	8008324 <_malloc_r>
 80082de:	bf00      	nop
 80082e0:	20000180 	.word	0x20000180

080082e4 <sbrk_aligned>:
 80082e4:	b570      	push	{r4, r5, r6, lr}
 80082e6:	4e0e      	ldr	r6, [pc, #56]	; (8008320 <sbrk_aligned+0x3c>)
 80082e8:	460c      	mov	r4, r1
 80082ea:	6831      	ldr	r1, [r6, #0]
 80082ec:	4605      	mov	r5, r0
 80082ee:	b911      	cbnz	r1, 80082f6 <sbrk_aligned+0x12>
 80082f0:	f000 fe40 	bl	8008f74 <_sbrk_r>
 80082f4:	6030      	str	r0, [r6, #0]
 80082f6:	4621      	mov	r1, r4
 80082f8:	4628      	mov	r0, r5
 80082fa:	f000 fe3b 	bl	8008f74 <_sbrk_r>
 80082fe:	1c43      	adds	r3, r0, #1
 8008300:	d00a      	beq.n	8008318 <sbrk_aligned+0x34>
 8008302:	1cc4      	adds	r4, r0, #3
 8008304:	f024 0403 	bic.w	r4, r4, #3
 8008308:	42a0      	cmp	r0, r4
 800830a:	d007      	beq.n	800831c <sbrk_aligned+0x38>
 800830c:	1a21      	subs	r1, r4, r0
 800830e:	4628      	mov	r0, r5
 8008310:	f000 fe30 	bl	8008f74 <_sbrk_r>
 8008314:	3001      	adds	r0, #1
 8008316:	d101      	bne.n	800831c <sbrk_aligned+0x38>
 8008318:	f04f 34ff 	mov.w	r4, #4294967295
 800831c:	4620      	mov	r0, r4
 800831e:	bd70      	pop	{r4, r5, r6, pc}
 8008320:	200008c4 	.word	0x200008c4

08008324 <_malloc_r>:
 8008324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008328:	1ccd      	adds	r5, r1, #3
 800832a:	f025 0503 	bic.w	r5, r5, #3
 800832e:	3508      	adds	r5, #8
 8008330:	2d0c      	cmp	r5, #12
 8008332:	bf38      	it	cc
 8008334:	250c      	movcc	r5, #12
 8008336:	2d00      	cmp	r5, #0
 8008338:	4607      	mov	r7, r0
 800833a:	db01      	blt.n	8008340 <_malloc_r+0x1c>
 800833c:	42a9      	cmp	r1, r5
 800833e:	d905      	bls.n	800834c <_malloc_r+0x28>
 8008340:	230c      	movs	r3, #12
 8008342:	603b      	str	r3, [r7, #0]
 8008344:	2600      	movs	r6, #0
 8008346:	4630      	mov	r0, r6
 8008348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800834c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008420 <_malloc_r+0xfc>
 8008350:	f000 f868 	bl	8008424 <__malloc_lock>
 8008354:	f8d8 3000 	ldr.w	r3, [r8]
 8008358:	461c      	mov	r4, r3
 800835a:	bb5c      	cbnz	r4, 80083b4 <_malloc_r+0x90>
 800835c:	4629      	mov	r1, r5
 800835e:	4638      	mov	r0, r7
 8008360:	f7ff ffc0 	bl	80082e4 <sbrk_aligned>
 8008364:	1c43      	adds	r3, r0, #1
 8008366:	4604      	mov	r4, r0
 8008368:	d155      	bne.n	8008416 <_malloc_r+0xf2>
 800836a:	f8d8 4000 	ldr.w	r4, [r8]
 800836e:	4626      	mov	r6, r4
 8008370:	2e00      	cmp	r6, #0
 8008372:	d145      	bne.n	8008400 <_malloc_r+0xdc>
 8008374:	2c00      	cmp	r4, #0
 8008376:	d048      	beq.n	800840a <_malloc_r+0xe6>
 8008378:	6823      	ldr	r3, [r4, #0]
 800837a:	4631      	mov	r1, r6
 800837c:	4638      	mov	r0, r7
 800837e:	eb04 0903 	add.w	r9, r4, r3
 8008382:	f000 fdf7 	bl	8008f74 <_sbrk_r>
 8008386:	4581      	cmp	r9, r0
 8008388:	d13f      	bne.n	800840a <_malloc_r+0xe6>
 800838a:	6821      	ldr	r1, [r4, #0]
 800838c:	1a6d      	subs	r5, r5, r1
 800838e:	4629      	mov	r1, r5
 8008390:	4638      	mov	r0, r7
 8008392:	f7ff ffa7 	bl	80082e4 <sbrk_aligned>
 8008396:	3001      	adds	r0, #1
 8008398:	d037      	beq.n	800840a <_malloc_r+0xe6>
 800839a:	6823      	ldr	r3, [r4, #0]
 800839c:	442b      	add	r3, r5
 800839e:	6023      	str	r3, [r4, #0]
 80083a0:	f8d8 3000 	ldr.w	r3, [r8]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d038      	beq.n	800841a <_malloc_r+0xf6>
 80083a8:	685a      	ldr	r2, [r3, #4]
 80083aa:	42a2      	cmp	r2, r4
 80083ac:	d12b      	bne.n	8008406 <_malloc_r+0xe2>
 80083ae:	2200      	movs	r2, #0
 80083b0:	605a      	str	r2, [r3, #4]
 80083b2:	e00f      	b.n	80083d4 <_malloc_r+0xb0>
 80083b4:	6822      	ldr	r2, [r4, #0]
 80083b6:	1b52      	subs	r2, r2, r5
 80083b8:	d41f      	bmi.n	80083fa <_malloc_r+0xd6>
 80083ba:	2a0b      	cmp	r2, #11
 80083bc:	d917      	bls.n	80083ee <_malloc_r+0xca>
 80083be:	1961      	adds	r1, r4, r5
 80083c0:	42a3      	cmp	r3, r4
 80083c2:	6025      	str	r5, [r4, #0]
 80083c4:	bf18      	it	ne
 80083c6:	6059      	strne	r1, [r3, #4]
 80083c8:	6863      	ldr	r3, [r4, #4]
 80083ca:	bf08      	it	eq
 80083cc:	f8c8 1000 	streq.w	r1, [r8]
 80083d0:	5162      	str	r2, [r4, r5]
 80083d2:	604b      	str	r3, [r1, #4]
 80083d4:	4638      	mov	r0, r7
 80083d6:	f104 060b 	add.w	r6, r4, #11
 80083da:	f000 f829 	bl	8008430 <__malloc_unlock>
 80083de:	f026 0607 	bic.w	r6, r6, #7
 80083e2:	1d23      	adds	r3, r4, #4
 80083e4:	1af2      	subs	r2, r6, r3
 80083e6:	d0ae      	beq.n	8008346 <_malloc_r+0x22>
 80083e8:	1b9b      	subs	r3, r3, r6
 80083ea:	50a3      	str	r3, [r4, r2]
 80083ec:	e7ab      	b.n	8008346 <_malloc_r+0x22>
 80083ee:	42a3      	cmp	r3, r4
 80083f0:	6862      	ldr	r2, [r4, #4]
 80083f2:	d1dd      	bne.n	80083b0 <_malloc_r+0x8c>
 80083f4:	f8c8 2000 	str.w	r2, [r8]
 80083f8:	e7ec      	b.n	80083d4 <_malloc_r+0xb0>
 80083fa:	4623      	mov	r3, r4
 80083fc:	6864      	ldr	r4, [r4, #4]
 80083fe:	e7ac      	b.n	800835a <_malloc_r+0x36>
 8008400:	4634      	mov	r4, r6
 8008402:	6876      	ldr	r6, [r6, #4]
 8008404:	e7b4      	b.n	8008370 <_malloc_r+0x4c>
 8008406:	4613      	mov	r3, r2
 8008408:	e7cc      	b.n	80083a4 <_malloc_r+0x80>
 800840a:	230c      	movs	r3, #12
 800840c:	603b      	str	r3, [r7, #0]
 800840e:	4638      	mov	r0, r7
 8008410:	f000 f80e 	bl	8008430 <__malloc_unlock>
 8008414:	e797      	b.n	8008346 <_malloc_r+0x22>
 8008416:	6025      	str	r5, [r4, #0]
 8008418:	e7dc      	b.n	80083d4 <_malloc_r+0xb0>
 800841a:	605b      	str	r3, [r3, #4]
 800841c:	deff      	udf	#255	; 0xff
 800841e:	bf00      	nop
 8008420:	200008c0 	.word	0x200008c0

08008424 <__malloc_lock>:
 8008424:	4801      	ldr	r0, [pc, #4]	; (800842c <__malloc_lock+0x8>)
 8008426:	f7ff b87e 	b.w	8007526 <__retarget_lock_acquire_recursive>
 800842a:	bf00      	nop
 800842c:	200008bc 	.word	0x200008bc

08008430 <__malloc_unlock>:
 8008430:	4801      	ldr	r0, [pc, #4]	; (8008438 <__malloc_unlock+0x8>)
 8008432:	f7ff b879 	b.w	8007528 <__retarget_lock_release_recursive>
 8008436:	bf00      	nop
 8008438:	200008bc 	.word	0x200008bc

0800843c <_Balloc>:
 800843c:	b570      	push	{r4, r5, r6, lr}
 800843e:	69c6      	ldr	r6, [r0, #28]
 8008440:	4604      	mov	r4, r0
 8008442:	460d      	mov	r5, r1
 8008444:	b976      	cbnz	r6, 8008464 <_Balloc+0x28>
 8008446:	2010      	movs	r0, #16
 8008448:	f7ff ff44 	bl	80082d4 <malloc>
 800844c:	4602      	mov	r2, r0
 800844e:	61e0      	str	r0, [r4, #28]
 8008450:	b920      	cbnz	r0, 800845c <_Balloc+0x20>
 8008452:	4b18      	ldr	r3, [pc, #96]	; (80084b4 <_Balloc+0x78>)
 8008454:	4818      	ldr	r0, [pc, #96]	; (80084b8 <_Balloc+0x7c>)
 8008456:	216b      	movs	r1, #107	; 0x6b
 8008458:	f000 fd9c 	bl	8008f94 <__assert_func>
 800845c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008460:	6006      	str	r6, [r0, #0]
 8008462:	60c6      	str	r6, [r0, #12]
 8008464:	69e6      	ldr	r6, [r4, #28]
 8008466:	68f3      	ldr	r3, [r6, #12]
 8008468:	b183      	cbz	r3, 800848c <_Balloc+0x50>
 800846a:	69e3      	ldr	r3, [r4, #28]
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008472:	b9b8      	cbnz	r0, 80084a4 <_Balloc+0x68>
 8008474:	2101      	movs	r1, #1
 8008476:	fa01 f605 	lsl.w	r6, r1, r5
 800847a:	1d72      	adds	r2, r6, #5
 800847c:	0092      	lsls	r2, r2, #2
 800847e:	4620      	mov	r0, r4
 8008480:	f000 fda6 	bl	8008fd0 <_calloc_r>
 8008484:	b160      	cbz	r0, 80084a0 <_Balloc+0x64>
 8008486:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800848a:	e00e      	b.n	80084aa <_Balloc+0x6e>
 800848c:	2221      	movs	r2, #33	; 0x21
 800848e:	2104      	movs	r1, #4
 8008490:	4620      	mov	r0, r4
 8008492:	f000 fd9d 	bl	8008fd0 <_calloc_r>
 8008496:	69e3      	ldr	r3, [r4, #28]
 8008498:	60f0      	str	r0, [r6, #12]
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d1e4      	bne.n	800846a <_Balloc+0x2e>
 80084a0:	2000      	movs	r0, #0
 80084a2:	bd70      	pop	{r4, r5, r6, pc}
 80084a4:	6802      	ldr	r2, [r0, #0]
 80084a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084aa:	2300      	movs	r3, #0
 80084ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084b0:	e7f7      	b.n	80084a2 <_Balloc+0x66>
 80084b2:	bf00      	nop
 80084b4:	080096cd 	.word	0x080096cd
 80084b8:	0800974d 	.word	0x0800974d

080084bc <_Bfree>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	69c6      	ldr	r6, [r0, #28]
 80084c0:	4605      	mov	r5, r0
 80084c2:	460c      	mov	r4, r1
 80084c4:	b976      	cbnz	r6, 80084e4 <_Bfree+0x28>
 80084c6:	2010      	movs	r0, #16
 80084c8:	f7ff ff04 	bl	80082d4 <malloc>
 80084cc:	4602      	mov	r2, r0
 80084ce:	61e8      	str	r0, [r5, #28]
 80084d0:	b920      	cbnz	r0, 80084dc <_Bfree+0x20>
 80084d2:	4b09      	ldr	r3, [pc, #36]	; (80084f8 <_Bfree+0x3c>)
 80084d4:	4809      	ldr	r0, [pc, #36]	; (80084fc <_Bfree+0x40>)
 80084d6:	218f      	movs	r1, #143	; 0x8f
 80084d8:	f000 fd5c 	bl	8008f94 <__assert_func>
 80084dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084e0:	6006      	str	r6, [r0, #0]
 80084e2:	60c6      	str	r6, [r0, #12]
 80084e4:	b13c      	cbz	r4, 80084f6 <_Bfree+0x3a>
 80084e6:	69eb      	ldr	r3, [r5, #28]
 80084e8:	6862      	ldr	r2, [r4, #4]
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084f0:	6021      	str	r1, [r4, #0]
 80084f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084f6:	bd70      	pop	{r4, r5, r6, pc}
 80084f8:	080096cd 	.word	0x080096cd
 80084fc:	0800974d 	.word	0x0800974d

08008500 <__multadd>:
 8008500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008504:	690d      	ldr	r5, [r1, #16]
 8008506:	4607      	mov	r7, r0
 8008508:	460c      	mov	r4, r1
 800850a:	461e      	mov	r6, r3
 800850c:	f101 0c14 	add.w	ip, r1, #20
 8008510:	2000      	movs	r0, #0
 8008512:	f8dc 3000 	ldr.w	r3, [ip]
 8008516:	b299      	uxth	r1, r3
 8008518:	fb02 6101 	mla	r1, r2, r1, r6
 800851c:	0c1e      	lsrs	r6, r3, #16
 800851e:	0c0b      	lsrs	r3, r1, #16
 8008520:	fb02 3306 	mla	r3, r2, r6, r3
 8008524:	b289      	uxth	r1, r1
 8008526:	3001      	adds	r0, #1
 8008528:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800852c:	4285      	cmp	r5, r0
 800852e:	f84c 1b04 	str.w	r1, [ip], #4
 8008532:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008536:	dcec      	bgt.n	8008512 <__multadd+0x12>
 8008538:	b30e      	cbz	r6, 800857e <__multadd+0x7e>
 800853a:	68a3      	ldr	r3, [r4, #8]
 800853c:	42ab      	cmp	r3, r5
 800853e:	dc19      	bgt.n	8008574 <__multadd+0x74>
 8008540:	6861      	ldr	r1, [r4, #4]
 8008542:	4638      	mov	r0, r7
 8008544:	3101      	adds	r1, #1
 8008546:	f7ff ff79 	bl	800843c <_Balloc>
 800854a:	4680      	mov	r8, r0
 800854c:	b928      	cbnz	r0, 800855a <__multadd+0x5a>
 800854e:	4602      	mov	r2, r0
 8008550:	4b0c      	ldr	r3, [pc, #48]	; (8008584 <__multadd+0x84>)
 8008552:	480d      	ldr	r0, [pc, #52]	; (8008588 <__multadd+0x88>)
 8008554:	21ba      	movs	r1, #186	; 0xba
 8008556:	f000 fd1d 	bl	8008f94 <__assert_func>
 800855a:	6922      	ldr	r2, [r4, #16]
 800855c:	3202      	adds	r2, #2
 800855e:	f104 010c 	add.w	r1, r4, #12
 8008562:	0092      	lsls	r2, r2, #2
 8008564:	300c      	adds	r0, #12
 8008566:	f7fe ffe0 	bl	800752a <memcpy>
 800856a:	4621      	mov	r1, r4
 800856c:	4638      	mov	r0, r7
 800856e:	f7ff ffa5 	bl	80084bc <_Bfree>
 8008572:	4644      	mov	r4, r8
 8008574:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008578:	3501      	adds	r5, #1
 800857a:	615e      	str	r6, [r3, #20]
 800857c:	6125      	str	r5, [r4, #16]
 800857e:	4620      	mov	r0, r4
 8008580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008584:	0800973c 	.word	0x0800973c
 8008588:	0800974d 	.word	0x0800974d

0800858c <__hi0bits>:
 800858c:	0c03      	lsrs	r3, r0, #16
 800858e:	041b      	lsls	r3, r3, #16
 8008590:	b9d3      	cbnz	r3, 80085c8 <__hi0bits+0x3c>
 8008592:	0400      	lsls	r0, r0, #16
 8008594:	2310      	movs	r3, #16
 8008596:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800859a:	bf04      	itt	eq
 800859c:	0200      	lsleq	r0, r0, #8
 800859e:	3308      	addeq	r3, #8
 80085a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80085a4:	bf04      	itt	eq
 80085a6:	0100      	lsleq	r0, r0, #4
 80085a8:	3304      	addeq	r3, #4
 80085aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80085ae:	bf04      	itt	eq
 80085b0:	0080      	lsleq	r0, r0, #2
 80085b2:	3302      	addeq	r3, #2
 80085b4:	2800      	cmp	r0, #0
 80085b6:	db05      	blt.n	80085c4 <__hi0bits+0x38>
 80085b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80085bc:	f103 0301 	add.w	r3, r3, #1
 80085c0:	bf08      	it	eq
 80085c2:	2320      	moveq	r3, #32
 80085c4:	4618      	mov	r0, r3
 80085c6:	4770      	bx	lr
 80085c8:	2300      	movs	r3, #0
 80085ca:	e7e4      	b.n	8008596 <__hi0bits+0xa>

080085cc <__lo0bits>:
 80085cc:	6803      	ldr	r3, [r0, #0]
 80085ce:	f013 0207 	ands.w	r2, r3, #7
 80085d2:	d00c      	beq.n	80085ee <__lo0bits+0x22>
 80085d4:	07d9      	lsls	r1, r3, #31
 80085d6:	d422      	bmi.n	800861e <__lo0bits+0x52>
 80085d8:	079a      	lsls	r2, r3, #30
 80085da:	bf49      	itett	mi
 80085dc:	085b      	lsrmi	r3, r3, #1
 80085de:	089b      	lsrpl	r3, r3, #2
 80085e0:	6003      	strmi	r3, [r0, #0]
 80085e2:	2201      	movmi	r2, #1
 80085e4:	bf5c      	itt	pl
 80085e6:	6003      	strpl	r3, [r0, #0]
 80085e8:	2202      	movpl	r2, #2
 80085ea:	4610      	mov	r0, r2
 80085ec:	4770      	bx	lr
 80085ee:	b299      	uxth	r1, r3
 80085f0:	b909      	cbnz	r1, 80085f6 <__lo0bits+0x2a>
 80085f2:	0c1b      	lsrs	r3, r3, #16
 80085f4:	2210      	movs	r2, #16
 80085f6:	b2d9      	uxtb	r1, r3
 80085f8:	b909      	cbnz	r1, 80085fe <__lo0bits+0x32>
 80085fa:	3208      	adds	r2, #8
 80085fc:	0a1b      	lsrs	r3, r3, #8
 80085fe:	0719      	lsls	r1, r3, #28
 8008600:	bf04      	itt	eq
 8008602:	091b      	lsreq	r3, r3, #4
 8008604:	3204      	addeq	r2, #4
 8008606:	0799      	lsls	r1, r3, #30
 8008608:	bf04      	itt	eq
 800860a:	089b      	lsreq	r3, r3, #2
 800860c:	3202      	addeq	r2, #2
 800860e:	07d9      	lsls	r1, r3, #31
 8008610:	d403      	bmi.n	800861a <__lo0bits+0x4e>
 8008612:	085b      	lsrs	r3, r3, #1
 8008614:	f102 0201 	add.w	r2, r2, #1
 8008618:	d003      	beq.n	8008622 <__lo0bits+0x56>
 800861a:	6003      	str	r3, [r0, #0]
 800861c:	e7e5      	b.n	80085ea <__lo0bits+0x1e>
 800861e:	2200      	movs	r2, #0
 8008620:	e7e3      	b.n	80085ea <__lo0bits+0x1e>
 8008622:	2220      	movs	r2, #32
 8008624:	e7e1      	b.n	80085ea <__lo0bits+0x1e>
	...

08008628 <__i2b>:
 8008628:	b510      	push	{r4, lr}
 800862a:	460c      	mov	r4, r1
 800862c:	2101      	movs	r1, #1
 800862e:	f7ff ff05 	bl	800843c <_Balloc>
 8008632:	4602      	mov	r2, r0
 8008634:	b928      	cbnz	r0, 8008642 <__i2b+0x1a>
 8008636:	4b05      	ldr	r3, [pc, #20]	; (800864c <__i2b+0x24>)
 8008638:	4805      	ldr	r0, [pc, #20]	; (8008650 <__i2b+0x28>)
 800863a:	f240 1145 	movw	r1, #325	; 0x145
 800863e:	f000 fca9 	bl	8008f94 <__assert_func>
 8008642:	2301      	movs	r3, #1
 8008644:	6144      	str	r4, [r0, #20]
 8008646:	6103      	str	r3, [r0, #16]
 8008648:	bd10      	pop	{r4, pc}
 800864a:	bf00      	nop
 800864c:	0800973c 	.word	0x0800973c
 8008650:	0800974d 	.word	0x0800974d

08008654 <__multiply>:
 8008654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008658:	4691      	mov	r9, r2
 800865a:	690a      	ldr	r2, [r1, #16]
 800865c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008660:	429a      	cmp	r2, r3
 8008662:	bfb8      	it	lt
 8008664:	460b      	movlt	r3, r1
 8008666:	460c      	mov	r4, r1
 8008668:	bfbc      	itt	lt
 800866a:	464c      	movlt	r4, r9
 800866c:	4699      	movlt	r9, r3
 800866e:	6927      	ldr	r7, [r4, #16]
 8008670:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008674:	68a3      	ldr	r3, [r4, #8]
 8008676:	6861      	ldr	r1, [r4, #4]
 8008678:	eb07 060a 	add.w	r6, r7, sl
 800867c:	42b3      	cmp	r3, r6
 800867e:	b085      	sub	sp, #20
 8008680:	bfb8      	it	lt
 8008682:	3101      	addlt	r1, #1
 8008684:	f7ff feda 	bl	800843c <_Balloc>
 8008688:	b930      	cbnz	r0, 8008698 <__multiply+0x44>
 800868a:	4602      	mov	r2, r0
 800868c:	4b44      	ldr	r3, [pc, #272]	; (80087a0 <__multiply+0x14c>)
 800868e:	4845      	ldr	r0, [pc, #276]	; (80087a4 <__multiply+0x150>)
 8008690:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008694:	f000 fc7e 	bl	8008f94 <__assert_func>
 8008698:	f100 0514 	add.w	r5, r0, #20
 800869c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80086a0:	462b      	mov	r3, r5
 80086a2:	2200      	movs	r2, #0
 80086a4:	4543      	cmp	r3, r8
 80086a6:	d321      	bcc.n	80086ec <__multiply+0x98>
 80086a8:	f104 0314 	add.w	r3, r4, #20
 80086ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80086b0:	f109 0314 	add.w	r3, r9, #20
 80086b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80086b8:	9202      	str	r2, [sp, #8]
 80086ba:	1b3a      	subs	r2, r7, r4
 80086bc:	3a15      	subs	r2, #21
 80086be:	f022 0203 	bic.w	r2, r2, #3
 80086c2:	3204      	adds	r2, #4
 80086c4:	f104 0115 	add.w	r1, r4, #21
 80086c8:	428f      	cmp	r7, r1
 80086ca:	bf38      	it	cc
 80086cc:	2204      	movcc	r2, #4
 80086ce:	9201      	str	r2, [sp, #4]
 80086d0:	9a02      	ldr	r2, [sp, #8]
 80086d2:	9303      	str	r3, [sp, #12]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d80c      	bhi.n	80086f2 <__multiply+0x9e>
 80086d8:	2e00      	cmp	r6, #0
 80086da:	dd03      	ble.n	80086e4 <__multiply+0x90>
 80086dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d05b      	beq.n	800879c <__multiply+0x148>
 80086e4:	6106      	str	r6, [r0, #16]
 80086e6:	b005      	add	sp, #20
 80086e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ec:	f843 2b04 	str.w	r2, [r3], #4
 80086f0:	e7d8      	b.n	80086a4 <__multiply+0x50>
 80086f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80086f6:	f1ba 0f00 	cmp.w	sl, #0
 80086fa:	d024      	beq.n	8008746 <__multiply+0xf2>
 80086fc:	f104 0e14 	add.w	lr, r4, #20
 8008700:	46a9      	mov	r9, r5
 8008702:	f04f 0c00 	mov.w	ip, #0
 8008706:	f85e 2b04 	ldr.w	r2, [lr], #4
 800870a:	f8d9 1000 	ldr.w	r1, [r9]
 800870e:	fa1f fb82 	uxth.w	fp, r2
 8008712:	b289      	uxth	r1, r1
 8008714:	fb0a 110b 	mla	r1, sl, fp, r1
 8008718:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800871c:	f8d9 2000 	ldr.w	r2, [r9]
 8008720:	4461      	add	r1, ip
 8008722:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008726:	fb0a c20b 	mla	r2, sl, fp, ip
 800872a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800872e:	b289      	uxth	r1, r1
 8008730:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008734:	4577      	cmp	r7, lr
 8008736:	f849 1b04 	str.w	r1, [r9], #4
 800873a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800873e:	d8e2      	bhi.n	8008706 <__multiply+0xb2>
 8008740:	9a01      	ldr	r2, [sp, #4]
 8008742:	f845 c002 	str.w	ip, [r5, r2]
 8008746:	9a03      	ldr	r2, [sp, #12]
 8008748:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800874c:	3304      	adds	r3, #4
 800874e:	f1b9 0f00 	cmp.w	r9, #0
 8008752:	d021      	beq.n	8008798 <__multiply+0x144>
 8008754:	6829      	ldr	r1, [r5, #0]
 8008756:	f104 0c14 	add.w	ip, r4, #20
 800875a:	46ae      	mov	lr, r5
 800875c:	f04f 0a00 	mov.w	sl, #0
 8008760:	f8bc b000 	ldrh.w	fp, [ip]
 8008764:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008768:	fb09 220b 	mla	r2, r9, fp, r2
 800876c:	4452      	add	r2, sl
 800876e:	b289      	uxth	r1, r1
 8008770:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008774:	f84e 1b04 	str.w	r1, [lr], #4
 8008778:	f85c 1b04 	ldr.w	r1, [ip], #4
 800877c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008780:	f8be 1000 	ldrh.w	r1, [lr]
 8008784:	fb09 110a 	mla	r1, r9, sl, r1
 8008788:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800878c:	4567      	cmp	r7, ip
 800878e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008792:	d8e5      	bhi.n	8008760 <__multiply+0x10c>
 8008794:	9a01      	ldr	r2, [sp, #4]
 8008796:	50a9      	str	r1, [r5, r2]
 8008798:	3504      	adds	r5, #4
 800879a:	e799      	b.n	80086d0 <__multiply+0x7c>
 800879c:	3e01      	subs	r6, #1
 800879e:	e79b      	b.n	80086d8 <__multiply+0x84>
 80087a0:	0800973c 	.word	0x0800973c
 80087a4:	0800974d 	.word	0x0800974d

080087a8 <__pow5mult>:
 80087a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087ac:	4615      	mov	r5, r2
 80087ae:	f012 0203 	ands.w	r2, r2, #3
 80087b2:	4606      	mov	r6, r0
 80087b4:	460f      	mov	r7, r1
 80087b6:	d007      	beq.n	80087c8 <__pow5mult+0x20>
 80087b8:	4c25      	ldr	r4, [pc, #148]	; (8008850 <__pow5mult+0xa8>)
 80087ba:	3a01      	subs	r2, #1
 80087bc:	2300      	movs	r3, #0
 80087be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087c2:	f7ff fe9d 	bl	8008500 <__multadd>
 80087c6:	4607      	mov	r7, r0
 80087c8:	10ad      	asrs	r5, r5, #2
 80087ca:	d03d      	beq.n	8008848 <__pow5mult+0xa0>
 80087cc:	69f4      	ldr	r4, [r6, #28]
 80087ce:	b97c      	cbnz	r4, 80087f0 <__pow5mult+0x48>
 80087d0:	2010      	movs	r0, #16
 80087d2:	f7ff fd7f 	bl	80082d4 <malloc>
 80087d6:	4602      	mov	r2, r0
 80087d8:	61f0      	str	r0, [r6, #28]
 80087da:	b928      	cbnz	r0, 80087e8 <__pow5mult+0x40>
 80087dc:	4b1d      	ldr	r3, [pc, #116]	; (8008854 <__pow5mult+0xac>)
 80087de:	481e      	ldr	r0, [pc, #120]	; (8008858 <__pow5mult+0xb0>)
 80087e0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80087e4:	f000 fbd6 	bl	8008f94 <__assert_func>
 80087e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087ec:	6004      	str	r4, [r0, #0]
 80087ee:	60c4      	str	r4, [r0, #12]
 80087f0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80087f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80087f8:	b94c      	cbnz	r4, 800880e <__pow5mult+0x66>
 80087fa:	f240 2171 	movw	r1, #625	; 0x271
 80087fe:	4630      	mov	r0, r6
 8008800:	f7ff ff12 	bl	8008628 <__i2b>
 8008804:	2300      	movs	r3, #0
 8008806:	f8c8 0008 	str.w	r0, [r8, #8]
 800880a:	4604      	mov	r4, r0
 800880c:	6003      	str	r3, [r0, #0]
 800880e:	f04f 0900 	mov.w	r9, #0
 8008812:	07eb      	lsls	r3, r5, #31
 8008814:	d50a      	bpl.n	800882c <__pow5mult+0x84>
 8008816:	4639      	mov	r1, r7
 8008818:	4622      	mov	r2, r4
 800881a:	4630      	mov	r0, r6
 800881c:	f7ff ff1a 	bl	8008654 <__multiply>
 8008820:	4639      	mov	r1, r7
 8008822:	4680      	mov	r8, r0
 8008824:	4630      	mov	r0, r6
 8008826:	f7ff fe49 	bl	80084bc <_Bfree>
 800882a:	4647      	mov	r7, r8
 800882c:	106d      	asrs	r5, r5, #1
 800882e:	d00b      	beq.n	8008848 <__pow5mult+0xa0>
 8008830:	6820      	ldr	r0, [r4, #0]
 8008832:	b938      	cbnz	r0, 8008844 <__pow5mult+0x9c>
 8008834:	4622      	mov	r2, r4
 8008836:	4621      	mov	r1, r4
 8008838:	4630      	mov	r0, r6
 800883a:	f7ff ff0b 	bl	8008654 <__multiply>
 800883e:	6020      	str	r0, [r4, #0]
 8008840:	f8c0 9000 	str.w	r9, [r0]
 8008844:	4604      	mov	r4, r0
 8008846:	e7e4      	b.n	8008812 <__pow5mult+0x6a>
 8008848:	4638      	mov	r0, r7
 800884a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800884e:	bf00      	nop
 8008850:	08009898 	.word	0x08009898
 8008854:	080096cd 	.word	0x080096cd
 8008858:	0800974d 	.word	0x0800974d

0800885c <__lshift>:
 800885c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008860:	460c      	mov	r4, r1
 8008862:	6849      	ldr	r1, [r1, #4]
 8008864:	6923      	ldr	r3, [r4, #16]
 8008866:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800886a:	68a3      	ldr	r3, [r4, #8]
 800886c:	4607      	mov	r7, r0
 800886e:	4691      	mov	r9, r2
 8008870:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008874:	f108 0601 	add.w	r6, r8, #1
 8008878:	42b3      	cmp	r3, r6
 800887a:	db0b      	blt.n	8008894 <__lshift+0x38>
 800887c:	4638      	mov	r0, r7
 800887e:	f7ff fddd 	bl	800843c <_Balloc>
 8008882:	4605      	mov	r5, r0
 8008884:	b948      	cbnz	r0, 800889a <__lshift+0x3e>
 8008886:	4602      	mov	r2, r0
 8008888:	4b28      	ldr	r3, [pc, #160]	; (800892c <__lshift+0xd0>)
 800888a:	4829      	ldr	r0, [pc, #164]	; (8008930 <__lshift+0xd4>)
 800888c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008890:	f000 fb80 	bl	8008f94 <__assert_func>
 8008894:	3101      	adds	r1, #1
 8008896:	005b      	lsls	r3, r3, #1
 8008898:	e7ee      	b.n	8008878 <__lshift+0x1c>
 800889a:	2300      	movs	r3, #0
 800889c:	f100 0114 	add.w	r1, r0, #20
 80088a0:	f100 0210 	add.w	r2, r0, #16
 80088a4:	4618      	mov	r0, r3
 80088a6:	4553      	cmp	r3, sl
 80088a8:	db33      	blt.n	8008912 <__lshift+0xb6>
 80088aa:	6920      	ldr	r0, [r4, #16]
 80088ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088b0:	f104 0314 	add.w	r3, r4, #20
 80088b4:	f019 091f 	ands.w	r9, r9, #31
 80088b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088c0:	d02b      	beq.n	800891a <__lshift+0xbe>
 80088c2:	f1c9 0e20 	rsb	lr, r9, #32
 80088c6:	468a      	mov	sl, r1
 80088c8:	2200      	movs	r2, #0
 80088ca:	6818      	ldr	r0, [r3, #0]
 80088cc:	fa00 f009 	lsl.w	r0, r0, r9
 80088d0:	4310      	orrs	r0, r2
 80088d2:	f84a 0b04 	str.w	r0, [sl], #4
 80088d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088da:	459c      	cmp	ip, r3
 80088dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80088e0:	d8f3      	bhi.n	80088ca <__lshift+0x6e>
 80088e2:	ebac 0304 	sub.w	r3, ip, r4
 80088e6:	3b15      	subs	r3, #21
 80088e8:	f023 0303 	bic.w	r3, r3, #3
 80088ec:	3304      	adds	r3, #4
 80088ee:	f104 0015 	add.w	r0, r4, #21
 80088f2:	4584      	cmp	ip, r0
 80088f4:	bf38      	it	cc
 80088f6:	2304      	movcc	r3, #4
 80088f8:	50ca      	str	r2, [r1, r3]
 80088fa:	b10a      	cbz	r2, 8008900 <__lshift+0xa4>
 80088fc:	f108 0602 	add.w	r6, r8, #2
 8008900:	3e01      	subs	r6, #1
 8008902:	4638      	mov	r0, r7
 8008904:	612e      	str	r6, [r5, #16]
 8008906:	4621      	mov	r1, r4
 8008908:	f7ff fdd8 	bl	80084bc <_Bfree>
 800890c:	4628      	mov	r0, r5
 800890e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008912:	f842 0f04 	str.w	r0, [r2, #4]!
 8008916:	3301      	adds	r3, #1
 8008918:	e7c5      	b.n	80088a6 <__lshift+0x4a>
 800891a:	3904      	subs	r1, #4
 800891c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008920:	f841 2f04 	str.w	r2, [r1, #4]!
 8008924:	459c      	cmp	ip, r3
 8008926:	d8f9      	bhi.n	800891c <__lshift+0xc0>
 8008928:	e7ea      	b.n	8008900 <__lshift+0xa4>
 800892a:	bf00      	nop
 800892c:	0800973c 	.word	0x0800973c
 8008930:	0800974d 	.word	0x0800974d

08008934 <__mcmp>:
 8008934:	b530      	push	{r4, r5, lr}
 8008936:	6902      	ldr	r2, [r0, #16]
 8008938:	690c      	ldr	r4, [r1, #16]
 800893a:	1b12      	subs	r2, r2, r4
 800893c:	d10e      	bne.n	800895c <__mcmp+0x28>
 800893e:	f100 0314 	add.w	r3, r0, #20
 8008942:	3114      	adds	r1, #20
 8008944:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008948:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800894c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008950:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008954:	42a5      	cmp	r5, r4
 8008956:	d003      	beq.n	8008960 <__mcmp+0x2c>
 8008958:	d305      	bcc.n	8008966 <__mcmp+0x32>
 800895a:	2201      	movs	r2, #1
 800895c:	4610      	mov	r0, r2
 800895e:	bd30      	pop	{r4, r5, pc}
 8008960:	4283      	cmp	r3, r0
 8008962:	d3f3      	bcc.n	800894c <__mcmp+0x18>
 8008964:	e7fa      	b.n	800895c <__mcmp+0x28>
 8008966:	f04f 32ff 	mov.w	r2, #4294967295
 800896a:	e7f7      	b.n	800895c <__mcmp+0x28>

0800896c <__mdiff>:
 800896c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008970:	460c      	mov	r4, r1
 8008972:	4606      	mov	r6, r0
 8008974:	4611      	mov	r1, r2
 8008976:	4620      	mov	r0, r4
 8008978:	4690      	mov	r8, r2
 800897a:	f7ff ffdb 	bl	8008934 <__mcmp>
 800897e:	1e05      	subs	r5, r0, #0
 8008980:	d110      	bne.n	80089a4 <__mdiff+0x38>
 8008982:	4629      	mov	r1, r5
 8008984:	4630      	mov	r0, r6
 8008986:	f7ff fd59 	bl	800843c <_Balloc>
 800898a:	b930      	cbnz	r0, 800899a <__mdiff+0x2e>
 800898c:	4b3a      	ldr	r3, [pc, #232]	; (8008a78 <__mdiff+0x10c>)
 800898e:	4602      	mov	r2, r0
 8008990:	f240 2137 	movw	r1, #567	; 0x237
 8008994:	4839      	ldr	r0, [pc, #228]	; (8008a7c <__mdiff+0x110>)
 8008996:	f000 fafd 	bl	8008f94 <__assert_func>
 800899a:	2301      	movs	r3, #1
 800899c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a4:	bfa4      	itt	ge
 80089a6:	4643      	movge	r3, r8
 80089a8:	46a0      	movge	r8, r4
 80089aa:	4630      	mov	r0, r6
 80089ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80089b0:	bfa6      	itte	ge
 80089b2:	461c      	movge	r4, r3
 80089b4:	2500      	movge	r5, #0
 80089b6:	2501      	movlt	r5, #1
 80089b8:	f7ff fd40 	bl	800843c <_Balloc>
 80089bc:	b920      	cbnz	r0, 80089c8 <__mdiff+0x5c>
 80089be:	4b2e      	ldr	r3, [pc, #184]	; (8008a78 <__mdiff+0x10c>)
 80089c0:	4602      	mov	r2, r0
 80089c2:	f240 2145 	movw	r1, #581	; 0x245
 80089c6:	e7e5      	b.n	8008994 <__mdiff+0x28>
 80089c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80089cc:	6926      	ldr	r6, [r4, #16]
 80089ce:	60c5      	str	r5, [r0, #12]
 80089d0:	f104 0914 	add.w	r9, r4, #20
 80089d4:	f108 0514 	add.w	r5, r8, #20
 80089d8:	f100 0e14 	add.w	lr, r0, #20
 80089dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80089e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80089e4:	f108 0210 	add.w	r2, r8, #16
 80089e8:	46f2      	mov	sl, lr
 80089ea:	2100      	movs	r1, #0
 80089ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80089f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80089f4:	fa11 f88b 	uxtah	r8, r1, fp
 80089f8:	b299      	uxth	r1, r3
 80089fa:	0c1b      	lsrs	r3, r3, #16
 80089fc:	eba8 0801 	sub.w	r8, r8, r1
 8008a00:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008a04:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008a08:	fa1f f888 	uxth.w	r8, r8
 8008a0c:	1419      	asrs	r1, r3, #16
 8008a0e:	454e      	cmp	r6, r9
 8008a10:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008a14:	f84a 3b04 	str.w	r3, [sl], #4
 8008a18:	d8e8      	bhi.n	80089ec <__mdiff+0x80>
 8008a1a:	1b33      	subs	r3, r6, r4
 8008a1c:	3b15      	subs	r3, #21
 8008a1e:	f023 0303 	bic.w	r3, r3, #3
 8008a22:	3304      	adds	r3, #4
 8008a24:	3415      	adds	r4, #21
 8008a26:	42a6      	cmp	r6, r4
 8008a28:	bf38      	it	cc
 8008a2a:	2304      	movcc	r3, #4
 8008a2c:	441d      	add	r5, r3
 8008a2e:	4473      	add	r3, lr
 8008a30:	469e      	mov	lr, r3
 8008a32:	462e      	mov	r6, r5
 8008a34:	4566      	cmp	r6, ip
 8008a36:	d30e      	bcc.n	8008a56 <__mdiff+0xea>
 8008a38:	f10c 0203 	add.w	r2, ip, #3
 8008a3c:	1b52      	subs	r2, r2, r5
 8008a3e:	f022 0203 	bic.w	r2, r2, #3
 8008a42:	3d03      	subs	r5, #3
 8008a44:	45ac      	cmp	ip, r5
 8008a46:	bf38      	it	cc
 8008a48:	2200      	movcc	r2, #0
 8008a4a:	4413      	add	r3, r2
 8008a4c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008a50:	b17a      	cbz	r2, 8008a72 <__mdiff+0x106>
 8008a52:	6107      	str	r7, [r0, #16]
 8008a54:	e7a4      	b.n	80089a0 <__mdiff+0x34>
 8008a56:	f856 8b04 	ldr.w	r8, [r6], #4
 8008a5a:	fa11 f288 	uxtah	r2, r1, r8
 8008a5e:	1414      	asrs	r4, r2, #16
 8008a60:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008a64:	b292      	uxth	r2, r2
 8008a66:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008a6a:	f84e 2b04 	str.w	r2, [lr], #4
 8008a6e:	1421      	asrs	r1, r4, #16
 8008a70:	e7e0      	b.n	8008a34 <__mdiff+0xc8>
 8008a72:	3f01      	subs	r7, #1
 8008a74:	e7ea      	b.n	8008a4c <__mdiff+0xe0>
 8008a76:	bf00      	nop
 8008a78:	0800973c 	.word	0x0800973c
 8008a7c:	0800974d 	.word	0x0800974d

08008a80 <__d2b>:
 8008a80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a84:	460f      	mov	r7, r1
 8008a86:	2101      	movs	r1, #1
 8008a88:	ec59 8b10 	vmov	r8, r9, d0
 8008a8c:	4616      	mov	r6, r2
 8008a8e:	f7ff fcd5 	bl	800843c <_Balloc>
 8008a92:	4604      	mov	r4, r0
 8008a94:	b930      	cbnz	r0, 8008aa4 <__d2b+0x24>
 8008a96:	4602      	mov	r2, r0
 8008a98:	4b24      	ldr	r3, [pc, #144]	; (8008b2c <__d2b+0xac>)
 8008a9a:	4825      	ldr	r0, [pc, #148]	; (8008b30 <__d2b+0xb0>)
 8008a9c:	f240 310f 	movw	r1, #783	; 0x30f
 8008aa0:	f000 fa78 	bl	8008f94 <__assert_func>
 8008aa4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008aa8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008aac:	bb2d      	cbnz	r5, 8008afa <__d2b+0x7a>
 8008aae:	9301      	str	r3, [sp, #4]
 8008ab0:	f1b8 0300 	subs.w	r3, r8, #0
 8008ab4:	d026      	beq.n	8008b04 <__d2b+0x84>
 8008ab6:	4668      	mov	r0, sp
 8008ab8:	9300      	str	r3, [sp, #0]
 8008aba:	f7ff fd87 	bl	80085cc <__lo0bits>
 8008abe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ac2:	b1e8      	cbz	r0, 8008b00 <__d2b+0x80>
 8008ac4:	f1c0 0320 	rsb	r3, r0, #32
 8008ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8008acc:	430b      	orrs	r3, r1
 8008ace:	40c2      	lsrs	r2, r0
 8008ad0:	6163      	str	r3, [r4, #20]
 8008ad2:	9201      	str	r2, [sp, #4]
 8008ad4:	9b01      	ldr	r3, [sp, #4]
 8008ad6:	61a3      	str	r3, [r4, #24]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	bf14      	ite	ne
 8008adc:	2202      	movne	r2, #2
 8008ade:	2201      	moveq	r2, #1
 8008ae0:	6122      	str	r2, [r4, #16]
 8008ae2:	b1bd      	cbz	r5, 8008b14 <__d2b+0x94>
 8008ae4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008ae8:	4405      	add	r5, r0
 8008aea:	603d      	str	r5, [r7, #0]
 8008aec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008af0:	6030      	str	r0, [r6, #0]
 8008af2:	4620      	mov	r0, r4
 8008af4:	b003      	add	sp, #12
 8008af6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008afa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008afe:	e7d6      	b.n	8008aae <__d2b+0x2e>
 8008b00:	6161      	str	r1, [r4, #20]
 8008b02:	e7e7      	b.n	8008ad4 <__d2b+0x54>
 8008b04:	a801      	add	r0, sp, #4
 8008b06:	f7ff fd61 	bl	80085cc <__lo0bits>
 8008b0a:	9b01      	ldr	r3, [sp, #4]
 8008b0c:	6163      	str	r3, [r4, #20]
 8008b0e:	3020      	adds	r0, #32
 8008b10:	2201      	movs	r2, #1
 8008b12:	e7e5      	b.n	8008ae0 <__d2b+0x60>
 8008b14:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b18:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b1c:	6038      	str	r0, [r7, #0]
 8008b1e:	6918      	ldr	r0, [r3, #16]
 8008b20:	f7ff fd34 	bl	800858c <__hi0bits>
 8008b24:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b28:	e7e2      	b.n	8008af0 <__d2b+0x70>
 8008b2a:	bf00      	nop
 8008b2c:	0800973c 	.word	0x0800973c
 8008b30:	0800974d 	.word	0x0800974d

08008b34 <__ssputs_r>:
 8008b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b38:	688e      	ldr	r6, [r1, #8]
 8008b3a:	461f      	mov	r7, r3
 8008b3c:	42be      	cmp	r6, r7
 8008b3e:	680b      	ldr	r3, [r1, #0]
 8008b40:	4682      	mov	sl, r0
 8008b42:	460c      	mov	r4, r1
 8008b44:	4690      	mov	r8, r2
 8008b46:	d82c      	bhi.n	8008ba2 <__ssputs_r+0x6e>
 8008b48:	898a      	ldrh	r2, [r1, #12]
 8008b4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008b4e:	d026      	beq.n	8008b9e <__ssputs_r+0x6a>
 8008b50:	6965      	ldr	r5, [r4, #20]
 8008b52:	6909      	ldr	r1, [r1, #16]
 8008b54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b58:	eba3 0901 	sub.w	r9, r3, r1
 8008b5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b60:	1c7b      	adds	r3, r7, #1
 8008b62:	444b      	add	r3, r9
 8008b64:	106d      	asrs	r5, r5, #1
 8008b66:	429d      	cmp	r5, r3
 8008b68:	bf38      	it	cc
 8008b6a:	461d      	movcc	r5, r3
 8008b6c:	0553      	lsls	r3, r2, #21
 8008b6e:	d527      	bpl.n	8008bc0 <__ssputs_r+0x8c>
 8008b70:	4629      	mov	r1, r5
 8008b72:	f7ff fbd7 	bl	8008324 <_malloc_r>
 8008b76:	4606      	mov	r6, r0
 8008b78:	b360      	cbz	r0, 8008bd4 <__ssputs_r+0xa0>
 8008b7a:	6921      	ldr	r1, [r4, #16]
 8008b7c:	464a      	mov	r2, r9
 8008b7e:	f7fe fcd4 	bl	800752a <memcpy>
 8008b82:	89a3      	ldrh	r3, [r4, #12]
 8008b84:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b8c:	81a3      	strh	r3, [r4, #12]
 8008b8e:	6126      	str	r6, [r4, #16]
 8008b90:	6165      	str	r5, [r4, #20]
 8008b92:	444e      	add	r6, r9
 8008b94:	eba5 0509 	sub.w	r5, r5, r9
 8008b98:	6026      	str	r6, [r4, #0]
 8008b9a:	60a5      	str	r5, [r4, #8]
 8008b9c:	463e      	mov	r6, r7
 8008b9e:	42be      	cmp	r6, r7
 8008ba0:	d900      	bls.n	8008ba4 <__ssputs_r+0x70>
 8008ba2:	463e      	mov	r6, r7
 8008ba4:	6820      	ldr	r0, [r4, #0]
 8008ba6:	4632      	mov	r2, r6
 8008ba8:	4641      	mov	r1, r8
 8008baa:	f000 f9c9 	bl	8008f40 <memmove>
 8008bae:	68a3      	ldr	r3, [r4, #8]
 8008bb0:	1b9b      	subs	r3, r3, r6
 8008bb2:	60a3      	str	r3, [r4, #8]
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	4433      	add	r3, r6
 8008bb8:	6023      	str	r3, [r4, #0]
 8008bba:	2000      	movs	r0, #0
 8008bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bc0:	462a      	mov	r2, r5
 8008bc2:	f000 fa2d 	bl	8009020 <_realloc_r>
 8008bc6:	4606      	mov	r6, r0
 8008bc8:	2800      	cmp	r0, #0
 8008bca:	d1e0      	bne.n	8008b8e <__ssputs_r+0x5a>
 8008bcc:	6921      	ldr	r1, [r4, #16]
 8008bce:	4650      	mov	r0, sl
 8008bd0:	f7ff fb34 	bl	800823c <_free_r>
 8008bd4:	230c      	movs	r3, #12
 8008bd6:	f8ca 3000 	str.w	r3, [sl]
 8008bda:	89a3      	ldrh	r3, [r4, #12]
 8008bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008be0:	81a3      	strh	r3, [r4, #12]
 8008be2:	f04f 30ff 	mov.w	r0, #4294967295
 8008be6:	e7e9      	b.n	8008bbc <__ssputs_r+0x88>

08008be8 <_svfiprintf_r>:
 8008be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bec:	4698      	mov	r8, r3
 8008bee:	898b      	ldrh	r3, [r1, #12]
 8008bf0:	061b      	lsls	r3, r3, #24
 8008bf2:	b09d      	sub	sp, #116	; 0x74
 8008bf4:	4607      	mov	r7, r0
 8008bf6:	460d      	mov	r5, r1
 8008bf8:	4614      	mov	r4, r2
 8008bfa:	d50e      	bpl.n	8008c1a <_svfiprintf_r+0x32>
 8008bfc:	690b      	ldr	r3, [r1, #16]
 8008bfe:	b963      	cbnz	r3, 8008c1a <_svfiprintf_r+0x32>
 8008c00:	2140      	movs	r1, #64	; 0x40
 8008c02:	f7ff fb8f 	bl	8008324 <_malloc_r>
 8008c06:	6028      	str	r0, [r5, #0]
 8008c08:	6128      	str	r0, [r5, #16]
 8008c0a:	b920      	cbnz	r0, 8008c16 <_svfiprintf_r+0x2e>
 8008c0c:	230c      	movs	r3, #12
 8008c0e:	603b      	str	r3, [r7, #0]
 8008c10:	f04f 30ff 	mov.w	r0, #4294967295
 8008c14:	e0d0      	b.n	8008db8 <_svfiprintf_r+0x1d0>
 8008c16:	2340      	movs	r3, #64	; 0x40
 8008c18:	616b      	str	r3, [r5, #20]
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c1e:	2320      	movs	r3, #32
 8008c20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c24:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c28:	2330      	movs	r3, #48	; 0x30
 8008c2a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008dd0 <_svfiprintf_r+0x1e8>
 8008c2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c32:	f04f 0901 	mov.w	r9, #1
 8008c36:	4623      	mov	r3, r4
 8008c38:	469a      	mov	sl, r3
 8008c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c3e:	b10a      	cbz	r2, 8008c44 <_svfiprintf_r+0x5c>
 8008c40:	2a25      	cmp	r2, #37	; 0x25
 8008c42:	d1f9      	bne.n	8008c38 <_svfiprintf_r+0x50>
 8008c44:	ebba 0b04 	subs.w	fp, sl, r4
 8008c48:	d00b      	beq.n	8008c62 <_svfiprintf_r+0x7a>
 8008c4a:	465b      	mov	r3, fp
 8008c4c:	4622      	mov	r2, r4
 8008c4e:	4629      	mov	r1, r5
 8008c50:	4638      	mov	r0, r7
 8008c52:	f7ff ff6f 	bl	8008b34 <__ssputs_r>
 8008c56:	3001      	adds	r0, #1
 8008c58:	f000 80a9 	beq.w	8008dae <_svfiprintf_r+0x1c6>
 8008c5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c5e:	445a      	add	r2, fp
 8008c60:	9209      	str	r2, [sp, #36]	; 0x24
 8008c62:	f89a 3000 	ldrb.w	r3, [sl]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f000 80a1 	beq.w	8008dae <_svfiprintf_r+0x1c6>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8008c72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c76:	f10a 0a01 	add.w	sl, sl, #1
 8008c7a:	9304      	str	r3, [sp, #16]
 8008c7c:	9307      	str	r3, [sp, #28]
 8008c7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c82:	931a      	str	r3, [sp, #104]	; 0x68
 8008c84:	4654      	mov	r4, sl
 8008c86:	2205      	movs	r2, #5
 8008c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c8c:	4850      	ldr	r0, [pc, #320]	; (8008dd0 <_svfiprintf_r+0x1e8>)
 8008c8e:	f7f7 fa9f 	bl	80001d0 <memchr>
 8008c92:	9a04      	ldr	r2, [sp, #16]
 8008c94:	b9d8      	cbnz	r0, 8008cce <_svfiprintf_r+0xe6>
 8008c96:	06d0      	lsls	r0, r2, #27
 8008c98:	bf44      	itt	mi
 8008c9a:	2320      	movmi	r3, #32
 8008c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ca0:	0711      	lsls	r1, r2, #28
 8008ca2:	bf44      	itt	mi
 8008ca4:	232b      	movmi	r3, #43	; 0x2b
 8008ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008caa:	f89a 3000 	ldrb.w	r3, [sl]
 8008cae:	2b2a      	cmp	r3, #42	; 0x2a
 8008cb0:	d015      	beq.n	8008cde <_svfiprintf_r+0xf6>
 8008cb2:	9a07      	ldr	r2, [sp, #28]
 8008cb4:	4654      	mov	r4, sl
 8008cb6:	2000      	movs	r0, #0
 8008cb8:	f04f 0c0a 	mov.w	ip, #10
 8008cbc:	4621      	mov	r1, r4
 8008cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cc2:	3b30      	subs	r3, #48	; 0x30
 8008cc4:	2b09      	cmp	r3, #9
 8008cc6:	d94d      	bls.n	8008d64 <_svfiprintf_r+0x17c>
 8008cc8:	b1b0      	cbz	r0, 8008cf8 <_svfiprintf_r+0x110>
 8008cca:	9207      	str	r2, [sp, #28]
 8008ccc:	e014      	b.n	8008cf8 <_svfiprintf_r+0x110>
 8008cce:	eba0 0308 	sub.w	r3, r0, r8
 8008cd2:	fa09 f303 	lsl.w	r3, r9, r3
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	9304      	str	r3, [sp, #16]
 8008cda:	46a2      	mov	sl, r4
 8008cdc:	e7d2      	b.n	8008c84 <_svfiprintf_r+0x9c>
 8008cde:	9b03      	ldr	r3, [sp, #12]
 8008ce0:	1d19      	adds	r1, r3, #4
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	9103      	str	r1, [sp, #12]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	bfbb      	ittet	lt
 8008cea:	425b      	neglt	r3, r3
 8008cec:	f042 0202 	orrlt.w	r2, r2, #2
 8008cf0:	9307      	strge	r3, [sp, #28]
 8008cf2:	9307      	strlt	r3, [sp, #28]
 8008cf4:	bfb8      	it	lt
 8008cf6:	9204      	strlt	r2, [sp, #16]
 8008cf8:	7823      	ldrb	r3, [r4, #0]
 8008cfa:	2b2e      	cmp	r3, #46	; 0x2e
 8008cfc:	d10c      	bne.n	8008d18 <_svfiprintf_r+0x130>
 8008cfe:	7863      	ldrb	r3, [r4, #1]
 8008d00:	2b2a      	cmp	r3, #42	; 0x2a
 8008d02:	d134      	bne.n	8008d6e <_svfiprintf_r+0x186>
 8008d04:	9b03      	ldr	r3, [sp, #12]
 8008d06:	1d1a      	adds	r2, r3, #4
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	9203      	str	r2, [sp, #12]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	bfb8      	it	lt
 8008d10:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d14:	3402      	adds	r4, #2
 8008d16:	9305      	str	r3, [sp, #20]
 8008d18:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008de0 <_svfiprintf_r+0x1f8>
 8008d1c:	7821      	ldrb	r1, [r4, #0]
 8008d1e:	2203      	movs	r2, #3
 8008d20:	4650      	mov	r0, sl
 8008d22:	f7f7 fa55 	bl	80001d0 <memchr>
 8008d26:	b138      	cbz	r0, 8008d38 <_svfiprintf_r+0x150>
 8008d28:	9b04      	ldr	r3, [sp, #16]
 8008d2a:	eba0 000a 	sub.w	r0, r0, sl
 8008d2e:	2240      	movs	r2, #64	; 0x40
 8008d30:	4082      	lsls	r2, r0
 8008d32:	4313      	orrs	r3, r2
 8008d34:	3401      	adds	r4, #1
 8008d36:	9304      	str	r3, [sp, #16]
 8008d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d3c:	4825      	ldr	r0, [pc, #148]	; (8008dd4 <_svfiprintf_r+0x1ec>)
 8008d3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d42:	2206      	movs	r2, #6
 8008d44:	f7f7 fa44 	bl	80001d0 <memchr>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	d038      	beq.n	8008dbe <_svfiprintf_r+0x1d6>
 8008d4c:	4b22      	ldr	r3, [pc, #136]	; (8008dd8 <_svfiprintf_r+0x1f0>)
 8008d4e:	bb1b      	cbnz	r3, 8008d98 <_svfiprintf_r+0x1b0>
 8008d50:	9b03      	ldr	r3, [sp, #12]
 8008d52:	3307      	adds	r3, #7
 8008d54:	f023 0307 	bic.w	r3, r3, #7
 8008d58:	3308      	adds	r3, #8
 8008d5a:	9303      	str	r3, [sp, #12]
 8008d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d5e:	4433      	add	r3, r6
 8008d60:	9309      	str	r3, [sp, #36]	; 0x24
 8008d62:	e768      	b.n	8008c36 <_svfiprintf_r+0x4e>
 8008d64:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d68:	460c      	mov	r4, r1
 8008d6a:	2001      	movs	r0, #1
 8008d6c:	e7a6      	b.n	8008cbc <_svfiprintf_r+0xd4>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	3401      	adds	r4, #1
 8008d72:	9305      	str	r3, [sp, #20]
 8008d74:	4619      	mov	r1, r3
 8008d76:	f04f 0c0a 	mov.w	ip, #10
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d80:	3a30      	subs	r2, #48	; 0x30
 8008d82:	2a09      	cmp	r2, #9
 8008d84:	d903      	bls.n	8008d8e <_svfiprintf_r+0x1a6>
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d0c6      	beq.n	8008d18 <_svfiprintf_r+0x130>
 8008d8a:	9105      	str	r1, [sp, #20]
 8008d8c:	e7c4      	b.n	8008d18 <_svfiprintf_r+0x130>
 8008d8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d92:	4604      	mov	r4, r0
 8008d94:	2301      	movs	r3, #1
 8008d96:	e7f0      	b.n	8008d7a <_svfiprintf_r+0x192>
 8008d98:	ab03      	add	r3, sp, #12
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	462a      	mov	r2, r5
 8008d9e:	4b0f      	ldr	r3, [pc, #60]	; (8008ddc <_svfiprintf_r+0x1f4>)
 8008da0:	a904      	add	r1, sp, #16
 8008da2:	4638      	mov	r0, r7
 8008da4:	f7fd fe56 	bl	8006a54 <_printf_float>
 8008da8:	1c42      	adds	r2, r0, #1
 8008daa:	4606      	mov	r6, r0
 8008dac:	d1d6      	bne.n	8008d5c <_svfiprintf_r+0x174>
 8008dae:	89ab      	ldrh	r3, [r5, #12]
 8008db0:	065b      	lsls	r3, r3, #25
 8008db2:	f53f af2d 	bmi.w	8008c10 <_svfiprintf_r+0x28>
 8008db6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008db8:	b01d      	add	sp, #116	; 0x74
 8008dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dbe:	ab03      	add	r3, sp, #12
 8008dc0:	9300      	str	r3, [sp, #0]
 8008dc2:	462a      	mov	r2, r5
 8008dc4:	4b05      	ldr	r3, [pc, #20]	; (8008ddc <_svfiprintf_r+0x1f4>)
 8008dc6:	a904      	add	r1, sp, #16
 8008dc8:	4638      	mov	r0, r7
 8008dca:	f7fe f8e7 	bl	8006f9c <_printf_i>
 8008dce:	e7eb      	b.n	8008da8 <_svfiprintf_r+0x1c0>
 8008dd0:	080098a4 	.word	0x080098a4
 8008dd4:	080098ae 	.word	0x080098ae
 8008dd8:	08006a55 	.word	0x08006a55
 8008ddc:	08008b35 	.word	0x08008b35
 8008de0:	080098aa 	.word	0x080098aa

08008de4 <__sflush_r>:
 8008de4:	898a      	ldrh	r2, [r1, #12]
 8008de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dea:	4605      	mov	r5, r0
 8008dec:	0710      	lsls	r0, r2, #28
 8008dee:	460c      	mov	r4, r1
 8008df0:	d458      	bmi.n	8008ea4 <__sflush_r+0xc0>
 8008df2:	684b      	ldr	r3, [r1, #4]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	dc05      	bgt.n	8008e04 <__sflush_r+0x20>
 8008df8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	dc02      	bgt.n	8008e04 <__sflush_r+0x20>
 8008dfe:	2000      	movs	r0, #0
 8008e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e06:	2e00      	cmp	r6, #0
 8008e08:	d0f9      	beq.n	8008dfe <__sflush_r+0x1a>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e10:	682f      	ldr	r7, [r5, #0]
 8008e12:	6a21      	ldr	r1, [r4, #32]
 8008e14:	602b      	str	r3, [r5, #0]
 8008e16:	d032      	beq.n	8008e7e <__sflush_r+0x9a>
 8008e18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e1a:	89a3      	ldrh	r3, [r4, #12]
 8008e1c:	075a      	lsls	r2, r3, #29
 8008e1e:	d505      	bpl.n	8008e2c <__sflush_r+0x48>
 8008e20:	6863      	ldr	r3, [r4, #4]
 8008e22:	1ac0      	subs	r0, r0, r3
 8008e24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e26:	b10b      	cbz	r3, 8008e2c <__sflush_r+0x48>
 8008e28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e2a:	1ac0      	subs	r0, r0, r3
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	4602      	mov	r2, r0
 8008e30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e32:	6a21      	ldr	r1, [r4, #32]
 8008e34:	4628      	mov	r0, r5
 8008e36:	47b0      	blx	r6
 8008e38:	1c43      	adds	r3, r0, #1
 8008e3a:	89a3      	ldrh	r3, [r4, #12]
 8008e3c:	d106      	bne.n	8008e4c <__sflush_r+0x68>
 8008e3e:	6829      	ldr	r1, [r5, #0]
 8008e40:	291d      	cmp	r1, #29
 8008e42:	d82b      	bhi.n	8008e9c <__sflush_r+0xb8>
 8008e44:	4a29      	ldr	r2, [pc, #164]	; (8008eec <__sflush_r+0x108>)
 8008e46:	410a      	asrs	r2, r1
 8008e48:	07d6      	lsls	r6, r2, #31
 8008e4a:	d427      	bmi.n	8008e9c <__sflush_r+0xb8>
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	6062      	str	r2, [r4, #4]
 8008e50:	04d9      	lsls	r1, r3, #19
 8008e52:	6922      	ldr	r2, [r4, #16]
 8008e54:	6022      	str	r2, [r4, #0]
 8008e56:	d504      	bpl.n	8008e62 <__sflush_r+0x7e>
 8008e58:	1c42      	adds	r2, r0, #1
 8008e5a:	d101      	bne.n	8008e60 <__sflush_r+0x7c>
 8008e5c:	682b      	ldr	r3, [r5, #0]
 8008e5e:	b903      	cbnz	r3, 8008e62 <__sflush_r+0x7e>
 8008e60:	6560      	str	r0, [r4, #84]	; 0x54
 8008e62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e64:	602f      	str	r7, [r5, #0]
 8008e66:	2900      	cmp	r1, #0
 8008e68:	d0c9      	beq.n	8008dfe <__sflush_r+0x1a>
 8008e6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e6e:	4299      	cmp	r1, r3
 8008e70:	d002      	beq.n	8008e78 <__sflush_r+0x94>
 8008e72:	4628      	mov	r0, r5
 8008e74:	f7ff f9e2 	bl	800823c <_free_r>
 8008e78:	2000      	movs	r0, #0
 8008e7a:	6360      	str	r0, [r4, #52]	; 0x34
 8008e7c:	e7c0      	b.n	8008e00 <__sflush_r+0x1c>
 8008e7e:	2301      	movs	r3, #1
 8008e80:	4628      	mov	r0, r5
 8008e82:	47b0      	blx	r6
 8008e84:	1c41      	adds	r1, r0, #1
 8008e86:	d1c8      	bne.n	8008e1a <__sflush_r+0x36>
 8008e88:	682b      	ldr	r3, [r5, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d0c5      	beq.n	8008e1a <__sflush_r+0x36>
 8008e8e:	2b1d      	cmp	r3, #29
 8008e90:	d001      	beq.n	8008e96 <__sflush_r+0xb2>
 8008e92:	2b16      	cmp	r3, #22
 8008e94:	d101      	bne.n	8008e9a <__sflush_r+0xb6>
 8008e96:	602f      	str	r7, [r5, #0]
 8008e98:	e7b1      	b.n	8008dfe <__sflush_r+0x1a>
 8008e9a:	89a3      	ldrh	r3, [r4, #12]
 8008e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ea0:	81a3      	strh	r3, [r4, #12]
 8008ea2:	e7ad      	b.n	8008e00 <__sflush_r+0x1c>
 8008ea4:	690f      	ldr	r7, [r1, #16]
 8008ea6:	2f00      	cmp	r7, #0
 8008ea8:	d0a9      	beq.n	8008dfe <__sflush_r+0x1a>
 8008eaa:	0793      	lsls	r3, r2, #30
 8008eac:	680e      	ldr	r6, [r1, #0]
 8008eae:	bf08      	it	eq
 8008eb0:	694b      	ldreq	r3, [r1, #20]
 8008eb2:	600f      	str	r7, [r1, #0]
 8008eb4:	bf18      	it	ne
 8008eb6:	2300      	movne	r3, #0
 8008eb8:	eba6 0807 	sub.w	r8, r6, r7
 8008ebc:	608b      	str	r3, [r1, #8]
 8008ebe:	f1b8 0f00 	cmp.w	r8, #0
 8008ec2:	dd9c      	ble.n	8008dfe <__sflush_r+0x1a>
 8008ec4:	6a21      	ldr	r1, [r4, #32]
 8008ec6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ec8:	4643      	mov	r3, r8
 8008eca:	463a      	mov	r2, r7
 8008ecc:	4628      	mov	r0, r5
 8008ece:	47b0      	blx	r6
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	dc06      	bgt.n	8008ee2 <__sflush_r+0xfe>
 8008ed4:	89a3      	ldrh	r3, [r4, #12]
 8008ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008eda:	81a3      	strh	r3, [r4, #12]
 8008edc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee0:	e78e      	b.n	8008e00 <__sflush_r+0x1c>
 8008ee2:	4407      	add	r7, r0
 8008ee4:	eba8 0800 	sub.w	r8, r8, r0
 8008ee8:	e7e9      	b.n	8008ebe <__sflush_r+0xda>
 8008eea:	bf00      	nop
 8008eec:	dfbffffe 	.word	0xdfbffffe

08008ef0 <_fflush_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	690b      	ldr	r3, [r1, #16]
 8008ef4:	4605      	mov	r5, r0
 8008ef6:	460c      	mov	r4, r1
 8008ef8:	b913      	cbnz	r3, 8008f00 <_fflush_r+0x10>
 8008efa:	2500      	movs	r5, #0
 8008efc:	4628      	mov	r0, r5
 8008efe:	bd38      	pop	{r3, r4, r5, pc}
 8008f00:	b118      	cbz	r0, 8008f0a <_fflush_r+0x1a>
 8008f02:	6a03      	ldr	r3, [r0, #32]
 8008f04:	b90b      	cbnz	r3, 8008f0a <_fflush_r+0x1a>
 8008f06:	f7fe f9f7 	bl	80072f8 <__sinit>
 8008f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d0f3      	beq.n	8008efa <_fflush_r+0xa>
 8008f12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f14:	07d0      	lsls	r0, r2, #31
 8008f16:	d404      	bmi.n	8008f22 <_fflush_r+0x32>
 8008f18:	0599      	lsls	r1, r3, #22
 8008f1a:	d402      	bmi.n	8008f22 <_fflush_r+0x32>
 8008f1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f1e:	f7fe fb02 	bl	8007526 <__retarget_lock_acquire_recursive>
 8008f22:	4628      	mov	r0, r5
 8008f24:	4621      	mov	r1, r4
 8008f26:	f7ff ff5d 	bl	8008de4 <__sflush_r>
 8008f2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f2c:	07da      	lsls	r2, r3, #31
 8008f2e:	4605      	mov	r5, r0
 8008f30:	d4e4      	bmi.n	8008efc <_fflush_r+0xc>
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	059b      	lsls	r3, r3, #22
 8008f36:	d4e1      	bmi.n	8008efc <_fflush_r+0xc>
 8008f38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f3a:	f7fe faf5 	bl	8007528 <__retarget_lock_release_recursive>
 8008f3e:	e7dd      	b.n	8008efc <_fflush_r+0xc>

08008f40 <memmove>:
 8008f40:	4288      	cmp	r0, r1
 8008f42:	b510      	push	{r4, lr}
 8008f44:	eb01 0402 	add.w	r4, r1, r2
 8008f48:	d902      	bls.n	8008f50 <memmove+0x10>
 8008f4a:	4284      	cmp	r4, r0
 8008f4c:	4623      	mov	r3, r4
 8008f4e:	d807      	bhi.n	8008f60 <memmove+0x20>
 8008f50:	1e43      	subs	r3, r0, #1
 8008f52:	42a1      	cmp	r1, r4
 8008f54:	d008      	beq.n	8008f68 <memmove+0x28>
 8008f56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f5e:	e7f8      	b.n	8008f52 <memmove+0x12>
 8008f60:	4402      	add	r2, r0
 8008f62:	4601      	mov	r1, r0
 8008f64:	428a      	cmp	r2, r1
 8008f66:	d100      	bne.n	8008f6a <memmove+0x2a>
 8008f68:	bd10      	pop	{r4, pc}
 8008f6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f72:	e7f7      	b.n	8008f64 <memmove+0x24>

08008f74 <_sbrk_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4d06      	ldr	r5, [pc, #24]	; (8008f90 <_sbrk_r+0x1c>)
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	4608      	mov	r0, r1
 8008f7e:	602b      	str	r3, [r5, #0]
 8008f80:	f7f8 fc30 	bl	80017e4 <_sbrk>
 8008f84:	1c43      	adds	r3, r0, #1
 8008f86:	d102      	bne.n	8008f8e <_sbrk_r+0x1a>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	b103      	cbz	r3, 8008f8e <_sbrk_r+0x1a>
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	bd38      	pop	{r3, r4, r5, pc}
 8008f90:	200008b8 	.word	0x200008b8

08008f94 <__assert_func>:
 8008f94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008f96:	4614      	mov	r4, r2
 8008f98:	461a      	mov	r2, r3
 8008f9a:	4b09      	ldr	r3, [pc, #36]	; (8008fc0 <__assert_func+0x2c>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4605      	mov	r5, r0
 8008fa0:	68d8      	ldr	r0, [r3, #12]
 8008fa2:	b14c      	cbz	r4, 8008fb8 <__assert_func+0x24>
 8008fa4:	4b07      	ldr	r3, [pc, #28]	; (8008fc4 <__assert_func+0x30>)
 8008fa6:	9100      	str	r1, [sp, #0]
 8008fa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fac:	4906      	ldr	r1, [pc, #24]	; (8008fc8 <__assert_func+0x34>)
 8008fae:	462b      	mov	r3, r5
 8008fb0:	f000 f872 	bl	8009098 <fiprintf>
 8008fb4:	f000 f882 	bl	80090bc <abort>
 8008fb8:	4b04      	ldr	r3, [pc, #16]	; (8008fcc <__assert_func+0x38>)
 8008fba:	461c      	mov	r4, r3
 8008fbc:	e7f3      	b.n	8008fa6 <__assert_func+0x12>
 8008fbe:	bf00      	nop
 8008fc0:	20000180 	.word	0x20000180
 8008fc4:	080098bf 	.word	0x080098bf
 8008fc8:	080098cc 	.word	0x080098cc
 8008fcc:	080098fa 	.word	0x080098fa

08008fd0 <_calloc_r>:
 8008fd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008fd2:	fba1 2402 	umull	r2, r4, r1, r2
 8008fd6:	b94c      	cbnz	r4, 8008fec <_calloc_r+0x1c>
 8008fd8:	4611      	mov	r1, r2
 8008fda:	9201      	str	r2, [sp, #4]
 8008fdc:	f7ff f9a2 	bl	8008324 <_malloc_r>
 8008fe0:	9a01      	ldr	r2, [sp, #4]
 8008fe2:	4605      	mov	r5, r0
 8008fe4:	b930      	cbnz	r0, 8008ff4 <_calloc_r+0x24>
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	b003      	add	sp, #12
 8008fea:	bd30      	pop	{r4, r5, pc}
 8008fec:	220c      	movs	r2, #12
 8008fee:	6002      	str	r2, [r0, #0]
 8008ff0:	2500      	movs	r5, #0
 8008ff2:	e7f8      	b.n	8008fe6 <_calloc_r+0x16>
 8008ff4:	4621      	mov	r1, r4
 8008ff6:	f7fe fa18 	bl	800742a <memset>
 8008ffa:	e7f4      	b.n	8008fe6 <_calloc_r+0x16>

08008ffc <__ascii_mbtowc>:
 8008ffc:	b082      	sub	sp, #8
 8008ffe:	b901      	cbnz	r1, 8009002 <__ascii_mbtowc+0x6>
 8009000:	a901      	add	r1, sp, #4
 8009002:	b142      	cbz	r2, 8009016 <__ascii_mbtowc+0x1a>
 8009004:	b14b      	cbz	r3, 800901a <__ascii_mbtowc+0x1e>
 8009006:	7813      	ldrb	r3, [r2, #0]
 8009008:	600b      	str	r3, [r1, #0]
 800900a:	7812      	ldrb	r2, [r2, #0]
 800900c:	1e10      	subs	r0, r2, #0
 800900e:	bf18      	it	ne
 8009010:	2001      	movne	r0, #1
 8009012:	b002      	add	sp, #8
 8009014:	4770      	bx	lr
 8009016:	4610      	mov	r0, r2
 8009018:	e7fb      	b.n	8009012 <__ascii_mbtowc+0x16>
 800901a:	f06f 0001 	mvn.w	r0, #1
 800901e:	e7f8      	b.n	8009012 <__ascii_mbtowc+0x16>

08009020 <_realloc_r>:
 8009020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009024:	4680      	mov	r8, r0
 8009026:	4614      	mov	r4, r2
 8009028:	460e      	mov	r6, r1
 800902a:	b921      	cbnz	r1, 8009036 <_realloc_r+0x16>
 800902c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009030:	4611      	mov	r1, r2
 8009032:	f7ff b977 	b.w	8008324 <_malloc_r>
 8009036:	b92a      	cbnz	r2, 8009044 <_realloc_r+0x24>
 8009038:	f7ff f900 	bl	800823c <_free_r>
 800903c:	4625      	mov	r5, r4
 800903e:	4628      	mov	r0, r5
 8009040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009044:	f000 f841 	bl	80090ca <_malloc_usable_size_r>
 8009048:	4284      	cmp	r4, r0
 800904a:	4607      	mov	r7, r0
 800904c:	d802      	bhi.n	8009054 <_realloc_r+0x34>
 800904e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009052:	d812      	bhi.n	800907a <_realloc_r+0x5a>
 8009054:	4621      	mov	r1, r4
 8009056:	4640      	mov	r0, r8
 8009058:	f7ff f964 	bl	8008324 <_malloc_r>
 800905c:	4605      	mov	r5, r0
 800905e:	2800      	cmp	r0, #0
 8009060:	d0ed      	beq.n	800903e <_realloc_r+0x1e>
 8009062:	42bc      	cmp	r4, r7
 8009064:	4622      	mov	r2, r4
 8009066:	4631      	mov	r1, r6
 8009068:	bf28      	it	cs
 800906a:	463a      	movcs	r2, r7
 800906c:	f7fe fa5d 	bl	800752a <memcpy>
 8009070:	4631      	mov	r1, r6
 8009072:	4640      	mov	r0, r8
 8009074:	f7ff f8e2 	bl	800823c <_free_r>
 8009078:	e7e1      	b.n	800903e <_realloc_r+0x1e>
 800907a:	4635      	mov	r5, r6
 800907c:	e7df      	b.n	800903e <_realloc_r+0x1e>

0800907e <__ascii_wctomb>:
 800907e:	b149      	cbz	r1, 8009094 <__ascii_wctomb+0x16>
 8009080:	2aff      	cmp	r2, #255	; 0xff
 8009082:	bf85      	ittet	hi
 8009084:	238a      	movhi	r3, #138	; 0x8a
 8009086:	6003      	strhi	r3, [r0, #0]
 8009088:	700a      	strbls	r2, [r1, #0]
 800908a:	f04f 30ff 	movhi.w	r0, #4294967295
 800908e:	bf98      	it	ls
 8009090:	2001      	movls	r0, #1
 8009092:	4770      	bx	lr
 8009094:	4608      	mov	r0, r1
 8009096:	4770      	bx	lr

08009098 <fiprintf>:
 8009098:	b40e      	push	{r1, r2, r3}
 800909a:	b503      	push	{r0, r1, lr}
 800909c:	4601      	mov	r1, r0
 800909e:	ab03      	add	r3, sp, #12
 80090a0:	4805      	ldr	r0, [pc, #20]	; (80090b8 <fiprintf+0x20>)
 80090a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80090a6:	6800      	ldr	r0, [r0, #0]
 80090a8:	9301      	str	r3, [sp, #4]
 80090aa:	f000 f83f 	bl	800912c <_vfiprintf_r>
 80090ae:	b002      	add	sp, #8
 80090b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80090b4:	b003      	add	sp, #12
 80090b6:	4770      	bx	lr
 80090b8:	20000180 	.word	0x20000180

080090bc <abort>:
 80090bc:	b508      	push	{r3, lr}
 80090be:	2006      	movs	r0, #6
 80090c0:	f000 fa0c 	bl	80094dc <raise>
 80090c4:	2001      	movs	r0, #1
 80090c6:	f7f8 fb15 	bl	80016f4 <_exit>

080090ca <_malloc_usable_size_r>:
 80090ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090ce:	1f18      	subs	r0, r3, #4
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	bfbc      	itt	lt
 80090d4:	580b      	ldrlt	r3, [r1, r0]
 80090d6:	18c0      	addlt	r0, r0, r3
 80090d8:	4770      	bx	lr

080090da <__sfputc_r>:
 80090da:	6893      	ldr	r3, [r2, #8]
 80090dc:	3b01      	subs	r3, #1
 80090de:	2b00      	cmp	r3, #0
 80090e0:	b410      	push	{r4}
 80090e2:	6093      	str	r3, [r2, #8]
 80090e4:	da08      	bge.n	80090f8 <__sfputc_r+0x1e>
 80090e6:	6994      	ldr	r4, [r2, #24]
 80090e8:	42a3      	cmp	r3, r4
 80090ea:	db01      	blt.n	80090f0 <__sfputc_r+0x16>
 80090ec:	290a      	cmp	r1, #10
 80090ee:	d103      	bne.n	80090f8 <__sfputc_r+0x1e>
 80090f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090f4:	f000 b934 	b.w	8009360 <__swbuf_r>
 80090f8:	6813      	ldr	r3, [r2, #0]
 80090fa:	1c58      	adds	r0, r3, #1
 80090fc:	6010      	str	r0, [r2, #0]
 80090fe:	7019      	strb	r1, [r3, #0]
 8009100:	4608      	mov	r0, r1
 8009102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009106:	4770      	bx	lr

08009108 <__sfputs_r>:
 8009108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910a:	4606      	mov	r6, r0
 800910c:	460f      	mov	r7, r1
 800910e:	4614      	mov	r4, r2
 8009110:	18d5      	adds	r5, r2, r3
 8009112:	42ac      	cmp	r4, r5
 8009114:	d101      	bne.n	800911a <__sfputs_r+0x12>
 8009116:	2000      	movs	r0, #0
 8009118:	e007      	b.n	800912a <__sfputs_r+0x22>
 800911a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800911e:	463a      	mov	r2, r7
 8009120:	4630      	mov	r0, r6
 8009122:	f7ff ffda 	bl	80090da <__sfputc_r>
 8009126:	1c43      	adds	r3, r0, #1
 8009128:	d1f3      	bne.n	8009112 <__sfputs_r+0xa>
 800912a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800912c <_vfiprintf_r>:
 800912c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009130:	460d      	mov	r5, r1
 8009132:	b09d      	sub	sp, #116	; 0x74
 8009134:	4614      	mov	r4, r2
 8009136:	4698      	mov	r8, r3
 8009138:	4606      	mov	r6, r0
 800913a:	b118      	cbz	r0, 8009144 <_vfiprintf_r+0x18>
 800913c:	6a03      	ldr	r3, [r0, #32]
 800913e:	b90b      	cbnz	r3, 8009144 <_vfiprintf_r+0x18>
 8009140:	f7fe f8da 	bl	80072f8 <__sinit>
 8009144:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009146:	07d9      	lsls	r1, r3, #31
 8009148:	d405      	bmi.n	8009156 <_vfiprintf_r+0x2a>
 800914a:	89ab      	ldrh	r3, [r5, #12]
 800914c:	059a      	lsls	r2, r3, #22
 800914e:	d402      	bmi.n	8009156 <_vfiprintf_r+0x2a>
 8009150:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009152:	f7fe f9e8 	bl	8007526 <__retarget_lock_acquire_recursive>
 8009156:	89ab      	ldrh	r3, [r5, #12]
 8009158:	071b      	lsls	r3, r3, #28
 800915a:	d501      	bpl.n	8009160 <_vfiprintf_r+0x34>
 800915c:	692b      	ldr	r3, [r5, #16]
 800915e:	b99b      	cbnz	r3, 8009188 <_vfiprintf_r+0x5c>
 8009160:	4629      	mov	r1, r5
 8009162:	4630      	mov	r0, r6
 8009164:	f000 f93a 	bl	80093dc <__swsetup_r>
 8009168:	b170      	cbz	r0, 8009188 <_vfiprintf_r+0x5c>
 800916a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800916c:	07dc      	lsls	r4, r3, #31
 800916e:	d504      	bpl.n	800917a <_vfiprintf_r+0x4e>
 8009170:	f04f 30ff 	mov.w	r0, #4294967295
 8009174:	b01d      	add	sp, #116	; 0x74
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917a:	89ab      	ldrh	r3, [r5, #12]
 800917c:	0598      	lsls	r0, r3, #22
 800917e:	d4f7      	bmi.n	8009170 <_vfiprintf_r+0x44>
 8009180:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009182:	f7fe f9d1 	bl	8007528 <__retarget_lock_release_recursive>
 8009186:	e7f3      	b.n	8009170 <_vfiprintf_r+0x44>
 8009188:	2300      	movs	r3, #0
 800918a:	9309      	str	r3, [sp, #36]	; 0x24
 800918c:	2320      	movs	r3, #32
 800918e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009192:	f8cd 800c 	str.w	r8, [sp, #12]
 8009196:	2330      	movs	r3, #48	; 0x30
 8009198:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800934c <_vfiprintf_r+0x220>
 800919c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091a0:	f04f 0901 	mov.w	r9, #1
 80091a4:	4623      	mov	r3, r4
 80091a6:	469a      	mov	sl, r3
 80091a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091ac:	b10a      	cbz	r2, 80091b2 <_vfiprintf_r+0x86>
 80091ae:	2a25      	cmp	r2, #37	; 0x25
 80091b0:	d1f9      	bne.n	80091a6 <_vfiprintf_r+0x7a>
 80091b2:	ebba 0b04 	subs.w	fp, sl, r4
 80091b6:	d00b      	beq.n	80091d0 <_vfiprintf_r+0xa4>
 80091b8:	465b      	mov	r3, fp
 80091ba:	4622      	mov	r2, r4
 80091bc:	4629      	mov	r1, r5
 80091be:	4630      	mov	r0, r6
 80091c0:	f7ff ffa2 	bl	8009108 <__sfputs_r>
 80091c4:	3001      	adds	r0, #1
 80091c6:	f000 80a9 	beq.w	800931c <_vfiprintf_r+0x1f0>
 80091ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091cc:	445a      	add	r2, fp
 80091ce:	9209      	str	r2, [sp, #36]	; 0x24
 80091d0:	f89a 3000 	ldrb.w	r3, [sl]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	f000 80a1 	beq.w	800931c <_vfiprintf_r+0x1f0>
 80091da:	2300      	movs	r3, #0
 80091dc:	f04f 32ff 	mov.w	r2, #4294967295
 80091e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091e4:	f10a 0a01 	add.w	sl, sl, #1
 80091e8:	9304      	str	r3, [sp, #16]
 80091ea:	9307      	str	r3, [sp, #28]
 80091ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091f0:	931a      	str	r3, [sp, #104]	; 0x68
 80091f2:	4654      	mov	r4, sl
 80091f4:	2205      	movs	r2, #5
 80091f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091fa:	4854      	ldr	r0, [pc, #336]	; (800934c <_vfiprintf_r+0x220>)
 80091fc:	f7f6 ffe8 	bl	80001d0 <memchr>
 8009200:	9a04      	ldr	r2, [sp, #16]
 8009202:	b9d8      	cbnz	r0, 800923c <_vfiprintf_r+0x110>
 8009204:	06d1      	lsls	r1, r2, #27
 8009206:	bf44      	itt	mi
 8009208:	2320      	movmi	r3, #32
 800920a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800920e:	0713      	lsls	r3, r2, #28
 8009210:	bf44      	itt	mi
 8009212:	232b      	movmi	r3, #43	; 0x2b
 8009214:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009218:	f89a 3000 	ldrb.w	r3, [sl]
 800921c:	2b2a      	cmp	r3, #42	; 0x2a
 800921e:	d015      	beq.n	800924c <_vfiprintf_r+0x120>
 8009220:	9a07      	ldr	r2, [sp, #28]
 8009222:	4654      	mov	r4, sl
 8009224:	2000      	movs	r0, #0
 8009226:	f04f 0c0a 	mov.w	ip, #10
 800922a:	4621      	mov	r1, r4
 800922c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009230:	3b30      	subs	r3, #48	; 0x30
 8009232:	2b09      	cmp	r3, #9
 8009234:	d94d      	bls.n	80092d2 <_vfiprintf_r+0x1a6>
 8009236:	b1b0      	cbz	r0, 8009266 <_vfiprintf_r+0x13a>
 8009238:	9207      	str	r2, [sp, #28]
 800923a:	e014      	b.n	8009266 <_vfiprintf_r+0x13a>
 800923c:	eba0 0308 	sub.w	r3, r0, r8
 8009240:	fa09 f303 	lsl.w	r3, r9, r3
 8009244:	4313      	orrs	r3, r2
 8009246:	9304      	str	r3, [sp, #16]
 8009248:	46a2      	mov	sl, r4
 800924a:	e7d2      	b.n	80091f2 <_vfiprintf_r+0xc6>
 800924c:	9b03      	ldr	r3, [sp, #12]
 800924e:	1d19      	adds	r1, r3, #4
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	9103      	str	r1, [sp, #12]
 8009254:	2b00      	cmp	r3, #0
 8009256:	bfbb      	ittet	lt
 8009258:	425b      	neglt	r3, r3
 800925a:	f042 0202 	orrlt.w	r2, r2, #2
 800925e:	9307      	strge	r3, [sp, #28]
 8009260:	9307      	strlt	r3, [sp, #28]
 8009262:	bfb8      	it	lt
 8009264:	9204      	strlt	r2, [sp, #16]
 8009266:	7823      	ldrb	r3, [r4, #0]
 8009268:	2b2e      	cmp	r3, #46	; 0x2e
 800926a:	d10c      	bne.n	8009286 <_vfiprintf_r+0x15a>
 800926c:	7863      	ldrb	r3, [r4, #1]
 800926e:	2b2a      	cmp	r3, #42	; 0x2a
 8009270:	d134      	bne.n	80092dc <_vfiprintf_r+0x1b0>
 8009272:	9b03      	ldr	r3, [sp, #12]
 8009274:	1d1a      	adds	r2, r3, #4
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	9203      	str	r2, [sp, #12]
 800927a:	2b00      	cmp	r3, #0
 800927c:	bfb8      	it	lt
 800927e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009282:	3402      	adds	r4, #2
 8009284:	9305      	str	r3, [sp, #20]
 8009286:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800935c <_vfiprintf_r+0x230>
 800928a:	7821      	ldrb	r1, [r4, #0]
 800928c:	2203      	movs	r2, #3
 800928e:	4650      	mov	r0, sl
 8009290:	f7f6 ff9e 	bl	80001d0 <memchr>
 8009294:	b138      	cbz	r0, 80092a6 <_vfiprintf_r+0x17a>
 8009296:	9b04      	ldr	r3, [sp, #16]
 8009298:	eba0 000a 	sub.w	r0, r0, sl
 800929c:	2240      	movs	r2, #64	; 0x40
 800929e:	4082      	lsls	r2, r0
 80092a0:	4313      	orrs	r3, r2
 80092a2:	3401      	adds	r4, #1
 80092a4:	9304      	str	r3, [sp, #16]
 80092a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092aa:	4829      	ldr	r0, [pc, #164]	; (8009350 <_vfiprintf_r+0x224>)
 80092ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092b0:	2206      	movs	r2, #6
 80092b2:	f7f6 ff8d 	bl	80001d0 <memchr>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	d03f      	beq.n	800933a <_vfiprintf_r+0x20e>
 80092ba:	4b26      	ldr	r3, [pc, #152]	; (8009354 <_vfiprintf_r+0x228>)
 80092bc:	bb1b      	cbnz	r3, 8009306 <_vfiprintf_r+0x1da>
 80092be:	9b03      	ldr	r3, [sp, #12]
 80092c0:	3307      	adds	r3, #7
 80092c2:	f023 0307 	bic.w	r3, r3, #7
 80092c6:	3308      	adds	r3, #8
 80092c8:	9303      	str	r3, [sp, #12]
 80092ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092cc:	443b      	add	r3, r7
 80092ce:	9309      	str	r3, [sp, #36]	; 0x24
 80092d0:	e768      	b.n	80091a4 <_vfiprintf_r+0x78>
 80092d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80092d6:	460c      	mov	r4, r1
 80092d8:	2001      	movs	r0, #1
 80092da:	e7a6      	b.n	800922a <_vfiprintf_r+0xfe>
 80092dc:	2300      	movs	r3, #0
 80092de:	3401      	adds	r4, #1
 80092e0:	9305      	str	r3, [sp, #20]
 80092e2:	4619      	mov	r1, r3
 80092e4:	f04f 0c0a 	mov.w	ip, #10
 80092e8:	4620      	mov	r0, r4
 80092ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092ee:	3a30      	subs	r2, #48	; 0x30
 80092f0:	2a09      	cmp	r2, #9
 80092f2:	d903      	bls.n	80092fc <_vfiprintf_r+0x1d0>
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d0c6      	beq.n	8009286 <_vfiprintf_r+0x15a>
 80092f8:	9105      	str	r1, [sp, #20]
 80092fa:	e7c4      	b.n	8009286 <_vfiprintf_r+0x15a>
 80092fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009300:	4604      	mov	r4, r0
 8009302:	2301      	movs	r3, #1
 8009304:	e7f0      	b.n	80092e8 <_vfiprintf_r+0x1bc>
 8009306:	ab03      	add	r3, sp, #12
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	462a      	mov	r2, r5
 800930c:	4b12      	ldr	r3, [pc, #72]	; (8009358 <_vfiprintf_r+0x22c>)
 800930e:	a904      	add	r1, sp, #16
 8009310:	4630      	mov	r0, r6
 8009312:	f7fd fb9f 	bl	8006a54 <_printf_float>
 8009316:	4607      	mov	r7, r0
 8009318:	1c78      	adds	r0, r7, #1
 800931a:	d1d6      	bne.n	80092ca <_vfiprintf_r+0x19e>
 800931c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800931e:	07d9      	lsls	r1, r3, #31
 8009320:	d405      	bmi.n	800932e <_vfiprintf_r+0x202>
 8009322:	89ab      	ldrh	r3, [r5, #12]
 8009324:	059a      	lsls	r2, r3, #22
 8009326:	d402      	bmi.n	800932e <_vfiprintf_r+0x202>
 8009328:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800932a:	f7fe f8fd 	bl	8007528 <__retarget_lock_release_recursive>
 800932e:	89ab      	ldrh	r3, [r5, #12]
 8009330:	065b      	lsls	r3, r3, #25
 8009332:	f53f af1d 	bmi.w	8009170 <_vfiprintf_r+0x44>
 8009336:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009338:	e71c      	b.n	8009174 <_vfiprintf_r+0x48>
 800933a:	ab03      	add	r3, sp, #12
 800933c:	9300      	str	r3, [sp, #0]
 800933e:	462a      	mov	r2, r5
 8009340:	4b05      	ldr	r3, [pc, #20]	; (8009358 <_vfiprintf_r+0x22c>)
 8009342:	a904      	add	r1, sp, #16
 8009344:	4630      	mov	r0, r6
 8009346:	f7fd fe29 	bl	8006f9c <_printf_i>
 800934a:	e7e4      	b.n	8009316 <_vfiprintf_r+0x1ea>
 800934c:	080098a4 	.word	0x080098a4
 8009350:	080098ae 	.word	0x080098ae
 8009354:	08006a55 	.word	0x08006a55
 8009358:	08009109 	.word	0x08009109
 800935c:	080098aa 	.word	0x080098aa

08009360 <__swbuf_r>:
 8009360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009362:	460e      	mov	r6, r1
 8009364:	4614      	mov	r4, r2
 8009366:	4605      	mov	r5, r0
 8009368:	b118      	cbz	r0, 8009372 <__swbuf_r+0x12>
 800936a:	6a03      	ldr	r3, [r0, #32]
 800936c:	b90b      	cbnz	r3, 8009372 <__swbuf_r+0x12>
 800936e:	f7fd ffc3 	bl	80072f8 <__sinit>
 8009372:	69a3      	ldr	r3, [r4, #24]
 8009374:	60a3      	str	r3, [r4, #8]
 8009376:	89a3      	ldrh	r3, [r4, #12]
 8009378:	071a      	lsls	r2, r3, #28
 800937a:	d525      	bpl.n	80093c8 <__swbuf_r+0x68>
 800937c:	6923      	ldr	r3, [r4, #16]
 800937e:	b31b      	cbz	r3, 80093c8 <__swbuf_r+0x68>
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	6922      	ldr	r2, [r4, #16]
 8009384:	1a98      	subs	r0, r3, r2
 8009386:	6963      	ldr	r3, [r4, #20]
 8009388:	b2f6      	uxtb	r6, r6
 800938a:	4283      	cmp	r3, r0
 800938c:	4637      	mov	r7, r6
 800938e:	dc04      	bgt.n	800939a <__swbuf_r+0x3a>
 8009390:	4621      	mov	r1, r4
 8009392:	4628      	mov	r0, r5
 8009394:	f7ff fdac 	bl	8008ef0 <_fflush_r>
 8009398:	b9e0      	cbnz	r0, 80093d4 <__swbuf_r+0x74>
 800939a:	68a3      	ldr	r3, [r4, #8]
 800939c:	3b01      	subs	r3, #1
 800939e:	60a3      	str	r3, [r4, #8]
 80093a0:	6823      	ldr	r3, [r4, #0]
 80093a2:	1c5a      	adds	r2, r3, #1
 80093a4:	6022      	str	r2, [r4, #0]
 80093a6:	701e      	strb	r6, [r3, #0]
 80093a8:	6962      	ldr	r2, [r4, #20]
 80093aa:	1c43      	adds	r3, r0, #1
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d004      	beq.n	80093ba <__swbuf_r+0x5a>
 80093b0:	89a3      	ldrh	r3, [r4, #12]
 80093b2:	07db      	lsls	r3, r3, #31
 80093b4:	d506      	bpl.n	80093c4 <__swbuf_r+0x64>
 80093b6:	2e0a      	cmp	r6, #10
 80093b8:	d104      	bne.n	80093c4 <__swbuf_r+0x64>
 80093ba:	4621      	mov	r1, r4
 80093bc:	4628      	mov	r0, r5
 80093be:	f7ff fd97 	bl	8008ef0 <_fflush_r>
 80093c2:	b938      	cbnz	r0, 80093d4 <__swbuf_r+0x74>
 80093c4:	4638      	mov	r0, r7
 80093c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093c8:	4621      	mov	r1, r4
 80093ca:	4628      	mov	r0, r5
 80093cc:	f000 f806 	bl	80093dc <__swsetup_r>
 80093d0:	2800      	cmp	r0, #0
 80093d2:	d0d5      	beq.n	8009380 <__swbuf_r+0x20>
 80093d4:	f04f 37ff 	mov.w	r7, #4294967295
 80093d8:	e7f4      	b.n	80093c4 <__swbuf_r+0x64>
	...

080093dc <__swsetup_r>:
 80093dc:	b538      	push	{r3, r4, r5, lr}
 80093de:	4b2a      	ldr	r3, [pc, #168]	; (8009488 <__swsetup_r+0xac>)
 80093e0:	4605      	mov	r5, r0
 80093e2:	6818      	ldr	r0, [r3, #0]
 80093e4:	460c      	mov	r4, r1
 80093e6:	b118      	cbz	r0, 80093f0 <__swsetup_r+0x14>
 80093e8:	6a03      	ldr	r3, [r0, #32]
 80093ea:	b90b      	cbnz	r3, 80093f0 <__swsetup_r+0x14>
 80093ec:	f7fd ff84 	bl	80072f8 <__sinit>
 80093f0:	89a3      	ldrh	r3, [r4, #12]
 80093f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093f6:	0718      	lsls	r0, r3, #28
 80093f8:	d422      	bmi.n	8009440 <__swsetup_r+0x64>
 80093fa:	06d9      	lsls	r1, r3, #27
 80093fc:	d407      	bmi.n	800940e <__swsetup_r+0x32>
 80093fe:	2309      	movs	r3, #9
 8009400:	602b      	str	r3, [r5, #0]
 8009402:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009406:	81a3      	strh	r3, [r4, #12]
 8009408:	f04f 30ff 	mov.w	r0, #4294967295
 800940c:	e034      	b.n	8009478 <__swsetup_r+0x9c>
 800940e:	0758      	lsls	r0, r3, #29
 8009410:	d512      	bpl.n	8009438 <__swsetup_r+0x5c>
 8009412:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009414:	b141      	cbz	r1, 8009428 <__swsetup_r+0x4c>
 8009416:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800941a:	4299      	cmp	r1, r3
 800941c:	d002      	beq.n	8009424 <__swsetup_r+0x48>
 800941e:	4628      	mov	r0, r5
 8009420:	f7fe ff0c 	bl	800823c <_free_r>
 8009424:	2300      	movs	r3, #0
 8009426:	6363      	str	r3, [r4, #52]	; 0x34
 8009428:	89a3      	ldrh	r3, [r4, #12]
 800942a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	2300      	movs	r3, #0
 8009432:	6063      	str	r3, [r4, #4]
 8009434:	6923      	ldr	r3, [r4, #16]
 8009436:	6023      	str	r3, [r4, #0]
 8009438:	89a3      	ldrh	r3, [r4, #12]
 800943a:	f043 0308 	orr.w	r3, r3, #8
 800943e:	81a3      	strh	r3, [r4, #12]
 8009440:	6923      	ldr	r3, [r4, #16]
 8009442:	b94b      	cbnz	r3, 8009458 <__swsetup_r+0x7c>
 8009444:	89a3      	ldrh	r3, [r4, #12]
 8009446:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800944a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800944e:	d003      	beq.n	8009458 <__swsetup_r+0x7c>
 8009450:	4621      	mov	r1, r4
 8009452:	4628      	mov	r0, r5
 8009454:	f000 f884 	bl	8009560 <__smakebuf_r>
 8009458:	89a0      	ldrh	r0, [r4, #12]
 800945a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800945e:	f010 0301 	ands.w	r3, r0, #1
 8009462:	d00a      	beq.n	800947a <__swsetup_r+0x9e>
 8009464:	2300      	movs	r3, #0
 8009466:	60a3      	str	r3, [r4, #8]
 8009468:	6963      	ldr	r3, [r4, #20]
 800946a:	425b      	negs	r3, r3
 800946c:	61a3      	str	r3, [r4, #24]
 800946e:	6923      	ldr	r3, [r4, #16]
 8009470:	b943      	cbnz	r3, 8009484 <__swsetup_r+0xa8>
 8009472:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009476:	d1c4      	bne.n	8009402 <__swsetup_r+0x26>
 8009478:	bd38      	pop	{r3, r4, r5, pc}
 800947a:	0781      	lsls	r1, r0, #30
 800947c:	bf58      	it	pl
 800947e:	6963      	ldrpl	r3, [r4, #20]
 8009480:	60a3      	str	r3, [r4, #8]
 8009482:	e7f4      	b.n	800946e <__swsetup_r+0x92>
 8009484:	2000      	movs	r0, #0
 8009486:	e7f7      	b.n	8009478 <__swsetup_r+0x9c>
 8009488:	20000180 	.word	0x20000180

0800948c <_raise_r>:
 800948c:	291f      	cmp	r1, #31
 800948e:	b538      	push	{r3, r4, r5, lr}
 8009490:	4604      	mov	r4, r0
 8009492:	460d      	mov	r5, r1
 8009494:	d904      	bls.n	80094a0 <_raise_r+0x14>
 8009496:	2316      	movs	r3, #22
 8009498:	6003      	str	r3, [r0, #0]
 800949a:	f04f 30ff 	mov.w	r0, #4294967295
 800949e:	bd38      	pop	{r3, r4, r5, pc}
 80094a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80094a2:	b112      	cbz	r2, 80094aa <_raise_r+0x1e>
 80094a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094a8:	b94b      	cbnz	r3, 80094be <_raise_r+0x32>
 80094aa:	4620      	mov	r0, r4
 80094ac:	f000 f830 	bl	8009510 <_getpid_r>
 80094b0:	462a      	mov	r2, r5
 80094b2:	4601      	mov	r1, r0
 80094b4:	4620      	mov	r0, r4
 80094b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094ba:	f000 b817 	b.w	80094ec <_kill_r>
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d00a      	beq.n	80094d8 <_raise_r+0x4c>
 80094c2:	1c59      	adds	r1, r3, #1
 80094c4:	d103      	bne.n	80094ce <_raise_r+0x42>
 80094c6:	2316      	movs	r3, #22
 80094c8:	6003      	str	r3, [r0, #0]
 80094ca:	2001      	movs	r0, #1
 80094cc:	e7e7      	b.n	800949e <_raise_r+0x12>
 80094ce:	2400      	movs	r4, #0
 80094d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094d4:	4628      	mov	r0, r5
 80094d6:	4798      	blx	r3
 80094d8:	2000      	movs	r0, #0
 80094da:	e7e0      	b.n	800949e <_raise_r+0x12>

080094dc <raise>:
 80094dc:	4b02      	ldr	r3, [pc, #8]	; (80094e8 <raise+0xc>)
 80094de:	4601      	mov	r1, r0
 80094e0:	6818      	ldr	r0, [r3, #0]
 80094e2:	f7ff bfd3 	b.w	800948c <_raise_r>
 80094e6:	bf00      	nop
 80094e8:	20000180 	.word	0x20000180

080094ec <_kill_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	4d07      	ldr	r5, [pc, #28]	; (800950c <_kill_r+0x20>)
 80094f0:	2300      	movs	r3, #0
 80094f2:	4604      	mov	r4, r0
 80094f4:	4608      	mov	r0, r1
 80094f6:	4611      	mov	r1, r2
 80094f8:	602b      	str	r3, [r5, #0]
 80094fa:	f7f8 f8eb 	bl	80016d4 <_kill>
 80094fe:	1c43      	adds	r3, r0, #1
 8009500:	d102      	bne.n	8009508 <_kill_r+0x1c>
 8009502:	682b      	ldr	r3, [r5, #0]
 8009504:	b103      	cbz	r3, 8009508 <_kill_r+0x1c>
 8009506:	6023      	str	r3, [r4, #0]
 8009508:	bd38      	pop	{r3, r4, r5, pc}
 800950a:	bf00      	nop
 800950c:	200008b8 	.word	0x200008b8

08009510 <_getpid_r>:
 8009510:	f7f8 b8d8 	b.w	80016c4 <_getpid>

08009514 <__swhatbuf_r>:
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	460c      	mov	r4, r1
 8009518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800951c:	2900      	cmp	r1, #0
 800951e:	b096      	sub	sp, #88	; 0x58
 8009520:	4615      	mov	r5, r2
 8009522:	461e      	mov	r6, r3
 8009524:	da0d      	bge.n	8009542 <__swhatbuf_r+0x2e>
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f013 0f80 	tst.w	r3, #128	; 0x80
 800952c:	f04f 0100 	mov.w	r1, #0
 8009530:	bf0c      	ite	eq
 8009532:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009536:	2340      	movne	r3, #64	; 0x40
 8009538:	2000      	movs	r0, #0
 800953a:	6031      	str	r1, [r6, #0]
 800953c:	602b      	str	r3, [r5, #0]
 800953e:	b016      	add	sp, #88	; 0x58
 8009540:	bd70      	pop	{r4, r5, r6, pc}
 8009542:	466a      	mov	r2, sp
 8009544:	f000 f848 	bl	80095d8 <_fstat_r>
 8009548:	2800      	cmp	r0, #0
 800954a:	dbec      	blt.n	8009526 <__swhatbuf_r+0x12>
 800954c:	9901      	ldr	r1, [sp, #4]
 800954e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009552:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009556:	4259      	negs	r1, r3
 8009558:	4159      	adcs	r1, r3
 800955a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800955e:	e7eb      	b.n	8009538 <__swhatbuf_r+0x24>

08009560 <__smakebuf_r>:
 8009560:	898b      	ldrh	r3, [r1, #12]
 8009562:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009564:	079d      	lsls	r5, r3, #30
 8009566:	4606      	mov	r6, r0
 8009568:	460c      	mov	r4, r1
 800956a:	d507      	bpl.n	800957c <__smakebuf_r+0x1c>
 800956c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	6123      	str	r3, [r4, #16]
 8009574:	2301      	movs	r3, #1
 8009576:	6163      	str	r3, [r4, #20]
 8009578:	b002      	add	sp, #8
 800957a:	bd70      	pop	{r4, r5, r6, pc}
 800957c:	ab01      	add	r3, sp, #4
 800957e:	466a      	mov	r2, sp
 8009580:	f7ff ffc8 	bl	8009514 <__swhatbuf_r>
 8009584:	9900      	ldr	r1, [sp, #0]
 8009586:	4605      	mov	r5, r0
 8009588:	4630      	mov	r0, r6
 800958a:	f7fe fecb 	bl	8008324 <_malloc_r>
 800958e:	b948      	cbnz	r0, 80095a4 <__smakebuf_r+0x44>
 8009590:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009594:	059a      	lsls	r2, r3, #22
 8009596:	d4ef      	bmi.n	8009578 <__smakebuf_r+0x18>
 8009598:	f023 0303 	bic.w	r3, r3, #3
 800959c:	f043 0302 	orr.w	r3, r3, #2
 80095a0:	81a3      	strh	r3, [r4, #12]
 80095a2:	e7e3      	b.n	800956c <__smakebuf_r+0xc>
 80095a4:	89a3      	ldrh	r3, [r4, #12]
 80095a6:	6020      	str	r0, [r4, #0]
 80095a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095ac:	81a3      	strh	r3, [r4, #12]
 80095ae:	9b00      	ldr	r3, [sp, #0]
 80095b0:	6163      	str	r3, [r4, #20]
 80095b2:	9b01      	ldr	r3, [sp, #4]
 80095b4:	6120      	str	r0, [r4, #16]
 80095b6:	b15b      	cbz	r3, 80095d0 <__smakebuf_r+0x70>
 80095b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095bc:	4630      	mov	r0, r6
 80095be:	f000 f81d 	bl	80095fc <_isatty_r>
 80095c2:	b128      	cbz	r0, 80095d0 <__smakebuf_r+0x70>
 80095c4:	89a3      	ldrh	r3, [r4, #12]
 80095c6:	f023 0303 	bic.w	r3, r3, #3
 80095ca:	f043 0301 	orr.w	r3, r3, #1
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	431d      	orrs	r5, r3
 80095d4:	81a5      	strh	r5, [r4, #12]
 80095d6:	e7cf      	b.n	8009578 <__smakebuf_r+0x18>

080095d8 <_fstat_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d07      	ldr	r5, [pc, #28]	; (80095f8 <_fstat_r+0x20>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	4611      	mov	r1, r2
 80095e4:	602b      	str	r3, [r5, #0]
 80095e6:	f7f8 f8d4 	bl	8001792 <_fstat>
 80095ea:	1c43      	adds	r3, r0, #1
 80095ec:	d102      	bne.n	80095f4 <_fstat_r+0x1c>
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	b103      	cbz	r3, 80095f4 <_fstat_r+0x1c>
 80095f2:	6023      	str	r3, [r4, #0]
 80095f4:	bd38      	pop	{r3, r4, r5, pc}
 80095f6:	bf00      	nop
 80095f8:	200008b8 	.word	0x200008b8

080095fc <_isatty_r>:
 80095fc:	b538      	push	{r3, r4, r5, lr}
 80095fe:	4d06      	ldr	r5, [pc, #24]	; (8009618 <_isatty_r+0x1c>)
 8009600:	2300      	movs	r3, #0
 8009602:	4604      	mov	r4, r0
 8009604:	4608      	mov	r0, r1
 8009606:	602b      	str	r3, [r5, #0]
 8009608:	f7f8 f8d3 	bl	80017b2 <_isatty>
 800960c:	1c43      	adds	r3, r0, #1
 800960e:	d102      	bne.n	8009616 <_isatty_r+0x1a>
 8009610:	682b      	ldr	r3, [r5, #0]
 8009612:	b103      	cbz	r3, 8009616 <_isatty_r+0x1a>
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	bd38      	pop	{r3, r4, r5, pc}
 8009618:	200008b8 	.word	0x200008b8

0800961c <_init>:
 800961c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800961e:	bf00      	nop
 8009620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009622:	bc08      	pop	{r3}
 8009624:	469e      	mov	lr, r3
 8009626:	4770      	bx	lr

08009628 <_fini>:
 8009628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800962a:	bf00      	nop
 800962c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800962e:	bc08      	pop	{r3}
 8009630:	469e      	mov	lr, r3
 8009632:	4770      	bx	lr
