//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0

.visible .entry Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0(
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_0,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_1,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_2,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_3,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_4,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_5,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_6,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_7,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_8,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_9,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_10,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_11,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_12,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_13,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_14
)
{
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<25>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<163>;
	.reg .b64 	%rd<65>;


	ld.param.u64 	%rd4, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_0];
	ld.param.u64 	%rd5, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_1];
	ld.param.u64 	%rd6, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_2];
	ld.param.u64 	%rd7, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_3];
	ld.param.u64 	%rd8, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_4];
	ld.param.u64 	%rd9, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_5];
	ld.param.u64 	%rd16, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_6];
	ld.param.u64 	%rd10, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_7];
	ld.param.u64 	%rd11, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_8];
	ld.param.u64 	%rd12, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_9];
	ld.param.u64 	%rd13, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_10];
	ld.param.u64 	%rd14, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_11];
	ld.param.u64 	%rd15, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_12];
	ld.param.u64 	%rd17, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_13];
	ld.param.u64 	%rd18, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_5910854255974099637_kernel0_param_14];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd18;
	cvta.to.global.u64 	%rd3, %rd16;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 8;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_19;
	bra.uni 	BB0_1;

BB0_19:
	setp.gt.s32	%p16, %r2, 31;
	@%p16 bra 	BB0_21;

	shl.b32 	%r147, %r1, 7;
	shl.b32 	%r148, %r2, 2;
	add.s32 	%r149, %r148, %r147;
	cvta.to.global.u64 	%rd59, %rd4;
	mul.wide.s32 	%rd60, %r149, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.global.nc.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd61];
	shr.s32 	%r150, %r1, 31;
	shr.u32 	%r151, %r150, 29;
	add.s32 	%r152, %r1, %r151;
	and.b32  	%r153, %r152, 33554424;
	sub.s32 	%r154, %r1, %r153;
	shl.b32 	%r155, %r154, 7;
	shr.s32 	%r156, %r2, 31;
	shr.u32 	%r157, %r156, 27;
	add.s32 	%r158, %r2, %r157;
	and.b32  	%r159, %r158, 1073741792;
	sub.s32 	%r160, %r2, %r159;
	shl.b32 	%r161, %r160, 2;
	add.s32 	%r162, %r161, %r155;
	cvta.to.global.u64 	%rd62, %rd10;
	mul.wide.s32 	%rd63, %r162, 2;
	add.s64 	%rd64, %rd62, %rd63;
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f56;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f55;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f54;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f53;}

	// inline asm
	st.global.v4.u16 	[%rd64], {%rs21, %rs22, %rs23, %rs24};
	bra.uni 	BB0_21;

BB0_1:
	setp.lt.s32	%p2, %r1, 16;
	@%p2 bra 	BB0_17;
	bra.uni 	BB0_2;

BB0_17:
	setp.gt.s32	%p15, %r2, 31;
	@%p15 bra 	BB0_21;

	shr.s32 	%r125, %r1, 31;
	shr.u32 	%r126, %r125, 29;
	add.s32 	%r127, %r1, %r126;
	and.b32  	%r128, %r127, 33554424;
	sub.s32 	%r129, %r1, %r128;
	shl.b32 	%r130, %r129, 7;
	shl.b32 	%r131, %r2, 2;
	add.s32 	%r132, %r130, %r131;
	cvta.to.global.u64 	%rd53, %rd5;
	mul.wide.s32 	%rd54, %r132, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.v4.f32 	{%f45, %f46, %f47, %f48}, [%rd55];
	add.s32 	%r133, %r1, -8;
	shr.s32 	%r134, %r133, 31;
	shr.u32 	%r135, %r134, 29;
	add.s32 	%r136, %r133, %r135;
	and.b32  	%r137, %r136, 33554424;
	sub.s32 	%r138, %r133, %r137;
	shl.b32 	%r139, %r138, 7;
	shr.s32 	%r140, %r2, 31;
	shr.u32 	%r141, %r140, 27;
	add.s32 	%r142, %r2, %r141;
	and.b32  	%r143, %r142, 1073741792;
	sub.s32 	%r144, %r2, %r143;
	shl.b32 	%r145, %r144, 2;
	add.s32 	%r146, %r145, %r139;
	cvta.to.global.u64 	%rd56, %rd11;
	mul.wide.s32 	%rd57, %r146, 2;
	add.s64 	%rd58, %rd56, %rd57;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f48;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f47;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f46;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f45;}

	// inline asm
	st.global.v4.u16 	[%rd58], {%rs17, %rs18, %rs19, %rs20};
	bra.uni 	BB0_21;

BB0_2:
	setp.lt.s32	%p3, %r1, 24;
	@%p3 bra 	BB0_15;
	bra.uni 	BB0_3;

BB0_15:
	setp.gt.s32	%p14, %r2, 31;
	@%p14 bra 	BB0_21;

	shr.s32 	%r103, %r1, 31;
	shr.u32 	%r104, %r103, 29;
	add.s32 	%r105, %r1, %r104;
	and.b32  	%r106, %r105, 33554424;
	sub.s32 	%r107, %r1, %r106;
	shl.b32 	%r108, %r107, 7;
	shl.b32 	%r109, %r2, 2;
	add.s32 	%r110, %r108, %r109;
	cvta.to.global.u64 	%rd47, %rd6;
	mul.wide.s32 	%rd48, %r110, 4;
	add.s64 	%rd49, %rd47, %rd48;
	ld.global.nc.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd49];
	add.s32 	%r111, %r1, -16;
	shr.s32 	%r112, %r111, 31;
	shr.u32 	%r113, %r112, 29;
	add.s32 	%r114, %r111, %r113;
	and.b32  	%r115, %r114, 33554424;
	sub.s32 	%r116, %r111, %r115;
	shl.b32 	%r117, %r116, 7;
	shr.s32 	%r118, %r2, 31;
	shr.u32 	%r119, %r118, 27;
	add.s32 	%r120, %r2, %r119;
	and.b32  	%r121, %r120, 1073741792;
	sub.s32 	%r122, %r2, %r121;
	shl.b32 	%r123, %r122, 2;
	add.s32 	%r124, %r123, %r117;
	cvta.to.global.u64 	%rd50, %rd12;
	mul.wide.s32 	%rd51, %r124, 2;
	add.s64 	%rd52, %rd50, %rd51;
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f40;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f38;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f37;}

	// inline asm
	st.global.v4.u16 	[%rd52], {%rs13, %rs14, %rs15, %rs16};
	bra.uni 	BB0_21;

BB0_3:
	setp.lt.s32	%p4, %r1, 32;
	@%p4 bra 	BB0_13;
	bra.uni 	BB0_4;

BB0_13:
	setp.gt.s32	%p13, %r2, 31;
	@%p13 bra 	BB0_21;

	shr.s32 	%r81, %r1, 31;
	shr.u32 	%r82, %r81, 29;
	add.s32 	%r83, %r1, %r82;
	and.b32  	%r84, %r83, 33554424;
	sub.s32 	%r85, %r1, %r84;
	shl.b32 	%r86, %r85, 7;
	shl.b32 	%r87, %r2, 2;
	add.s32 	%r88, %r86, %r87;
	cvta.to.global.u64 	%rd41, %rd7;
	mul.wide.s32 	%rd42, %r88, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd43];
	add.s32 	%r89, %r1, -24;
	shr.s32 	%r90, %r89, 31;
	shr.u32 	%r91, %r90, 29;
	add.s32 	%r92, %r89, %r91;
	and.b32  	%r93, %r92, 33554424;
	sub.s32 	%r94, %r89, %r93;
	shl.b32 	%r95, %r94, 7;
	shr.s32 	%r96, %r2, 31;
	shr.u32 	%r97, %r96, 27;
	add.s32 	%r98, %r2, %r97;
	and.b32  	%r99, %r98, 1073741792;
	sub.s32 	%r100, %r2, %r99;
	shl.b32 	%r101, %r100, 2;
	add.s32 	%r102, %r101, %r95;
	cvta.to.global.u64 	%rd44, %rd13;
	mul.wide.s32 	%rd45, %r102, 2;
	add.s64 	%rd46, %rd44, %rd45;
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f32;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f31;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f30;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f29;}

	// inline asm
	st.global.v4.u16 	[%rd46], {%rs9, %rs10, %rs11, %rs12};
	bra.uni 	BB0_21;

BB0_4:
	setp.lt.s32	%p5, %r1, 40;
	@%p5 bra 	BB0_11;
	bra.uni 	BB0_5;

BB0_11:
	setp.gt.s32	%p12, %r2, 31;
	@%p12 bra 	BB0_21;

	shr.s32 	%r59, %r1, 31;
	shr.u32 	%r60, %r59, 29;
	add.s32 	%r61, %r1, %r60;
	and.b32  	%r62, %r61, 33554424;
	sub.s32 	%r63, %r1, %r62;
	shl.b32 	%r64, %r63, 7;
	shl.b32 	%r65, %r2, 2;
	add.s32 	%r66, %r64, %r65;
	cvta.to.global.u64 	%rd35, %rd8;
	mul.wide.s32 	%rd36, %r66, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd37];
	add.s32 	%r67, %r1, -32;
	shr.s32 	%r68, %r67, 31;
	shr.u32 	%r69, %r68, 29;
	add.s32 	%r70, %r67, %r69;
	and.b32  	%r71, %r70, 33554424;
	sub.s32 	%r72, %r67, %r71;
	shl.b32 	%r73, %r72, 7;
	shr.s32 	%r74, %r2, 31;
	shr.u32 	%r75, %r74, 27;
	add.s32 	%r76, %r2, %r75;
	and.b32  	%r77, %r76, 1073741792;
	sub.s32 	%r78, %r2, %r77;
	shl.b32 	%r79, %r78, 2;
	add.s32 	%r80, %r79, %r73;
	cvta.to.global.u64 	%rd38, %rd14;
	mul.wide.s32 	%rd39, %r80, 2;
	add.s64 	%rd40, %rd38, %rd39;
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f24;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f23;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f22;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f21;}

	// inline asm
	st.global.v4.u16 	[%rd40], {%rs5, %rs6, %rs7, %rs8};
	bra.uni 	BB0_21;

BB0_5:
	setp.lt.s32	%p6, %r1, 48;
	@%p6 bra 	BB0_9;
	bra.uni 	BB0_6;

BB0_9:
	setp.gt.s32	%p11, %r2, 31;
	@%p11 bra 	BB0_21;

	shr.s32 	%r37, %r1, 31;
	shr.u32 	%r38, %r37, 29;
	add.s32 	%r39, %r1, %r38;
	and.b32  	%r40, %r39, 33554424;
	sub.s32 	%r41, %r1, %r40;
	shl.b32 	%r42, %r41, 7;
	shl.b32 	%r43, %r2, 2;
	add.s32 	%r44, %r42, %r43;
	cvta.to.global.u64 	%rd29, %rd9;
	mul.wide.s32 	%rd30, %r44, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd31];
	add.s32 	%r45, %r1, -40;
	shr.s32 	%r46, %r45, 31;
	shr.u32 	%r47, %r46, 29;
	add.s32 	%r48, %r45, %r47;
	and.b32  	%r49, %r48, 33554424;
	sub.s32 	%r50, %r45, %r49;
	shl.b32 	%r51, %r50, 7;
	shr.s32 	%r52, %r2, 31;
	shr.u32 	%r53, %r52, 27;
	add.s32 	%r54, %r2, %r53;
	and.b32  	%r55, %r54, 1073741792;
	sub.s32 	%r56, %r2, %r55;
	shl.b32 	%r57, %r56, 2;
	add.s32 	%r58, %r57, %r51;
	cvta.to.global.u64 	%rd32, %rd15;
	mul.wide.s32 	%rd33, %r58, 2;
	add.s64 	%rd34, %rd32, %rd33;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f16;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f15;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f14;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f13;}

	// inline asm
	st.global.v4.u16 	[%rd34], {%rs1, %rs2, %rs3, %rs4};
	bra.uni 	BB0_21;

BB0_6:
	setp.gt.s32	%p7, %r2, 229;
	@%p7 bra 	BB0_21;

	shl.b32 	%r3, %r2, 2;
	mad.lo.s32 	%r5, %r1, 920, %r3;
	add.s32 	%r6, %r5, -44160;
	mul.wide.s32 	%rd19, %r6, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.v4.u32 	{%r7, %r8, %r9, %r10}, [%rd20];
	add.s32 	%r15, %r1, -48;
	mul.hi.s32 	%r16, %r15, 1717986919;
	shr.u32 	%r17, %r16, 31;
	shr.s32 	%r18, %r16, 1;
	add.s32 	%r19, %r18, %r17;
	mul.lo.s32 	%r20, %r19, 5;
	sub.s32 	%r21, %r15, %r20;
	shr.s32 	%r22, %r2, 31;
	shr.u32 	%r23, %r22, 24;
	add.s32 	%r24, %r2, %r23;
	and.b32  	%r25, %r24, 1073741568;
	sub.s32 	%r26, %r2, %r25;
	shl.b32 	%r4, %r26, 2;
	mad.lo.s32 	%r27, %r21, 920, %r4;
	mul.wide.s32 	%rd21, %r27, 4;
	add.s64 	%rd22, %rd2, %rd21;
	cvt.rn.f32.s32	%f1, %r10;
	cvt.rn.f32.s32	%f2, %r9;
	cvt.rn.f32.s32	%f3, %r8;
	cvt.rn.f32.s32	%f4, %r7;
	st.global.v4.f32 	[%rd22], {%f4, %f3, %f2, %f1};
	add.s64 	%rd23, %rd1, %rd21;
	st.global.v4.f32 	[%rd23], {%f4, %f3, %f2, %f1};
	setp.gt.s32	%p8, %r2, 1;
	setp.ne.s32	%p9, %r1, 48;
	or.pred  	%p10, %p9, %p8;
	@%p10 bra 	BB0_21;

	mul.wide.s32 	%rd24, %r3, 4;
	add.s64 	%rd25, %rd3, %rd24;
	ld.global.nc.v4.u32 	{%r28, %r29, %r30, %r31}, [%rd25+18400];
	add.s32 	%r36, %r4, 4600;
	mul.wide.s32 	%rd26, %r36, 4;
	add.s64 	%rd27, %rd2, %rd26;
	cvt.rn.f32.s32	%f5, %r31;
	cvt.rn.f32.s32	%f6, %r30;
	cvt.rn.f32.s32	%f7, %r29;
	cvt.rn.f32.s32	%f8, %r28;
	st.global.v4.f32 	[%rd27], {%f8, %f7, %f6, %f5};
	add.s64 	%rd28, %rd1, %rd26;
	st.global.v4.f32 	[%rd28], {%f8, %f7, %f6, %f5};

BB0_21:
	ret;
}


