// Seed: 2943946380
module module_0 ();
  logic [1 : 1] id_1;
  ;
  assign module_1.id_22 = 0;
endmodule
macromodule module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wire id_8,
    output supply0 id_9,
    output supply0 id_10,
    input uwire id_11,
    input tri id_12,
    output wand id_13,
    input wire id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri id_17,
    input wand id_18,
    input supply1 id_19,
    input wire id_20,
    output wor id_21,
    output tri1 id_22,
    output tri1 id_23,
    input uwire id_24,
    input tri1 id_25,
    output tri id_26,
    output uwire id_27,
    input supply0 id_28,
    output tri id_29,
    output tri id_30
);
  logic id_32;
  ;
  wire id_33;
  ;
  module_0 modCall_1 ();
endmodule
